Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Sat Feb 16 12:42:52 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: AudVid/i2s/I2S_WS_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/EnableDataRead_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spi/DataClk_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiInitClock/outputCLK_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiWorkClock/outputCLK_reg/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spi/dataClk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spiWorkClock/outputCLK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ClockManager/I2SCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 274 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.152        0.000                      0                   80        0.180        0.000                      0                   80        3.000        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 35.431}     70.862          14.112          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                      6.152        0.000                      0                   75        0.180        0.000                      0                   75        3.000        0.000                       0                    50  
  clk_out1_clk_wiz_0       68.456        0.000                      0                    5        0.307        0.000                      0                    5       34.931        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        6.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.968ns (27.284%)  route 2.580ns (72.716%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.627     5.148    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X0Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=9, routed)           1.349     6.953    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X1Y51          LUT3 (Prop_lut3_I1_O)        0.150     7.103 r  AudVid/sd_spi/spiInitClock/counter[6]_i_2/O
                         net (fo=1, routed)           0.849     7.951    AudVid/sd_spi/spiInitClock/counter[6]_i_2_n_0
    SLICE_X1Y51          LUT5 (Prop_lut5_I1_O)        0.362     8.313 r  AudVid/sd_spi/spiInitClock/counter[6]_i_1/O
                         net (fo=1, routed)           0.382     8.696    AudVid/sd_spi/spiInitClock/p_0_in__2[6]
    SLICE_X0Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.510    14.851    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X0Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[6]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.265    14.848    AudVid/sd_spi/spiInitClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.890ns (25.268%)  route 2.632ns (74.732%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.789     5.310    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 f  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.818     6.647    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.124     6.771 r  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.406     7.177    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.124     7.301 f  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          1.408     8.709    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.124     8.833 r  AudVid/i2s/squaregenerator/data[12]_i_1/O
                         net (fo=1, routed)           0.000     8.833    AudVid/i2s/squaregenerator/data[12]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.671    15.012    AudVid/i2s/squaregenerator/CLK
    SLICE_X0Y128         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.029    15.287    AudVid/i2s/squaregenerator/data_reg[12]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.918ns (25.857%)  route 2.632ns (74.143%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.789     5.310    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.818     6.647    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.124     6.771 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.406     7.177    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.124     7.301 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          1.408     8.709    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X0Y128         LUT3 (Prop_lut3_I0_O)        0.152     8.861 r  AudVid/i2s/squaregenerator/data[15]_i_1/O
                         net (fo=1, routed)           0.000     8.861    AudVid/i2s/squaregenerator/data[15]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.671    15.012    AudVid/i2s/squaregenerator/CLK
    SLICE_X0Y128         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[15]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.075    15.333    AudVid/i2s/squaregenerator/data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.632ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.766ns (27.435%)  route 2.026ns (72.565%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.789     5.310    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.818     6.647    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.124     6.771 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.406     7.177    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.124     7.301 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.801     8.102    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.671    15.012    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[16]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X2Y128         FDRE (Setup_fdre_C_R)       -0.524    14.734    AudVid/i2s/squaregenerator/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  6.632    

Slack (MET) :             6.632ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.766ns (27.435%)  route 2.026ns (72.565%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.789     5.310    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.818     6.647    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.124     6.771 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.406     7.177    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.124     7.301 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.801     8.102    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.671    15.012    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[17]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X2Y128         FDRE (Setup_fdre_C_R)       -0.524    14.734    AudVid/i2s/squaregenerator/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  6.632    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.766ns (28.563%)  route 1.916ns (71.437%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.789     5.310    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.818     6.647    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.124     6.771 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.406     7.177    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.124     7.301 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.691     7.992    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y124         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.666    15.007    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y124         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    14.715    AudVid/i2s/squaregenerator/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.766ns (28.563%)  route 1.916ns (71.437%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.789     5.310    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.818     6.647    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.124     6.771 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.406     7.177    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.124     7.301 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.691     7.992    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y124         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.666    15.007    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y124         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    14.715    AudVid/i2s/squaregenerator/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.766ns (28.563%)  route 1.916ns (71.437%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.789     5.310    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.818     6.647    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.124     6.771 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.406     7.177    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.124     7.301 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.691     7.992    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y124         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.666    15.007    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y124         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    14.715    AudVid/i2s/squaregenerator/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.766ns (28.563%)  route 1.916ns (71.437%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.789     5.310    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.818     6.647    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.124     6.771 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.406     7.177    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.124     7.301 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.691     7.992    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y124         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.666    15.007    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y124         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    14.715    AudVid/i2s/squaregenerator/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.766ns (28.974%)  route 1.878ns (71.026%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.789     5.310    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.818     6.647    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.124     6.771 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.406     7.177    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.124     7.301 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.653     7.954    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y127         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          1.669    15.010    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y127         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y127         FDRE (Setup_fdre_C_R)       -0.524    14.732    AudVid/i2s/squaregenerator/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  6.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.177%)  route 0.099ns (34.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.594     1.477    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X0Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=9, routed)           0.099     1.718    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.045     1.763 r  AudVid/sd_spi/spiInitClock/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.763    AudVid/sd_spi/spiInitClock/p_0_in__2[5]
    SLICE_X1Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.864     1.992    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X1Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.092     1.582    AudVid/sd_spi/spiInitClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.594     1.477    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X0Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=9, routed)           0.120     1.738    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X1Y51          LUT5 (Prop_lut5_I1_O)        0.048     1.786 r  AudVid/sd_spi/spiInitClock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.786    AudVid/sd_spi/spiInitClock/p_0_in__2[4]
    SLICE_X1Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.864     1.992    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X1Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.107     1.597    AudVid/sd_spi/spiInitClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.594     1.477    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X0Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=9, routed)           0.120     1.738    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X1Y51          LUT4 (Prop_lut4_I1_O)        0.045     1.783 r  AudVid/sd_spi/spiInitClock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    AudVid/sd_spi/spiInitClock/p_0_in__2[3]
    SLICE_X1Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.864     1.992    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X1Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.091     1.581    AudVid/sd_spi/spiInitClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.594     1.477    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X0Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=9, routed)           0.121     1.739    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X1Y51          LUT5 (Prop_lut5_I1_O)        0.045     1.784 r  AudVid/sd_spi/spiInitClock/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.784    AudVid/sd_spi/spiInitClock/p_0_in__2[7]
    SLICE_X1Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.864     1.992    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X1Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[7]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.092     1.582    AudVid/sd_spi/spiInitClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/outputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.457%)  route 0.183ns (49.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.594     1.477    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X1Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  AudVid/sd_spi/spiInitClock/counter_reg[7]/Q
                         net (fo=3, routed)           0.183     1.801    AudVid/sd_spi/spiInitClock/counter_reg__0[7]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.045     1.846 r  AudVid/sd_spi/spiInitClock/outputCLK_i_1/O
                         net (fo=1, routed)           0.000     1.846    AudVid/sd_spi/spiInitClock/outputCLK_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/outputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.864     1.992    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X2Y51          FDRE                                         r  AudVid/sd_spi/spiInitClock/outputCLK_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.120     1.613    AudVid/sd_spi/spiInitClock/outputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiWorkClock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiWorkClock/outputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.183%)  route 0.157ns (45.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.563     1.446    AudVid/tft_spi/spiWorkClock/clk100
    SLICE_X37Y46         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  AudVid/tft_spi/spiWorkClock/counter_reg[3]/Q
                         net (fo=3, routed)           0.157     1.744    AudVid/tft_spi/spiWorkClock/counter_reg__0[3]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.789 r  AudVid/tft_spi/spiWorkClock/outputCLK_i_1__1/O
                         net (fo=1, routed)           0.000     1.789    AudVid/tft_spi/spiWorkClock/outputCLK_i_1__1_n_0
    SLICE_X36Y46         FDRE                                         r  AudVid/tft_spi/spiWorkClock/outputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.832     1.959    AudVid/tft_spi/spiWorkClock/clk100
    SLICE_X36Y46         FDRE                                         r  AudVid/tft_spi/spiWorkClock/outputCLK_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    AudVid/tft_spi/spiWorkClock/outputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiWorkClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.563     1.446    AudVid/tft_spi/spiWorkClock/clk100
    SLICE_X37Y46         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/Q
                         net (fo=4, routed)           0.170     1.757    AudVid/tft_spi/spiWorkClock/counter_reg_n_0_[1]
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.043     1.800 r  AudVid/tft_spi/spiWorkClock/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    AudVid/tft_spi/spiWorkClock/p_0_in__4[4]
    SLICE_X37Y46         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.832     1.959    AudVid/tft_spi/spiWorkClock/clk100
    SLICE_X37Y46         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    AudVid/tft_spi/spiWorkClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiWorkClock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.563     1.446    AudVid/tft_spi/spiWorkClock/clk100
    SLICE_X37Y46         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/Q
                         net (fo=4, routed)           0.170     1.757    AudVid/tft_spi/spiWorkClock/counter_reg_n_0_[1]
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.802 r  AudVid/tft_spi/spiWorkClock/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.802    AudVid/tft_spi/spiWorkClock/p_0_in__4[3]
    SLICE_X37Y46         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.832     1.959    AudVid/tft_spi/spiWorkClock/clk100
    SLICE_X37Y46         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    AudVid/tft_spi/spiWorkClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.665     1.549    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y127         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  AudVid/i2s/squaregenerator/count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.838    AudVid/i2s/squaregenerator/count_reg[14]
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.948 r  AudVid/i2s/squaregenerator/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.948    AudVid/i2s/squaregenerator/count_reg[12]_i_1_n_5
    SLICE_X2Y127         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.937     2.065    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y127         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X2Y127         FDRE (Hold_fdre_C_D)         0.134     1.683    AudVid/i2s/squaregenerator/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.662     1.546    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164     1.710 r  AudVid/i2s/squaregenerator/count_reg[6]/Q
                         net (fo=3, routed)           0.127     1.836    AudVid/i2s/squaregenerator/count_reg[6]
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.946 r  AudVid/i2s/squaregenerator/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    AudVid/i2s/squaregenerator/count_reg[4]_i_1_n_5
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=48, routed)          0.934     2.062    AudVid/i2s/squaregenerator/CLK
    SLICE_X2Y125         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[6]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.134     1.680    AudVid/i2s/squaregenerator/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    ClockManager/Clk_wiz/CLK_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y124     AudVid/i2s/squaregenerator/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y128     AudVid/i2s/squaregenerator/count_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y124     AudVid/i2s/squaregenerator/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y124     AudVid/i2s/squaregenerator/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y124     AudVid/i2s/squaregenerator/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y125     AudVid/i2s/squaregenerator/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y125     AudVid/i2s/squaregenerator/count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y125     AudVid/i2s/squaregenerator/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y46     AudVid/tft_spi/spiWorkClock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y46     AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y46     AudVid/tft_spi/spiWorkClock/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y46     AudVid/tft_spi/spiWorkClock/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y46     AudVid/tft_spi/spiWorkClock/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     AudVid/tft_spi/spiWorkClock/outputCLK_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y124     AudVid/i2s/squaregenerator/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y128     AudVid/i2s/squaregenerator/count_reg[17]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y124     AudVid/i2s/squaregenerator/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y124     AudVid/i2s/squaregenerator/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y124     AudVid/i2s/squaregenerator/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y124     AudVid/i2s/squaregenerator/count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y125     AudVid/i2s/squaregenerator/count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y125     AudVid/i2s/squaregenerator/count_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y125     AudVid/i2s/squaregenerator/count_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y125     AudVid/i2s/squaregenerator/count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       68.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.456ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.743ns (37.192%)  route 1.255ns (62.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 69.535 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.792    -0.720    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.683     0.383    ClockManager/counter[1]
    SLICE_X1Y127         LUT3 (Prop_lut3_I1_O)        0.324     0.707 r  ClockManager/counter[2]_i_1/O
                         net (fo=1, routed)           0.572     1.278    ClockManager/counter[2]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.775    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    67.866 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.669    69.535    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[2]/C
                         clock pessimism              0.607    70.142    
                         clock uncertainty           -0.145    69.997    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)       -0.263    69.734    ClockManager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         69.734    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 68.456    

Slack (MET) :             68.900ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.715ns (41.348%)  route 1.014ns (58.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 69.537 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.792    -0.720    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.683     0.383    ClockManager/counter[1]
    SLICE_X1Y127         LUT3 (Prop_lut3_I2_O)        0.296     0.679 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.331     1.010    ClockManager/I2SCLK_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  ClockManager/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.775    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    67.866 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.671    69.537    ClockManager/clk_out1
    SLICE_X1Y128         FDRE                                         r  ClockManager/I2SCLK_reg/C
                         clock pessimism              0.585    70.122    
                         clock uncertainty           -0.145    69.977    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)       -0.067    69.910    ClockManager/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                         69.910    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 68.900    

Slack (MET) :             69.347ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.715ns (51.142%)  route 0.683ns (48.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 69.535 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.792    -0.720    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.683     0.383    ClockManager/counter[1]
    SLICE_X1Y127         LUT3 (Prop_lut3_I2_O)        0.296     0.679 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.000     0.679    ClockManager/I2SCLK_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.775    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    67.866 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.669    69.535    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/C
                         clock pessimism              0.607    70.142    
                         clock uncertainty           -0.145    69.997    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.029    70.026    ClockManager/I2SCLK_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         70.026    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                 69.347    

Slack (MET) :             69.363ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.743ns (52.028%)  route 0.685ns (47.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 69.535 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.792    -0.720    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.685     0.385    ClockManager/counter[1]
    SLICE_X1Y127         LUT2 (Prop_lut2_I1_O)        0.324     0.709 r  ClockManager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.709    ClockManager/counter[1]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.775    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    67.866 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.669    69.535    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[1]/C
                         clock pessimism              0.607    70.142    
                         clock uncertainty           -0.145    69.997    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.075    70.072    ClockManager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         70.072    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                 69.363    

Slack (MET) :             69.501ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.580ns (46.541%)  route 0.666ns (53.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 69.535 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.792    -0.720    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.666     0.403    ClockManager/counter[0]
    SLICE_X1Y127         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  ClockManager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.527    ClockManager/counter[0]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.775    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    67.866 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.669    69.535    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[0]/C
                         clock pessimism              0.607    70.142    
                         clock uncertainty           -0.145    69.997    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.031    70.028    ClockManager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         70.028    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                 69.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.184ns (44.422%)  route 0.230ns (55.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665    -0.516    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.230    -0.145    ClockManager/counter[0]
    SLICE_X1Y127         LUT2 (Prop_lut2_I0_O)        0.043    -0.102 r  ClockManager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    ClockManager/counter[1]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.937    -0.752    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[1]/C
                         clock pessimism              0.236    -0.516    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.107    -0.409    ClockManager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.225%)  route 0.216ns (53.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665    -0.516    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  ClockManager/counter_reg[2]/Q
                         net (fo=2, routed)           0.216    -0.158    ClockManager/counter[2]
    SLICE_X1Y127         LUT3 (Prop_lut3_I0_O)        0.045    -0.113 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.000    -0.113    ClockManager/I2SCLK_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.937    -0.752    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/C
                         clock pessimism              0.236    -0.516    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.091    -0.425    ClockManager/I2SCLK_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665    -0.516    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.375 f  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.230    -0.145    ClockManager/counter[0]
    SLICE_X1Y127         LUT1 (Prop_lut1_I0_O)        0.045    -0.100 r  ClockManager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    ClockManager/counter[0]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.937    -0.752    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[0]/C
                         clock pessimism              0.236    -0.516    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.092    -0.424    ClockManager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.221%)  route 0.328ns (63.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665    -0.516    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  ClockManager/counter_reg[2]/Q
                         net (fo=2, routed)           0.216    -0.158    ClockManager/counter[2]
    SLICE_X1Y127         LUT3 (Prop_lut3_I0_O)        0.045    -0.113 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.111    -0.002    ClockManager/I2SCLK_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  ClockManager/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.938    -0.751    ClockManager/clk_out1
    SLICE_X1Y128         FDRE                                         r  ClockManager/I2SCLK_reg/C
                         clock pessimism              0.249    -0.502    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.070    -0.432    ClockManager/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.183ns (31.603%)  route 0.396ns (68.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665    -0.516    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  ClockManager/counter_reg[2]/Q
                         net (fo=2, routed)           0.216    -0.158    ClockManager/counter[2]
    SLICE_X1Y127         LUT3 (Prop_lut3_I2_O)        0.042    -0.116 r  ClockManager/counter[2]_i_1/O
                         net (fo=1, routed)           0.180     0.063    ClockManager/counter[2]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.937    -0.752    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[2]/C
                         clock pessimism              0.236    -0.516    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.008    -0.508    ClockManager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.571    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         70.862      68.706     BUFGCTRL_X0Y4    ClockManager/Clk_wiz/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         70.862      69.613     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X1Y128     ClockManager/I2SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X1Y127     ClockManager/I2SCLK_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X1Y127     ClockManager/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X1Y127     ClockManager/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X1Y127     ClockManager/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498    MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y128     ClockManager/I2SCLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y128     ClockManager/I2SCLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/I2SCLK_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/I2SCLK_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/I2SCLK_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y128     ClockManager/I2SCLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y128     ClockManager/I2SCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/I2SCLK_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    ClockManager/Clk_wiz/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBOUT



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Output Ports Clock-to-out

----------+--------------+--------+-------+----------------+---------+----------------+---------+--------------------+
Reference | Output       | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal           |
Clock     | Port         | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock              |
----------+--------------+--------+-------+----------------+---------+----------------+---------+--------------------+
clk100    | SD_SPI_CLK   | FDRE   | -     |     12.651 (r) | SLOW    |      3.776 (r) | FAST    |                    |
clk100    | TFT_RS       | FDRE   | -     |     15.670 (r) | SLOW    |      4.802 (r) | FAST    |                    |
clk100    | TFT_SPI_CLK  | FDRE   | -     |     12.822 (r) | SLOW    |      3.813 (r) | FAST    |                    |
clk100    | TFT_SPI_CS   | FDRE   | -     |     12.927 (r) | SLOW    |      4.139 (r) | FAST    |                    |
clk100    | TFT_SPI_MOSI | FDRE   | -     |     18.266 (r) | SLOW    |      5.267 (r) | FAST    |                    |
clk100    | DAC_I2S_CLK  | FDRE   | -     |      5.234 (r) | SLOW    |      0.690 (r) | FAST    | clk_out1_clk_wiz_0 |
----------+--------------+--------+-------+----------------+---------+----------------+---------+--------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         3.848 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



