#ifndef LPM_KERNEL_MAP_H
#define LPM_KERNEL_MAP_H 
#define SOC_ACPU_SCTRL_BASE_ADDR (0xFA89B000)
#define RESERVED_LPMX_CORE_PHYMEM_BASE 0x124C0000
#define RESERVED_LPMX_CORE_PHYMEM_SIZE 0x80000
#define RESERVED_LPMCU_PHYMEM_BASE 0x12540000
#define RESERVED_LPMCU_PHYMEM_SIZE 0xC0000
#define ATF_SUB_RESERVED_BL31_SHARE_MEM_PHYMEM_BASE 0x11681000
#define ATF_SUB_RESERVED_BL31_SHARE_MEM_PHYMEM_SIZE 0x10000
#define SOC_ACPU_PERI_CRG_BASE_ADDR (0xFFF05000)
#define DDR_THERMAL_SHMEM_PHYMEM_BASE_AP 0x11E05000
#define DDR_THERMAL_SHMEM_PHYMEM_SIZE (0x1C00)
#define SOC_CRGPERIPH_PEREN0_ADDR(base) ((base) + (0x000UL))
#define SOC_CRGPERIPH_PERDIS0_ADDR(base) ((base) + (0x004UL))
#define SOC_CRGPERIPH_GENERAL_SEC_PEREN_ADDR(base) ((base) + (0xE2CUL))
#define SOC_CRGPERIPH_GENERAL_SEC_PERDIS_ADDR(base) ((base) + (0xE30UL))
#define SOC_CRGPERIPH_PERRSTEN0_ADDR(base) ((base) + (0x060UL))
#define SOC_CRGPERIPH_PERRSTDIS0_ADDR(base) ((base) + (0x064UL))
#define SOC_SCTRL_SCINT_STAT4_lte_drx_arm_wakeup_int_START (0)
#define SOC_SCTRL_SCINT_STAT4_lte_drx_arm_wakeup_int_END (0)
#define SOC_SCTRL_SCINT_STAT4_tds_drx_arm_wakeup_int_START (1)
#define SOC_SCTRL_SCINT_STAT4_tds_drx_arm_wakeup_int_END (1)
#define SOC_SCTRL_SCINT_STAT4_g1_int_gbbp_to_cpu_on_START (2)
#define SOC_SCTRL_SCINT_STAT4_g1_int_gbbp_to_cpu_on_END (2)
#define SOC_SCTRL_SCINT_STAT4_g2_int_gbbp_to_cpu_on_START (3)
#define SOC_SCTRL_SCINT_STAT4_g2_int_gbbp_to_cpu_on_END (3)
#define SOC_SCTRL_SCINT_STAT4_w_cpu_int02_START (4)
#define SOC_SCTRL_SCINT_STAT4_w_cpu_int02_END (4)
#define SOC_SCTRL_SCINT_STAT4_cbbp_cpu_int01_START (5)
#define SOC_SCTRL_SCINT_STAT4_cbbp_cpu_int01_END (5)
#define SOC_SCTRL_SCINT_STAT4_g3_int_gbbp_to_cpu_on_START (6)
#define SOC_SCTRL_SCINT_STAT4_g3_int_gbbp_to_cpu_on_END (6)
#define SOC_SCTRL_SCINT_STAT4_w_cpu_int02_2_START (7)
#define SOC_SCTRL_SCINT_STAT4_w_cpu_int02_2_END (7)
#define SOC_SCTRL_SCINT_STAT4_lte2_drx_arm_wakeup_int_START (8)
#define SOC_SCTRL_SCINT_STAT4_lte2_drx_arm_wakeup_int_END (8)
#define SOC_SCTRL_SCINT_STAT4_ltev_drx_arm_wakeup_int_START (9)
#define SOC_SCTRL_SCINT_STAT4_ltev_drx_arm_wakeup_int_END (9)
#define SOC_SCTRL_SCINT_STAT4_nr_drx_arm_wakeup_int_START (10)
#define SOC_SCTRL_SCINT_STAT4_nr_drx_arm_wakeup_int_END (10)
#define SOC_SCTRL_SCINT_STAT4_nr2_drx_arm_wakeup_int_START (11)
#define SOC_SCTRL_SCINT_STAT4_nr2_drx_arm_wakeup_int_END (11)
#define SOC_SCTRL_SCINT_MASK5_intr_timer130_START (0)
#define SOC_SCTRL_SCINT_MASK5_intr_timer130_END (0)
#define SOC_SCTRL_SCINT_MASK5_intr_timer131_START (1)
#define SOC_SCTRL_SCINT_MASK5_intr_timer131_END (1)
#define SOC_SCTRL_SCINT_MASK5_intr_timer140_START (2)
#define SOC_SCTRL_SCINT_MASK5_intr_timer140_END (2)
#define SOC_SCTRL_SCINT_MASK5_intr_timer141_START (3)
#define SOC_SCTRL_SCINT_MASK5_intr_timer141_END (3)
#define SOC_SCTRL_SCINT_MASK5_intr_timer150_START (4)
#define SOC_SCTRL_SCINT_MASK5_intr_timer150_END (4)
#define SOC_SCTRL_SCINT_MASK5_intr_timer151_START (5)
#define SOC_SCTRL_SCINT_MASK5_intr_timer151_END (5)
#define SOC_SCTRL_SCINT_MASK5_intr_timer160_START (6)
#define SOC_SCTRL_SCINT_MASK5_intr_timer160_END (6)
#define SOC_SCTRL_SCINT_MASK5_intr_timer161_START (7)
#define SOC_SCTRL_SCINT_MASK5_intr_timer161_END (7)
#define SOC_SCTRL_SCINT_MASK5_intr_timer170_START (8)
#define SOC_SCTRL_SCINT_MASK5_intr_timer170_END (8)
#define SOC_SCTRL_SCINT_MASK5_intr_timer171_START (9)
#define SOC_SCTRL_SCINT_MASK5_intr_timer171_END (9)
#define SOC_SCTRL_SCINT_MASK5_pcie0_l12wake_int_START (10)
#define SOC_SCTRL_SCINT_MASK5_pcie0_l12wake_int_END (10)
#define SOC_SCTRL_SCINT_MASK5_intr_usb3_iomcu_hifi_START (11)
#define SOC_SCTRL_SCINT_MASK5_intr_usb3_iomcu_hifi_END (11)
#define SOC_SCTRL_SCINT_MASK1_se_gpio1_START (29)
#define SOC_SCTRL_SCINT_MASK1_se_gpio1_END (29)
#define SOC_SCTRL_SCINT_MASK1_mad_int_START (30)
#define SOC_SCTRL_SCINT_MASK1_mad_int_END (30)
#define SOC_SCTRL_SCINT_MASK1_intr_ao_wd_START (31)
#define SOC_SCTRL_SCINT_MASK1_intr_ao_wd_END (31)
#define SOC_SCTRL_SCINT_MASK3_intr_peri_gpio_wakeup_START (0)
#define SOC_SCTRL_SCINT_MASK3_intr_peri_gpio_wakeup_END (20)
#define SOC_SCTRL_SCINT_MASK3_intr_gpio_34_START (21)
#define SOC_SCTRL_SCINT_MASK3_intr_gpio_34_END (21)
#define SOC_SCTRL_SCINT_MASK3_intr_gpio_35_START (22)
#define SOC_SCTRL_SCINT_MASK3_intr_gpio_35_END (22)
#define SOC_SCTRL_SCINT_MASK3_intr_gpio_36_START (23)
#define SOC_SCTRL_SCINT_MASK3_intr_gpio_36_END (23)
#define SOC_SCTRL_SCINT_MASK3_vad_int_START (24)
#define SOC_SCTRL_SCINT_MASK3_vad_int_END (24)
#define SOC_SCTRL_SCINT_MASK4_lte_drx_arm_wakeup_int_START (0)
#define SOC_SCTRL_SCINT_MASK4_lte_drx_arm_wakeup_int_END (0)
#define SOC_SCTRL_SCINT_MASK4_tds_drx_arm_wakeup_int_START (1)
#define SOC_SCTRL_SCINT_MASK4_tds_drx_arm_wakeup_int_END (1)
#define SOC_SCTRL_SCINT_MASK4_g1_int_gbbp_to_cpu_on_START (2)
#define SOC_SCTRL_SCINT_MASK4_g1_int_gbbp_to_cpu_on_END (2)
#define SOC_SCTRL_SCINT_MASK4_g2_int_gbbp_to_cpu_on_START (3)
#define SOC_SCTRL_SCINT_MASK4_g2_int_gbbp_to_cpu_on_END (3)
#define SOC_SCTRL_SCINT_MASK4_w_cpu_int02_START (4)
#define SOC_SCTRL_SCINT_MASK4_w_cpu_int02_END (4)
#define SOC_SCTRL_SCINT_MASK4_cbbp_cpu_int01_START (5)
#define SOC_SCTRL_SCINT_MASK4_cbbp_cpu_int01_END (5)
#define SOC_SCTRL_SCINT_MASK4_g3_int_gbbp_to_cpu_on_START (6)
#define SOC_SCTRL_SCINT_MASK4_g3_int_gbbp_to_cpu_on_END (6)
#define SOC_SCTRL_SCINT_MASK4_w_cpu_int02_2_START (7)
#define SOC_SCTRL_SCINT_MASK4_w_cpu_int02_2_END (7)
#define SOC_SCTRL_SCINT_MASK4_lte2_drx_arm_wakeup_int_START (8)
#define SOC_SCTRL_SCINT_MASK4_lte2_drx_arm_wakeup_int_END (8)
#define SOC_SCTRL_SCINT_MASK4_ltev_drx_arm_wakeup_int_START (9)
#define SOC_SCTRL_SCINT_MASK4_ltev_drx_arm_wakeup_int_END (9)
#define SOC_SCTRL_SCINT_MASK4_nr_drx_arm_wakeup_int_START (10)
#define SOC_SCTRL_SCINT_MASK4_nr_drx_arm_wakeup_int_END (10)
#define SOC_SCTRL_SCINT_MASK4_nr2_drx_arm_wakeup_int_START (11)
#define SOC_SCTRL_SCINT_MASK4_nr2_drx_arm_wakeup_int_END (11)
#define SOC_SCTRL_SCINT_STAT5_intr_timer130_START (0)
#define SOC_SCTRL_SCINT_STAT5_intr_timer130_END (0)
#define SOC_SCTRL_SCINT_STAT5_intr_timer131_START (1)
#define SOC_SCTRL_SCINT_STAT5_intr_timer131_END (1)
#define SOC_SCTRL_SCINT_STAT5_intr_timer140_START (2)
#define SOC_SCTRL_SCINT_STAT5_intr_timer140_END (2)
#define SOC_SCTRL_SCINT_STAT5_intr_timer141_START (3)
#define SOC_SCTRL_SCINT_STAT5_intr_timer141_END (3)
#define SOC_SCTRL_SCINT_STAT5_intr_timer150_START (4)
#define SOC_SCTRL_SCINT_STAT5_intr_timer150_END (4)
#define SOC_SCTRL_SCINT_STAT5_intr_timer151_START (5)
#define SOC_SCTRL_SCINT_STAT5_intr_timer151_END (5)
#define SOC_SCTRL_SCINT_STAT5_intr_timer160_START (6)
#define SOC_SCTRL_SCINT_STAT5_intr_timer160_END (6)
#define SOC_SCTRL_SCINT_STAT5_intr_timer161_START (7)
#define SOC_SCTRL_SCINT_STAT5_intr_timer161_END (7)
#define SOC_SCTRL_SCINT_STAT5_intr_timer170_START (8)
#define SOC_SCTRL_SCINT_STAT5_intr_timer170_END (8)
#define SOC_SCTRL_SCINT_STAT5_intr_timer171_START (9)
#define SOC_SCTRL_SCINT_STAT5_intr_timer171_END (9)
#define SOC_SCTRL_SCINT_STAT5_pcie0_l12wake_int_START (10)
#define SOC_SCTRL_SCINT_STAT5_pcie0_l12wake_int_END (10)
#define SOC_SCTRL_SCINT_STAT5_intr_usb3_iomcu_hifi_START (11)
#define SOC_SCTRL_SCINT_STAT5_intr_usb3_iomcu_hifi_END (11)
#define SOC_SCTRL_SCBAKDATA10_ADDR(base) ((base) + (0x434UL))
#endif
