/*
 * Copyright 2024 Valve Corporation
 * Copyright 2024 Alyssa Rosenzweig
 * Copyright 2022-2023 Collabora Ltd. and Red Hat Inc.
 * Copyright 2024 Valve Corporation
 * Copyright 2024 Alyssa Rosenzweig
 * Copyright 2022-2023 Collabora Ltd. and Red Hat Inc.
 * Copyright © 2016 Red Hat.
 * Copyright © 2016 Bas Nieuwenhuizen
 *
 * based in part on anv driver which is:
 * Copyright © 2015 Intel Corporation
 * SPDX-License-Identifier: MIT
 */
#include "hk_queue.h"
#include "util/os_time.h"
#include "hk_buffer.h"

#include "agx_bg_eot.h"
#include "agx_bo.h"
#include "agx_device.h"
#include "agx_pack.h"
#include "decode.h"
#include "hk_cmd_buffer.h"
#include "hk_cmd_pool.h"
#include "poly/tessellator.h"
#include "hk_device.h"
#include "hk_drm_render_core.h"
#include "hk_image.h"
#include "hk_physical_device.h"

#include <errno.h>
#include <inttypes.h>
#include <stdio.h>
#include <stdlib.h>
#include <xf86drm.h>
#include "util/list.h"
#include "util/macros.h"
#include "util/u_debug.h"
#include "util/u_dynarray.h"
#include "vulkan/vulkan_core.h"

#include "hk_private.h"
#include "layout.h"
#include "vk_drm_syncobj.h"
#include "vk_sync.h"
#include "vk_common_entrypoints.h"
#include "hk_entrypoints.h"

/* Opt-in, post-completion diagnostics. Resolve only owned, bounded mappings. */
static const void *
hk_tess_debug_map(struct hk_device *dev, struct hk_cmd_buffer *cmd,
                  uint64_t address, size_t size)
{
   struct hk_uploader *uploaders[] = { &cmd->uploader.main, &cmd->uploader.usc };
   for (unsigned i = 0; i < 2; ++i) {
      list_for_each_entry(struct hk_cmd_bo, node, &uploaders[i]->bos, link) {
         struct agx_bo *bo = node->bo;
         if (node->map && address >= bo->va->addr && address - bo->va->addr <= bo->size &&
             size <= bo->size - (address - bo->va->addr))
            return (char *)node->map + (address - bo->va->addr);
      }
   }
   util_dynarray_foreach(&cmd->large_bos, struct agx_bo *, entry) {
      struct agx_bo *bo = *entry;
      if (address >= bo->va->addr && address - bo->va->addr <= bo->size &&
          size <= bo->size - (address - bo->va->addr)) {
         const char *map = agx_bo_map(bo);
         return map ? map + (address - bo->va->addr) : NULL;
      }
   }
   struct agx_bo *bo = dev->heap;
   if (bo && address >= bo->va->addr && address - bo->va->addr <= bo->size &&
       size <= bo->size - (address - bo->va->addr)) {
      const char *map = agx_bo_map(bo);
      return map ? map + (address - bo->va->addr) : NULL;
   }
   return NULL;
}

static void
hk_tess_debug_words(struct hk_device *dev, struct hk_cmd_buffer *cmd,
                    const char *name, uint64_t address, unsigned count)
{
   count = MIN2(count, 512);
   const uint32_t *words = hk_tess_debug_map(dev, cmd, address, count * 4);
   fprintf(stderr, "TESS_DUMP %s address=%#" PRIx64 " words=%u", name, address, count);
   if (words) {
      for (unsigned i = 0; i < count; ++i)
         fprintf(stderr, " %08x", words[i]);
   } else {
      fprintf(stderr, " unmapped");
   }
   fprintf(stderr, "\n");
}

static void
hk_tess_debug_submit(struct hk_device *dev, struct vk_queue_submit *submit)
{
   for (unsigned i = 0; i < submit->command_buffer_count; ++i) {
      struct hk_cmd_buffer *cmd = (struct hk_cmd_buffer *)submit->command_buffers[i];
      uint64_t address = cmd->state.gfx.descriptors.root.draw.tess_params;
      const struct poly_tess_params *t = hk_tess_debug_map(dev, cmd, address, sizeof(*t));
      if (!address || !t)
         continue;
      fprintf(stderr, "TESS_DUMP patches=%u input=%u output=%u stride=%u\n",
         t->nr_patches, t->input_patch_size, t->output_patch_size, t->tcs_stride_el);
      hk_tess_debug_words(dev, cmd, "tcs", t->tcs_buffer,
         MIN2(t->nr_patches, 16) * MIN2(t->tcs_stride_el, 64));
      hk_tess_debug_words(dev, cmd, "counts", t->counts, MIN2(t->nr_patches, 16));
      hk_tess_debug_words(dev, cmd, "allocs", t->coord_allocs, MIN2(t->nr_patches, 16));
      hk_tess_debug_words(dev, cmd, "draw", t->out_draws, 5);
      hk_tess_debug_words(dev, cmd, "indices", t->index_buffer, 48);
   }
}

/*
 * We need to specially handle submits with no control streams. The kernel
 * can't accept empty submits, but we can end up here in Vulkan for
 * synchronization purposes only. Rather than submit a no-op job (slow),
 * we simply tie the fences together.
 */
static VkResult
queue_submit_empty(struct hk_device *dev, struct hk_queue *queue,
                   struct vk_queue_submit *submit)
{
   int fd = dev->dev.fd;

   /* Transfer the waits into the queue timeline. */
   for (unsigned i = 0; i < submit->wait_count; ++i) {
      struct vk_sync_wait *wait = &submit->waits[i];

      assert(vk_sync_type_is_drm_syncobj(wait->sync->type));
      const struct vk_drm_syncobj *syncobj = vk_sync_as_drm_syncobj(wait->sync);

      drmSyncobjTransfer(fd, queue->drm.syncobj, ++queue->drm.timeline_value,
                         syncobj->syncobj, wait->wait_value, 0);
   }

   /* Transfer the queue timeline into each out fence. They will all be
    * signalled when we reach this point.
    */
   for (unsigned i = 0; i < submit->signal_count; ++i) {
      struct vk_sync_signal *signal = &submit->signals[i];

      assert(vk_sync_type_is_drm_syncobj(signal->sync->type));
      const struct vk_drm_syncobj *syncobj =
         vk_sync_as_drm_syncobj(signal->sync);

      drmSyncobjTransfer(fd, syncobj->syncobj, signal->signal_value,
                         queue->drm.syncobj, queue->drm.timeline_value, 0);
   }

   return VK_SUCCESS;
}

static void
asahi_fill_cdm_command(struct hk_device *dev, struct hk_cs *cs,
                       struct drm_asahi_cmd_compute *cmd)
{
   size_t len = cs->stream_linked ? 65536 /* XXX */ : (cs->current - cs->start);

   *cmd = (struct drm_asahi_cmd_compute){
      .cdm_ctrl_stream_base = cs->addr,
      .cdm_ctrl_stream_end = cs->addr + len,

      .ts.end.handle = cs->timestamp.end.handle,
      .ts.end.offset = cs->timestamp.end.offset_B,
   };

   if (cs->uses_sampler_heap) {
      cmd->sampler_heap = dev->samplers.table.bo->va->addr;
      cmd->sampler_count = dev->samplers.table.alloc;
   }

   if (cs->scratch.cs.main || cs->scratch.cs.preamble) {
      cmd->helper.data = dev->scratch.cs.buf->va->addr;
      cmd->helper.cfg = cs->scratch.cs.preamble ? (1 << 16) : 0;
      cmd->helper.binary = agx_helper_program(&dev->bg_eot);
   }

   /* Dump the finished CDM stream, terminator included -- this runs after
    * hk_EndCommandBuffer has appended it. The known-good add3 stream is
    * exactly 48 bytes (40-byte direct launch + 4-byte barrier 0x60000160 +
    * 4-byte terminate 0x40000000); anything else here is a structural
    * difference from the submission the firmware is known to complete. The
    * kernel also assumes the last dword of [base, end) is the terminator
    * (translate_compute_command: terminator = end - 4). */
   if (hk_g17p_launch_trace_enabled()) {
      fprintf(stderr,
              "G17P cdm: base=%" PRIx64 " end=%" PRIx64 " len=%zu linked=%d "
              "sampler_heap=%" PRIx64 " sampler_count=%u helper(bin=%" PRIx64
              " data=%" PRIx64 " cfg=%x)\n",
              (uint64_t)cmd->cdm_ctrl_stream_base,
              (uint64_t)cmd->cdm_ctrl_stream_end, len, (int)cs->stream_linked,
              (uint64_t)cmd->sampler_heap, cmd->sampler_count,
              (uint64_t)cmd->helper.binary, (uint64_t)cmd->helper.data,
              cmd->helper.cfg);
      if (!cs->stream_linked) {
         hk_g17p_trace_hexdump("cdm-stream", cs->addr, cs->start, len);
      }
   }
}

/* Diagnostic prefix bisect for the fault-free G17P TA timeout. Each stage
 * replaces the next packet with a terminator, preserving a structurally valid
 * prefix so a fresh-boot run identifies the first state block that firmware
 * cannot execute:
 *
 *   1: barrier + initial PPP
 *   2: + VDM state
 *   3: + native VertexProgramVariant header-control word
 *   4..11: + each of the eight native HAL200 bind pairs
 *   12: + the complete native 24-byte direct draw record, whose last dword is
 *       already the stream terminator
 *
 * The full stream remains the default and every boundary is checked against
 * the exact HAL200 packet header before any byte is changed.
 */
static size_t
asahi_g17p_vdm_bisect(struct hk_device *dev, struct hk_cs *cs, size_t len)
{
   static int stage = -1;
   if (stage < 0)
      stage = debug_get_num_option("HK_G17P_VDM_BISECT", 0);

   if (stage == 0)
      return len;

   if (!agx_native_graphics(&dev->dev) || cs->stream_linked || stage < 1 ||
       stage > 12) {
      mesa_loge("HK_G17P_VDM_BISECT=%d requires an unlinked G17P stream",
                stage);
      return len;
   }

   const size_t boundary =
      stage == 1 ? 12 : stage == 2 ? 40
                 : stage == 3 ? 44
                 : stage <= 11 ? 44 + ((stage - 3) * 8)
                               : 132;

   const size_t required = stage == 12 ? boundary : boundary + 4;
   if (len < required) {
      mesa_loge("HK_G17P_VDM_BISECT=%d stream too short (%zu)", stage, len);
      return len;
   }

   uint32_t barrier, initial, prefix;
   memcpy(&barrier, (uint8_t *)cs->start, 4);
   memcpy(&initial, (uint8_t *)cs->start + 4, 4);
   memcpy(&prefix, (uint8_t *)cs->start + 12, 4);
   if (barrier != UINT32_C(0x21000960) ||
       (initial & UINT32_C(0xffffff00)) != UINT32_C(0x00000300) ||
       prefix != UINT32_C(0x4000002e)) {
      mesa_loge("HK_G17P_VDM_BISECT=%d opening mismatch: barrier=%#x "
                "initial=%#x prefix=%#x",
                stage, barrier, initial, prefix);
      return len;
   }

   if (stage >= 3) {
      uint32_t header_control;
      memcpy(&header_control, (uint8_t *)cs->start + 40, 4);
      if (header_control != UINT32_C(0x500)) {
         mesa_loge("HK_G17P_VDM_BISECT=%d bind header mismatch: %#x", stage,
                   header_control);
         return len;
      }
   }

   static const uint32_t controls[] = {
      UINT32_C(0x700), UINT32_C(0x500), UINT32_C(0x700), UINT32_C(0x500),
      UINT32_C(0xa00), UINT32_C(0x300), UINT32_C(0x200), UINT32_C(0x200),
   };
   const unsigned pair_count = stage >= 4 ? MIN2((unsigned)(stage - 3), 8) : 0;
   for (unsigned i = 0; i < pair_count; ++i) {
      uint32_t address, control;
      const size_t offset = 44 + (8 * i);
      memcpy(&address, (uint8_t *)cs->start + offset, 4);
      memcpy(&control, (uint8_t *)cs->start + offset + 4, 4);
      if (address == 0 || (address & 3) != 0 || control != controls[i]) {
         mesa_loge("HK_G17P_VDM_BISECT=%d bind[%u] mismatch: addr=%#x "
                   "control=%#x expected=%#x",
                   stage, i, address, control, controls[i]);
         return len;
      }
   }

   if (stage == 12) {
      uint32_t draw_state, header, vertex_count, instance_count, tail;
      memcpy(&draw_state, (uint8_t *)cs->start + 108, 4);
      memcpy(&header, (uint8_t *)cs->start + 112, 4);
      memcpy(&vertex_count, (uint8_t *)cs->start + 116, 4);
      memcpy(&instance_count, (uint8_t *)cs->start + 120, 4);
      memcpy(&tail, (uint8_t *)cs->start + 128, 4);
      if (draw_state == 0 || (draw_state & 3) != 0 ||
          header != UINT32_C(0x61c40600) || vertex_count == 0 ||
          instance_count == 0 || tail != UINT32_C(0xc0000000)) {
         mesa_loge("HK_G17P_VDM_BISECT=12 draw mismatch: state=%#x "
                   "header=%#x count=%u instances=%u tail=%#x",
                   draw_state, header, vertex_count, instance_count, tail);
         return len;
      }

      fprintf(stderr, "G17P VDM bisect: stage=%d prefix=%zu total=%zu\n",
              stage, boundary, boundary);
      return boundary;
   }

   static const uint8_t terminate[4] = {0x00, 0x00, 0x00, 0xc0};
   memcpy((uint8_t *)cs->start + boundary, terminate, sizeof(terminate));
   fprintf(stderr, "G17P VDM bisect: stage=%d prefix=%zu total=%zu\n", stage,
           boundary, boundary + sizeof(terminate));
   return boundary + sizeof(terminate);
}

static void
asahi_fill_vdm_command(struct hk_device *dev, struct hk_cs *cs,
                       struct drm_asahi_cmd_render *c)
{
   size_t len = cs->stream_linked ? 65536 /* XXX */ : (cs->current - cs->start);
   len = asahi_g17p_vdm_bisect(dev, cs, len);
   const uint8_t *submitted_start = cs->start;
   uint64_t submitted_full = cs->addr;

   memset(c, 0, sizeof(*c));

   c->vdm_ctrl_stream_base =
      hk_g17p_vdm_low_window_enabled(&dev->dev)
         ? hk_g17p_vdm_alias(cs->cmd, cs->addr)
         : cs->addr;

   /* Metal's compact direct encoder starts at the 0x4000002e
    * VertexProgramVariant header.  Honeykrisp normally precedes it with a
    * 12-byte barrier/initial-PPP sequence.  Keep this opt-in and validate the
    * exact boundary so one hardware run can isolate that address/order
    * difference without rewriting the command BO.
    */
   static int native_base = -1;
   if (native_base < 0)
      native_base =
         debug_get_bool_option("HK_G17P_VDM_NATIVE_BASE", false) ? 1 : 0;
   if (native_base && agx_native_graphics(&dev->dev) && !cs->stream_linked) {
      uint32_t header = 0;
      if (len >= 16)
         memcpy(&header, (const uint8_t *)cs->start + 12, sizeof(header));

      if (header == UINT32_C(0x4000002e)) {
         c->vdm_ctrl_stream_base += 12;
         submitted_full += 12;
         submitted_start += 12;
         len -= 12;
         fprintf(stderr,
                 "G17P VDM native base: skipped 12-byte barrier/PPP prelude\n");
      } else {
         mesa_loge("HK_G17P_VDM_NATIVE_BASE opening mismatch: len=%zu "
                   "header=%#x",
                   len, header);
      }
   }

   if (hk_g17p_launch_trace_enabled() &&
       hk_g17p_vdm_low_window_enabled(&dev->dev)) {
      fprintf(stderr,
              "asahi: G17P VDM submit full=%#llx alias=%#llx low=%#llx\n",
              (unsigned long long)submitted_full,
              (unsigned long long)c->vdm_ctrl_stream_base,
              (unsigned long long)(c->vdm_ctrl_stream_base -
                                   UINT64_C(0x1000000000)));
   }

   /* Capture the exact live VDM stream after its terminator was appended.
    * The nested PPP state records in this dump can then be resolved against
    * the payload dumps emitted while the command buffer was built.
    */
   if (hk_g17p_launch_trace_enabled()) {
      fprintf(stderr,
              "G17P vdm: base=%" PRIx64 " submit=%" PRIx64
              " len=%zu linked=%d\n",
              submitted_full, (uint64_t)c->vdm_ctrl_stream_base, len,
              (int)cs->stream_linked);
      if (!cs->stream_linked)
         hk_g17p_trace_hexdump("vdm-stream", submitted_full, submitted_start,
                               len);
   }

   agx_pack(&c->ppp_ctrl, CR_PPP_CONTROL, cfg) {
      cfg.enable_w_clamp = true;
      cfg.fixed_point_format = 1;
   }

   c->width_px = cs->cr.width;
   c->height_px = cs->cr.height;

   c->isp_bgobjdepth = cs->cr.isp_bgobjdepth;
   c->isp_bgobjvals = cs->cr.isp_bgobjvals;

   static_assert(sizeof(c->zls_ctrl) == sizeof(cs->cr.zls_control));
   memcpy(&c->zls_ctrl, &cs->cr.zls_control, sizeof(cs->cr.zls_control));

   if (agx_native_graphics(&dev->dev)) {
      c->isp_zls_pixels = hk_drm_g17p_zls_pixels(
         cs->cr.zls_width, cs->cr.zls_height, cs->cr.depth.buffer,
         cs->cr.depth.meta, cs->cr.stencil.buffer, cs->cr.stencil.meta);
      c->isp_bgobjdepth = hk_drm_g17p_depth_clear(
         c->isp_bgobjdepth, cs->cr.depth.buffer, cs->cr.depth.meta,
         cs->cr.stencil.buffer, cs->cr.stencil.meta);
   } else {
      agx_pack(&c->isp_zls_pixels, CR_ISP_ZLS_PIXELS, cfg) {
         cfg.x = cs->cr.zls_width;
         cfg.y = cs->cr.zls_height;
      }
   }

   c->depth.base = cs->cr.depth.buffer;
   c->depth.stride = cs->cr.depth.stride;
   c->depth.comp_base = cs->cr.depth.meta;
   c->depth.comp_stride = cs->cr.depth.meta_stride;
   c->stencil.base = cs->cr.stencil.buffer;
   c->stencil.stride = cs->cr.stencil.stride;
   c->stencil.comp_base = cs->cr.stencil.meta;
   c->stencil.comp_stride = cs->cr.stencil.meta_stride;

   if (cs->cr.dbias_is_int == U_TRISTATE_YES) {
      c->flags |= DRM_ASAHI_RENDER_DBIAS_IS_INT;
   }

   if ((dev->dev.debug & AGX_DBG_NOCLUSTER) &&
       !agx_native_graphics(&dev->dev)) {
      c->flags |= DRM_ASAHI_RENDER_NO_VERTEX_CLUSTERING;
   }

   agx_tilebuffer_set_drm_cmd(c, &cs->tib);

   /* Can be 0 for attachmentless rendering with no draws */
   c->samples = MAX2(cs->tib.nr_samples, 1);
   c->layers = cs->cr.layers;

   /* Drawing max size will OOM and fail submission. But vkd3d-proton does this
    * for emulating no-attachment rendering. Clamp to something reasonable and
    * hope this is good enough in practice. This only affects a case that would
    * otherwise be guaranteed broken.
    *
    * XXX: Hack for vkd3d-proton.
    */
   if (c->layers == 2048 && c->width_px == 16384 && c->height_px == 16384) {
      mesa_log(MESA_LOG_WARN, MESA_LOG_TAG, "Clamping massive framebuffer");
      c->layers = 32;
   }

   c->ppp_multisamplectl = cs->ppp_multisamplectl;
   c->sample_size_B = cs->tib.sample_size_B;

   float tan_60 = 1.732051f;
   c->isp_merge_upper_x = fui(tan_60 / cs->cr.width);
   c->isp_merge_upper_y = fui(tan_60 / cs->cr.height);

   c->bg.usc = cs->cr.bg.main.usc | 4;
   c->eot.usc = cs->cr.eot.main.usc | 4;
   c->partial_bg.usc = cs->cr.bg.partial.usc | 4;
   c->partial_eot.usc = cs->cr.eot.partial.usc | 4;

   hk_drm_render_resource_specs_pack(
      &(struct hk_drm_render_resource_specs){
         .bg = cs->cr.bg.main.rsrc_spec,
         .eot = cs->cr.eot.main.rsrc_spec,
         .partial_bg = cs->cr.bg.partial.rsrc_spec,
         .partial_eot = cs->cr.eot.partial.rsrc_spec,
      },
      c);

   c->isp_scissor_base = cs->uploaded_scissor;
   c->isp_dbias_base = cs->uploaded_zbias;

   if (cs->uses_sampler_heap) {
      c->sampler_heap = dev->samplers.table.bo->va->addr;
      c->sampler_count = dev->samplers.table.alloc;
   }

   c->isp_oclqry_base = dev->occlusion_queries.bo->va->addr;

   if (cs->cr.process_empty_tiles)
      c->flags |= DRM_ASAHI_RENDER_PROCESS_EMPTY_TILES;

   if (cs->scratch.vs.main || cs->scratch.vs.preamble) {
      c->flags |= DRM_ASAHI_RENDER_VERTEX_SCRATCH;
      c->vertex_helper.data = dev->scratch.vs.buf->va->addr;
      c->vertex_helper.cfg = cs->scratch.vs.preamble ? (1 << 16) : 0;
      c->vertex_helper.binary = agx_helper_program(&dev->bg_eot);
   }

   if (cs->scratch.fs.main || cs->scratch.fs.preamble) {
      c->fragment_helper.data = dev->scratch.fs.buf->va->addr;
      c->fragment_helper.cfg = cs->scratch.fs.preamble ? (1 << 16) : 0;
      c->fragment_helper.binary = agx_helper_program(&dev->bg_eot);
   }

   if (cs->timestamp.start.handle) {
      c->ts_vtx.start.handle = cs->timestamp.start.handle;
      c->ts_vtx.start.offset = cs->timestamp.start.offset_B;
   }

   if (cs->timestamp.end.handle) {
      c->ts_frag.end.handle = cs->timestamp.end.handle;
      c->ts_frag.end.offset = cs->timestamp.end.offset_B;
      for (unsigned i = 0; i < cs->timestamp.end_copy_count; i++) {
         c->ts_frag_end_copies[i].handle = cs->timestamp.end_copies[i].handle;
         c->ts_frag_end_copies[i].offset = cs->timestamp.end_copies[i].offset_B;
      }
   }

}

static void
asahi_fill_sync(struct drm_asahi_sync *sync, struct vk_sync *vk_sync,
                uint64_t value)
{
   if (unlikely(!vk_sync_type_is_drm_syncobj(vk_sync->type))) {
      UNREACHABLE("Unsupported sync type");
      return;
   }

   const struct vk_drm_syncobj *syncobj = vk_sync_as_drm_syncobj(vk_sync);
   *sync = (struct drm_asahi_sync){.handle = syncobj->syncobj};

   if (vk_sync->flags & VK_SYNC_IS_TIMELINE) {
      sync->sync_type = DRM_ASAHI_SYNC_TIMELINE_SYNCOBJ;
      sync->timeline_value = value;
   } else {
      sync->sync_type = DRM_ASAHI_SYNC_SYNCOBJ;
   }
}

union drm_asahi_cmd {
   struct drm_asahi_cmd_compute compute;
   struct drm_asahi_cmd_render render;
};

static bool
hk_g17p_write_range_candidates(struct hk_device *dev,
                               struct drm_asahi_attachment spans[2])
{
   const bool dump = getenv("HK_G17P_DUMP_WRITE_RANGES") != NULL;
   const bool synthesize = getenv("HK_G17P_NATIVE_WRITE_SPANS") != NULL;
   if (!agx_native_graphics(&dev->dev) || (!dump && !synthesize))
      return false;

   uint64_t main_start = UINT64_MAX, main_end = 0;
   uint64_t usc_start = UINT64_MAX, usc_end = 0;

   simple_mtx_lock(&dev->dev.bo_map_lock);
   for (uint32_t handle = 0; handle < dev->dev.max_handle; ++handle) {
      struct agx_bo *bo = agx_lookup_bo(&dev->dev, handle);
      if (!bo->size || !bo->va || bo->size > UINT64_MAX - bo->va->addr)
         continue;

      const uint64_t start = bo->va->addr;
      const uint64_t end = start + bo->size;
      const bool usc = bo->va->flags & AGX_VA_USC;
      if (dump) {
         fprintf(stderr,
                 "G17P BO range: handle=%u label=%s va=%#" PRIx64
                 " size=%#" PRIx64 " flags=%#x heap=%s writable=%u\n",
                 handle, bo->label, start, (uint64_t)bo->size, bo->flags,
                 usc ? "usc" : "main", !(bo->flags & AGX_BO_READONLY));
      }

      if (bo->flags & AGX_BO_READONLY)
         continue;

      uint64_t *span_start = usc ? &usc_start : &main_start;
      uint64_t *span_end = usc ? &usc_end : &main_end;
      *span_start = MIN2(*span_start, start);
      *span_end = MAX2(*span_end, end);
   }
   simple_mtx_unlock(&dev->dev.bo_map_lock);

   if (dump) {
      fprintf(stderr,
              "G17P BO writable spans: main=%#" PRIx64 "..%#" PRIx64
              " usc=%#" PRIx64 "..%#" PRIx64 "\n",
              main_start == UINT64_MAX ? 0 : main_start, main_end,
              usc_start == UINT64_MAX ? 0 : usc_start, usc_end);
   }

   if (main_start == UINT64_MAX || usc_start == UINT64_MAX ||
       main_end <= main_start || usc_end <= usc_start)
      return false;

   spans[0] = (struct drm_asahi_attachment){
      .pointer = main_start,
      .size = main_end - main_start,
   };
   spans[1] = (struct drm_asahi_attachment){
      .pointer = usc_start,
      .size = usc_end - usc_start,
   };
   return true;
}

static void
asahi_append_compute_attachments(struct hk_device *dev,
                                 struct util_dynarray *payload,
                                 const struct hk_cs *cs)
{
   const struct hk_drm_attachment_set *set = &cs->compute_attachments;
   const uint32_t count = MIN2(set->count, dev->dev.params.max_attachments);
   const struct drm_asahi_cmd_header header = {
      .cmd_type = DRM_ASAHI_SET_COMPUTE_ATTACHMENTS,
      .size = count * sizeof(set->list[0]),
      .vdm_barrier = DRM_ASAHI_BARRIER_NONE,
      .cdm_barrier = DRM_ASAHI_BARRIER_NONE,
   };
   /* Clear the preceding command's list even for an attachmentless dispatch. */
   util_dynarray_append(payload, header);
   if (count)
      util_dynarray_append_array(payload, struct drm_asahi_attachment,
                                 set->list, count);
}

static void
asahi_append_fragment_attachments(struct hk_device *dev,
                                  struct util_dynarray *payload,
                                  const struct hk_cs *cs)
{
   struct drm_asahi_attachment writable_spans[2];
   const bool have_writable_spans =
      hk_g17p_write_range_candidates(dev, writable_spans);
   struct hk_drm_attachment_set synthetic;
   const struct hk_drm_attachment_set *set = &cs->fragment_attachments;
   if (getenv("HK_G17P_NATIVE_WRITE_SPANS") != NULL &&
       have_writable_spans) {
      hk_drm_attachment_set_init(&synthetic);
      synthetic.list[0] = writable_spans[0];
      synthetic.list[1] = writable_spans[1];
      synthetic.count = 2;
      set = &synthetic;
      fprintf(stderr,
              "G17P native write spans: main=%#" PRIx64 "+%#" PRIx64
              " usc=%#" PRIx64 "+%#" PRIx64 "\n",
              (uint64_t)writable_spans[0].pointer,
              (uint64_t)writable_spans[0].size,
              (uint64_t)writable_spans[1].pointer,
              (uint64_t)writable_spans[1].size);
   }

   const uint32_t count = MIN2(set->count, dev->dev.params.max_attachments);
   const struct drm_asahi_cmd_header header = {
      .cmd_type = DRM_ASAHI_SET_FRAGMENT_ATTACHMENTS,
      .size = count * sizeof(set->list[0]),
      .vdm_barrier = DRM_ASAHI_BARRIER_NONE,
      .cdm_barrier = DRM_ASAHI_BARRIER_NONE,
   };

   /* Emit even an empty set. Attachment commands affect subsequent hardware
    * commands in the same submit, so an attachmentless render must clear the
    * set retained by the preceding render. */
   util_dynarray_append(payload, header);
   if (count)
      util_dynarray_append_array(payload, struct drm_asahi_attachment,
                                 set->list, count);

   if (!set->complete || count != set->count) {
      perf_debug_dev(&dev->dev,
                     "Fragment attachment hint incomplete: retained %u, emitted %u (kernel limit %u)",
                     set->count, count, dev->dev.params.max_attachments);
   }
}

/* XXX: Batching multiple commands per submission is causing rare (7ppm) flakes
 * on the CTS once lossless compression is enabled. This needs to be
 * investigated before we can reenable this mechanism. We are likely missing a
 * cache flush or barrier somewhere.
 *
 * The native M4 path does not use lossless compression and its kernel runtime
 * executes a packet's commands strictly in order, so one submission per
 * vkQueueSubmit is the default there: every extra ioctl costs a full
 * scheduler and firmware round trip (about 0.8 ms on J713) against tens of
 * microseconds of GPU work for a small command buffer.
 */
static inline unsigned
max_commands_per_submit(struct hk_device *dev)
{
   const bool batch = HK_PERF(dev, BATCH) || agx_native_graphics(&dev->dev);
   return hk_drm_submit_command_limit(
      batch, dev->dev.params.max_commands_per_submission);
}

static VkResult
queue_submit_single(struct hk_device *dev, struct drm_asahi_submit *submit,
                    unsigned ring_idx)
{
   struct agx_submit_virt virt = {.ring_idx = ring_idx};

   if (agx_native_graphics(&dev->dev) &&
       getenv("HK_G17P_ABORT_BEFORE_IOCTL") != NULL) {
      fprintf(stderr,
              "G17P diagnostic: aborting before DRM_IOCTL_ASAHI_SUBMIT\n");
      return vk_device_set_lost(&dev->vk,
                                "G17P diagnostic pre-submit abort");
   }

   if (dev->dev.is_virtio) {
      u_rwlock_rdlock(&dev->external_bos.lock);
      virt.extres_count = util_dynarray_num_elements(
         &dev->external_bos.list, struct asahi_ccmd_submit_res);
      virt.extres = util_dynarray_begin(&dev->external_bos.list);
   }

   static _Thread_local int64_t hk_timing_last_ns = 0;
   const bool hk_timing = getenv("HK_SUBMIT_TIMING") != NULL;
   int64_t hk_t0 = hk_timing ? os_time_get_nano() : 0;
   int ret = dev->dev.ops.submit(&dev->dev, submit, &virt);
   if (hk_timing) {
      int64_t t1 = os_time_get_nano();
      fprintf(stderr, "HK_SUBMIT_TIMING t0_ns=%lld ioctl_us=%lld gap_us=%lld\n",
              (long long)hk_t0, (long long)((t1 - hk_t0) / 1000),
              (long long)(hk_timing_last_ns ? (hk_t0 - hk_timing_last_ns) / 1000 : 0));
      hk_timing_last_ns = t1;
   }

   if (dev->dev.is_virtio)
      u_rwlock_rdunlock(&dev->external_bos.lock);

   if (ret)
      return vk_device_set_lost(&dev->vk,
                                "DRM_IOCTL_ASAHI_SUBMIT failed: %m");

   return VK_SUCCESS;
}

/*
 * The kernel/firmware jointly impose a limit on commands per submit ioctl, but
 * we can build up arbitrarily large command buffers. We handle this here by
 * looping the ioctl, submitting slices of the command buffers that are within
 * bounds.
 */
static VkResult
queue_submit_looped(struct hk_device *dev, struct drm_asahi_submit *submit,
                    unsigned command_count, unsigned ring_idx)
{
   uint8_t *cmdbuf = (uint8_t *)(uintptr_t)submit->cmdbuf;
   uint32_t offs = 0;
   unsigned submitted_vdm = 0, submitted_cdm = 0;
   unsigned commands_remaining = command_count;

   uint64_t out_syncs =
      submit->syncs + sizeof(struct drm_asahi_sync) * submit->in_sync_count;

   while (commands_remaining) {
      bool first = commands_remaining == command_count;
      bool last = commands_remaining <= max_commands_per_submit(dev);

      unsigned count = MIN2(commands_remaining, max_commands_per_submit(dev));
      commands_remaining -= count;

      assert(!last || commands_remaining == 0);
      assert(count > 0);

      unsigned base_offs = offs;
      struct hk_drm_command_span span;
      if (!hk_drm_next_command_span(cmdbuf, submit->cmdbuf_size, base_offs,
                                    count, &span)) {
         return vk_device_set_lost(
            &dev->vk, "Invalid internal Asahi command stream framing");
      }
      offs = span.end_offset;
      unsigned cdm_count = span.compute_count;
      unsigned vdm_count = span.render_count;
      if (last && offs != submit->cmdbuf_size) {
         return vk_device_set_lost(
            &dev->vk, "Trailing synthetic Asahi commands without hardware");
      }

      /* We need to fix up the barriers since barriers are ioctl-relative */
      for (unsigned scan = base_offs; scan < offs;) {
         struct drm_asahi_cmd_header *cmd = (void *)(cmdbuf + scan);
         scan += sizeof(*cmd) + cmd->size;

         if (cmd->cmd_type != DRM_ASAHI_CMD_RENDER &&
             cmd->cmd_type != DRM_ASAHI_CMD_COMPUTE)
            continue;

         if (cmd->vdm_barrier != DRM_ASAHI_BARRIER_NONE) {
            assert(cmd->vdm_barrier >= submitted_vdm);
            cmd->vdm_barrier -= submitted_vdm;
         }

         if (cmd->cdm_barrier != DRM_ASAHI_BARRIER_NONE) {
            assert(cmd->cdm_barrier >= submitted_cdm);
            cmd->cdm_barrier -= submitted_cdm;
         }
      }

      /* We can't signal the out-syncobjs until all prior work finishes. Since
       * only the last ioctl will signal, make sure it waits on prior ioctls.
       *
       * TODO: there might be a more performant way to do this.
      */
      if (last && !first) {
         assert(span.first_hardware_offset != SIZE_MAX);
         struct drm_asahi_cmd_header *cmd =
            (void *)(cmdbuf + span.first_hardware_offset);

         if (cmd->vdm_barrier == DRM_ASAHI_BARRIER_NONE)
            cmd->vdm_barrier = 0;

         if (cmd->cdm_barrier == DRM_ASAHI_BARRIER_NONE)
            cmd->cdm_barrier = 0;
      }

      bool has_in_syncs = first;
      bool has_out_syncs = last;

      struct drm_asahi_submit submit_ioctl = {
         .flags = submit->flags,
         .queue_id = submit->queue_id,
         .cmdbuf = submit->cmdbuf + base_offs,
         .cmdbuf_size = offs - base_offs,

         .syncs = has_in_syncs ? submit->syncs : out_syncs,
         .in_sync_count = has_in_syncs ? submit->in_sync_count : 0,
         .out_sync_count = has_out_syncs ? submit->out_sync_count : 0,
      };

      VkResult result = queue_submit_single(dev, &submit_ioctl, ring_idx);
      if (result != VK_SUCCESS)
         return result;

      submitted_cdm += cdm_count;
      submitted_vdm += vdm_count;
   }

   return VK_SUCCESS;
}

struct hk_bind_builder {
   /* Initialized */
   struct hk_device *dev;
   struct vk_object_base *obj_base;
   struct agx_va *va;
   struct hk_image *image;

   /* State */
   struct hk_device_memory *mem;
   VkDeviceSize resourceOffset;
   VkDeviceSize size;
   VkDeviceSize memoryOffset;
   VkResult result;

   /* Array of drm_asahi_gem_bind_op's */
   struct util_dynarray binds;
   struct util_dynarray canonical;
};

static inline struct hk_bind_builder
hk_bind_builder(struct hk_device *dev, struct vk_object_base *obj_base,
                struct agx_va *va, struct hk_image *image)
{
   struct hk_bind_builder b = {
      .dev = dev,
      .obj_base = obj_base,
      .va = va,
      .image = image,
   };

   b.binds = UTIL_DYNARRAY_INIT;
   b.canonical = UTIL_DYNARRAY_INIT;
   return b;
}

static VkResult
hk_flush_bind(struct hk_bind_builder *b)
{
   if (b->result != VK_SUCCESS || b->size == 0) {
      return b->result;
   }

   perf_debug(b->dev, "Sparse bind");

   uint64_t va_addr = b->va->addr + b->resourceOffset;

   /* If we have an image with sparse residency, we have a userspace-managed
    * sparse page table map, which we need to keep in sync with the real
    * kernel-managed page table.  This ensures textures get strict residency
    * semantics, using the hardware sparse support.
    */
   if (b->image && b->image->planes[0].sparse_map != NULL) {
      assert(b->image->plane_count == 1 && "multiplane sparse not supported");

      uint32_t *map = agx_bo_map(b->image->planes[0].sparse_map);
      uint64_t size_page = ail_bytes_to_pages(b->size);

      struct ail_layout *layout = &b->image->planes[0].layout;
      uint64_t layer_stride_page = ail_bytes_to_pages(layout->layer_stride_B);

      for (unsigned offs_page = 0; offs_page < size_page; offs_page++) {
         /* Determine the target page to bind */
         uint64_t target_page =
            ail_bytes_to_pages(b->resourceOffset) + offs_page;

         /* The page table is per-layer. Fortunately, layers are page-aligned,
          * so we can divide to find the layer & the page relative to the start
          * of the layer, which give us the index into the sparse map.
          *
          * Note that we can end up out-of-bounds since the hardware page size
          * (16k) is smaller than the Vulkan standard sparse block size (65k).
          * Just clamp out-of-bounds maps - there is sufficient VA space for
          * them but not sufficient sparse map space for them.
          */
         uint64_t z = target_page / layer_stride_page;
         if (z >= layout->depth_px)
            break;

         uint64_t page_in_layer = target_page % layer_stride_page;
         unsigned idx = ail_page_to_sparse_index_el(layout, z, page_in_layer);

         agx_pack(map + idx, SPARSE_BLOCK, cfg) {
            cfg.enabled = b->mem != NULL;
            cfg.unknown = cfg.enabled;

            if (cfg.enabled) {
               cfg.address = va_addr + (offs_page * AIL_PAGESIZE);
            }
         }
      }
   }

   /* When the app wants to unbind, replace the bound pages with scratch pages
    * so we don't leave a gap.
    */
   struct drm_asahi_gem_bind_op op;
   if (!b->mem) {
      op = (struct drm_asahi_gem_bind_op){
         .handle = b->dev->dev.scratch_bo->uapi_handle,
         .flags = DRM_ASAHI_BIND_READ | DRM_ASAHI_BIND_WRITE |
                  DRM_ASAHI_BIND_SINGLE_PAGE,
         .addr = b->va->addr + b->resourceOffset,
         .range = b->size,
      };
   } else {
      op = (struct drm_asahi_gem_bind_op){
         .handle = b->mem->bo->uapi_handle,
         .flags = DRM_ASAHI_BIND_READ | DRM_ASAHI_BIND_WRITE,
         .addr = va_addr,
         .offset = b->memoryOffset,
         .range = b->size,
      };
   }

   util_dynarray_append(&b->binds, op);
   /* Image texture operations consume their own sparse page table and
    * retain the image VA. Keep their global atomics in that same domain.
    * Buffer aliases use the allocation VA for every global access. */
   uint64_t canonical = b->mem && !b->image ?
      b->mem->bo->va->addr + b->memoryOffset : 0;
   util_dynarray_append(&b->canonical, canonical);

   /* Shadow a read-only mapping to the upper half */
   op.flags &= ~DRM_ASAHI_BIND_WRITE;
   op.addr = agx_rw_addr_to_ro(&b->dev->dev, op.addr);

   if (!b->mem) {
      op.handle = b->dev->dev.zero_bo->uapi_handle;
   }

   util_dynarray_append(&b->binds, op);
   util_dynarray_append(&b->canonical, canonical);

   return VK_SUCCESS;
}

static int
hk_bind_builder_finish(struct hk_bind_builder *b)
{
   hk_flush_bind(b);

   /* Submit everything to the kernel at once */
   if (b->binds.size > 0) {
      int ret = b->dev->dev.ops.bo_bind(
         &b->dev->dev, b->binds.data,
         util_dynarray_num_elements(&b->binds, struct drm_asahi_gem_bind_op));
      if (ret)
         b->result = vk_errorf(b->dev, VK_ERROR_UNKNOWN,
                               "Sparse memory bind failed (%d)", ret);
   }

   if (b->result == VK_SUCCESS) {
      util_dynarray_foreach(&b->binds, struct drm_asahi_gem_bind_op, op) {
         if (op->flags & DRM_ASAHI_BIND_WRITE) {
            hk_update_sparse_residency(b->dev, op->addr, op->range,
               op->handle != b->dev->dev.scratch_bo->uapi_handle);
            uint64_t canonical = ((uint64_t *) b->canonical.data)[
               op - (struct drm_asahi_gem_bind_op *) b->binds.data];
            VkResult result = hk_update_buffer_alias(b->dev, op->addr, op->range, canonical);
            if (result != VK_SUCCESS) b->result = result;
         }
      }
   }
   util_dynarray_fini(&b->binds);
   util_dynarray_fini(&b->canonical);
   return b->result;
}

static void
hk_add_bind(struct hk_bind_builder *b, struct hk_device_memory *mem,
            VkDeviceSize resourceOffset, VkDeviceSize size,
            VkDeviceSize memoryOffset)
{
   /* Discard trivial binds to simplify the below logic. */
   if (size == 0)
      return;

   /* Try to merge with the previous bind */
   if (b->size && b->mem == mem &&
       resourceOffset == b->resourceOffset + b->size &&
       (!mem || memoryOffset == b->memoryOffset + b->size)) {

      b->size += size;
      return;
   }

   /* Otherwise, flush the previous bind and replace with the new one */
   hk_flush_bind(b);
   b->mem = mem;
   b->resourceOffset = resourceOffset;
   b->size = size;
   b->memoryOffset = memoryOffset;
}

static VkResult
hk_sparse_buffer_bind_memory(struct hk_device *device,
                             const VkSparseBufferMemoryBindInfo *bind)
{
   VK_FROM_HANDLE(hk_buffer, buffer, bind->buffer);

   struct hk_bind_builder b =
      hk_bind_builder(device, &buffer->vk.base, buffer->va, NULL);

   for (uint32_t i = 0; i < bind->bindCount; ++i) {
      struct hk_device_memory *cur_mem = NULL;

      if (bind->pBinds[i].memory != VK_NULL_HANDLE)
         cur_mem = hk_device_memory_from_handle(bind->pBinds[i].memory);

      hk_add_bind(&b, cur_mem, bind->pBinds[i].resourceOffset,
                  bind->pBinds[i].size, bind->pBinds[i].memoryOffset);
   }

   int ret = hk_bind_builder_finish(&b);
   if (ret == VK_SUCCESS && buffer->residency) {
      uint32_t *map = agx_bo_map(buffer->residency);
      for (uint32_t i = 0; i < bind->bindCount; ++i) {
         const VkSparseMemoryBind *entry = &bind->pBinds[i];
         const uint64_t first = entry->resourceOffset / 16384;
         const uint64_t end = DIV_ROUND_UP(entry->resourceOffset + entry->size, 16384);
         for (uint64_t page = first; page < end; ++page)
            map[page] = entry->memory != VK_NULL_HANDLE;
      }
   }
   return ret;
}

static VkResult
hk_sparse_image_opaque_bind_memory(
   struct hk_device *device, const VkSparseImageOpaqueMemoryBindInfo *bind)
{
   VK_FROM_HANDLE(hk_image, image, bind->image);

   struct hk_bind_builder b =
      hk_bind_builder(device, &image->vk.base, image->planes[0].va, image);

   for (uint32_t i = 0; i < bind->bindCount; ++i) {
      struct hk_device_memory *mem = NULL;
      if (bind->pBinds[i].memory != VK_NULL_HANDLE)
         mem = hk_device_memory_from_handle(bind->pBinds[i].memory);

      VkDeviceSize resourceOffset = bind->pBinds[i].resourceOffset;

      /* Conceptually, the miptail is a single region at the end of the image,
       * possibly layered. However, due to alignment requirements we need to
       * use a non-layered miptail and internally fan out to each of the layers.
       * This is facilitated by the HK_MIP_TAIL_START_OFFSET magic offset, see
       * the comment where that is defined for more detail.
       */
      if (resourceOffset >= HK_MIP_TAIL_START_OFFSET) {
         assert(resourceOffset == HK_MIP_TAIL_START_OFFSET &&
                "must bind whole miptail... maybe...");

         const struct ail_layout *layout = &image->planes[0].layout;
         unsigned tail_offset_B =
            layout->level_offsets_B[layout->mip_tail_first_lod];

         for (unsigned z = 0; z < layout->depth_px; ++z) {
            uint64_t image_offs = tail_offset_B + (z * layout->layer_stride_B);
            uint64_t mem_offs =
               bind->pBinds[i].memoryOffset + (z * layout->mip_tail_stride);

            hk_add_bind(&b, mem, image_offs, layout->mip_tail_stride, mem_offs);
         }
      } else {
         hk_add_bind(&b, mem, bind->pBinds[i].resourceOffset,
                     bind->pBinds[i].size, bind->pBinds[i].memoryOffset);
      }
   }

   return hk_bind_builder_finish(&b);
}

static void
bind_hw_tile(struct hk_bind_builder *b, struct hk_device_memory *mem,
             struct ail_layout *layout, unsigned layer, unsigned level,
             VkOffset3D offset, VkExtent3D extent, struct ail_tile std_size_el,
             unsigned mem_offset, unsigned x, unsigned y, unsigned z)
{
   uint64_t bo_offset_B = ail_get_twiddled_block_B(
      layout, level, offset.x + x, offset.y + y, layer + offset.z + z);

   /* Consider the standard tiles in the bound memory to be in raster order, and
    * address accordingly in standard tiles.
    */
   unsigned mem_x_stl = x / std_size_el.width_el;
   unsigned mem_y_stl = y / std_size_el.height_el;
   unsigned extent_w_stl = DIV_ROUND_UP(extent.width, std_size_el.width_el);
   unsigned extent_y_stl = DIV_ROUND_UP(extent.height, std_size_el.height_el);
   unsigned mem_offs_stl = (extent_y_stl * extent_w_stl * z) +
                           (extent_w_stl * mem_y_stl) + mem_x_stl;

   /* There are 4 hardware tiles per standard tile, so offset
    * accordingly for each hardware tile.
    */
   unsigned mem_offset_B = mem_offset + (mem_offs_stl * 4 * AIL_PAGESIZE);

   if (x % std_size_el.width_el)
      mem_offset_B += AIL_PAGESIZE;

   if (y % std_size_el.height_el)
      mem_offset_B += (2 * AIL_PAGESIZE);

   hk_add_bind(b, mem, bo_offset_B, AIL_PAGESIZE, mem_offset_B);
}

static VkResult
hk_sparse_image_bind_memory(struct hk_device *device,
                            const VkSparseImageMemoryBindInfo *bind)
{
   VK_FROM_HANDLE(hk_image, image, bind->image);
   struct ail_layout *layout = &image->planes[0].layout;

   struct hk_bind_builder b =
      hk_bind_builder(device, &image->vk.base, image->planes[0].va, image);

   for (uint32_t i = 0; i < bind->bindCount; ++i) {
      struct hk_device_memory *mem = NULL;
      if (bind->pBinds[i].memory != VK_NULL_HANDLE)
         mem = hk_device_memory_from_handle(bind->pBinds[i].memory);

      uint64_t mem_offset = bind->pBinds[i].memoryOffset;
      const uint32_t layer = bind->pBinds[i].subresource.arrayLayer;
      const uint32_t level = bind->pBinds[i].subresource.mipLevel;

      VkExtent3D bind_extent = bind->pBinds[i].extent;
      bind_extent.width = DIV_ROUND_UP(
         bind_extent.width, vk_format_get_blockwidth(image->vk.format));
      bind_extent.height = DIV_ROUND_UP(
         bind_extent.height, vk_format_get_blockheight(image->vk.format));

      VkOffset3D bind_offset = bind->pBinds[i].offset;
      bind_offset.x /= vk_format_get_blockwidth(image->vk.format);
      bind_offset.y /= vk_format_get_blockheight(image->vk.format);

      /* Hardware tiles are exactly one page (16K) */
      struct ail_tile tilesize_el = layout->tilesize_el[level];
      unsigned size_B = tilesize_el.width_el * tilesize_el.height_el *
                        ail_get_blocksize_B(layout);

      assert(size_B == AIL_PAGESIZE && "fundamental to AGX");

      /* Standard tiles are exactly 4 pages (65K), consisting of a 2x2 grid of
       * hardware tiles.
       */
      struct ail_tile std_size_el = tilesize_el;
      std_size_el.width_el *= 2;
      std_size_el.height_el *= 2;

      for (unsigned z = 0; z < bind_extent.depth; z += 1) {
         for (unsigned y = 0; y < bind_extent.height;
              y += tilesize_el.height_el) {
            for (unsigned x = 0; x < bind_extent.width;
                 x += tilesize_el.width_el) {
               bind_hw_tile(&b, mem, layout, layer, level, bind_offset,
                            bind_extent, std_size_el, mem_offset, x, y, z);
            }
         }
      }
   }

   return hk_bind_builder_finish(&b);
}

static VkResult
hk_queue_submit_bind_sparse_memory(struct hk_device *device,
                                   struct vk_queue_submit *submission)
{
   assert(submission->command_buffer_count == 0);

   for (uint32_t i = 0; i < submission->buffer_bind_count; ++i) {
      VkResult result =
         hk_sparse_buffer_bind_memory(device, submission->buffer_binds + i);
      if (result != VK_SUCCESS)
         return result;
   }

   for (uint32_t i = 0; i < submission->image_opaque_bind_count; ++i) {
      VkResult result = hk_sparse_image_opaque_bind_memory(
         device, submission->image_opaque_binds + i);
      if (result != VK_SUCCESS)
         return result;
   }

   for (uint32_t i = 0; i < submission->image_bind_count; ++i) {
      VkResult result =
         hk_sparse_image_bind_memory(device, submission->image_binds + i);
      if (result != VK_SUCCESS)
         return result;
   }

   return VK_SUCCESS;
}

static VkResult
queue_submit(struct hk_device *dev, struct hk_queue *queue,
             struct vk_queue_submit *submit)
{
   /* TODO: Support asynchronous sparse queue? */
   if (submit->buffer_bind_count || submit->image_bind_count ||
       submit->image_opaque_bind_count) {

      /* Publishing CPU-maintained residency must happen after the waits,
       * not merely before a kernel submission that will eventually wait. */
      if (dev->dev.chip == AGX_CHIP_G16G) {
         VkResult waited = vk_sync_wait_many(&dev->vk, submit->wait_count,
                                              submit->waits, 0, UINT64_MAX);
         if (waited != VK_SUCCESS)
            return waited;
      }
      VkResult result = hk_queue_submit_bind_sparse_memory(dev, submit);
      if (result != VK_SUCCESS)
         return result;
   }

   unsigned command_count = 0;

   /* Gather the number of individual commands to submit up front */
   for (unsigned i = 0; i < submit->command_buffer_count; ++i) {
      struct hk_cmd_buffer *cmdbuf =
         (struct hk_cmd_buffer *)submit->command_buffers[i];

      command_count += list_length(&cmdbuf->control_streams);
   }

   perf_debug_dev(&dev->dev,
                  "Submitting %u control streams (%u command buffers)",
                  command_count, submit->command_buffer_count);

   if (command_count == 0)
      return queue_submit_empty(dev, queue, submit);

   unsigned wait_count = 0;
   struct drm_asahi_sync *syncs =
      alloca((submit->wait_count + submit->signal_count + 1) *
             sizeof(struct drm_asahi_sync));

   for (unsigned i = 0; i < submit->wait_count; ++i) {
      /* The kernel rejects the submission if we try to wait on the same
       * timeline semaphore at multiple points.
       *
       * TODO: Can we relax the UAPI?
       *
       * XXX: This is quadratic time.
       */
      bool skip = false;
      if (submit->waits[i].sync->flags & VK_SYNC_IS_TIMELINE) {
         uint32_t v1 = submit->waits[i].wait_value;
         for (unsigned j = 0; j < submit->wait_count; ++j) {
            uint32_t v2 = submit->waits[j].wait_value;
            if (i != j && submit->waits[i].sync == submit->waits[j].sync &&
                (v1 < v2 || (v1 == v2 && i < j))) {
               skip = true;
               break;
            }
         }

         if (skip)
            continue;
      }

      asahi_fill_sync(&syncs[wait_count++], submit->waits[i].sync,
                      submit->waits[i].wait_value);
   }

   for (unsigned i = 0; i < submit->signal_count; ++i) {
      asahi_fill_sync(&syncs[wait_count + i], submit->signals[i].sync,
                      submit->signals[i].signal_value);
   }

   /* Signal progress on the queue itself */
   syncs[wait_count + submit->signal_count] = (struct drm_asahi_sync){
      .sync_type = DRM_ASAHI_SYNC_TIMELINE_SYNCOBJ,
      .handle = queue->drm.syncobj,
      .timeline_value = ++queue->drm.timeline_value,
   };

   /* Now setup the command structs */
   struct util_dynarray payload = UTIL_DYNARRAY_INIT;

   unsigned nr_vdm = 0, nr_cdm = 0;

   for (unsigned i = 0; i < submit->command_buffer_count; ++i) {
      struct hk_cmd_buffer *cmdbuf =
         (struct hk_cmd_buffer *)submit->command_buffers[i];

      list_for_each_entry(struct hk_cs, cs, &cmdbuf->control_streams, node) {
         if (debug_get_bool_option("HK_COMMAND_PROFILE", false))
            fprintf(stderr,
                    "HK_COMMAND_PROFILE ns=%" PRId64 " cb=%u engine=%s calls=%u commands=%u merged=%u timestamp_only=%u reset=%u dependency=%u ts_start=%u ts_end=%u fills=%u timestamp_copies=%u query_copies=%u precomp_calls=%u precomp_id=%u retirement_copies=%u\n",
                    os_time_get_nano(), i, cs->type == HK_CS_CDM ? "compute" : "render",
                    cs->stats.calls, cs->stats.cmds, cs->stats.merged,
                    cs->timestamp_only, cs->ends_timestamp_reset,
                    cs->ends_memory_dependency,
                    !!cs->timestamp.start.handle, !!cs->timestamp.end.handle,
                    cs->stats.fills, cs->stats.timestamp_copies,
                    cs->stats.query_copies, cs->stats.precomp_calls,
                    cs->stats.precomp_id, cs->timestamp.end_copy_count);

         /* Barrier on previous command */
         struct drm_asahi_cmd_header header =
            agx_cmd_header(cs->type == HK_CS_CDM, nr_vdm, nr_cdm);

         if (cs->type == HK_CS_CDM) {
            perf_debug(
               cmdbuf,
               "%u: Submitting CDM with %u API calls, %u dispatches, %u flushes, %u merged",
               i, cs->stats.calls, cs->stats.cmds, cs->stats.flushes,
               cs->stats.merged);

            assert(cs->stats.cmds > 0 || cs->stats.flushes > 0 ||
                   cs->timestamp.end.handle);

            asahi_append_compute_attachments(dev, &payload, cs);
            util_dynarray_append(&payload, header);
            struct drm_asahi_cmd_compute cmd;
            asahi_fill_cdm_command(dev, cs, &cmd);
            util_dynarray_append(&payload, cmd);
            nr_cdm++;
         } else {
            assert(cs->type == HK_CS_VDM);
            perf_debug(cmdbuf, "%u: Submitting VDM with %u API draws, %u draws",
                       i, cs->stats.calls, cs->stats.cmds);
            assert(cs->stats.cmds > 0 || cs->cr.process_empty_tiles ||
                   cs->timestamp.end.handle);

            asahi_append_fragment_attachments(dev, &payload, cs);
            util_dynarray_append(&payload, header);

            struct drm_asahi_cmd_render cmd;
            asahi_fill_vdm_command(dev, cs, &cmd);
            util_dynarray_append(&payload, cmd);
            nr_vdm++;
         }
      }
   }

   if (dev->dev.debug & AGX_DBG_TRACE) {
      agxdecode_drm_cmdbuf(dev->dev.agxdecode, &dev->dev.params, &payload,
                           true);

      agxdecode_next_frame();
   }

   struct drm_asahi_submit submit_ioctl = {
      .flags = 0,
      .queue_id = queue->drm.id,
      .in_sync_count = wait_count,
      .out_sync_count = submit->signal_count + 1,
      .cmdbuf_size = payload.size,
      .syncs = (uint64_t)(uintptr_t)(syncs),
      .cmdbuf = (uint64_t)(uintptr_t)(payload.data),
   };

   VkResult result;
   if (command_count <= max_commands_per_submit(dev)) {
      result =
         queue_submit_single(dev, &submit_ioctl, queue->drm.virt_ring_idx);
   } else {
      result = queue_submit_looped(dev, &submit_ioctl, command_count,
                                   queue->drm.virt_ring_idx);
   }

   util_dynarray_fini(&payload);
   return result;
}

static VkResult
hk_queue_submit(struct vk_queue *vk_queue, struct vk_queue_submit *submit)
{
   struct hk_queue *queue = container_of(vk_queue, struct hk_queue, vk);
   struct hk_device *dev = hk_queue_device(queue);

   if (vk_queue_is_lost(&queue->vk))
      return VK_ERROR_DEVICE_LOST;

   VkResult result = queue_submit(dev, queue, submit);
   if (result != VK_SUCCESS)
      result = vk_queue_set_lost(&queue->vk, "Submit failed");

   if ((dev->dev.debug & AGX_DBG_SYNC) || getenv("HK_M4_TESS_DUMP")) {
      /* Debug memory inspection requires completed GPU writes. */
      int err = drmSyncobjTimelineWait(
         dev->dev.fd, &queue->drm.syncobj, &queue->drm.timeline_value, 1,
         INT64_MAX, DRM_SYNCOBJ_WAIT_FLAGS_WAIT_FOR_SUBMIT, NULL);

      if (err) {
         result = vk_queue_set_lost(&queue->vk, "Wait failed");
      } else {
         VkResult res = dev->vk.check_status(&dev->vk);
         if (result == VK_SUCCESS)
            result = res;
         if (result == VK_SUCCESS && getenv("HK_M4_TESS_DUMP"))
            hk_tess_debug_submit(dev, submit);
      }
   }

   return result;
}

static enum drm_asahi_priority
translate_priority(VkQueueGlobalPriorityKHR prio)
{
   switch (prio) {
   case VK_QUEUE_GLOBAL_PRIORITY_REALTIME_KHR:
      return DRM_ASAHI_PRIORITY_REALTIME;

   case VK_QUEUE_GLOBAL_PRIORITY_HIGH_KHR:
      return DRM_ASAHI_PRIORITY_HIGH;

   case VK_QUEUE_GLOBAL_PRIORITY_MEDIUM_KHR:
      return DRM_ASAHI_PRIORITY_MEDIUM;

   case VK_QUEUE_GLOBAL_PRIORITY_LOW_KHR:
      return DRM_ASAHI_PRIORITY_LOW;

   default:
      UNREACHABLE("Invalid VkQueueGlobalPriorityKHR");
   }
}

VkResult
hk_queue_init(struct hk_device *dev, const VkDeviceQueueCreateInfo *pCreateInfo,
              uint32_t index_in_family)
{
   struct hk_physical_device *pdev = hk_device_physical(dev);
   VkResult result;

   assert(pCreateInfo->queueFamilyIndex < pdev->queue_family_count);

   struct hk_queue *queue = vk_zalloc(&dev->vk.alloc, sizeof(struct hk_queue),
                                      8, VK_SYSTEM_ALLOCATION_SCOPE_DEVICE);
   if (!queue)
      return VK_ERROR_OUT_OF_HOST_MEMORY;

   const VkDeviceQueueGlobalPriorityCreateInfoKHR *priority_info =
      vk_find_struct_const(pCreateInfo->pNext,
                           DEVICE_QUEUE_GLOBAL_PRIORITY_CREATE_INFO_KHR);
   const VkQueueGlobalPriorityKHR priority =
      priority_info ? priority_info->globalPriority
                    : VK_QUEUE_GLOBAL_PRIORITY_MEDIUM_KHR;

   /* M4's shared DRM scheduler enforces privileged priorities in the kernel. */
   enum drm_asahi_priority drm_priority = translate_priority(priority);
   if (drm_priority >= DRM_ASAHI_PRIORITY_HIGH &&
       dev->dev.chip != AGX_CHIP_G16G) {
      vk_free(&dev->vk.alloc, queue);
      return VK_ERROR_NOT_PERMITTED_EXT;
   }

   result = vk_queue_init(&queue->vk, &dev->vk, pCreateInfo, index_in_family);
   if (result != VK_SUCCESS) {
      vk_free(&dev->vk.alloc, queue);
      return result;
   }

   queue->vk.driver_submit = hk_queue_submit;

   queue->drm.id = agx_create_command_queue(&dev->dev, drm_priority);
   if (queue->drm.id == UINT32_MAX) {
      const int error = errno;
      vk_queue_finish(&queue->vk);
      vk_free(&dev->vk.alloc, queue);
      result = error == ENOMEM ? VK_ERROR_OUT_OF_HOST_MEMORY :
               (error == ENOSPC || error == EBUSY) ? VK_ERROR_OUT_OF_DEVICE_MEMORY :
               (error == EPERM || error == EACCES) ? VK_ERROR_NOT_PERMITTED_EXT :
               VK_ERROR_INITIALIZATION_FAILED;
      return vk_errorf(dev, result, "DRM_IOCTL_ASAHI_QUEUE_CREATE failed: %s",
                       strerror(error));
   }
   queue->drm.virt_ring_idx = drm_priority + 1;

   if (drmSyncobjCreate(dev->dev.fd, 0, &queue->drm.syncobj)) {
      mesa_loge("drmSyncobjCreate() failed %d\n", errno);
      agx_destroy_command_queue(&dev->dev, queue->drm.id);
      vk_queue_finish(&queue->vk);
      vk_free(&dev->vk.alloc, queue);

      return vk_errorf(dev, VK_ERROR_OUT_OF_HOST_MEMORY,
                       "DRM_IOCTL_SYNCOBJ_CREATE failed: %m");
   }

   /* The initial point is already signalled. Keep the host counter in sync
    * so the first real submission cannot reuse it and satisfy waits early. */
   queue->drm.timeline_value = 1;
   uint64_t initial_value = queue->drm.timeline_value;
   if (drmSyncobjTimelineSignal(dev->dev.fd, &queue->drm.syncobj,
                                &initial_value, 1)) {
      hk_queue_finish(dev, queue);
      return vk_errorf(dev, VK_ERROR_OUT_OF_HOST_MEMORY,
                       "DRM_IOCTL_TIMELINE_SYNCOBJ_SIGNAL failed: %m");
   }

   return VK_SUCCESS;
}

void
hk_queue_finish(struct hk_device *dev, struct hk_queue *queue)
{
   drmSyncobjDestroy(dev->dev.fd, queue->drm.syncobj);
   agx_destroy_command_queue(&dev->dev, queue->drm.id);
   vk_queue_finish(&queue->vk);
   vk_free(&dev->vk.alloc, queue);
}

VKAPI_ATTR VkResult VKAPI_CALL
hk_QueueBindSparse(VkQueue _queue, uint32_t bindInfoCount,
                   const VkBindSparseInfo *pBindInfo, VkFence fence)
{
   VK_FROM_HANDLE(vk_queue, vk_queue, _queue);
   struct hk_queue *queue = container_of(vk_queue, struct hk_queue, vk);
   if (bindInfoCount && hk_queue_device(queue)->dev.chip == AGX_CHIP_G16G) {
      VkResult result = vk_queue_enable_submit_thread(&queue->vk);
      if (result != VK_SUCCESS)
         return result;
   }
   return vk_common_QueueBindSparse(_queue, bindInfoCount, pBindInfo, fence);
}
