
eecs373uarthttp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b6f4  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b18  0800b8b8  0800b8b8  0000c8b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3d0  0800c3d0  0000e254  2**0
                  CONTENTS
  4 .ARM          00000008  0800c3d0  0800c3d0  0000d3d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c3d8  0800c3d8  0000e254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c3d8  0800c3d8  0000d3d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c3dc  0800c3dc  0000d3dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000254  20000000  0800c3e0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000550  20000254  0800c634  0000e254  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007a4  0800c634  0000e7a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e254  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019767  00000000  00000000  0000e284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002da1  00000000  00000000  000279eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016b8  00000000  00000000  0002a790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000120d  00000000  00000000  0002be48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c590  00000000  00000000  0002d055  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b8d3  00000000  00000000  000595e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010fad6  00000000  00000000  00074eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018498e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007328  00000000  00000000  001849d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0018bcfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000254 	.word	0x20000254
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800b89c 	.word	0x0800b89c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000258 	.word	0x20000258
 80001fc:	0800b89c 	.word	0x0800b89c

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <FoodOrder_Init>:
    char name[20];
    uint8_t valid;
    int id;
    int box; // 0 when it has not been delivered
} FoodOrder;
void FoodOrder_Init(FoodOrder* order) {
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
    order->valid = 0;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	751a      	strb	r2, [r3, #20]
    order->box = 0;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2200      	movs	r2, #0
 8000efa:	61da      	str	r2, [r3, #28]
    for(int i = 0; i < 20; ++i){
 8000efc:	2300      	movs	r3, #0
 8000efe:	60fb      	str	r3, [r7, #12]
 8000f00:	e007      	b.n	8000f12 <FoodOrder_Init+0x2a>
    	order->name[i] = '\0';
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	4413      	add	r3, r2
 8000f08:	2200      	movs	r2, #0
 8000f0a:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < 20; ++i){
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	3301      	adds	r3, #1
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	2b13      	cmp	r3, #19
 8000f16:	ddf4      	ble.n	8000f02 <FoodOrder_Init+0x1a>
    }
}
 8000f18:	bf00      	nop
 8000f1a:	bf00      	nop
 8000f1c:	3714      	adds	r7, #20
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr

08000f26 <big>:
    0x01, 0x01, 0x1E, 0x00, 0x19, 0x1D, 0x17, 0x12, 0x00, 0x3C, 0x3C, 0x3C,
    0x3C, 0x00, 0x00, 0x00, 0x00, 0x00 // #255 NBSP
};

// convert a little endian 16 bit number to big endian
uint16_t big(uint16_t original) {
 8000f26:	b480      	push	{r7}
 8000f28:	b085      	sub	sp, #20
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	80fb      	strh	r3, [r7, #6]
	uint16_t result = original << 8;
 8000f30:	88fb      	ldrh	r3, [r7, #6]
 8000f32:	021b      	lsls	r3, r3, #8
 8000f34:	81fb      	strh	r3, [r7, #14]
	result |= original >> 8;
 8000f36:	88fb      	ldrh	r3, [r7, #6]
 8000f38:	0a1b      	lsrs	r3, r3, #8
 8000f3a:	b29a      	uxth	r2, r3
 8000f3c:	89fb      	ldrh	r3, [r7, #14]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	81fb      	strh	r3, [r7, #14]
	return result;
 8000f42:	89fb      	ldrh	r3, [r7, #14]
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	3714      	adds	r7, #20
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr

08000f50 <sendCommand>:

// send an SPI command in the correct format
void sendCommand(SPI_HandleTypeDef* spi, uint8_t commandByte, uint8_t *dataBytes, uint16_t numDataBytes) {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60f8      	str	r0, [r7, #12]
 8000f58:	607a      	str	r2, [r7, #4]
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	72fb      	strb	r3, [r7, #11]
 8000f60:	4613      	mov	r3, r2
 8000f62:	813b      	strh	r3, [r7, #8]
	//printf("Sending command: cmd %x, args %d\r\n", commandByte, numDataBytes);

	// first send the command byte
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12, GPIO_PIN_RESET); // pull DC low
 8000f64:	2200      	movs	r2, #0
 8000f66:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f6a:	480d      	ldr	r0, [pc, #52]	@ (8000fa0 <sendCommand+0x50>)
 8000f6c:	f002 fb0c 	bl	8003588 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(spi, &commandByte, 1, 100); // write the byte
 8000f70:	f107 010b 	add.w	r1, r7, #11
 8000f74:	2364      	movs	r3, #100	@ 0x64
 8000f76:	2201      	movs	r2, #1
 8000f78:	68f8      	ldr	r0, [r7, #12]
 8000f7a:	f004 fe70 	bl	8005c5e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12, GPIO_PIN_SET); // pull DC back high
 8000f7e:	2201      	movs	r2, #1
 8000f80:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f84:	4806      	ldr	r0, [pc, #24]	@ (8000fa0 <sendCommand+0x50>)
 8000f86:	f002 faff 	bl	8003588 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(spi, dataBytes, numDataBytes, 100);
 8000f8a:	893a      	ldrh	r2, [r7, #8]
 8000f8c:	2364      	movs	r3, #100	@ 0x64
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	68f8      	ldr	r0, [r7, #12]
 8000f92:	f004 fe64 	bl	8005c5e <HAL_SPI_Transmit>
}
 8000f96:	bf00      	nop
 8000f98:	3710      	adds	r7, #16
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	48001400 	.word	0x48001400

08000fa4 <plasterPixel>:

void plasterPixel(uint16_t *buffer, uint16_t buttonWidth, uint16_t buttonHeight, uint16_t x1, uint16_t x2, uint16_t y1, uint16_t y2, uint16_t color) {
 8000fa4:	b590      	push	{r4, r7, lr}
 8000fa6:	b087      	sub	sp, #28
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	4608      	mov	r0, r1
 8000fae:	4611      	mov	r1, r2
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	817b      	strh	r3, [r7, #10]
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	813b      	strh	r3, [r7, #8]
 8000fba:	4613      	mov	r3, r2
 8000fbc:	80fb      	strh	r3, [r7, #6]
	if (x1 < 0 || x2 > buttonWidth || y1 < 0 || y2 > buttonHeight) {
 8000fbe:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000fc0:	897b      	ldrh	r3, [r7, #10]
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	d803      	bhi.n	8000fce <plasterPixel+0x2a>
 8000fc6:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000fc8:	893b      	ldrh	r3, [r7, #8]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d903      	bls.n	8000fd6 <plasterPixel+0x32>
		printf("plasterPixel: trying to write off the end.\r\n");
 8000fce:	4815      	ldr	r0, [pc, #84]	@ (8001024 <plasterPixel+0x80>)
 8000fd0:	f008 fcec 	bl	80099ac <puts>
		return;
 8000fd4:	e022      	b.n	800101c <plasterPixel+0x78>
	}

	// the buffer is left to right top to bottom
	for (uint16_t x = x1; x <= x2; x++) {
 8000fd6:	88fb      	ldrh	r3, [r7, #6]
 8000fd8:	82fb      	strh	r3, [r7, #22]
 8000fda:	e01b      	b.n	8001014 <plasterPixel+0x70>
		for (uint16_t y = y1; y <= y2; y++) {
 8000fdc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000fde:	82bb      	strh	r3, [r7, #20]
 8000fe0:	e011      	b.n	8001006 <plasterPixel+0x62>
			buffer[y * buttonWidth + x] = big(color);
 8000fe2:	8abb      	ldrh	r3, [r7, #20]
 8000fe4:	897a      	ldrh	r2, [r7, #10]
 8000fe6:	fb03 f202 	mul.w	r2, r3, r2
 8000fea:	8afb      	ldrh	r3, [r7, #22]
 8000fec:	4413      	add	r3, r2
 8000fee:	005b      	lsls	r3, r3, #1
 8000ff0:	68fa      	ldr	r2, [r7, #12]
 8000ff2:	18d4      	adds	r4, r2, r3
 8000ff4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff ff95 	bl	8000f26 <big>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	8023      	strh	r3, [r4, #0]
		for (uint16_t y = y1; y <= y2; y++) {
 8001000:	8abb      	ldrh	r3, [r7, #20]
 8001002:	3301      	adds	r3, #1
 8001004:	82bb      	strh	r3, [r7, #20]
 8001006:	8aba      	ldrh	r2, [r7, #20]
 8001008:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800100a:	429a      	cmp	r2, r3
 800100c:	d9e9      	bls.n	8000fe2 <plasterPixel+0x3e>
	for (uint16_t x = x1; x <= x2; x++) {
 800100e:	8afb      	ldrh	r3, [r7, #22]
 8001010:	3301      	adds	r3, #1
 8001012:	82fb      	strh	r3, [r7, #22]
 8001014:	8afa      	ldrh	r2, [r7, #22]
 8001016:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001018:	429a      	cmp	r2, r3
 800101a:	d9df      	bls.n	8000fdc <plasterPixel+0x38>
		}
	}
}
 800101c:	371c      	adds	r7, #28
 800101e:	46bd      	mov	sp, r7
 8001020:	bd90      	pop	{r4, r7, pc}
 8001022:	bf00      	nop
 8001024:	0800b8b8 	.word	0x0800b8b8

08001028 <plasterCharacter>:

void plasterCharacter(uint16_t *buffer, uint16_t buttonWidth, uint16_t buttonHeight, uint16_t x, uint16_t y, char c, uint16_t color, uint8_t size_x, uint8_t size_y) {
 8001028:	b580      	push	{r7, lr}
 800102a:	b08c      	sub	sp, #48	@ 0x30
 800102c:	af04      	add	r7, sp, #16
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	4608      	mov	r0, r1
 8001032:	4611      	mov	r1, r2
 8001034:	461a      	mov	r2, r3
 8001036:	4603      	mov	r3, r0
 8001038:	817b      	strh	r3, [r7, #10]
 800103a:	460b      	mov	r3, r1
 800103c:	813b      	strh	r3, [r7, #8]
 800103e:	4613      	mov	r3, r2
 8001040:	80fb      	strh	r3, [r7, #6]
    for (int8_t i = 0; i < 5; i++) { // Char bitmap = 5 columns
 8001042:	2300      	movs	r3, #0
 8001044:	77fb      	strb	r3, [r7, #31]
 8001046:	e05c      	b.n	8001102 <plasterCharacter+0xda>
    	uint8_t line = font[c * 5 + i];
 8001048:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800104c:	4613      	mov	r3, r2
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	441a      	add	r2, r3
 8001052:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001056:	4413      	add	r3, r2
 8001058:	4a2e      	ldr	r2, [pc, #184]	@ (8001114 <plasterCharacter+0xec>)
 800105a:	5cd3      	ldrb	r3, [r2, r3]
 800105c:	77bb      	strb	r3, [r7, #30]
    	for (int8_t j = 0; j < 8; j++, line >>= 1) {
 800105e:	2300      	movs	r3, #0
 8001060:	777b      	strb	r3, [r7, #29]
 8001062:	e044      	b.n	80010ee <plasterCharacter+0xc6>
    		if (line & 1) {
 8001064:	7fbb      	ldrb	r3, [r7, #30]
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	2b00      	cmp	r3, #0
 800106c:	d036      	beq.n	80010dc <plasterCharacter+0xb4>
    			uint16_t x1 = x + i * size_x;
 800106e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001072:	b29a      	uxth	r2, r3
 8001074:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001078:	b29b      	uxth	r3, r3
 800107a:	fb12 f303 	smulbb	r3, r2, r3
 800107e:	b29a      	uxth	r2, r3
 8001080:	88fb      	ldrh	r3, [r7, #6]
 8001082:	4413      	add	r3, r2
 8001084:	837b      	strh	r3, [r7, #26]
    			uint16_t y1 = y + j * size_y;
 8001086:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800108a:	b29a      	uxth	r2, r3
 800108c:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001090:	b29b      	uxth	r3, r3
 8001092:	fb12 f303 	smulbb	r3, r2, r3
 8001096:	b29a      	uxth	r2, r3
 8001098:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800109a:	4413      	add	r3, r2
 800109c:	833b      	strh	r3, [r7, #24]
    			uint16_t x2 = x1 + size_x - 1;
 800109e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80010a2:	b29a      	uxth	r2, r3
 80010a4:	8b7b      	ldrh	r3, [r7, #26]
 80010a6:	4413      	add	r3, r2
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	3b01      	subs	r3, #1
 80010ac:	82fb      	strh	r3, [r7, #22]
    			uint16_t y2 = y1 + size_y - 1;
 80010ae:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80010b2:	b29a      	uxth	r2, r3
 80010b4:	8b3b      	ldrh	r3, [r7, #24]
 80010b6:	4413      	add	r3, r2
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	3b01      	subs	r3, #1
 80010bc:	82bb      	strh	r3, [r7, #20]
    			plasterPixel(buffer, buttonWidth, buttonHeight, x1, x2, y1, y2, color);
 80010be:	8b78      	ldrh	r0, [r7, #26]
 80010c0:	893a      	ldrh	r2, [r7, #8]
 80010c2:	8979      	ldrh	r1, [r7, #10]
 80010c4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80010c6:	9303      	str	r3, [sp, #12]
 80010c8:	8abb      	ldrh	r3, [r7, #20]
 80010ca:	9302      	str	r3, [sp, #8]
 80010cc:	8b3b      	ldrh	r3, [r7, #24]
 80010ce:	9301      	str	r3, [sp, #4]
 80010d0:	8afb      	ldrh	r3, [r7, #22]
 80010d2:	9300      	str	r3, [sp, #0]
 80010d4:	4603      	mov	r3, r0
 80010d6:	68f8      	ldr	r0, [r7, #12]
 80010d8:	f7ff ff64 	bl	8000fa4 <plasterPixel>
    	for (int8_t j = 0; j < 8; j++, line >>= 1) {
 80010dc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	3301      	adds	r3, #1
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	777b      	strb	r3, [r7, #29]
 80010e8:	7fbb      	ldrb	r3, [r7, #30]
 80010ea:	085b      	lsrs	r3, r3, #1
 80010ec:	77bb      	strb	r3, [r7, #30]
 80010ee:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80010f2:	2b07      	cmp	r3, #7
 80010f4:	ddb6      	ble.n	8001064 <plasterCharacter+0x3c>
    for (int8_t i = 0; i < 5; i++) { // Char bitmap = 5 columns
 80010f6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	3301      	adds	r3, #1
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	77fb      	strb	r3, [r7, #31]
 8001102:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001106:	2b04      	cmp	r3, #4
 8001108:	dd9e      	ble.n	8001048 <plasterCharacter+0x20>
    		}
    	}
    }
}
 800110a:	bf00      	nop
 800110c:	bf00      	nop
 800110e:	3720      	adds	r7, #32
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	0800baf0 	.word	0x0800baf0

08001118 <plasterString>:

void plasterString(uint16_t *buffer, uint16_t buttonWidth, uint16_t buttonHeight, uint16_t x, uint16_t y, char *s, uint16_t color, uint8_t size_x, uint8_t size_y) {
 8001118:	b590      	push	{r4, r7, lr}
 800111a:	b08d      	sub	sp, #52	@ 0x34
 800111c:	af06      	add	r7, sp, #24
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	4608      	mov	r0, r1
 8001122:	4611      	mov	r1, r2
 8001124:	461a      	mov	r2, r3
 8001126:	4603      	mov	r3, r0
 8001128:	817b      	strh	r3, [r7, #10]
 800112a:	460b      	mov	r3, r1
 800112c:	813b      	strh	r3, [r7, #8]
 800112e:	4613      	mov	r3, r2
 8001130:	80fb      	strh	r3, [r7, #6]
	uint16_t width = (5 + 1) * size_x; // because character has 5 columns, +1 to add space between characters
 8001132:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001136:	b29b      	uxth	r3, r3
 8001138:	461a      	mov	r2, r3
 800113a:	0052      	lsls	r2, r2, #1
 800113c:	4413      	add	r3, r2
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	82bb      	strh	r3, [r7, #20]
	//x += width / 2; // indent it by half of one character
	for (uint8_t i = 0; s[i] != 0; i++) {
 8001142:	2300      	movs	r3, #0
 8001144:	75fb      	strb	r3, [r7, #23]
 8001146:	e028      	b.n	800119a <plasterString+0x82>
		uint16_t offset = x + i * width;
 8001148:	7dfb      	ldrb	r3, [r7, #23]
 800114a:	b29b      	uxth	r3, r3
 800114c:	8aba      	ldrh	r2, [r7, #20]
 800114e:	fb12 f303 	smulbb	r3, r2, r3
 8001152:	b29a      	uxth	r2, r3
 8001154:	88fb      	ldrh	r3, [r7, #6]
 8001156:	4413      	add	r3, r2
 8001158:	827b      	strh	r3, [r7, #18]
		if (offset + width > 479) return; // off the end of the screen
 800115a:	8a7a      	ldrh	r2, [r7, #18]
 800115c:	8abb      	ldrh	r3, [r7, #20]
 800115e:	4413      	add	r3, r2
 8001160:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001164:	da20      	bge.n	80011a8 <plasterString+0x90>
		plasterCharacter(buffer, buttonWidth, buttonHeight, offset, y, s[i], color, size_x, size_y);
 8001166:	7dfb      	ldrb	r3, [r7, #23]
 8001168:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800116a:	4413      	add	r3, r2
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	8a7c      	ldrh	r4, [r7, #18]
 8001170:	8938      	ldrh	r0, [r7, #8]
 8001172:	8979      	ldrh	r1, [r7, #10]
 8001174:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8001178:	9204      	str	r2, [sp, #16]
 800117a:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800117e:	9203      	str	r2, [sp, #12]
 8001180:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001182:	9202      	str	r2, [sp, #8]
 8001184:	9301      	str	r3, [sp, #4]
 8001186:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001188:	9300      	str	r3, [sp, #0]
 800118a:	4623      	mov	r3, r4
 800118c:	4602      	mov	r2, r0
 800118e:	68f8      	ldr	r0, [r7, #12]
 8001190:	f7ff ff4a 	bl	8001028 <plasterCharacter>
	for (uint8_t i = 0; s[i] != 0; i++) {
 8001194:	7dfb      	ldrb	r3, [r7, #23]
 8001196:	3301      	adds	r3, #1
 8001198:	75fb      	strb	r3, [r7, #23]
 800119a:	7dfb      	ldrb	r3, [r7, #23]
 800119c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800119e:	4413      	add	r3, r2
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d1d0      	bne.n	8001148 <plasterString+0x30>
 80011a6:	e000      	b.n	80011aa <plasterString+0x92>
		if (offset + width > 479) return; // off the end of the screen
 80011a8:	bf00      	nop
	}
}
 80011aa:	371c      	adds	r7, #28
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd90      	pop	{r4, r7, pc}

080011b0 <sendButton>:

void sendButton(SPI_HandleTypeDef* spi, uint16_t x1, uint16_t x2, uint16_t y1, uint16_t y2, uint16_t value, char* s) {
 80011b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80011b4:	b095      	sub	sp, #84	@ 0x54
 80011b6:	af06      	add	r7, sp, #24
 80011b8:	60f8      	str	r0, [r7, #12]
 80011ba:	4608      	mov	r0, r1
 80011bc:	4611      	mov	r1, r2
 80011be:	461a      	mov	r2, r3
 80011c0:	4603      	mov	r3, r0
 80011c2:	817b      	strh	r3, [r7, #10]
 80011c4:	460b      	mov	r3, r1
 80011c6:	813b      	strh	r3, [r7, #8]
 80011c8:	4613      	mov	r3, r2
 80011ca:	80fb      	strh	r3, [r7, #6]
 80011cc:	466b      	mov	r3, sp
 80011ce:	461e      	mov	r6, r3

	uint16_t width = (x2-x1+1);
 80011d0:	893a      	ldrh	r2, [r7, #8]
 80011d2:	897b      	ldrh	r3, [r7, #10]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	b29b      	uxth	r3, r3
 80011d8:	3301      	adds	r3, #1
 80011da:	86bb      	strh	r3, [r7, #52]	@ 0x34
	uint16_t height = (y2-y1+1);
 80011dc:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 80011e0:	88fb      	ldrh	r3, [r7, #6]
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	3301      	adds	r3, #1
 80011e8:	867b      	strh	r3, [r7, #50]	@ 0x32
	uint32_t amount = (uint32_t)width * (uint32_t)height; // amount of pixels to send
 80011ea:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80011ec:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80011ee:	fb02 f303 	mul.w	r3, r2, r3
 80011f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint16_t widthSpan[2] = {big(x1), big(x2)};
 80011f4:	897b      	ldrh	r3, [r7, #10]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff fe95 	bl	8000f26 <big>
 80011fc:	4603      	mov	r3, r0
 80011fe:	833b      	strh	r3, [r7, #24]
 8001200:	893b      	ldrh	r3, [r7, #8]
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff fe8f 	bl	8000f26 <big>
 8001208:	4603      	mov	r3, r0
 800120a:	837b      	strh	r3, [r7, #26]
	uint16_t heightSpan[2] = {big(y1), big(y2)};
 800120c:	88fb      	ldrh	r3, [r7, #6]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff fe89 	bl	8000f26 <big>
 8001214:	4603      	mov	r3, r0
 8001216:	82bb      	strh	r3, [r7, #20]
 8001218:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff fe82 	bl	8000f26 <big>
 8001222:	4603      	mov	r3, r0
 8001224:	82fb      	strh	r3, [r7, #22]
	sendCommand(spi, HX8357_CASET, (uint8_t*)widthSpan, 4);
 8001226:	f107 0218 	add.w	r2, r7, #24
 800122a:	2304      	movs	r3, #4
 800122c:	212a      	movs	r1, #42	@ 0x2a
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	f7ff fe8e 	bl	8000f50 <sendCommand>
	sendCommand(spi, HX8357_PASET, (uint8_t*)heightSpan, 4);
 8001234:	f107 0214 	add.w	r2, r7, #20
 8001238:	2304      	movs	r3, #4
 800123a:	212b      	movs	r1, #43	@ 0x2b
 800123c:	68f8      	ldr	r0, [r7, #12]
 800123e:	f7ff fe87 	bl	8000f50 <sendCommand>
	// This sends the pixels. There are likely more than 2^16 to send,
	// however the HAL SPI can only send 2^16 at a time, so break up the
	// transaction into chunks of 2^16. Don't send one at a time because that
	// is much much slower. It is still fairly slow so in the future I
	// could try to optimize it.
	sendCommand(spi, HX8357_RAMWR, NULL, 0);
 8001242:	2300      	movs	r3, #0
 8001244:	2200      	movs	r2, #0
 8001246:	212c      	movs	r1, #44	@ 0x2c
 8001248:	68f8      	ldr	r0, [r7, #12]
 800124a:	f7ff fe81 	bl	8000f50 <sendCommand>
	const uint32_t fullLength = 32767; // maximum amount of pixels that can be sent at once
 800124e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001252:	62bb      	str	r3, [r7, #40]	@ 0x28

	if (amount > fullLength) {
 8001254:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001258:	429a      	cmp	r2, r3
 800125a:	d904      	bls.n	8001266 <sendButton+0xb6>
		printf("Can't buffer more than one small button!\r\n");
 800125c:	4837      	ldr	r0, [pc, #220]	@ (800133c <sendButton+0x18c>)
 800125e:	f008 fba5 	bl	80099ac <puts>
		return;
 8001262:	46b5      	mov	sp, r6
 8001264:	e065      	b.n	8001332 <sendButton+0x182>
	}

	uint16_t buffer[fullLength];
 8001266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001268:	3b01      	subs	r3, #1
 800126a:	627b      	str	r3, [r7, #36]	@ 0x24
 800126c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800126e:	2200      	movs	r2, #0
 8001270:	4698      	mov	r8, r3
 8001272:	4691      	mov	r9, r2
 8001274:	f04f 0200 	mov.w	r2, #0
 8001278:	f04f 0300 	mov.w	r3, #0
 800127c:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8001280:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8001284:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8001288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800128a:	2200      	movs	r2, #0
 800128c:	461c      	mov	r4, r3
 800128e:	4615      	mov	r5, r2
 8001290:	f04f 0200 	mov.w	r2, #0
 8001294:	f04f 0300 	mov.w	r3, #0
 8001298:	012b      	lsls	r3, r5, #4
 800129a:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800129e:	0122      	lsls	r2, r4, #4
 80012a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	3307      	adds	r3, #7
 80012a6:	08db      	lsrs	r3, r3, #3
 80012a8:	00db      	lsls	r3, r3, #3
 80012aa:	ebad 0d03 	sub.w	sp, sp, r3
 80012ae:	ab06      	add	r3, sp, #24
 80012b0:	3301      	adds	r3, #1
 80012b2:	085b      	lsrs	r3, r3, #1
 80012b4:	005b      	lsls	r3, r3, #1
 80012b6:	623b      	str	r3, [r7, #32]
	for (uint16_t i = 0; i < amount; i++) buffer[i] = big(value); // fill the buffer
 80012b8:	2300      	movs	r3, #0
 80012ba:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80012bc:	e00d      	b.n	80012da <sendButton+0x12a>
 80012be:	8efc      	ldrh	r4, [r7, #54]	@ 0x36
 80012c0:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff fe2e 	bl	8000f26 <big>
 80012ca:	4603      	mov	r3, r0
 80012cc:	461a      	mov	r2, r3
 80012ce:	6a3b      	ldr	r3, [r7, #32]
 80012d0:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
 80012d4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80012d6:	3301      	adds	r3, #1
 80012d8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80012da:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80012dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80012de:	429a      	cmp	r2, r3
 80012e0:	d8ed      	bhi.n	80012be <sendButton+0x10e>

	uint16_t textPixelSize = 5;
 80012e2:	2305      	movs	r3, #5
 80012e4:	83fb      	strh	r3, [r7, #30]
	plasterString(&buffer, width, height, textPixelSize * 2, textPixelSize * 5, s, 0xffff, textPixelSize, textPixelSize);
 80012e6:	8bfb      	ldrh	r3, [r7, #30]
 80012e8:	005b      	lsls	r3, r3, #1
 80012ea:	b29d      	uxth	r5, r3
 80012ec:	8bfb      	ldrh	r3, [r7, #30]
 80012ee:	461a      	mov	r2, r3
 80012f0:	0092      	lsls	r2, r2, #2
 80012f2:	4413      	add	r3, r2
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	8bfa      	ldrh	r2, [r7, #30]
 80012f8:	b2d2      	uxtb	r2, r2
 80012fa:	8bf9      	ldrh	r1, [r7, #30]
 80012fc:	b2c9      	uxtb	r1, r1
 80012fe:	8e7c      	ldrh	r4, [r7, #50]	@ 0x32
 8001300:	8eb8      	ldrh	r0, [r7, #52]	@ 0x34
 8001302:	9104      	str	r1, [sp, #16]
 8001304:	9203      	str	r2, [sp, #12]
 8001306:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800130a:	9202      	str	r2, [sp, #8]
 800130c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800130e:	9201      	str	r2, [sp, #4]
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	462b      	mov	r3, r5
 8001314:	4622      	mov	r2, r4
 8001316:	4601      	mov	r1, r0
 8001318:	6a38      	ldr	r0, [r7, #32]
 800131a:	f7ff fefd 	bl	8001118 <plasterString>

	HAL_SPI_Transmit(spi, (uint8_t*)&buffer, amount * 2, 100);
 800131e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001320:	b29b      	uxth	r3, r3
 8001322:	005b      	lsls	r3, r3, #1
 8001324:	b29a      	uxth	r2, r3
 8001326:	2364      	movs	r3, #100	@ 0x64
 8001328:	6a39      	ldr	r1, [r7, #32]
 800132a:	68f8      	ldr	r0, [r7, #12]
 800132c:	f004 fc97 	bl	8005c5e <HAL_SPI_Transmit>
 8001330:	46b5      	mov	sp, r6
}
 8001332:	373c      	adds	r7, #60	@ 0x3c
 8001334:	46bd      	mov	sp, r7
 8001336:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800133a:	bf00      	nop
 800133c:	0800b8e4 	.word	0x0800b8e4

08001340 <sendBlock>:

// x1 <= x2, y1 <= y2
void sendBlock(SPI_HandleTypeDef* spi, uint16_t x1, uint16_t x2, uint16_t y1, uint16_t y2, uint16_t value) {
 8001340:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001344:	b08f      	sub	sp, #60	@ 0x3c
 8001346:	af00      	add	r7, sp, #0
 8001348:	60f8      	str	r0, [r7, #12]
 800134a:	4608      	mov	r0, r1
 800134c:	4611      	mov	r1, r2
 800134e:	461a      	mov	r2, r3
 8001350:	4603      	mov	r3, r0
 8001352:	817b      	strh	r3, [r7, #10]
 8001354:	460b      	mov	r3, r1
 8001356:	813b      	strh	r3, [r7, #8]
 8001358:	4613      	mov	r3, r2
 800135a:	80fb      	strh	r3, [r7, #6]
 800135c:	466b      	mov	r3, sp
 800135e:	461e      	mov	r6, r3

	uint32_t amount = (uint32_t)(x2-x1+1) * (uint32_t)(y2-y1+1); // amount of pixels to send
 8001360:	893a      	ldrh	r2, [r7, #8]
 8001362:	897b      	ldrh	r3, [r7, #10]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	3301      	adds	r3, #1
 8001368:	4619      	mov	r1, r3
 800136a:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800136e:	88fb      	ldrh	r3, [r7, #6]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	3301      	adds	r3, #1
 8001374:	fb01 f303 	mul.w	r3, r1, r3
 8001378:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint16_t widthSpan[2] = {big(x1), big(x2)};
 800137a:	897b      	ldrh	r3, [r7, #10]
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff fdd2 	bl	8000f26 <big>
 8001382:	4603      	mov	r3, r0
 8001384:	82bb      	strh	r3, [r7, #20]
 8001386:	893b      	ldrh	r3, [r7, #8]
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff fdcc 	bl	8000f26 <big>
 800138e:	4603      	mov	r3, r0
 8001390:	82fb      	strh	r3, [r7, #22]
	uint16_t heightSpan[2] = {big(y1), big(y2)};
 8001392:	88fb      	ldrh	r3, [r7, #6]
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff fdc6 	bl	8000f26 <big>
 800139a:	4603      	mov	r3, r0
 800139c:	823b      	strh	r3, [r7, #16]
 800139e:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff fdbf 	bl	8000f26 <big>
 80013a8:	4603      	mov	r3, r0
 80013aa:	827b      	strh	r3, [r7, #18]
	sendCommand(spi, HX8357_CASET, (uint8_t*)widthSpan, 4);
 80013ac:	f107 0214 	add.w	r2, r7, #20
 80013b0:	2304      	movs	r3, #4
 80013b2:	212a      	movs	r1, #42	@ 0x2a
 80013b4:	68f8      	ldr	r0, [r7, #12]
 80013b6:	f7ff fdcb 	bl	8000f50 <sendCommand>
	sendCommand(spi, HX8357_PASET, (uint8_t*)heightSpan, 4);
 80013ba:	f107 0210 	add.w	r2, r7, #16
 80013be:	2304      	movs	r3, #4
 80013c0:	212b      	movs	r1, #43	@ 0x2b
 80013c2:	68f8      	ldr	r0, [r7, #12]
 80013c4:	f7ff fdc4 	bl	8000f50 <sendCommand>
	// This sends the pixels. There are likely more than 2^16 to send,
	// however the HAL SPI can only send 2^16 at a time, so break up the
	// transaction into chunks of 2^16. Don't send one at a time because that
	// is much much slower. It is still fairly slow so in the future I
	// could try to optimize it.
	sendCommand(spi, HX8357_RAMWR, NULL, 0);
 80013c8:	2300      	movs	r3, #0
 80013ca:	2200      	movs	r2, #0
 80013cc:	212c      	movs	r1, #44	@ 0x2c
 80013ce:	68f8      	ldr	r0, [r7, #12]
 80013d0:	f7ff fdbe 	bl	8000f50 <sendCommand>
	uint16_t fullLength = 32767; // maximum amount of pixels that can be sent at once
 80013d4:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80013d8:	857b      	strh	r3, [r7, #42]	@ 0x2a
	uint16_t buffer[fullLength];
 80013da:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80013dc:	460b      	mov	r3, r1
 80013de:	3b01      	subs	r3, #1
 80013e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80013e2:	b28b      	uxth	r3, r1
 80013e4:	2200      	movs	r2, #0
 80013e6:	4698      	mov	r8, r3
 80013e8:	4691      	mov	r9, r2
 80013ea:	f04f 0200 	mov.w	r2, #0
 80013ee:	f04f 0300 	mov.w	r3, #0
 80013f2:	ea4f 1309 	mov.w	r3, r9, lsl #4
 80013f6:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 80013fa:	ea4f 1208 	mov.w	r2, r8, lsl #4
 80013fe:	b28b      	uxth	r3, r1
 8001400:	2200      	movs	r2, #0
 8001402:	461c      	mov	r4, r3
 8001404:	4615      	mov	r5, r2
 8001406:	f04f 0200 	mov.w	r2, #0
 800140a:	f04f 0300 	mov.w	r3, #0
 800140e:	012b      	lsls	r3, r5, #4
 8001410:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001414:	0122      	lsls	r2, r4, #4
 8001416:	460b      	mov	r3, r1
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	3307      	adds	r3, #7
 800141c:	08db      	lsrs	r3, r3, #3
 800141e:	00db      	lsls	r3, r3, #3
 8001420:	ebad 0d03 	sub.w	sp, sp, r3
 8001424:	466b      	mov	r3, sp
 8001426:	3301      	adds	r3, #1
 8001428:	085b      	lsrs	r3, r3, #1
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	623b      	str	r3, [r7, #32]
	for (uint16_t i = 0; i < fullLength; i++) buffer[i] = big(value); // fill the buffer
 800142e:	2300      	movs	r3, #0
 8001430:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001432:	e00d      	b.n	8001450 <sendBlock+0x110>
 8001434:	8efc      	ldrh	r4, [r7, #54]	@ 0x36
 8001436:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff fd73 	bl	8000f26 <big>
 8001440:	4603      	mov	r3, r0
 8001442:	461a      	mov	r2, r3
 8001444:	6a3b      	ldr	r3, [r7, #32]
 8001446:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
 800144a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800144c:	3301      	adds	r3, #1
 800144e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001450:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8001452:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001454:	429a      	cmp	r2, r3
 8001456:	d3ed      	bcc.n	8001434 <sendBlock+0xf4>
	uint32_t fullTransactions = amount / fullLength; // amount of full transactions to send
 8001458:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800145a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800145c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001460:	61fb      	str	r3, [r7, #28]
	uint16_t weirdLength = amount % fullLength; // one transaction will be a different amount
 8001462:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001466:	fbb3 f1f2 	udiv	r1, r3, r2
 800146a:	fb01 f202 	mul.w	r2, r1, r2
 800146e:	1a9b      	subs	r3, r3, r2
 8001470:	837b      	strh	r3, [r7, #26]
	if (weirdLength != 0) {
 8001472:	8b7b      	ldrh	r3, [r7, #26]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d007      	beq.n	8001488 <sendBlock+0x148>
		HAL_SPI_Transmit(spi, (uint8_t*)&buffer, weirdLength * 2, 100);
 8001478:	8b7b      	ldrh	r3, [r7, #26]
 800147a:	005b      	lsls	r3, r3, #1
 800147c:	b29a      	uxth	r2, r3
 800147e:	2364      	movs	r3, #100	@ 0x64
 8001480:	6a39      	ldr	r1, [r7, #32]
 8001482:	68f8      	ldr	r0, [r7, #12]
 8001484:	f004 fbeb 	bl	8005c5e <HAL_SPI_Transmit>
	}
	for (uint32_t i = 0; i < fullTransactions; i++) {
 8001488:	2300      	movs	r3, #0
 800148a:	633b      	str	r3, [r7, #48]	@ 0x30
 800148c:	e00a      	b.n	80014a4 <sendBlock+0x164>
		HAL_SPI_Transmit(spi, (uint8_t*)&buffer, fullLength * 2, 100);
 800148e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	b29a      	uxth	r2, r3
 8001494:	2364      	movs	r3, #100	@ 0x64
 8001496:	6a39      	ldr	r1, [r7, #32]
 8001498:	68f8      	ldr	r0, [r7, #12]
 800149a:	f004 fbe0 	bl	8005c5e <HAL_SPI_Transmit>
	for (uint32_t i = 0; i < fullTransactions; i++) {
 800149e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014a0:	3301      	adds	r3, #1
 80014a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80014a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d3f0      	bcc.n	800148e <sendBlock+0x14e>
 80014ac:	46b5      	mov	sp, r6
	}
}
 80014ae:	bf00      	nop
 80014b0:	373c      	adds	r7, #60	@ 0x3c
 80014b2:	46bd      	mov	sp, r7
 80014b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080014b8 <initialize_screen>:
		if (offset + width > 479) return; // off the end of the screen
		sendCharacter(spi, offset, y, s[i], color, size_x, size_y);
	}
}

void initialize_screen(SPI_HandleTypeDef* spi) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	printf("Starting initialization.\r\n");
 80014c0:	4827      	ldr	r0, [pc, #156]	@ (8001560 <initialize_screen+0xa8>)
 80014c2:	f008 fa73 	bl	80099ac <puts>

	// hardware reset the display
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
 80014c6:	2200      	movs	r2, #0
 80014c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014cc:	4825      	ldr	r0, [pc, #148]	@ (8001564 <initialize_screen+0xac>)
 80014ce:	f002 f85b 	bl	8003588 <HAL_GPIO_WritePin>
	HAL_Delay(250);
 80014d2:	20fa      	movs	r0, #250	@ 0xfa
 80014d4:	f001 fcd6 	bl	8002e84 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_SET);
 80014d8:	2201      	movs	r2, #1
 80014da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014de:	4821      	ldr	r0, [pc, #132]	@ (8001564 <initialize_screen+0xac>)
 80014e0:	f002 f852 	bl	8003588 <HAL_GPIO_WritePin>

	uint8_t *addr = initd;
 80014e4:	4b20      	ldr	r3, [pc, #128]	@ (8001568 <initialize_screen+0xb0>)
 80014e6:	60fb      	str	r3, [r7, #12]
	uint8_t cmd, x, numArgs;
	while ((cmd = *(addr++)) > 0) { // '0' command ends list
 80014e8:	e02c      	b.n	8001544 <initialize_screen+0x8c>
		x = *(addr++);
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	1c5a      	adds	r2, r3, #1
 80014ee:	60fa      	str	r2, [r7, #12]
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	72bb      	strb	r3, [r7, #10]
		numArgs = x & 0x7F;
 80014f4:	7abb      	ldrb	r3, [r7, #10]
 80014f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80014fa:	727b      	strb	r3, [r7, #9]
		if (cmd != 0xFF) { // '255' is ignored
 80014fc:	7afb      	ldrb	r3, [r7, #11]
 80014fe:	2bff      	cmp	r3, #255	@ 0xff
 8001500:	d015      	beq.n	800152e <initialize_screen+0x76>
		  if (x & 0x80) {  // If high bit set, numArgs is a delay time
 8001502:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001506:	2b00      	cmp	r3, #0
 8001508:	da06      	bge.n	8001518 <initialize_screen+0x60>
			sendCommand(spi, cmd, NULL, 0);
 800150a:	7af9      	ldrb	r1, [r7, #11]
 800150c:	2300      	movs	r3, #0
 800150e:	2200      	movs	r2, #0
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f7ff fd1d 	bl	8000f50 <sendCommand>
 8001516:	e00a      	b.n	800152e <initialize_screen+0x76>
		  } else {
			sendCommand(spi, cmd, addr, numArgs);
 8001518:	7a7b      	ldrb	r3, [r7, #9]
 800151a:	b29b      	uxth	r3, r3
 800151c:	7af9      	ldrb	r1, [r7, #11]
 800151e:	68fa      	ldr	r2, [r7, #12]
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f7ff fd15 	bl	8000f50 <sendCommand>
			addr += numArgs;
 8001526:	7a7b      	ldrb	r3, [r7, #9]
 8001528:	68fa      	ldr	r2, [r7, #12]
 800152a:	4413      	add	r3, r2
 800152c:	60fb      	str	r3, [r7, #12]
		  }
		}
		if (x & 0x80) {       // If high bit set...
 800152e:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001532:	2b00      	cmp	r3, #0
 8001534:	da06      	bge.n	8001544 <initialize_screen+0x8c>
		  HAL_Delay(numArgs * 5); // numArgs is actually a delay time (5ms units)
 8001536:	7a7a      	ldrb	r2, [r7, #9]
 8001538:	4613      	mov	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4413      	add	r3, r2
 800153e:	4618      	mov	r0, r3
 8001540:	f001 fca0 	bl	8002e84 <HAL_Delay>
	while ((cmd = *(addr++)) > 0) { // '0' command ends list
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	1c5a      	adds	r2, r3, #1
 8001548:	60fa      	str	r2, [r7, #12]
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	72fb      	strb	r3, [r7, #11]
 800154e:	7afb      	ldrb	r3, [r7, #11]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d1ca      	bne.n	80014ea <initialize_screen+0x32>
		}
	}
}
 8001554:	bf00      	nop
 8001556:	bf00      	nop
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	0800b910 	.word	0x0800b910
 8001564:	48001400 	.word	0x48001400
 8001568:	20000000 	.word	0x20000000

0800156c <drawButton>:
		{0x0, 0x0}
};

uint8_t states[5] = {0, 0, 0, 0, 0};

void drawButton(SPI_HandleTypeDef* spi, uint8_t button, uint8_t on) {
 800156c:	b5b0      	push	{r4, r5, r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af04      	add	r7, sp, #16
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	460b      	mov	r3, r1
 8001576:	70fb      	strb	r3, [r7, #3]
 8001578:	4613      	mov	r3, r2
 800157a:	70bb      	strb	r3, [r7, #2]
	switch (button) {
 800157c:	78fb      	ldrb	r3, [r7, #3]
 800157e:	2b04      	cmp	r3, #4
 8001580:	f200 8098 	bhi.w	80016b4 <drawButton+0x148>
 8001584:	a201      	add	r2, pc, #4	@ (adr r2, 800158c <drawButton+0x20>)
 8001586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800158a:	bf00      	nop
 800158c:	080015a1 	.word	0x080015a1
 8001590:	080015d5 	.word	0x080015d5
 8001594:	0800160d 	.word	0x0800160d
 8001598:	08001647 	.word	0x08001647
 800159c:	08001683 	.word	0x08001683
	case 0:
		sendButton(spi, 0, xend, yend-96, yend, colors[button][on], "First");
 80015a0:	f240 153f 	movw	r5, #319	@ 0x13f
 80015a4:	f240 13df 	movw	r3, #479	@ 0x1df
 80015a8:	3b60      	subs	r3, #96	@ 0x60
 80015aa:	b299      	uxth	r1, r3
 80015ac:	f240 10df 	movw	r0, #479	@ 0x1df
 80015b0:	78fa      	ldrb	r2, [r7, #3]
 80015b2:	78bb      	ldrb	r3, [r7, #2]
 80015b4:	4c41      	ldr	r4, [pc, #260]	@ (80016bc <drawButton+0x150>)
 80015b6:	0052      	lsls	r2, r2, #1
 80015b8:	4413      	add	r3, r2
 80015ba:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
 80015be:	4a40      	ldr	r2, [pc, #256]	@ (80016c0 <drawButton+0x154>)
 80015c0:	9202      	str	r2, [sp, #8]
 80015c2:	9301      	str	r3, [sp, #4]
 80015c4:	9000      	str	r0, [sp, #0]
 80015c6:	460b      	mov	r3, r1
 80015c8:	462a      	mov	r2, r5
 80015ca:	2100      	movs	r1, #0
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f7ff fdef 	bl	80011b0 <sendButton>
		//sendString(spi, 20, yend-48, "Delivering for?", 0xffff, 2, 2);
		return;
 80015d2:	e06f      	b.n	80016b4 <drawButton+0x148>
	case 1: sendButton(spi, 0, xend, yend-(96*2), yend-96-1, colors[button][on], "Second"); return;
 80015d4:	f240 153f 	movw	r5, #319	@ 0x13f
 80015d8:	f240 13df 	movw	r3, #479	@ 0x1df
 80015dc:	3bc0      	subs	r3, #192	@ 0xc0
 80015de:	b298      	uxth	r0, r3
 80015e0:	f240 13df 	movw	r3, #479	@ 0x1df
 80015e4:	3b61      	subs	r3, #97	@ 0x61
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	78f9      	ldrb	r1, [r7, #3]
 80015ea:	78ba      	ldrb	r2, [r7, #2]
 80015ec:	4c33      	ldr	r4, [pc, #204]	@ (80016bc <drawButton+0x150>)
 80015ee:	0049      	lsls	r1, r1, #1
 80015f0:	440a      	add	r2, r1
 80015f2:	f834 2012 	ldrh.w	r2, [r4, r2, lsl #1]
 80015f6:	4933      	ldr	r1, [pc, #204]	@ (80016c4 <drawButton+0x158>)
 80015f8:	9102      	str	r1, [sp, #8]
 80015fa:	9201      	str	r2, [sp, #4]
 80015fc:	9300      	str	r3, [sp, #0]
 80015fe:	4603      	mov	r3, r0
 8001600:	462a      	mov	r2, r5
 8001602:	2100      	movs	r1, #0
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f7ff fdd3 	bl	80011b0 <sendButton>
 800160a:	e053      	b.n	80016b4 <drawButton+0x148>
	case 2: sendButton(spi, 0, xend, yend-(96*3), yend-(96*2)-1, colors[button][on], "Third"); return;
 800160c:	f240 153f 	movw	r5, #319	@ 0x13f
 8001610:	f240 13df 	movw	r3, #479	@ 0x1df
 8001614:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001618:	b298      	uxth	r0, r3
 800161a:	f240 13df 	movw	r3, #479	@ 0x1df
 800161e:	3bc1      	subs	r3, #193	@ 0xc1
 8001620:	b29b      	uxth	r3, r3
 8001622:	78f9      	ldrb	r1, [r7, #3]
 8001624:	78ba      	ldrb	r2, [r7, #2]
 8001626:	4c25      	ldr	r4, [pc, #148]	@ (80016bc <drawButton+0x150>)
 8001628:	0049      	lsls	r1, r1, #1
 800162a:	440a      	add	r2, r1
 800162c:	f834 2012 	ldrh.w	r2, [r4, r2, lsl #1]
 8001630:	4925      	ldr	r1, [pc, #148]	@ (80016c8 <drawButton+0x15c>)
 8001632:	9102      	str	r1, [sp, #8]
 8001634:	9201      	str	r2, [sp, #4]
 8001636:	9300      	str	r3, [sp, #0]
 8001638:	4603      	mov	r3, r0
 800163a:	462a      	mov	r2, r5
 800163c:	2100      	movs	r1, #0
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7ff fdb6 	bl	80011b0 <sendButton>
 8001644:	e036      	b.n	80016b4 <drawButton+0x148>
	case 3: sendButton(spi, 0, xend, yend-(96*4), yend-(96*3)-1, colors[button][on], "Fourth"); return;
 8001646:	f240 153f 	movw	r5, #319	@ 0x13f
 800164a:	f240 13df 	movw	r3, #479	@ 0x1df
 800164e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001652:	b298      	uxth	r0, r3
 8001654:	f240 13df 	movw	r3, #479	@ 0x1df
 8001658:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800165c:	b29b      	uxth	r3, r3
 800165e:	78f9      	ldrb	r1, [r7, #3]
 8001660:	78ba      	ldrb	r2, [r7, #2]
 8001662:	4c16      	ldr	r4, [pc, #88]	@ (80016bc <drawButton+0x150>)
 8001664:	0049      	lsls	r1, r1, #1
 8001666:	440a      	add	r2, r1
 8001668:	f834 2012 	ldrh.w	r2, [r4, r2, lsl #1]
 800166c:	4917      	ldr	r1, [pc, #92]	@ (80016cc <drawButton+0x160>)
 800166e:	9102      	str	r1, [sp, #8]
 8001670:	9201      	str	r2, [sp, #4]
 8001672:	9300      	str	r3, [sp, #0]
 8001674:	4603      	mov	r3, r0
 8001676:	462a      	mov	r2, r5
 8001678:	2100      	movs	r1, #0
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f7ff fd98 	bl	80011b0 <sendButton>
 8001680:	e018      	b.n	80016b4 <drawButton+0x148>
	case 4: sendButton(spi, 0, xend, 0, yend-(96*4)-1, colors[button][on], "Fifth"); return;
 8001682:	f240 143f 	movw	r4, #319	@ 0x13f
 8001686:	f240 13df 	movw	r3, #479	@ 0x1df
 800168a:	f2a3 1381 	subw	r3, r3, #385	@ 0x181
 800168e:	b29b      	uxth	r3, r3
 8001690:	78f9      	ldrb	r1, [r7, #3]
 8001692:	78ba      	ldrb	r2, [r7, #2]
 8001694:	4809      	ldr	r0, [pc, #36]	@ (80016bc <drawButton+0x150>)
 8001696:	0049      	lsls	r1, r1, #1
 8001698:	440a      	add	r2, r1
 800169a:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 800169e:	490c      	ldr	r1, [pc, #48]	@ (80016d0 <drawButton+0x164>)
 80016a0:	9102      	str	r1, [sp, #8]
 80016a2:	9201      	str	r2, [sp, #4]
 80016a4:	9300      	str	r3, [sp, #0]
 80016a6:	2300      	movs	r3, #0
 80016a8:	4622      	mov	r2, r4
 80016aa:	2100      	movs	r1, #0
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f7ff fd7f 	bl	80011b0 <sendButton>
 80016b2:	bf00      	nop
	}
}
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bdb0      	pop	{r4, r5, r7, pc}
 80016ba:	bf00      	nop
 80016bc:	20000068 	.word	0x20000068
 80016c0:	0800b92c 	.word	0x0800b92c
 80016c4:	0800b934 	.word	0x0800b934
 80016c8:	0800b93c 	.word	0x0800b93c
 80016cc:	0800b944 	.word	0x0800b944
 80016d0:	0800b94c 	.word	0x0800b94c

080016d4 <drawAll>:

void drawAll(SPI_HandleTypeDef* spi) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af02      	add	r7, sp, #8
 80016da:	6078      	str	r0, [r7, #4]
//	drawButton(spi, 0, 0);
//	drawButton(spi, 1, 0);
//	drawButton(spi, 2, 0);
//	drawButton(spi, 3, 0);
//	drawButton(spi, 4, 0);
	sendBlock(spi, 0, xend, 0, yend, 0);
 80016dc:	f240 113f 	movw	r1, #319	@ 0x13f
 80016e0:	f240 13df 	movw	r3, #479	@ 0x1df
 80016e4:	2200      	movs	r2, #0
 80016e6:	9201      	str	r2, [sp, #4]
 80016e8:	9300      	str	r3, [sp, #0]
 80016ea:	2300      	movs	r3, #0
 80016ec:	460a      	mov	r2, r1
 80016ee:	2100      	movs	r1, #0
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff fe25 	bl	8001340 <sendBlock>
	for (uint8_t i = 0; i < 5; i++) {
 80016f6:	2300      	movs	r3, #0
 80016f8:	73fb      	strb	r3, [r7, #15]
 80016fa:	e00a      	b.n	8001712 <drawAll+0x3e>
		drawButton(spi, i, states[i]);
 80016fc:	7bfb      	ldrb	r3, [r7, #15]
 80016fe:	4a09      	ldr	r2, [pc, #36]	@ (8001724 <drawAll+0x50>)
 8001700:	5cd2      	ldrb	r2, [r2, r3]
 8001702:	7bfb      	ldrb	r3, [r7, #15]
 8001704:	4619      	mov	r1, r3
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f7ff ff30 	bl	800156c <drawButton>
	for (uint8_t i = 0; i < 5; i++) {
 800170c:	7bfb      	ldrb	r3, [r7, #15]
 800170e:	3301      	adds	r3, #1
 8001710:	73fb      	strb	r3, [r7, #15]
 8001712:	7bfb      	ldrb	r3, [r7, #15]
 8001714:	2b04      	cmp	r3, #4
 8001716:	d9f1      	bls.n	80016fc <drawAll+0x28>
	}
}
 8001718:	bf00      	nop
 800171a:	bf00      	nop
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	20000270 	.word	0x20000270

08001728 <flip>:

void flip(SPI_HandleTypeDef* spi, uint8_t button) {
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	460b      	mov	r3, r1
 8001732:	70fb      	strb	r3, [r7, #3]
	states[button] = !states[button];
 8001734:	78fb      	ldrb	r3, [r7, #3]
 8001736:	4a0b      	ldr	r2, [pc, #44]	@ (8001764 <flip+0x3c>)
 8001738:	5cd3      	ldrb	r3, [r2, r3]
 800173a:	2b00      	cmp	r3, #0
 800173c:	bf0c      	ite	eq
 800173e:	2301      	moveq	r3, #1
 8001740:	2300      	movne	r3, #0
 8001742:	b2da      	uxtb	r2, r3
 8001744:	78fb      	ldrb	r3, [r7, #3]
 8001746:	4611      	mov	r1, r2
 8001748:	4a06      	ldr	r2, [pc, #24]	@ (8001764 <flip+0x3c>)
 800174a:	54d1      	strb	r1, [r2, r3]
	drawButton(spi, button, states[button]);
 800174c:	78fb      	ldrb	r3, [r7, #3]
 800174e:	4a05      	ldr	r2, [pc, #20]	@ (8001764 <flip+0x3c>)
 8001750:	5cd2      	ldrb	r2, [r2, r3]
 8001752:	78fb      	ldrb	r3, [r7, #3]
 8001754:	4619      	mov	r1, r3
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff ff08 	bl	800156c <drawButton>
}
 800175c:	bf00      	nop
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	20000270 	.word	0x20000270

08001768 <draw>:

void draw(SPI_HandleTypeDef* spi) {
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
	printf("Sending pixels.\r\n");
 8001770:	4804      	ldr	r0, [pc, #16]	@ (8001784 <draw+0x1c>)
 8001772:	f008 f91b 	bl	80099ac <puts>



	// use https://rgbcolorpicker.com/565 to find pixel values
	//sendBlock(spi, 0, xend, 0, yend, 0);
	drawAll(spi);
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f7ff ffac 	bl	80016d4 <drawAll>
	//sendString(spi, xend-70, 20, "Delivering for?", 0xffff, 2, 2);
	//sendString(spi, 25+75+25 + 10, 50 + 10, "B. Obama", 0x0, 2, 2);
	//sendString(spi, 25 + 10, 50 + 10, "Benton E.", 0x0, 5, 5);
	//sendBlock(spi, 0, 0, 0, 0, 0x17e0);
	//sendBlock(spi, xend, xend, yend, yend, 0xf880);
}
 800177c:	bf00      	nop
 800177e:	3708      	adds	r7, #8
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	0800b954 	.word	0x0800b954

08001788 <writeRegister8>:
#include "touch-defines.h"

// plan is to try stmpe. if it flops, switch to manual
// i2c1_sda is PB9, i2c1_scl is PB8

void writeRegister8(I2C_HandleTypeDef* i2c, uint8_t reg, uint8_t value){
 8001788:	b580      	push	{r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af02      	add	r7, sp, #8
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	460b      	mov	r3, r1
 8001792:	70fb      	strb	r3, [r7, #3]
 8001794:	4613      	mov	r3, r2
 8001796:	70bb      	strb	r3, [r7, #2]
	uint8_t buffer[2] = {reg, value};
 8001798:	78fb      	ldrb	r3, [r7, #3]
 800179a:	733b      	strb	r3, [r7, #12]
 800179c:	78bb      	ldrb	r3, [r7, #2]
 800179e:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(i2c, STMPE_ADDR << 1, buffer, 2, 1000);
 80017a0:	f107 020c 	add.w	r2, r7, #12
 80017a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	2302      	movs	r3, #2
 80017ac:	2182      	movs	r1, #130	@ 0x82
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f001 ffb6 	bl	8003720 <HAL_I2C_Master_Transmit>
 80017b4:	4603      	mov	r3, r0
 80017b6:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) {
 80017b8:	7bfb      	ldrb	r3, [r7, #15]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d004      	beq.n	80017c8 <writeRegister8+0x40>
		printf("I2C write to STMPE failed with %d.\r\n", status);
 80017be:	7bfb      	ldrb	r3, [r7, #15]
 80017c0:	4619      	mov	r1, r3
 80017c2:	4803      	ldr	r0, [pc, #12]	@ (80017d0 <writeRegister8+0x48>)
 80017c4:	f008 f88a 	bl	80098dc <iprintf>
	}
}
 80017c8:	bf00      	nop
 80017ca:	3710      	adds	r7, #16
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	0800b968 	.word	0x0800b968

080017d4 <readRegister8>:

uint8_t readRegister8(I2C_HandleTypeDef* i2c, uint8_t reg) {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af02      	add	r7, sp, #8
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	460b      	mov	r3, r1
 80017de:	70fb      	strb	r3, [r7, #3]
	// problem is don't know what restart is
	// You are supposed to i2c write the address, then do an empty i2c read
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(i2c, STMPE_ADDR << 1, &reg, 1, 1000);
 80017e0:	1cfa      	adds	r2, r7, #3
 80017e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	2301      	movs	r3, #1
 80017ea:	2182      	movs	r1, #130	@ 0x82
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f001 ff97 	bl	8003720 <HAL_I2C_Master_Transmit>
 80017f2:	4603      	mov	r3, r0
 80017f4:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) {
 80017f6:	7bfb      	ldrb	r3, [r7, #15]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d004      	beq.n	8001806 <readRegister8+0x32>
		printf("I2C write (for the purpose of reading) to STMPE failed with %d.\r\n", status);
 80017fc:	7bfb      	ldrb	r3, [r7, #15]
 80017fe:	4619      	mov	r1, r3
 8001800:	480f      	ldr	r0, [pc, #60]	@ (8001840 <readRegister8+0x6c>)
 8001802:	f008 f86b 	bl	80098dc <iprintf>
	}

	uint8_t result = 0;
 8001806:	2300      	movs	r3, #0
 8001808:	73bb      	strb	r3, [r7, #14]
	// TODO: maybe the byte value here should be 1
	status = HAL_I2C_Master_Receive(i2c, (STMPE_ADDR << 1) | 1, &result, 1, 1000);
 800180a:	f107 020e 	add.w	r2, r7, #14
 800180e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001812:	9300      	str	r3, [sp, #0]
 8001814:	2301      	movs	r3, #1
 8001816:	2183      	movs	r1, #131	@ 0x83
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f002 f899 	bl	8003950 <HAL_I2C_Master_Receive>
 800181e:	4603      	mov	r3, r0
 8001820:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) {
 8001822:	7bfb      	ldrb	r3, [r7, #15]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d006      	beq.n	8001836 <readRegister8+0x62>
		printf("I2C read from STMPE failed with %d.\r\n", status);
 8001828:	7bfb      	ldrb	r3, [r7, #15]
 800182a:	4619      	mov	r1, r3
 800182c:	4805      	ldr	r0, [pc, #20]	@ (8001844 <readRegister8+0x70>)
 800182e:	f008 f855 	bl	80098dc <iprintf>
		return 0;
 8001832:	2300      	movs	r3, #0
 8001834:	e000      	b.n	8001838 <readRegister8+0x64>
	}
	return result;
 8001836:	7bbb      	ldrb	r3, [r7, #14]
}
 8001838:	4618      	mov	r0, r3
 800183a:	3710      	adds	r7, #16
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	0800b990 	.word	0x0800b990
 8001844:	0800b9d4 	.word	0x0800b9d4

08001848 <bufferEmpty>:
// 1 is true, 0 is false
uint8_t touched(I2C_HandleTypeDef* i2c) {
	return readRegister8(i2c, STMPE_TSC_CTRL) & 0x80;
}

uint8_t bufferEmpty(I2C_HandleTypeDef* i2c) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
	return (readRegister8(i2c, STMPE_FIFO_STA) & STMPE_FIFO_STA_EMPTY);
 8001850:	214b      	movs	r1, #75	@ 0x4b
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	f7ff ffbe 	bl	80017d4 <readRegister8>
 8001858:	4603      	mov	r3, r0
 800185a:	f003 0320 	and.w	r3, r3, #32
 800185e:	b2db      	uxtb	r3, r3
}
 8001860:	4618      	mov	r0, r3
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}

08001868 <readPosition>:

void readPosition(I2C_HandleTypeDef* i2c, uint16_t *x, uint16_t *y, uint8_t *z) {
 8001868:	b590      	push	{r4, r7, lr}
 800186a:	b087      	sub	sp, #28
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
 8001874:	603b      	str	r3, [r7, #0]
  uint8_t data[4];

  for (uint8_t i = 0; i < 4; i++) {
 8001876:	2300      	movs	r3, #0
 8001878:	75fb      	strb	r3, [r7, #23]
 800187a:	e00e      	b.n	800189a <readPosition+0x32>
    data[i] = readRegister8(i2c, 0xD7);
 800187c:	7dfc      	ldrb	r4, [r7, #23]
 800187e:	21d7      	movs	r1, #215	@ 0xd7
 8001880:	68f8      	ldr	r0, [r7, #12]
 8001882:	f7ff ffa7 	bl	80017d4 <readRegister8>
 8001886:	4603      	mov	r3, r0
 8001888:	461a      	mov	r2, r3
 800188a:	f104 0318 	add.w	r3, r4, #24
 800188e:	443b      	add	r3, r7
 8001890:	f803 2c08 	strb.w	r2, [r3, #-8]
  for (uint8_t i = 0; i < 4; i++) {
 8001894:	7dfb      	ldrb	r3, [r7, #23]
 8001896:	3301      	adds	r3, #1
 8001898:	75fb      	strb	r3, [r7, #23]
 800189a:	7dfb      	ldrb	r3, [r7, #23]
 800189c:	2b03      	cmp	r3, #3
 800189e:	d9ed      	bls.n	800187c <readPosition+0x14>
  }
  *x = data[0];
 80018a0:	7c3b      	ldrb	r3, [r7, #16]
 80018a2:	461a      	mov	r2, r3
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	801a      	strh	r2, [r3, #0]
  *x <<= 4;
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	881b      	ldrh	r3, [r3, #0]
 80018ac:	011b      	lsls	r3, r3, #4
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	801a      	strh	r2, [r3, #0]
  *x |= (data[1] >> 4);
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	881b      	ldrh	r3, [r3, #0]
 80018b8:	7c7a      	ldrb	r2, [r7, #17]
 80018ba:	0912      	lsrs	r2, r2, #4
 80018bc:	b2d2      	uxtb	r2, r2
 80018be:	4313      	orrs	r3, r2
 80018c0:	b29a      	uxth	r2, r3
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	801a      	strh	r2, [r3, #0]
  *y = data[1] & 0x0F;
 80018c6:	7c7b      	ldrb	r3, [r7, #17]
 80018c8:	f003 030f 	and.w	r3, r3, #15
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	801a      	strh	r2, [r3, #0]
  *y <<= 8;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	881b      	ldrh	r3, [r3, #0]
 80018d6:	021b      	lsls	r3, r3, #8
 80018d8:	b29a      	uxth	r2, r3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	801a      	strh	r2, [r3, #0]
  *y |= data[2];
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	881b      	ldrh	r3, [r3, #0]
 80018e2:	7cba      	ldrb	r2, [r7, #18]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	801a      	strh	r2, [r3, #0]
  *z = data[3];
 80018ec:	7cfa      	ldrb	r2, [r7, #19]
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	701a      	strb	r2, [r3, #0]
}
 80018f2:	bf00      	nop
 80018f4:	371c      	adds	r7, #28
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd90      	pop	{r4, r7, pc}

080018fa <map>:

// from: https://github.com/arduino/ArduinoCore-API/blob/0c853c5cded2768122fae258d42b2b4c06cdb3b1/api/Common.cpp
uint16_t map(int32_t value, int32_t in_min, int32_t in_max, int32_t out_min, int32_t out_max) {
 80018fa:	b480      	push	{r7}
 80018fc:	b087      	sub	sp, #28
 80018fe:	af00      	add	r7, sp, #0
 8001900:	60f8      	str	r0, [r7, #12]
 8001902:	60b9      	str	r1, [r7, #8]
 8001904:	607a      	str	r2, [r7, #4]
 8001906:	603b      	str	r3, [r7, #0]
	uint32_t result = (value - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001908:	68fa      	ldr	r2, [r7, #12]
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	6a39      	ldr	r1, [r7, #32]
 8001910:	683a      	ldr	r2, [r7, #0]
 8001912:	1a8a      	subs	r2, r1, r2
 8001914:	fb03 f202 	mul.w	r2, r3, r2
 8001918:	6879      	ldr	r1, [r7, #4]
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	1acb      	subs	r3, r1, r3
 800191e:	fb92 f2f3 	sdiv	r2, r2, r3
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	4413      	add	r3, r2
 8001926:	617b      	str	r3, [r7, #20]
	if (result > out_max) return out_max;
 8001928:	6a3b      	ldr	r3, [r7, #32]
 800192a:	697a      	ldr	r2, [r7, #20]
 800192c:	429a      	cmp	r2, r3
 800192e:	d902      	bls.n	8001936 <map+0x3c>
 8001930:	6a3b      	ldr	r3, [r7, #32]
 8001932:	b29b      	uxth	r3, r3
 8001934:	e008      	b.n	8001948 <map+0x4e>
	if (result < out_min) return out_min;
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	697a      	ldr	r2, [r7, #20]
 800193a:	429a      	cmp	r2, r3
 800193c:	d202      	bcs.n	8001944 <map+0x4a>
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	b29b      	uxth	r3, r3
 8001942:	e001      	b.n	8001948 <map+0x4e>
	return result;
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	b29b      	uxth	r3, r3
}
 8001948:	4618      	mov	r0, r3
 800194a:	371c      	adds	r7, #28
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <touchHook>:
uint8_t within(uint16_t x, uint16_t y, uint16_t x1, uint16_t x2, uint16_t y1, uint16_t y2) {
	return (x > x1) && (x < x2) && (y > y1) && (y < y2);
}

// returns the button that was touched
int8_t touchHook(I2C_HandleTypeDef* i2c) {
 8001954:	b580      	push	{r7, lr}
 8001956:	b086      	sub	sp, #24
 8001958:	af02      	add	r7, sp, #8
 800195a:	6078      	str	r0, [r7, #4]
	writeRegister8(i2c, STMPE_INT_STA, 0xFF);
 800195c:	22ff      	movs	r2, #255	@ 0xff
 800195e:	210b      	movs	r1, #11
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	f7ff ff11 	bl	8001788 <writeRegister8>
	uint16_t x, y;
	uint8_t z;

	// clear the buffer and take the last thing from the buffer
	while (!bufferEmpty(i2c)) {
 8001966:	e008      	b.n	800197a <touchHook+0x26>
		readPosition(i2c, &x, &y, &z);
 8001968:	f107 0309 	add.w	r3, r7, #9
 800196c:	f107 020a 	add.w	r2, r7, #10
 8001970:	f107 010c 	add.w	r1, r7, #12
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f7ff ff77 	bl	8001868 <readPosition>
	while (!bufferEmpty(i2c)) {
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f7ff ff64 	bl	8001848 <bufferEmpty>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d0f0      	beq.n	8001968 <touchHook+0x14>
	}

	if (y > 3700 || y < 450) { // was 700
 8001986:	897b      	ldrh	r3, [r7, #10]
 8001988:	f640 6274 	movw	r2, #3700	@ 0xe74
 800198c:	4293      	cmp	r3, r2
 800198e:	d803      	bhi.n	8001998 <touchHook+0x44>
 8001990:	897b      	ldrh	r3, [r7, #10]
 8001992:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8001996:	d207      	bcs.n	80019a8 <touchHook+0x54>
		printf("Off the end with %d\r\n", y);
 8001998:	897b      	ldrh	r3, [r7, #10]
 800199a:	4619      	mov	r1, r3
 800199c:	4817      	ldr	r0, [pc, #92]	@ (80019fc <touchHook+0xa8>)
 800199e:	f007 ff9d 	bl	80098dc <iprintf>
		return -1;
 80019a2:	f04f 33ff 	mov.w	r3, #4294967295
 80019a6:	e025      	b.n	80019f4 <touchHook+0xa0>
	}
	y = map(y, 3700, 450, 0, 479);
 80019a8:	897b      	ldrh	r3, [r7, #10]
 80019aa:	4618      	mov	r0, r3
 80019ac:	f240 13df 	movw	r3, #479	@ 0x1df
 80019b0:	9300      	str	r3, [sp, #0]
 80019b2:	2300      	movs	r3, #0
 80019b4:	f44f 72e1 	mov.w	r2, #450	@ 0x1c2
 80019b8:	f640 6174 	movw	r1, #3700	@ 0xe74
 80019bc:	f7ff ff9d 	bl	80018fa <map>
 80019c0:	4603      	mov	r3, r0
 80019c2:	817b      	strh	r3, [r7, #10]

	uint16_t button = 4 - y / 96;
 80019c4:	897b      	ldrh	r3, [r7, #10]
 80019c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001a00 <touchHook+0xac>)
 80019c8:	fba2 2303 	umull	r2, r3, r2, r3
 80019cc:	099b      	lsrs	r3, r3, #6
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	f1c3 0304 	rsb	r3, r3, #4
 80019d4:	81fb      	strh	r3, [r7, #14]
	if (button == 4) return -1;
 80019d6:	89fb      	ldrh	r3, [r7, #14]
 80019d8:	2b04      	cmp	r3, #4
 80019da:	d102      	bne.n	80019e2 <touchHook+0x8e>
 80019dc:	f04f 33ff 	mov.w	r3, #4294967295
 80019e0:	e008      	b.n	80019f4 <touchHook+0xa0>

	printf("Touched button %d %d.\r\n", y, button);
 80019e2:	897b      	ldrh	r3, [r7, #10]
 80019e4:	4619      	mov	r1, r3
 80019e6:	89fb      	ldrh	r3, [r7, #14]
 80019e8:	461a      	mov	r2, r3
 80019ea:	4806      	ldr	r0, [pc, #24]	@ (8001a04 <touchHook+0xb0>)
 80019ec:	f007 ff76 	bl	80098dc <iprintf>

	return button;
 80019f0:	89fb      	ldrh	r3, [r7, #14]
 80019f2:	b25b      	sxtb	r3, r3
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3710      	adds	r7, #16
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	0800b9fc 	.word	0x0800b9fc
 8001a00:	aaaaaaab 	.word	0xaaaaaaab
 8001a04:	0800ba14 	.word	0x0800ba14

08001a08 <initialize_touch>:

void initialize_touch(I2C_HandleTypeDef* i2c) {
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
	//HAL_Delay(1000); // When restarted, QR code is spamming, need to let it cool down
	// TODO: only thing I can think of is that you need to read the version here for some reason
	// the problem is that I need to do some sort of request response thing, for read
	// it is a write then request

	printf("Initializing touch.\r\n");
 8001a10:	483c      	ldr	r0, [pc, #240]	@ (8001b04 <initialize_touch+0xfc>)
 8001a12:	f007 ffcb 	bl	80099ac <puts>

	  uint16_t v;
	  v = readRegister8(i2c, 0);
 8001a16:	2100      	movs	r1, #0
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f7ff fedb 	bl	80017d4 <readRegister8>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	81bb      	strh	r3, [r7, #12]
	  v <<= 8;
 8001a22:	89bb      	ldrh	r3, [r7, #12]
 8001a24:	021b      	lsls	r3, r3, #8
 8001a26:	81bb      	strh	r3, [r7, #12]
	  v |= readRegister8(i2c, 1);
 8001a28:	2101      	movs	r1, #1
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f7ff fed2 	bl	80017d4 <readRegister8>
 8001a30:	4603      	mov	r3, r0
 8001a32:	461a      	mov	r2, r3
 8001a34:	89bb      	ldrh	r3, [r7, #12]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	81bb      	strh	r3, [r7, #12]
	  printf("STMPE version is 0x%x\r\n", v);
 8001a3a:	89bb      	ldrh	r3, [r7, #12]
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4832      	ldr	r0, [pc, #200]	@ (8001b08 <initialize_touch+0x100>)
 8001a40:	f007 ff4c 	bl	80098dc <iprintf>

	  writeRegister8(i2c, STMPE_SYS_CTRL1, STMPE_SYS_CTRL1_RESET);
 8001a44:	2202      	movs	r2, #2
 8001a46:	2103      	movs	r1, #3
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	f7ff fe9d 	bl	8001788 <writeRegister8>

	  HAL_Delay(1000);
 8001a4e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a52:	f001 fa17 	bl	8002e84 <HAL_Delay>

	  for (uint8_t i = 0; i < 65; i++) {
 8001a56:	2300      	movs	r3, #0
 8001a58:	73fb      	strb	r3, [r7, #15]
 8001a5a:	e007      	b.n	8001a6c <initialize_touch+0x64>
	    readRegister8(i2c, i);
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	4619      	mov	r1, r3
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f7ff feb7 	bl	80017d4 <readRegister8>
	  for (uint8_t i = 0; i < 65; i++) {
 8001a66:	7bfb      	ldrb	r3, [r7, #15]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	73fb      	strb	r3, [r7, #15]
 8001a6c:	7bfb      	ldrb	r3, [r7, #15]
 8001a6e:	2b40      	cmp	r3, #64	@ 0x40
 8001a70:	d9f4      	bls.n	8001a5c <initialize_touch+0x54>
	  }

	  writeRegister8(i2c, STMPE_SYS_CTRL2, 0x0); // turn on clocks!
 8001a72:	2200      	movs	r2, #0
 8001a74:	2104      	movs	r1, #4
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f7ff fe86 	bl	8001788 <writeRegister8>
	  writeRegister8(i2c, STMPE_TSC_CTRL,
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	2140      	movs	r1, #64	@ 0x40
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f7ff fe81 	bl	8001788 <writeRegister8>
	                 STMPE_TSC_CTRL_XYZ | STMPE_TSC_CTRL_EN); // XYZ and enable!
	  // Serial.println(readRegister8(STMPE_TSC_CTRL), HEX);
	  writeRegister8(i2c, STMPE_INT_EN, STMPE_INT_EN_TOUCHDET);
 8001a86:	2201      	movs	r2, #1
 8001a88:	210a      	movs	r1, #10
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f7ff fe7c 	bl	8001788 <writeRegister8>
	  writeRegister8(i2c, STMPE_ADC_CTRL1, STMPE_ADC_CTRL1_10BIT |
 8001a90:	2260      	movs	r2, #96	@ 0x60
 8001a92:	2120      	movs	r1, #32
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f7ff fe77 	bl	8001788 <writeRegister8>
	                                      (0x6 << 4)); // 96 clocks per conversion
	  writeRegister8(i2c, STMPE_ADC_CTRL2, STMPE_ADC_CTRL2_6_5MHZ);
 8001a9a:	2202      	movs	r2, #2
 8001a9c:	2121      	movs	r1, #33	@ 0x21
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f7ff fe72 	bl	8001788 <writeRegister8>
	  writeRegister8(i2c, STMPE_TSC_CFG, STMPE_TSC_CFG_4SAMPLE |
 8001aa4:	22a4      	movs	r2, #164	@ 0xa4
 8001aa6:	2141      	movs	r1, #65	@ 0x41
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f7ff fe6d 	bl	8001788 <writeRegister8>
	                                    STMPE_TSC_CFG_DELAY_1MS |
	                                    STMPE_TSC_CFG_SETTLE_5MS);
	  writeRegister8(i2c, STMPE_TSC_FRACTION_Z, 0x6);
 8001aae:	2206      	movs	r2, #6
 8001ab0:	2156      	movs	r1, #86	@ 0x56
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff fe68 	bl	8001788 <writeRegister8>
	  writeRegister8(i2c, STMPE_FIFO_TH, 1);
 8001ab8:	2201      	movs	r2, #1
 8001aba:	214a      	movs	r1, #74	@ 0x4a
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f7ff fe63 	bl	8001788 <writeRegister8>
	  writeRegister8(i2c, STMPE_FIFO_STA, STMPE_FIFO_STA_RESET);
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	214b      	movs	r1, #75	@ 0x4b
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f7ff fe5e 	bl	8001788 <writeRegister8>
	  writeRegister8(i2c, STMPE_FIFO_STA, 0); // unreset
 8001acc:	2200      	movs	r2, #0
 8001ace:	214b      	movs	r1, #75	@ 0x4b
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f7ff fe59 	bl	8001788 <writeRegister8>
	  writeRegister8(i2c, STMPE_TSC_I_DRIVE, STMPE_TSC_I_DRIVE_50MA);
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	2158      	movs	r1, #88	@ 0x58
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f7ff fe54 	bl	8001788 <writeRegister8>
	  writeRegister8(i2c, STMPE_INT_STA, 0xFF); // reset all ints
 8001ae0:	22ff      	movs	r2, #255	@ 0xff
 8001ae2:	210b      	movs	r1, #11
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f7ff fe4f 	bl	8001788 <writeRegister8>
	  writeRegister8(i2c, STMPE_INT_CTRL,
 8001aea:	2203      	movs	r2, #3
 8001aec:	2109      	movs	r1, #9
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f7ff fe4a 	bl	8001788 <writeRegister8>
	                 STMPE_INT_CTRL_POL_LOW | STMPE_INT_CTRL_EDGE | STMPE_INT_CTRL_ENABLE);

	  printf("Finished touch setup.\r\n");
 8001af4:	4805      	ldr	r0, [pc, #20]	@ (8001b0c <initialize_touch+0x104>)
 8001af6:	f007 ff59 	bl	80099ac <puts>
//			  readPosition(i2c, &x, &y, &z);
//			  //printf("yes touch: (%d, %d, %d)\r", x, y, z);
//			  //printf("no  touch: \r");
//		  }
//	  }
}
 8001afa:	bf00      	nop
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	0800ba2c 	.word	0x0800ba2c
 8001b08:	0800ba44 	.word	0x0800ba44
 8001b0c:	0800ba5c 	.word	0x0800ba5c

08001b10 <openDoor>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void uartSend (char *str);
int prevIdCode = -1;
void openDoor(int id){
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
	printf("Open The door signal sent with id %d\r\n", id);
 8001b18:	6879      	ldr	r1, [r7, #4]
 8001b1a:	4803      	ldr	r0, [pc, #12]	@ (8001b28 <openDoor+0x18>)
 8001b1c:	f007 fede 	bl	80098dc <iprintf>
}
 8001b20:	bf00      	nop
 8001b22:	3708      	adds	r7, #8
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	0800ba74 	.word	0x0800ba74

08001b2c <readTinyCodeData>:

void readTinyCodeData(void) {
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b0c4      	sub	sp, #272	@ 0x110
 8001b30:	af02      	add	r7, sp, #8
    uint8_t readBuffer[256]; // Buffer to store the read data
    uint16_t contentLength = 0;
 8001b32:	2300      	movs	r3, #0
 8001b34:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106

    // First, read the content length
    HAL_StatusTypeDef status = HAL_I2C_Master_Receive(&hi2c2, SENSOR_ADDR, readBuffer, READ_LEN, 1000);
 8001b38:	463a      	mov	r2, r7
 8001b3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b3e:	9300      	str	r3, [sp, #0]
 8001b40:	2302      	movs	r3, #2
 8001b42:	2118      	movs	r1, #24
 8001b44:	4831      	ldr	r0, [pc, #196]	@ (8001c0c <readTinyCodeData+0xe0>)
 8001b46:	f001 ff03 	bl	8003950 <HAL_I2C_Master_Receive>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
    if(status != HAL_OK) {
 8001b50:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d155      	bne.n	8001c04 <readTinyCodeData+0xd8>
        // Handle communication error
    } else {
        // If read is successful, parse the content length
        contentLength = readBuffer[0] | (readBuffer[1] << 8);
 8001b58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001b5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	b21a      	sxth	r2, r3
 8001b64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001b68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001b6c:	785b      	ldrb	r3, [r3, #1]
 8001b6e:	021b      	lsls	r3, r3, #8
 8001b70:	b21b      	sxth	r3, r3
 8001b72:	4313      	orrs	r3, r2
 8001b74:	b21b      	sxth	r3, r3
 8001b76:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
        if(contentLength == 0){
 8001b7a:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d03d      	beq.n	8001bfe <readTinyCodeData+0xd2>
        	return;
        }
        if(contentLength > 0 && contentLength <= 254) {
 8001b82:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d03c      	beq.n	8001c04 <readTinyCodeData+0xd8>
 8001b8a:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8001b8e:	2bfe      	cmp	r3, #254	@ 0xfe
 8001b90:	d838      	bhi.n	8001c04 <readTinyCodeData+0xd8>
            // Now, read the actual content based on the content length
            status = HAL_I2C_Master_Receive(&hi2c2, SENSOR_ADDR, readBuffer, contentLength + 2, 1000);
 8001b92:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8001b96:	3302      	adds	r3, #2
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	463a      	mov	r2, r7
 8001b9c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001ba0:	9100      	str	r1, [sp, #0]
 8001ba2:	2118      	movs	r1, #24
 8001ba4:	4819      	ldr	r0, [pc, #100]	@ (8001c0c <readTinyCodeData+0xe0>)
 8001ba6:	f001 fed3 	bl	8003950 <HAL_I2C_Master_Receive>
 8001baa:	4603      	mov	r3, r0
 8001bac:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
            if(status != HAL_OK) {
 8001bb0:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d125      	bne.n	8001c04 <readTinyCodeData+0xd8>
                // Handle communication error
            } else {
                // Data is now in readBuffer[2] to readBuffer[contentLength+1], process it as needed
                // Remember to handle non-UTF-8 or other data safely
            	readBuffer[contentLength + 3] = '\0';
 8001bb8:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8001bbc:	3303      	adds	r3, #3
 8001bbe:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8001bc2:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	54d1      	strb	r1, [r2, r3]
//            	for(int i =0; i < contentLength; ++i){
//            		printf("%c",readBuffer[2 + i]);
//            	}

            	int parsedId = atoi((char *)readBuffer + 2);
 8001bca:	463b      	mov	r3, r7
 8001bcc:	3302      	adds	r3, #2
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f007 f8e2 	bl	8008d98 <atoi>
 8001bd4:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100
            	if(parsedId == 0){
 8001bd8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d010      	beq.n	8001c02 <readTinyCodeData+0xd6>
                       return;
                        	}
            	if (parsedId != prevIdCode){
 8001be0:	4b0b      	ldr	r3, [pc, #44]	@ (8001c10 <readTinyCodeData+0xe4>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f8d7 2100 	ldr.w	r2, [r7, #256]	@ 0x100
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d00b      	beq.n	8001c04 <readTinyCodeData+0xd8>
            		prevIdCode = parsedId;
 8001bec:	4a08      	ldr	r2, [pc, #32]	@ (8001c10 <readTinyCodeData+0xe4>)
 8001bee:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001bf2:	6013      	str	r3, [r2, #0]
            		openDoor(parsedId);
 8001bf4:	f8d7 0100 	ldr.w	r0, [r7, #256]	@ 0x100
 8001bf8:	f7ff ff8a 	bl	8001b10 <openDoor>
 8001bfc:	e002      	b.n	8001c04 <readTinyCodeData+0xd8>
        	return;
 8001bfe:	bf00      	nop
 8001c00:	e000      	b.n	8001c04 <readTinyCodeData+0xd8>
                       return;
 8001c02:	bf00      	nop
            }
        } else {
            // No content or content length invalid
        }
    }
}
 8001c04:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20000278 	.word	0x20000278
 8001c10:	2000007c 	.word	0x2000007c

08001c14 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
	printf("Timer triggered.\r\n");
 8001c1c:	480c      	ldr	r0, [pc, #48]	@ (8001c50 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001c1e:	f007 fec5 	bl	80099ac <puts>
	if(htim->Instance == TIM1){
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a0b      	ldr	r2, [pc, #44]	@ (8001c54 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d10d      	bne.n	8001c48 <HAL_TIM_PeriodElapsedCallback+0x34>
		  uartSend("LIST\n");
 8001c2c:	480a      	ldr	r0, [pc, #40]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001c2e:	f000 f91f 	bl	8001e70 <uartSend>
		  HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxBuffer[rxIndex], 1);
 8001c32:	4b0a      	ldr	r3, [pc, #40]	@ (8001c5c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001c34:	881b      	ldrh	r3, [r3, #0]
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	461a      	mov	r2, r3
 8001c3a:	4b09      	ldr	r3, [pc, #36]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001c3c:	4413      	add	r3, r2
 8001c3e:	2201      	movs	r2, #1
 8001c40:	4619      	mov	r1, r3
 8001c42:	4808      	ldr	r0, [pc, #32]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001c44:	f005 f858 	bl	8006cf8 <HAL_UART_Receive_IT>
	}
}
 8001c48:	bf00      	nop
 8001c4a:	3708      	adds	r7, #8
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	0800ba9c 	.word	0x0800ba9c
 8001c54:	40012c00 	.word	0x40012c00
 8001c58:	0800bab0 	.word	0x0800bab0
 8001c5c:	20000644 	.word	0x20000644
 8001c60:	200004a4 	.word	0x200004a4
 8001c64:	20000360 	.word	0x20000360

08001c68 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3){
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a25      	ldr	r2, [pc, #148]	@ (8001d0c <HAL_UART_RxCpltCallback+0xa4>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d143      	bne.n	8001d02 <HAL_UART_RxCpltCallback+0x9a>

		 ++i;
 8001c7a:	4b25      	ldr	r3, [pc, #148]	@ (8001d10 <HAL_UART_RxCpltCallback+0xa8>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	3301      	adds	r3, #1
 8001c80:	4a23      	ldr	r2, [pc, #140]	@ (8001d10 <HAL_UART_RxCpltCallback+0xa8>)
 8001c82:	6013      	str	r3, [r2, #0]
		 while(i > 0){
 8001c84:	e039      	b.n	8001cfa <HAL_UART_RxCpltCallback+0x92>
		 //		  printf("%c", rxBuffer[rxIndex]);
		 	 	if (rxBuffer[rxIndex] == '\n' || rxIndex >= RX_BUFFER_SIZE - 1 ||rxBuffer[rxIndex] == '\r' ) {
 8001c86:	4b23      	ldr	r3, [pc, #140]	@ (8001d14 <HAL_UART_RxCpltCallback+0xac>)
 8001c88:	881b      	ldrh	r3, [r3, #0]
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	461a      	mov	r2, r3
 8001c8e:	4b22      	ldr	r3, [pc, #136]	@ (8001d18 <HAL_UART_RxCpltCallback+0xb0>)
 8001c90:	5c9b      	ldrb	r3, [r3, r2]
 8001c92:	2b0a      	cmp	r3, #10
 8001c94:	d00c      	beq.n	8001cb0 <HAL_UART_RxCpltCallback+0x48>
 8001c96:	4b1f      	ldr	r3, [pc, #124]	@ (8001d14 <HAL_UART_RxCpltCallback+0xac>)
 8001c98:	881b      	ldrh	r3, [r3, #0]
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	2bfe      	cmp	r3, #254	@ 0xfe
 8001c9e:	d807      	bhi.n	8001cb0 <HAL_UART_RxCpltCallback+0x48>
 8001ca0:	4b1c      	ldr	r3, [pc, #112]	@ (8001d14 <HAL_UART_RxCpltCallback+0xac>)
 8001ca2:	881b      	ldrh	r3, [r3, #0]
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d18 <HAL_UART_RxCpltCallback+0xb0>)
 8001caa:	5c9b      	ldrb	r3, [r3, r2]
 8001cac:	2b0d      	cmp	r3, #13
 8001cae:	d10d      	bne.n	8001ccc <HAL_UART_RxCpltCallback+0x64>
		 	 		// Null-terminate the string
		 	 		rxBuffer[rxIndex] = '\0';
 8001cb0:	4b18      	ldr	r3, [pc, #96]	@ (8001d14 <HAL_UART_RxCpltCallback+0xac>)
 8001cb2:	881b      	ldrh	r3, [r3, #0]
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	4b17      	ldr	r3, [pc, #92]	@ (8001d18 <HAL_UART_RxCpltCallback+0xb0>)
 8001cba:	2100      	movs	r1, #0
 8001cbc:	5499      	strb	r1, [r3, r2]

		 	 		// Process received data
		 	 		processReceivedData(rxBuffer);
 8001cbe:	4816      	ldr	r0, [pc, #88]	@ (8001d18 <HAL_UART_RxCpltCallback+0xb0>)
 8001cc0:	f000 f82e 	bl	8001d20 <processReceivedData>

		 	 		// Reset index
		 	 		rxIndex = 0;
 8001cc4:	4b13      	ldr	r3, [pc, #76]	@ (8001d14 <HAL_UART_RxCpltCallback+0xac>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	801a      	strh	r2, [r3, #0]
 8001cca:	e006      	b.n	8001cda <HAL_UART_RxCpltCallback+0x72>
		 	 		} else {
		 	 		// Increment index to receive the next byte
		 	 		rxIndex++;
 8001ccc:	4b11      	ldr	r3, [pc, #68]	@ (8001d14 <HAL_UART_RxCpltCallback+0xac>)
 8001cce:	881b      	ldrh	r3, [r3, #0]
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	b29a      	uxth	r2, r3
 8001cd6:	4b0f      	ldr	r3, [pc, #60]	@ (8001d14 <HAL_UART_RxCpltCallback+0xac>)
 8001cd8:	801a      	strh	r2, [r3, #0]
		 	 	}
		 	 		// Prepare to receive the next byte
		 	 		HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxBuffer[rxIndex], 1);
 8001cda:	4b0e      	ldr	r3, [pc, #56]	@ (8001d14 <HAL_UART_RxCpltCallback+0xac>)
 8001cdc:	881b      	ldrh	r3, [r3, #0]
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8001d18 <HAL_UART_RxCpltCallback+0xb0>)
 8001ce4:	4413      	add	r3, r2
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	4619      	mov	r1, r3
 8001cea:	480c      	ldr	r0, [pc, #48]	@ (8001d1c <HAL_UART_RxCpltCallback+0xb4>)
 8001cec:	f005 f804 	bl	8006cf8 <HAL_UART_Receive_IT>

		 	 		  --i;
 8001cf0:	4b07      	ldr	r3, [pc, #28]	@ (8001d10 <HAL_UART_RxCpltCallback+0xa8>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	3b01      	subs	r3, #1
 8001cf6:	4a06      	ldr	r2, [pc, #24]	@ (8001d10 <HAL_UART_RxCpltCallback+0xa8>)
 8001cf8:	6013      	str	r3, [r2, #0]
		 while(i > 0){
 8001cfa:	4b05      	ldr	r3, [pc, #20]	@ (8001d10 <HAL_UART_RxCpltCallback+0xa8>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d1c1      	bne.n	8001c86 <HAL_UART_RxCpltCallback+0x1e>
		 	 	  }
	}

}
 8001d02:	bf00      	nop
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	40004800 	.word	0x40004800
 8001d10:	20000648 	.word	0x20000648
 8001d14:	20000644 	.word	0x20000644
 8001d18:	200004a4 	.word	0x200004a4
 8001d1c:	20000360 	.word	0x20000360

08001d20 <processReceivedData>:
void setBox(int id, int box){
	 char command[10];
	 sprintf(command, "PUT%d%d\n", box, id);
	 uartSend(command);
}
void processReceivedData(char* data) {
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
	if(strcmp(data, "DATA") != 0){
 8001d28:	494c      	ldr	r1, [pc, #304]	@ (8001e5c <processReceivedData+0x13c>)
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f7fe fa68 	bl	8000200 <strcmp>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f040 808c 	bne.w	8001e50 <processReceivedData+0x130>
		return;
	}
  data += 5;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	3305      	adds	r3, #5
 8001d3c:	607b      	str	r3, [r7, #4]
    int totalOrders = atoi(data);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f007 f82a 	bl	8008d98 <atoi>
 8001d44:	60b8      	str	r0, [r7, #8]
    data += 3;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	3303      	adds	r3, #3
 8001d4a:	607b      	str	r3, [r7, #4]
    int processedOrders = 0;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < MAX_FOOD_ORDERS; ++i){
 8001d50:	2300      	movs	r3, #0
 8001d52:	613b      	str	r3, [r7, #16]
 8001d54:	e009      	b.n	8001d6a <processReceivedData+0x4a>
          		FoodOrder_Init(&foodOrders[i]);
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	015b      	lsls	r3, r3, #5
 8001d5a:	4a41      	ldr	r2, [pc, #260]	@ (8001e60 <processReceivedData+0x140>)
 8001d5c:	4413      	add	r3, r2
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff f8c2 	bl	8000ee8 <FoodOrder_Init>
    for (int i = 0; i < MAX_FOOD_ORDERS; ++i){
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	3301      	adds	r3, #1
 8001d68:	613b      	str	r3, [r7, #16]
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	2b04      	cmp	r3, #4
 8001d6e:	ddf2      	ble.n	8001d56 <processReceivedData+0x36>
          	}
    if(totalOrders == 0){
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d06e      	beq.n	8001e54 <processReceivedData+0x134>
    	return;
    }

    while(processedOrders < totalOrders){
 8001d76:	e036      	b.n	8001de6 <processReceivedData+0xc6>

    	foodOrders[processedOrders].id = atoi(data);
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f007 f80d 	bl	8008d98 <atoi>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	4937      	ldr	r1, [pc, #220]	@ (8001e60 <processReceivedData+0x140>)
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	015b      	lsls	r3, r3, #5
 8001d86:	440b      	add	r3, r1
 8001d88:	3318      	adds	r3, #24
 8001d8a:	601a      	str	r2, [r3, #0]
    	data += 11;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	330b      	adds	r3, #11
 8001d90:	607b      	str	r3, [r7, #4]
    	strcpy(foodOrders[processedOrders].name, data);
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	015b      	lsls	r3, r3, #5
 8001d96:	4a32      	ldr	r2, [pc, #200]	@ (8001e60 <processReceivedData+0x140>)
 8001d98:	4413      	add	r3, r2
 8001d9a:	6879      	ldr	r1, [r7, #4]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f007 ff64 	bl	8009c6a <strcpy>
    	while(*data != '\0'){
 8001da2:	e002      	b.n	8001daa <processReceivedData+0x8a>
    		++data;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	3301      	adds	r3, #1
 8001da8:	607b      	str	r3, [r7, #4]
    	while(*data != '\0'){
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d1f8      	bne.n	8001da4 <processReceivedData+0x84>
    	}
    	++data;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	3301      	adds	r3, #1
 8001db6:	607b      	str	r3, [r7, #4]
    	foodOrders[processedOrders].box = atoi(data);
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f006 ffed 	bl	8008d98 <atoi>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	4927      	ldr	r1, [pc, #156]	@ (8001e60 <processReceivedData+0x140>)
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	015b      	lsls	r3, r3, #5
 8001dc6:	440b      	add	r3, r1
 8001dc8:	331c      	adds	r3, #28
 8001dca:	601a      	str	r2, [r3, #0]
    	data += 2;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	3302      	adds	r3, #2
 8001dd0:	607b      	str	r3, [r7, #4]
    	foodOrders[processedOrders].valid = 1;
 8001dd2:	4a23      	ldr	r2, [pc, #140]	@ (8001e60 <processReceivedData+0x140>)
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	015b      	lsls	r3, r3, #5
 8001dd8:	4413      	add	r3, r2
 8001dda:	3314      	adds	r3, #20
 8001ddc:	2201      	movs	r2, #1
 8001dde:	701a      	strb	r2, [r3, #0]
    	++processedOrders;
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	3301      	adds	r3, #1
 8001de4:	617b      	str	r3, [r7, #20]
    while(processedOrders < totalOrders){
 8001de6:	697a      	ldr	r2, [r7, #20]
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	dbc4      	blt.n	8001d78 <processReceivedData+0x58>
    }
    for(int i = 0; i < processedOrders; ++i){
 8001dee:	2300      	movs	r3, #0
 8001df0:	60fb      	str	r3, [r7, #12]
 8001df2:	e028      	b.n	8001e46 <processReceivedData+0x126>
    	if(!foodOrders[i].valid) continue;
 8001df4:	4a1a      	ldr	r2, [pc, #104]	@ (8001e60 <processReceivedData+0x140>)
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	015b      	lsls	r3, r3, #5
 8001dfa:	4413      	add	r3, r2
 8001dfc:	3314      	adds	r3, #20
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d01c      	beq.n	8001e3e <processReceivedData+0x11e>
    	printf("Name: %s\r\n", foodOrders[i].name);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	015b      	lsls	r3, r3, #5
 8001e08:	4a15      	ldr	r2, [pc, #84]	@ (8001e60 <processReceivedData+0x140>)
 8001e0a:	4413      	add	r3, r2
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4815      	ldr	r0, [pc, #84]	@ (8001e64 <processReceivedData+0x144>)
 8001e10:	f007 fd64 	bl	80098dc <iprintf>
    	printf("id: %d\r\n", foodOrders[i].id);
 8001e14:	4a12      	ldr	r2, [pc, #72]	@ (8001e60 <processReceivedData+0x140>)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	015b      	lsls	r3, r3, #5
 8001e1a:	4413      	add	r3, r2
 8001e1c:	3318      	adds	r3, #24
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4619      	mov	r1, r3
 8001e22:	4811      	ldr	r0, [pc, #68]	@ (8001e68 <processReceivedData+0x148>)
 8001e24:	f007 fd5a 	bl	80098dc <iprintf>
    	printf("box: %d\r\n", foodOrders[i].box);
 8001e28:	4a0d      	ldr	r2, [pc, #52]	@ (8001e60 <processReceivedData+0x140>)
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	015b      	lsls	r3, r3, #5
 8001e2e:	4413      	add	r3, r2
 8001e30:	331c      	adds	r3, #28
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4619      	mov	r1, r3
 8001e36:	480d      	ldr	r0, [pc, #52]	@ (8001e6c <processReceivedData+0x14c>)
 8001e38:	f007 fd50 	bl	80098dc <iprintf>
 8001e3c:	e000      	b.n	8001e40 <processReceivedData+0x120>
    	if(!foodOrders[i].valid) continue;
 8001e3e:	bf00      	nop
    for(int i = 0; i < processedOrders; ++i){
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	3301      	adds	r3, #1
 8001e44:	60fb      	str	r3, [r7, #12]
 8001e46:	68fa      	ldr	r2, [r7, #12]
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	dbd2      	blt.n	8001df4 <processReceivedData+0xd4>
 8001e4e:	e002      	b.n	8001e56 <processReceivedData+0x136>
		return;
 8001e50:	bf00      	nop
 8001e52:	e000      	b.n	8001e56 <processReceivedData+0x136>
    	return;
 8001e54:	bf00      	nop
    }
}
 8001e56:	3718      	adds	r7, #24
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	0800bac4 	.word	0x0800bac4
 8001e60:	200005a4 	.word	0x200005a4
 8001e64:	0800bacc 	.word	0x0800bacc
 8001e68:	0800bad8 	.word	0x0800bad8
 8001e6c:	0800bae4 	.word	0x0800bae4

08001e70 <uartSend>:
static void uartSend (char *str)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) str, strlen (str), 1000);
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f7fe fa21 	bl	80002c0 <strlen>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	b29a      	uxth	r2, r3
 8001e82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e86:	6879      	ldr	r1, [r7, #4]
 8001e88:	4803      	ldr	r0, [pc, #12]	@ (8001e98 <uartSend+0x28>)
 8001e8a:	f004 fea7 	bl	8006bdc <HAL_UART_Transmit>
}
 8001e8e:	bf00      	nop
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000360 	.word	0x20000360

08001e9c <HAL_GPIO_EXTI_Callback>:

int pendingTouch = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	80fb      	strh	r3, [r7, #6]
  	pendingTouch = 1;
 8001ea6:	4b04      	ldr	r3, [pc, #16]	@ (8001eb8 <HAL_GPIO_EXTI_Callback+0x1c>)
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	601a      	str	r2, [r3, #0]
}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	2000064c 	.word	0x2000064c

08001ebc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	for (int i = 0; i < MAX_FOOD_ORDERS; ++i){
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	607b      	str	r3, [r7, #4]
 8001ec6:	e009      	b.n	8001edc <main+0x20>
		FoodOrder_Init(&foodOrders[i]);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	015b      	lsls	r3, r3, #5
 8001ecc:	4a1e      	ldr	r2, [pc, #120]	@ (8001f48 <main+0x8c>)
 8001ece:	4413      	add	r3, r2
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff f809 	bl	8000ee8 <FoodOrder_Init>
	for (int i = 0; i < MAX_FOOD_ORDERS; ++i){
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	607b      	str	r3, [r7, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2b04      	cmp	r3, #4
 8001ee0:	ddf2      	ble.n	8001ec8 <main+0xc>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ee2:	f000 ff5a 	bl	8002d9a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ee6:	f000 f839 	bl	8001f5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001eea:	f000 f9f3 	bl	80022d4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001eee:	f000 f913 	bl	8002118 <MX_USART3_UART_Init>
  MX_LPUART1_UART_Init();
 8001ef2:	f000 f8c5 	bl	8002080 <MX_LPUART1_UART_Init>
  MX_TIM1_Init();
 8001ef6:	f000 f999 	bl	800222c <MX_TIM1_Init>
  MX_I2C2_Init();
 8001efa:	f000 f881 	bl	8002000 <MX_I2C2_Init>
  MX_SPI1_Init();
 8001efe:	f000 f957 	bl	80021b0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim1);
 8001f02:	4812      	ldr	r0, [pc, #72]	@ (8001f4c <main+0x90>)
 8001f04:	f004 f9dc 	bl	80062c0 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  initialize_touch(&hi2c2);
 8001f08:	4811      	ldr	r0, [pc, #68]	@ (8001f50 <main+0x94>)
 8001f0a:	f7ff fd7d 	bl	8001a08 <initialize_touch>
  initialize_screen(&hspi1);
 8001f0e:	4811      	ldr	r0, [pc, #68]	@ (8001f54 <main+0x98>)
 8001f10:	f7ff fad2 	bl	80014b8 <initialize_screen>
  draw(&hspi1);
 8001f14:	480f      	ldr	r0, [pc, #60]	@ (8001f54 <main+0x98>)
 8001f16:	f7ff fc27 	bl	8001768 <draw>

  while (1)
  {
	  if (pendingTouch) {
 8001f1a:	4b0f      	ldr	r3, [pc, #60]	@ (8001f58 <main+0x9c>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d00c      	beq.n	8001f3c <main+0x80>
		  pendingTouch = 0; // put this at the end to debounce or something
 8001f22:	4b0d      	ldr	r3, [pc, #52]	@ (8001f58 <main+0x9c>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]

		  uint8_t button = touchHook(&hi2c2);
 8001f28:	4809      	ldr	r0, [pc, #36]	@ (8001f50 <main+0x94>)
 8001f2a:	f7ff fd13 	bl	8001954 <touchHook>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	70fb      	strb	r3, [r7, #3]

		  if (button != -1) flip(&hspi1, button);
 8001f32:	78fb      	ldrb	r3, [r7, #3]
 8001f34:	4619      	mov	r1, r3
 8001f36:	4807      	ldr	r0, [pc, #28]	@ (8001f54 <main+0x98>)
 8001f38:	f7ff fbf6 	bl	8001728 <flip>
	  }


	  HAL_Delay(10);
 8001f3c:	200a      	movs	r0, #10
 8001f3e:	f000 ffa1 	bl	8002e84 <HAL_Delay>
	  readTinyCodeData();
 8001f42:	f7ff fdf3 	bl	8001b2c <readTinyCodeData>
	  if (pendingTouch) {
 8001f46:	e7e8      	b.n	8001f1a <main+0x5e>
 8001f48:	200005a4 	.word	0x200005a4
 8001f4c:	20000458 	.word	0x20000458
 8001f50:	20000278 	.word	0x20000278
 8001f54:	200003f4 	.word	0x200003f4
 8001f58:	2000064c 	.word	0x2000064c

08001f5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b096      	sub	sp, #88	@ 0x58
 8001f60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f62:	f107 0314 	add.w	r3, r7, #20
 8001f66:	2244      	movs	r2, #68	@ 0x44
 8001f68:	2100      	movs	r1, #0
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f007 fdfe 	bl	8009b6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f70:	463b      	mov	r3, r7
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	605a      	str	r2, [r3, #4]
 8001f78:	609a      	str	r2, [r3, #8]
 8001f7a:	60da      	str	r2, [r3, #12]
 8001f7c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001f7e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001f82:	f002 f925 	bl	80041d0 <HAL_PWREx_ControlVoltageScaling>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001f8c:	f000 fbce 	bl	800272c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001f90:	2310      	movs	r3, #16
 8001f92:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001f94:	2301      	movs	r3, #1
 8001f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001f9c:	2360      	movs	r3, #96	@ 0x60
 8001f9e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 32;
 8001fac:	2320      	movs	r3, #32
 8001fae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001fb8:	2302      	movs	r3, #2
 8001fba:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fbc:	f107 0314 	add.w	r3, r7, #20
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f002 f9b9 	bl	8004338 <HAL_RCC_OscConfig>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001fcc:	f000 fbae 	bl	800272c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fd0:	230f      	movs	r3, #15
 8001fd2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001fe4:	463b      	mov	r3, r7
 8001fe6:	2103      	movs	r1, #3
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f002 fdbf 	bl	8004b6c <HAL_RCC_ClockConfig>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001ff4:	f000 fb9a 	bl	800272c <Error_Handler>
  }
}
 8001ff8:	bf00      	nop
 8001ffa:	3758      	adds	r7, #88	@ 0x58
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002004:	4b1b      	ldr	r3, [pc, #108]	@ (8002074 <MX_I2C2_Init+0x74>)
 8002006:	4a1c      	ldr	r2, [pc, #112]	@ (8002078 <MX_I2C2_Init+0x78>)
 8002008:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10707DBC;
 800200a:	4b1a      	ldr	r3, [pc, #104]	@ (8002074 <MX_I2C2_Init+0x74>)
 800200c:	4a1b      	ldr	r2, [pc, #108]	@ (800207c <MX_I2C2_Init+0x7c>)
 800200e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002010:	4b18      	ldr	r3, [pc, #96]	@ (8002074 <MX_I2C2_Init+0x74>)
 8002012:	2200      	movs	r2, #0
 8002014:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002016:	4b17      	ldr	r3, [pc, #92]	@ (8002074 <MX_I2C2_Init+0x74>)
 8002018:	2201      	movs	r2, #1
 800201a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800201c:	4b15      	ldr	r3, [pc, #84]	@ (8002074 <MX_I2C2_Init+0x74>)
 800201e:	2200      	movs	r2, #0
 8002020:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002022:	4b14      	ldr	r3, [pc, #80]	@ (8002074 <MX_I2C2_Init+0x74>)
 8002024:	2200      	movs	r2, #0
 8002026:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002028:	4b12      	ldr	r3, [pc, #72]	@ (8002074 <MX_I2C2_Init+0x74>)
 800202a:	2200      	movs	r2, #0
 800202c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800202e:	4b11      	ldr	r3, [pc, #68]	@ (8002074 <MX_I2C2_Init+0x74>)
 8002030:	2200      	movs	r2, #0
 8002032:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002034:	4b0f      	ldr	r3, [pc, #60]	@ (8002074 <MX_I2C2_Init+0x74>)
 8002036:	2200      	movs	r2, #0
 8002038:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800203a:	480e      	ldr	r0, [pc, #56]	@ (8002074 <MX_I2C2_Init+0x74>)
 800203c:	f001 fad4 	bl	80035e8 <HAL_I2C_Init>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002046:	f000 fb71 	bl	800272c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800204a:	2100      	movs	r1, #0
 800204c:	4809      	ldr	r0, [pc, #36]	@ (8002074 <MX_I2C2_Init+0x74>)
 800204e:	f002 f807 	bl	8004060 <HAL_I2CEx_ConfigAnalogFilter>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002058:	f000 fb68 	bl	800272c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800205c:	2100      	movs	r1, #0
 800205e:	4805      	ldr	r0, [pc, #20]	@ (8002074 <MX_I2C2_Init+0x74>)
 8002060:	f002 f849 	bl	80040f6 <HAL_I2CEx_ConfigDigitalFilter>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800206a:	f000 fb5f 	bl	800272c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	20000278 	.word	0x20000278
 8002078:	40005800 	.word	0x40005800
 800207c:	10707dbc 	.word	0x10707dbc

08002080 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002084:	4b22      	ldr	r3, [pc, #136]	@ (8002110 <MX_LPUART1_UART_Init+0x90>)
 8002086:	4a23      	ldr	r2, [pc, #140]	@ (8002114 <MX_LPUART1_UART_Init+0x94>)
 8002088:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800208a:	4b21      	ldr	r3, [pc, #132]	@ (8002110 <MX_LPUART1_UART_Init+0x90>)
 800208c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002090:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002092:	4b1f      	ldr	r3, [pc, #124]	@ (8002110 <MX_LPUART1_UART_Init+0x90>)
 8002094:	2200      	movs	r2, #0
 8002096:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002098:	4b1d      	ldr	r3, [pc, #116]	@ (8002110 <MX_LPUART1_UART_Init+0x90>)
 800209a:	2200      	movs	r2, #0
 800209c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800209e:	4b1c      	ldr	r3, [pc, #112]	@ (8002110 <MX_LPUART1_UART_Init+0x90>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80020a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002110 <MX_LPUART1_UART_Init+0x90>)
 80020a6:	220c      	movs	r2, #12
 80020a8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020aa:	4b19      	ldr	r3, [pc, #100]	@ (8002110 <MX_LPUART1_UART_Init+0x90>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020b0:	4b17      	ldr	r3, [pc, #92]	@ (8002110 <MX_LPUART1_UART_Init+0x90>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80020b6:	4b16      	ldr	r3, [pc, #88]	@ (8002110 <MX_LPUART1_UART_Init+0x90>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020bc:	4b14      	ldr	r3, [pc, #80]	@ (8002110 <MX_LPUART1_UART_Init+0x90>)
 80020be:	2200      	movs	r2, #0
 80020c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80020c2:	4b13      	ldr	r3, [pc, #76]	@ (8002110 <MX_LPUART1_UART_Init+0x90>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80020c8:	4811      	ldr	r0, [pc, #68]	@ (8002110 <MX_LPUART1_UART_Init+0x90>)
 80020ca:	f004 fd37 	bl	8006b3c <HAL_UART_Init>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d001      	beq.n	80020d8 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80020d4:	f000 fb2a 	bl	800272c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020d8:	2100      	movs	r1, #0
 80020da:	480d      	ldr	r0, [pc, #52]	@ (8002110 <MX_LPUART1_UART_Init+0x90>)
 80020dc:	f006 fd91 	bl	8008c02 <HAL_UARTEx_SetTxFifoThreshold>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80020e6:	f000 fb21 	bl	800272c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020ea:	2100      	movs	r1, #0
 80020ec:	4808      	ldr	r0, [pc, #32]	@ (8002110 <MX_LPUART1_UART_Init+0x90>)
 80020ee:	f006 fdc6 	bl	8008c7e <HAL_UARTEx_SetRxFifoThreshold>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80020f8:	f000 fb18 	bl	800272c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80020fc:	4804      	ldr	r0, [pc, #16]	@ (8002110 <MX_LPUART1_UART_Init+0x90>)
 80020fe:	f006 fd47 	bl	8008b90 <HAL_UARTEx_DisableFifoMode>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002108:	f000 fb10 	bl	800272c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}
 8002110:	200002cc 	.word	0x200002cc
 8002114:	40008000 	.word	0x40008000

08002118 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800211c:	4b22      	ldr	r3, [pc, #136]	@ (80021a8 <MX_USART3_UART_Init+0x90>)
 800211e:	4a23      	ldr	r2, [pc, #140]	@ (80021ac <MX_USART3_UART_Init+0x94>)
 8002120:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002122:	4b21      	ldr	r3, [pc, #132]	@ (80021a8 <MX_USART3_UART_Init+0x90>)
 8002124:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002128:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800212a:	4b1f      	ldr	r3, [pc, #124]	@ (80021a8 <MX_USART3_UART_Init+0x90>)
 800212c:	2200      	movs	r2, #0
 800212e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002130:	4b1d      	ldr	r3, [pc, #116]	@ (80021a8 <MX_USART3_UART_Init+0x90>)
 8002132:	2200      	movs	r2, #0
 8002134:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002136:	4b1c      	ldr	r3, [pc, #112]	@ (80021a8 <MX_USART3_UART_Init+0x90>)
 8002138:	2200      	movs	r2, #0
 800213a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800213c:	4b1a      	ldr	r3, [pc, #104]	@ (80021a8 <MX_USART3_UART_Init+0x90>)
 800213e:	220c      	movs	r2, #12
 8002140:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002142:	4b19      	ldr	r3, [pc, #100]	@ (80021a8 <MX_USART3_UART_Init+0x90>)
 8002144:	2200      	movs	r2, #0
 8002146:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002148:	4b17      	ldr	r3, [pc, #92]	@ (80021a8 <MX_USART3_UART_Init+0x90>)
 800214a:	2200      	movs	r2, #0
 800214c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800214e:	4b16      	ldr	r3, [pc, #88]	@ (80021a8 <MX_USART3_UART_Init+0x90>)
 8002150:	2200      	movs	r2, #0
 8002152:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002154:	4b14      	ldr	r3, [pc, #80]	@ (80021a8 <MX_USART3_UART_Init+0x90>)
 8002156:	2200      	movs	r2, #0
 8002158:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800215a:	4b13      	ldr	r3, [pc, #76]	@ (80021a8 <MX_USART3_UART_Init+0x90>)
 800215c:	2200      	movs	r2, #0
 800215e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002160:	4811      	ldr	r0, [pc, #68]	@ (80021a8 <MX_USART3_UART_Init+0x90>)
 8002162:	f004 fceb 	bl	8006b3c <HAL_UART_Init>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800216c:	f000 fade 	bl	800272c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002170:	2100      	movs	r1, #0
 8002172:	480d      	ldr	r0, [pc, #52]	@ (80021a8 <MX_USART3_UART_Init+0x90>)
 8002174:	f006 fd45 	bl	8008c02 <HAL_UARTEx_SetTxFifoThreshold>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800217e:	f000 fad5 	bl	800272c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002182:	2100      	movs	r1, #0
 8002184:	4808      	ldr	r0, [pc, #32]	@ (80021a8 <MX_USART3_UART_Init+0x90>)
 8002186:	f006 fd7a 	bl	8008c7e <HAL_UARTEx_SetRxFifoThreshold>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002190:	f000 facc 	bl	800272c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002194:	4804      	ldr	r0, [pc, #16]	@ (80021a8 <MX_USART3_UART_Init+0x90>)
 8002196:	f006 fcfb 	bl	8008b90 <HAL_UARTEx_DisableFifoMode>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80021a0:	f000 fac4 	bl	800272c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80021a4:	bf00      	nop
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	20000360 	.word	0x20000360
 80021ac:	40004800 	.word	0x40004800

080021b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80021b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002224 <MX_SPI1_Init+0x74>)
 80021b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002228 <MX_SPI1_Init+0x78>)
 80021b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80021ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002224 <MX_SPI1_Init+0x74>)
 80021bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80021c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80021c2:	4b18      	ldr	r3, [pc, #96]	@ (8002224 <MX_SPI1_Init+0x74>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80021c8:	4b16      	ldr	r3, [pc, #88]	@ (8002224 <MX_SPI1_Init+0x74>)
 80021ca:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80021ce:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021d0:	4b14      	ldr	r3, [pc, #80]	@ (8002224 <MX_SPI1_Init+0x74>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021d6:	4b13      	ldr	r3, [pc, #76]	@ (8002224 <MX_SPI1_Init+0x74>)
 80021d8:	2200      	movs	r2, #0
 80021da:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80021dc:	4b11      	ldr	r3, [pc, #68]	@ (8002224 <MX_SPI1_Init+0x74>)
 80021de:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80021e2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80021e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002224 <MX_SPI1_Init+0x74>)
 80021e6:	2208      	movs	r2, #8
 80021e8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002224 <MX_SPI1_Init+0x74>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80021f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002224 <MX_SPI1_Init+0x74>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002224 <MX_SPI1_Init+0x74>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80021fc:	4b09      	ldr	r3, [pc, #36]	@ (8002224 <MX_SPI1_Init+0x74>)
 80021fe:	2207      	movs	r2, #7
 8002200:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002202:	4b08      	ldr	r3, [pc, #32]	@ (8002224 <MX_SPI1_Init+0x74>)
 8002204:	2200      	movs	r2, #0
 8002206:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002208:	4b06      	ldr	r3, [pc, #24]	@ (8002224 <MX_SPI1_Init+0x74>)
 800220a:	2208      	movs	r2, #8
 800220c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800220e:	4805      	ldr	r0, [pc, #20]	@ (8002224 <MX_SPI1_Init+0x74>)
 8002210:	f003 fc82 	bl	8005b18 <HAL_SPI_Init>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800221a:	f000 fa87 	bl	800272c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800221e:	bf00      	nop
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	200003f4 	.word	0x200003f4
 8002228:	40013000 	.word	0x40013000

0800222c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b088      	sub	sp, #32
 8002230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002232:	f107 0310 	add.w	r3, r7, #16
 8002236:	2200      	movs	r2, #0
 8002238:	601a      	str	r2, [r3, #0]
 800223a:	605a      	str	r2, [r3, #4]
 800223c:	609a      	str	r2, [r3, #8]
 800223e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002240:	1d3b      	adds	r3, r7, #4
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
 8002246:	605a      	str	r2, [r3, #4]
 8002248:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800224a:	4b20      	ldr	r3, [pc, #128]	@ (80022cc <MX_TIM1_Init+0xa0>)
 800224c:	4a20      	ldr	r2, [pc, #128]	@ (80022d0 <MX_TIM1_Init+0xa4>)
 800224e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 30000;
 8002250:	4b1e      	ldr	r3, [pc, #120]	@ (80022cc <MX_TIM1_Init+0xa0>)
 8002252:	f247 5230 	movw	r2, #30000	@ 0x7530
 8002256:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002258:	4b1c      	ldr	r3, [pc, #112]	@ (80022cc <MX_TIM1_Init+0xa0>)
 800225a:	2200      	movs	r2, #0
 800225c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 39999;
 800225e:	4b1b      	ldr	r3, [pc, #108]	@ (80022cc <MX_TIM1_Init+0xa0>)
 8002260:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8002264:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002266:	4b19      	ldr	r3, [pc, #100]	@ (80022cc <MX_TIM1_Init+0xa0>)
 8002268:	2200      	movs	r2, #0
 800226a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800226c:	4b17      	ldr	r3, [pc, #92]	@ (80022cc <MX_TIM1_Init+0xa0>)
 800226e:	2200      	movs	r2, #0
 8002270:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002272:	4b16      	ldr	r3, [pc, #88]	@ (80022cc <MX_TIM1_Init+0xa0>)
 8002274:	2200      	movs	r2, #0
 8002276:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002278:	4814      	ldr	r0, [pc, #80]	@ (80022cc <MX_TIM1_Init+0xa0>)
 800227a:	f003 ffc9 	bl	8006210 <HAL_TIM_Base_Init>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8002284:	f000 fa52 	bl	800272c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002288:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800228c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800228e:	f107 0310 	add.w	r3, r7, #16
 8002292:	4619      	mov	r1, r3
 8002294:	480d      	ldr	r0, [pc, #52]	@ (80022cc <MX_TIM1_Init+0xa0>)
 8002296:	f004 f985 	bl	80065a4 <HAL_TIM_ConfigClockSource>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80022a0:	f000 fa44 	bl	800272c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022a4:	2300      	movs	r3, #0
 80022a6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80022a8:	2300      	movs	r3, #0
 80022aa:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80022b0:	1d3b      	adds	r3, r7, #4
 80022b2:	4619      	mov	r1, r3
 80022b4:	4805      	ldr	r0, [pc, #20]	@ (80022cc <MX_TIM1_Init+0xa0>)
 80022b6:	f004 fb9b 	bl	80069f0 <HAL_TIMEx_MasterConfigSynchronization>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80022c0:	f000 fa34 	bl	800272c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80022c4:	bf00      	nop
 80022c6:	3720      	adds	r7, #32
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20000458 	.word	0x20000458
 80022d0:	40012c00 	.word	0x40012c00

080022d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b08e      	sub	sp, #56	@ 0x38
 80022d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022de:	2200      	movs	r2, #0
 80022e0:	601a      	str	r2, [r3, #0]
 80022e2:	605a      	str	r2, [r3, #4]
 80022e4:	609a      	str	r2, [r3, #8]
 80022e6:	60da      	str	r2, [r3, #12]
 80022e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80022ea:	4bb2      	ldr	r3, [pc, #712]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 80022ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022ee:	4ab1      	ldr	r2, [pc, #708]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 80022f0:	f043 0310 	orr.w	r3, r3, #16
 80022f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022f6:	4baf      	ldr	r3, [pc, #700]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 80022f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022fa:	f003 0310 	and.w	r3, r3, #16
 80022fe:	623b      	str	r3, [r7, #32]
 8002300:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002302:	4bac      	ldr	r3, [pc, #688]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002306:	4aab      	ldr	r2, [pc, #684]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002308:	f043 0304 	orr.w	r3, r3, #4
 800230c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800230e:	4ba9      	ldr	r3, [pc, #676]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002312:	f003 0304 	and.w	r3, r3, #4
 8002316:	61fb      	str	r3, [r7, #28]
 8002318:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800231a:	4ba6      	ldr	r3, [pc, #664]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 800231c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800231e:	4aa5      	ldr	r2, [pc, #660]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002320:	f043 0320 	orr.w	r3, r3, #32
 8002324:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002326:	4ba3      	ldr	r3, [pc, #652]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800232a:	f003 0320 	and.w	r3, r3, #32
 800232e:	61bb      	str	r3, [r7, #24]
 8002330:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002332:	4ba0      	ldr	r3, [pc, #640]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002336:	4a9f      	ldr	r2, [pc, #636]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002338:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800233c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800233e:	4b9d      	ldr	r3, [pc, #628]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002340:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002346:	617b      	str	r3, [r7, #20]
 8002348:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800234a:	4b9a      	ldr	r3, [pc, #616]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 800234c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800234e:	4a99      	ldr	r2, [pc, #612]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002350:	f043 0301 	orr.w	r3, r3, #1
 8002354:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002356:	4b97      	ldr	r3, [pc, #604]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	613b      	str	r3, [r7, #16]
 8002360:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002362:	4b94      	ldr	r3, [pc, #592]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002366:	4a93      	ldr	r2, [pc, #588]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002368:	f043 0302 	orr.w	r3, r3, #2
 800236c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800236e:	4b91      	ldr	r3, [pc, #580]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800237a:	4b8e      	ldr	r3, [pc, #568]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 800237c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800237e:	4a8d      	ldr	r2, [pc, #564]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002380:	f043 0308 	orr.w	r3, r3, #8
 8002384:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002386:	4b8b      	ldr	r3, [pc, #556]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800238a:	f003 0308 	and.w	r3, r3, #8
 800238e:	60bb      	str	r3, [r7, #8]
 8002390:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002392:	4b88      	ldr	r3, [pc, #544]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002396:	4a87      	ldr	r2, [pc, #540]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 8002398:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800239c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800239e:	4b85      	ldr	r3, [pc, #532]	@ (80025b4 <MX_GPIO_Init+0x2e0>)
 80023a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023a6:	607b      	str	r3, [r7, #4]
 80023a8:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80023aa:	f001 ffb5 	bl	8004318 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80023ae:	2200      	movs	r2, #0
 80023b0:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80023b4:	4880      	ldr	r0, [pc, #512]	@ (80025b8 <MX_GPIO_Init+0x2e4>)
 80023b6:	f001 f8e7 	bl	8003588 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80023ba:	230c      	movs	r3, #12
 80023bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023be:	2302      	movs	r3, #2
 80023c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c6:	2300      	movs	r3, #0
 80023c8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80023ca:	230d      	movs	r3, #13
 80023cc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023d2:	4619      	mov	r1, r3
 80023d4:	4879      	ldr	r0, [pc, #484]	@ (80025bc <MX_GPIO_Init+0x2e8>)
 80023d6:	f000 ff45 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80023da:	2380      	movs	r3, #128	@ 0x80
 80023dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023de:	2302      	movs	r3, #2
 80023e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e2:	2300      	movs	r3, #0
 80023e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e6:	2300      	movs	r3, #0
 80023e8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80023ea:	230d      	movs	r3, #13
 80023ec:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80023ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023f2:	4619      	mov	r1, r3
 80023f4:	4870      	ldr	r0, [pc, #448]	@ (80025b8 <MX_GPIO_Init+0x2e4>)
 80023f6:	f000 ff35 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80023fa:	230f      	movs	r3, #15
 80023fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80023fe:	230b      	movs	r3, #11
 8002400:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002402:	2300      	movs	r3, #0
 8002404:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002406:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800240a:	4619      	mov	r1, r3
 800240c:	486c      	ldr	r0, [pc, #432]	@ (80025c0 <MX_GPIO_Init+0x2ec>)
 800240e:	f000 ff29 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002412:	2301      	movs	r3, #1
 8002414:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002416:	2302      	movs	r3, #2
 8002418:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241a:	2300      	movs	r3, #0
 800241c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241e:	2300      	movs	r3, #0
 8002420:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002422:	2301      	movs	r3, #1
 8002424:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002426:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800242a:	4619      	mov	r1, r3
 800242c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002430:	f000 ff18 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002434:	2308      	movs	r3, #8
 8002436:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002438:	230b      	movs	r3, #11
 800243a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243c:	2300      	movs	r3, #0
 800243e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002440:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002444:	4619      	mov	r1, r3
 8002446:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800244a:	f000 ff0b 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800244e:	2301      	movs	r3, #1
 8002450:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002452:	2302      	movs	r3, #2
 8002454:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002456:	2300      	movs	r3, #0
 8002458:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245a:	2300      	movs	r3, #0
 800245c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800245e:	2302      	movs	r3, #2
 8002460:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002462:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002466:	4619      	mov	r1, r3
 8002468:	4856      	ldr	r0, [pc, #344]	@ (80025c4 <MX_GPIO_Init+0x2f0>)
 800246a:	f000 fefb 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800246e:	2302      	movs	r3, #2
 8002470:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002472:	230b      	movs	r3, #11
 8002474:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002476:	2300      	movs	r3, #0
 8002478:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800247a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800247e:	4619      	mov	r1, r3
 8002480:	4850      	ldr	r0, [pc, #320]	@ (80025c4 <MX_GPIO_Init+0x2f0>)
 8002482:	f000 feef 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8002486:	2344      	movs	r3, #68	@ 0x44
 8002488:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800248a:	2303      	movs	r3, #3
 800248c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248e:	2300      	movs	r3, #0
 8002490:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002492:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002496:	4619      	mov	r1, r3
 8002498:	484a      	ldr	r0, [pc, #296]	@ (80025c4 <MX_GPIO_Init+0x2f0>)
 800249a:	f000 fee3 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF12 PF13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800249e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80024a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024a4:	2301      	movs	r3, #1
 80024a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a8:	2300      	movs	r3, #0
 80024aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ac:	2300      	movs	r3, #0
 80024ae:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80024b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024b4:	4619      	mov	r1, r3
 80024b6:	4840      	ldr	r0, [pc, #256]	@ (80025b8 <MX_GPIO_Init+0x2e4>)
 80024b8:	f000 fed4 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80024bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80024c2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80024c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024c8:	2301      	movs	r3, #1
 80024ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80024cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024d0:	4619      	mov	r1, r3
 80024d2:	4839      	ldr	r0, [pc, #228]	@ (80025b8 <MX_GPIO_Init+0x2e4>)
 80024d4:	f000 fec6 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024de:	2302      	movs	r3, #2
 80024e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e2:	2300      	movs	r3, #0
 80024e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e6:	2300      	movs	r3, #0
 80024e8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80024ea:	2301      	movs	r3, #1
 80024ec:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024f2:	4619      	mov	r1, r3
 80024f4:	4833      	ldr	r0, [pc, #204]	@ (80025c4 <MX_GPIO_Init+0x2f0>)
 80024f6:	f000 feb5 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80024fa:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 80024fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002500:	2302      	movs	r3, #2
 8002502:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002504:	2300      	movs	r3, #0
 8002506:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002508:	2300      	movs	r3, #0
 800250a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800250c:	230d      	movs	r3, #13
 800250e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002510:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002514:	4619      	mov	r1, r3
 8002516:	482b      	ldr	r0, [pc, #172]	@ (80025c4 <MX_GPIO_Init+0x2f0>)
 8002518:	f000 fea4 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800251c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002520:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002522:	2302      	movs	r3, #2
 8002524:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002526:	2300      	movs	r3, #0
 8002528:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800252a:	2300      	movs	r3, #0
 800252c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800252e:	230e      	movs	r3, #14
 8002530:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002532:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002536:	4619      	mov	r1, r3
 8002538:	4822      	ldr	r0, [pc, #136]	@ (80025c4 <MX_GPIO_Init+0x2f0>)
 800253a:	f000 fe93 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800253e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002542:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002544:	2302      	movs	r3, #2
 8002546:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002548:	2300      	movs	r3, #0
 800254a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254c:	2300      	movs	r3, #0
 800254e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002550:	2302      	movs	r3, #2
 8002552:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002554:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002558:	4619      	mov	r1, r3
 800255a:	481b      	ldr	r0, [pc, #108]	@ (80025c8 <MX_GPIO_Init+0x2f4>)
 800255c:	f000 fe82 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002560:	2340      	movs	r3, #64	@ 0x40
 8002562:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002564:	2302      	movs	r3, #2
 8002566:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002568:	2300      	movs	r3, #0
 800256a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800256c:	2300      	movs	r3, #0
 800256e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8002570:	230d      	movs	r3, #13
 8002572:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002574:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002578:	4619      	mov	r1, r3
 800257a:	4811      	ldr	r0, [pc, #68]	@ (80025c0 <MX_GPIO_Init+0x2ec>)
 800257c:	f000 fe72 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002580:	2380      	movs	r3, #128	@ 0x80
 8002582:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002584:	2302      	movs	r3, #2
 8002586:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002588:	2300      	movs	r3, #0
 800258a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800258c:	2300      	movs	r3, #0
 800258e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002590:	2302      	movs	r3, #2
 8002592:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002594:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002598:	4619      	mov	r1, r3
 800259a:	4809      	ldr	r0, [pc, #36]	@ (80025c0 <MX_GPIO_Init+0x2ec>)
 800259c:	f000 fe62 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80025a0:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80025a4:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a6:	2302      	movs	r3, #2
 80025a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025aa:	2300      	movs	r3, #0
 80025ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ae:	2303      	movs	r3, #3
 80025b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80025b2:	e00b      	b.n	80025cc <MX_GPIO_Init+0x2f8>
 80025b4:	40021000 	.word	0x40021000
 80025b8:	48001400 	.word	0x48001400
 80025bc:	48001000 	.word	0x48001000
 80025c0:	48000800 	.word	0x48000800
 80025c4:	48000400 	.word	0x48000400
 80025c8:	48000c00 	.word	0x48000c00
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80025cc:	230c      	movs	r3, #12
 80025ce:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025d4:	4619      	mov	r1, r3
 80025d6:	4848      	ldr	r0, [pc, #288]	@ (80026f8 <MX_GPIO_Init+0x424>)
 80025d8:	f000 fe44 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80025dc:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80025e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e2:	2302      	movs	r3, #2
 80025e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e6:	2300      	movs	r3, #0
 80025e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ea:	2303      	movs	r3, #3
 80025ec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80025ee:	230a      	movs	r3, #10
 80025f0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025f6:	4619      	mov	r1, r3
 80025f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025fc:	f000 fe32 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002600:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002604:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002606:	2300      	movs	r3, #0
 8002608:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260a:	2300      	movs	r3, #0
 800260c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800260e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002612:	4619      	mov	r1, r3
 8002614:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002618:	f000 fe24 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800261c:	2301      	movs	r3, #1
 800261e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002620:	2302      	movs	r3, #2
 8002622:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002624:	2300      	movs	r3, #0
 8002626:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002628:	2303      	movs	r3, #3
 800262a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800262c:	2309      	movs	r3, #9
 800262e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002630:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002634:	4619      	mov	r1, r3
 8002636:	4831      	ldr	r0, [pc, #196]	@ (80026fc <MX_GPIO_Init+0x428>)
 8002638:	f000 fe14 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800263c:	2304      	movs	r3, #4
 800263e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002640:	2302      	movs	r3, #2
 8002642:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002644:	2300      	movs	r3, #0
 8002646:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002648:	2303      	movs	r3, #3
 800264a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800264c:	230c      	movs	r3, #12
 800264e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002650:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002654:	4619      	mov	r1, r3
 8002656:	4829      	ldr	r0, [pc, #164]	@ (80026fc <MX_GPIO_Init+0x428>)
 8002658:	f000 fe04 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800265c:	2378      	movs	r3, #120	@ 0x78
 800265e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002660:	2302      	movs	r3, #2
 8002662:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002664:	2300      	movs	r3, #0
 8002666:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002668:	2303      	movs	r3, #3
 800266a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800266c:	2307      	movs	r3, #7
 800266e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002670:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002674:	4619      	mov	r1, r3
 8002676:	4821      	ldr	r0, [pc, #132]	@ (80026fc <MX_GPIO_Init+0x428>)
 8002678:	f000 fdf4 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800267c:	2338      	movs	r3, #56	@ 0x38
 800267e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002680:	2302      	movs	r3, #2
 8002682:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002684:	2300      	movs	r3, #0
 8002686:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002688:	2303      	movs	r3, #3
 800268a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800268c:	2306      	movs	r3, #6
 800268e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002690:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002694:	4619      	mov	r1, r3
 8002696:	481a      	ldr	r0, [pc, #104]	@ (8002700 <MX_GPIO_Init+0x42c>)
 8002698:	f000 fde4 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800269c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80026a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026a2:	2312      	movs	r3, #18
 80026a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026a6:	2301      	movs	r3, #1
 80026a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026aa:	2303      	movs	r3, #3
 80026ac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80026ae:	2304      	movs	r3, #4
 80026b0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026b6:	4619      	mov	r1, r3
 80026b8:	4811      	ldr	r0, [pc, #68]	@ (8002700 <MX_GPIO_Init+0x42c>)
 80026ba:	f000 fdd3 	bl	8003264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80026be:	2301      	movs	r3, #1
 80026c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c2:	2302      	movs	r3, #2
 80026c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c6:	2300      	movs	r3, #0
 80026c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ca:	2300      	movs	r3, #0
 80026cc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80026ce:	2302      	movs	r3, #2
 80026d0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026d6:	4619      	mov	r1, r3
 80026d8:	480a      	ldr	r0, [pc, #40]	@ (8002704 <MX_GPIO_Init+0x430>)
 80026da:	f000 fdc3 	bl	8003264 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80026de:	2200      	movs	r2, #0
 80026e0:	2100      	movs	r1, #0
 80026e2:	2028      	movs	r0, #40	@ 0x28
 80026e4:	f000 fccd 	bl	8003082 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80026e8:	2028      	movs	r0, #40	@ 0x28
 80026ea:	f000 fce6 	bl	80030ba <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80026ee:	bf00      	nop
 80026f0:	3738      	adds	r7, #56	@ 0x38
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	48000800 	.word	0x48000800
 80026fc:	48000c00 	.word	0x48000c00
 8002700:	48000400 	.word	0x48000400
 8002704:	48001000 	.word	0x48001000

08002708 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002710:	1d39      	adds	r1, r7, #4
 8002712:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002716:	2201      	movs	r2, #1
 8002718:	4803      	ldr	r0, [pc, #12]	@ (8002728 <__io_putchar+0x20>)
 800271a:	f004 fa5f 	bl	8006bdc <HAL_UART_Transmit>
  return ch;
 800271e:	687b      	ldr	r3, [r7, #4]
}
 8002720:	4618      	mov	r0, r3
 8002722:	3708      	adds	r7, #8
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	200002cc 	.word	0x200002cc

0800272c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002730:	b672      	cpsid	i
}
 8002732:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002734:	bf00      	nop
 8002736:	e7fd      	b.n	8002734 <Error_Handler+0x8>

08002738 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800273e:	4b0f      	ldr	r3, [pc, #60]	@ (800277c <HAL_MspInit+0x44>)
 8002740:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002742:	4a0e      	ldr	r2, [pc, #56]	@ (800277c <HAL_MspInit+0x44>)
 8002744:	f043 0301 	orr.w	r3, r3, #1
 8002748:	6613      	str	r3, [r2, #96]	@ 0x60
 800274a:	4b0c      	ldr	r3, [pc, #48]	@ (800277c <HAL_MspInit+0x44>)
 800274c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	607b      	str	r3, [r7, #4]
 8002754:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002756:	4b09      	ldr	r3, [pc, #36]	@ (800277c <HAL_MspInit+0x44>)
 8002758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800275a:	4a08      	ldr	r2, [pc, #32]	@ (800277c <HAL_MspInit+0x44>)
 800275c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002760:	6593      	str	r3, [r2, #88]	@ 0x58
 8002762:	4b06      	ldr	r3, [pc, #24]	@ (800277c <HAL_MspInit+0x44>)
 8002764:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800276a:	603b      	str	r3, [r7, #0]
 800276c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800276e:	bf00      	nop
 8002770:	370c      	adds	r7, #12
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	40021000 	.word	0x40021000

08002780 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b0ae      	sub	sp, #184	@ 0xb8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002788:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]
 8002790:	605a      	str	r2, [r3, #4]
 8002792:	609a      	str	r2, [r3, #8]
 8002794:	60da      	str	r2, [r3, #12]
 8002796:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002798:	f107 0310 	add.w	r3, r7, #16
 800279c:	2294      	movs	r2, #148	@ 0x94
 800279e:	2100      	movs	r1, #0
 80027a0:	4618      	mov	r0, r3
 80027a2:	f007 f9e3 	bl	8009b6c <memset>
  if(hi2c->Instance==I2C2)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a2b      	ldr	r2, [pc, #172]	@ (8002858 <HAL_I2C_MspInit+0xd8>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d14f      	bne.n	8002850 <HAL_I2C_MspInit+0xd0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80027b0:	2380      	movs	r3, #128	@ 0x80
 80027b2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80027b4:	2300      	movs	r3, #0
 80027b6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80027b8:	f107 0310 	add.w	r3, r7, #16
 80027bc:	4618      	mov	r0, r3
 80027be:	f002 fc93 	bl	80050e8 <HAL_RCCEx_PeriphCLKConfig>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80027c8:	f7ff ffb0 	bl	800272c <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80027cc:	4b23      	ldr	r3, [pc, #140]	@ (800285c <HAL_I2C_MspInit+0xdc>)
 80027ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027d0:	4a22      	ldr	r2, [pc, #136]	@ (800285c <HAL_I2C_MspInit+0xdc>)
 80027d2:	f043 0320 	orr.w	r3, r3, #32
 80027d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027d8:	4b20      	ldr	r3, [pc, #128]	@ (800285c <HAL_I2C_MspInit+0xdc>)
 80027da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027dc:	f003 0320 	and.w	r3, r3, #32
 80027e0:	60fb      	str	r3, [r7, #12]
 80027e2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    PF2     ------> I2C2_SMBA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80027e4:	2303      	movs	r3, #3
 80027e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027ea:	2312      	movs	r3, #18
 80027ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027f0:	2301      	movs	r3, #1
 80027f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f6:	2303      	movs	r3, #3
 80027f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80027fc:	2304      	movs	r3, #4
 80027fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002802:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002806:	4619      	mov	r1, r3
 8002808:	4815      	ldr	r0, [pc, #84]	@ (8002860 <HAL_I2C_MspInit+0xe0>)
 800280a:	f000 fd2b 	bl	8003264 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800280e:	2304      	movs	r3, #4
 8002810:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002814:	2312      	movs	r3, #18
 8002816:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281a:	2300      	movs	r3, #0
 800281c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002820:	2303      	movs	r3, #3
 8002822:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002826:	2304      	movs	r3, #4
 8002828:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800282c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002830:	4619      	mov	r1, r3
 8002832:	480b      	ldr	r0, [pc, #44]	@ (8002860 <HAL_I2C_MspInit+0xe0>)
 8002834:	f000 fd16 	bl	8003264 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002838:	4b08      	ldr	r3, [pc, #32]	@ (800285c <HAL_I2C_MspInit+0xdc>)
 800283a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800283c:	4a07      	ldr	r2, [pc, #28]	@ (800285c <HAL_I2C_MspInit+0xdc>)
 800283e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002842:	6593      	str	r3, [r2, #88]	@ 0x58
 8002844:	4b05      	ldr	r3, [pc, #20]	@ (800285c <HAL_I2C_MspInit+0xdc>)
 8002846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002848:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800284c:	60bb      	str	r3, [r7, #8]
 800284e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002850:	bf00      	nop
 8002852:	37b8      	adds	r7, #184	@ 0xb8
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40005800 	.word	0x40005800
 800285c:	40021000 	.word	0x40021000
 8002860:	48001400 	.word	0x48001400

08002864 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b0b0      	sub	sp, #192	@ 0xc0
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800286c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002870:	2200      	movs	r2, #0
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	605a      	str	r2, [r3, #4]
 8002876:	609a      	str	r2, [r3, #8]
 8002878:	60da      	str	r2, [r3, #12]
 800287a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800287c:	f107 0318 	add.w	r3, r7, #24
 8002880:	2294      	movs	r2, #148	@ 0x94
 8002882:	2100      	movs	r1, #0
 8002884:	4618      	mov	r0, r3
 8002886:	f007 f971 	bl	8009b6c <memset>
  if(huart->Instance==LPUART1)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a47      	ldr	r2, [pc, #284]	@ (80029ac <HAL_UART_MspInit+0x148>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d13e      	bne.n	8002912 <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002894:	2320      	movs	r3, #32
 8002896:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002898:	2300      	movs	r3, #0
 800289a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800289c:	f107 0318 	add.w	r3, r7, #24
 80028a0:	4618      	mov	r0, r3
 80028a2:	f002 fc21 	bl	80050e8 <HAL_RCCEx_PeriphCLKConfig>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80028ac:	f7ff ff3e 	bl	800272c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80028b0:	4b3f      	ldr	r3, [pc, #252]	@ (80029b0 <HAL_UART_MspInit+0x14c>)
 80028b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b4:	4a3e      	ldr	r2, [pc, #248]	@ (80029b0 <HAL_UART_MspInit+0x14c>)
 80028b6:	f043 0301 	orr.w	r3, r3, #1
 80028ba:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80028bc:	4b3c      	ldr	r3, [pc, #240]	@ (80029b0 <HAL_UART_MspInit+0x14c>)
 80028be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028c0:	f003 0301 	and.w	r3, r3, #1
 80028c4:	617b      	str	r3, [r7, #20]
 80028c6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80028c8:	4b39      	ldr	r3, [pc, #228]	@ (80029b0 <HAL_UART_MspInit+0x14c>)
 80028ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028cc:	4a38      	ldr	r2, [pc, #224]	@ (80029b0 <HAL_UART_MspInit+0x14c>)
 80028ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028d4:	4b36      	ldr	r3, [pc, #216]	@ (80029b0 <HAL_UART_MspInit+0x14c>)
 80028d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028dc:	613b      	str	r3, [r7, #16]
 80028de:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 80028e0:	f001 fd1a 	bl	8004318 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80028e4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80028e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ec:	2302      	movs	r3, #2
 80028ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f2:	2300      	movs	r3, #0
 80028f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028f8:	2303      	movs	r3, #3
 80028fa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80028fe:	2308      	movs	r3, #8
 8002900:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002904:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002908:	4619      	mov	r1, r3
 800290a:	482a      	ldr	r0, [pc, #168]	@ (80029b4 <HAL_UART_MspInit+0x150>)
 800290c:	f000 fcaa 	bl	8003264 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002910:	e047      	b.n	80029a2 <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART3)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a28      	ldr	r2, [pc, #160]	@ (80029b8 <HAL_UART_MspInit+0x154>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d142      	bne.n	80029a2 <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800291c:	2304      	movs	r3, #4
 800291e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002920:	2300      	movs	r3, #0
 8002922:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002924:	f107 0318 	add.w	r3, r7, #24
 8002928:	4618      	mov	r0, r3
 800292a:	f002 fbdd 	bl	80050e8 <HAL_RCCEx_PeriphCLKConfig>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d001      	beq.n	8002938 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8002934:	f7ff fefa 	bl	800272c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002938:	4b1d      	ldr	r3, [pc, #116]	@ (80029b0 <HAL_UART_MspInit+0x14c>)
 800293a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800293c:	4a1c      	ldr	r2, [pc, #112]	@ (80029b0 <HAL_UART_MspInit+0x14c>)
 800293e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002942:	6593      	str	r3, [r2, #88]	@ 0x58
 8002944:	4b1a      	ldr	r3, [pc, #104]	@ (80029b0 <HAL_UART_MspInit+0x14c>)
 8002946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002948:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800294c:	60fb      	str	r3, [r7, #12]
 800294e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002950:	4b17      	ldr	r3, [pc, #92]	@ (80029b0 <HAL_UART_MspInit+0x14c>)
 8002952:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002954:	4a16      	ldr	r2, [pc, #88]	@ (80029b0 <HAL_UART_MspInit+0x14c>)
 8002956:	f043 0304 	orr.w	r3, r3, #4
 800295a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800295c:	4b14      	ldr	r3, [pc, #80]	@ (80029b0 <HAL_UART_MspInit+0x14c>)
 800295e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002960:	f003 0304 	and.w	r3, r3, #4
 8002964:	60bb      	str	r3, [r7, #8]
 8002966:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002968:	2330      	movs	r3, #48	@ 0x30
 800296a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800296e:	2302      	movs	r3, #2
 8002970:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002974:	2300      	movs	r3, #0
 8002976:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800297a:	2303      	movs	r3, #3
 800297c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002980:	2307      	movs	r3, #7
 8002982:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002986:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800298a:	4619      	mov	r1, r3
 800298c:	480b      	ldr	r0, [pc, #44]	@ (80029bc <HAL_UART_MspInit+0x158>)
 800298e:	f000 fc69 	bl	8003264 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002992:	2200      	movs	r2, #0
 8002994:	2100      	movs	r1, #0
 8002996:	2027      	movs	r0, #39	@ 0x27
 8002998:	f000 fb73 	bl	8003082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800299c:	2027      	movs	r0, #39	@ 0x27
 800299e:	f000 fb8c 	bl	80030ba <HAL_NVIC_EnableIRQ>
}
 80029a2:	bf00      	nop
 80029a4:	37c0      	adds	r7, #192	@ 0xc0
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	40008000 	.word	0x40008000
 80029b0:	40021000 	.word	0x40021000
 80029b4:	48001800 	.word	0x48001800
 80029b8:	40004800 	.word	0x40004800
 80029bc:	48000800 	.word	0x48000800

080029c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b08a      	sub	sp, #40	@ 0x28
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029c8:	f107 0314 	add.w	r3, r7, #20
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	605a      	str	r2, [r3, #4]
 80029d2:	609a      	str	r2, [r3, #8]
 80029d4:	60da      	str	r2, [r3, #12]
 80029d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a17      	ldr	r2, [pc, #92]	@ (8002a3c <HAL_SPI_MspInit+0x7c>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d128      	bne.n	8002a34 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80029e2:	4b17      	ldr	r3, [pc, #92]	@ (8002a40 <HAL_SPI_MspInit+0x80>)
 80029e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029e6:	4a16      	ldr	r2, [pc, #88]	@ (8002a40 <HAL_SPI_MspInit+0x80>)
 80029e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80029ee:	4b14      	ldr	r3, [pc, #80]	@ (8002a40 <HAL_SPI_MspInit+0x80>)
 80029f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029f6:	613b      	str	r3, [r7, #16]
 80029f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029fa:	4b11      	ldr	r3, [pc, #68]	@ (8002a40 <HAL_SPI_MspInit+0x80>)
 80029fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029fe:	4a10      	ldr	r2, [pc, #64]	@ (8002a40 <HAL_SPI_MspInit+0x80>)
 8002a00:	f043 0301 	orr.w	r3, r3, #1
 8002a04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a06:	4b0e      	ldr	r3, [pc, #56]	@ (8002a40 <HAL_SPI_MspInit+0x80>)
 8002a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a0a:	f003 0301 	and.w	r3, r3, #1
 8002a0e:	60fb      	str	r3, [r7, #12]
 8002a10:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002a12:	23f0      	movs	r3, #240	@ 0xf0
 8002a14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a16:	2302      	movs	r3, #2
 8002a18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a22:	2305      	movs	r3, #5
 8002a24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a26:	f107 0314 	add.w	r3, r7, #20
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a30:	f000 fc18 	bl	8003264 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002a34:	bf00      	nop
 8002a36:	3728      	adds	r7, #40	@ 0x28
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40013000 	.word	0x40013000
 8002a40:	40021000 	.word	0x40021000

08002a44 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b08a      	sub	sp, #40	@ 0x28
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a4c:	f107 0314 	add.w	r3, r7, #20
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	605a      	str	r2, [r3, #4]
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	60da      	str	r2, [r3, #12]
 8002a5a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a24      	ldr	r2, [pc, #144]	@ (8002af4 <HAL_TIM_Base_MspInit+0xb0>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d141      	bne.n	8002aea <HAL_TIM_Base_MspInit+0xa6>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a66:	4b24      	ldr	r3, [pc, #144]	@ (8002af8 <HAL_TIM_Base_MspInit+0xb4>)
 8002a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a6a:	4a23      	ldr	r2, [pc, #140]	@ (8002af8 <HAL_TIM_Base_MspInit+0xb4>)
 8002a6c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002a70:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a72:	4b21      	ldr	r3, [pc, #132]	@ (8002af8 <HAL_TIM_Base_MspInit+0xb4>)
 8002a74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a7a:	613b      	str	r3, [r7, #16]
 8002a7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8002af8 <HAL_TIM_Base_MspInit+0xb4>)
 8002a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a82:	4a1d      	ldr	r2, [pc, #116]	@ (8002af8 <HAL_TIM_Base_MspInit+0xb4>)
 8002a84:	f043 0310 	orr.w	r3, r3, #16
 8002a88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a8a:	4b1b      	ldr	r3, [pc, #108]	@ (8002af8 <HAL_TIM_Base_MspInit+0xb4>)
 8002a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a8e:	f003 0310 	and.w	r3, r3, #16
 8002a92:	60fb      	str	r3, [r7, #12]
 8002a94:	68fb      	ldr	r3, [r7, #12]
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8002a96:	f44f 532a 	mov.w	r3, #10880	@ 0x2a80
 8002a9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002aac:	f107 0314 	add.w	r3, r7, #20
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	4812      	ldr	r0, [pc, #72]	@ (8002afc <HAL_TIM_Base_MspInit+0xb8>)
 8002ab4:	f000 fbd6 	bl	8003264 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002ab8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002abc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002abe:	2302      	movs	r3, #2
 8002ac0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8002aca:	2303      	movs	r3, #3
 8002acc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ace:	f107 0314 	add.w	r3, r7, #20
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	4809      	ldr	r0, [pc, #36]	@ (8002afc <HAL_TIM_Base_MspInit+0xb8>)
 8002ad6:	f000 fbc5 	bl	8003264 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002ada:	2200      	movs	r2, #0
 8002adc:	2100      	movs	r1, #0
 8002ade:	2019      	movs	r0, #25
 8002ae0:	f000 facf 	bl	8003082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002ae4:	2019      	movs	r0, #25
 8002ae6:	f000 fae8 	bl	80030ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002aea:	bf00      	nop
 8002aec:	3728      	adds	r7, #40	@ 0x28
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	40012c00 	.word	0x40012c00
 8002af8:	40021000 	.word	0x40021000
 8002afc:	48001000 	.word	0x48001000

08002b00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b04:	bf00      	nop
 8002b06:	e7fd      	b.n	8002b04 <NMI_Handler+0x4>

08002b08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b0c:	bf00      	nop
 8002b0e:	e7fd      	b.n	8002b0c <HardFault_Handler+0x4>

08002b10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b14:	bf00      	nop
 8002b16:	e7fd      	b.n	8002b14 <MemManage_Handler+0x4>

08002b18 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b1c:	bf00      	nop
 8002b1e:	e7fd      	b.n	8002b1c <BusFault_Handler+0x4>

08002b20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b24:	bf00      	nop
 8002b26:	e7fd      	b.n	8002b24 <UsageFault_Handler+0x4>

08002b28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b2c:	bf00      	nop
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr

08002b36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b36:	b480      	push	{r7}
 8002b38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b3a:	bf00      	nop
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b48:	bf00      	nop
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr

08002b52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b56:	f000 f975 	bl	8002e44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b5a:	bf00      	nop
 8002b5c:	bd80      	pop	{r7, pc}
	...

08002b60 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002b64:	4802      	ldr	r0, [pc, #8]	@ (8002b70 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002b66:	f003 fc1b 	bl	80063a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002b6a:	bf00      	nop
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	20000458 	.word	0x20000458

08002b74 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002b78:	4802      	ldr	r0, [pc, #8]	@ (8002b84 <USART3_IRQHandler+0x10>)
 8002b7a:	f004 f909 	bl	8006d90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20000360 	.word	0x20000360

08002b88 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002b8c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002b90:	f000 fd12 	bl	80035b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002b94:	bf00      	nop
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  return 1;
 8002b9c:	2301      	movs	r3, #1
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr

08002ba8 <_kill>:

int _kill(int pid, int sig)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bb2:	f007 f82d 	bl	8009c10 <__errno>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2216      	movs	r2, #22
 8002bba:	601a      	str	r2, [r3, #0]
  return -1;
 8002bbc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <_exit>:

void _exit (int status)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002bd0:	f04f 31ff 	mov.w	r1, #4294967295
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f7ff ffe7 	bl	8002ba8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002bda:	bf00      	nop
 8002bdc:	e7fd      	b.n	8002bda <_exit+0x12>

08002bde <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bde:	b580      	push	{r7, lr}
 8002be0:	b086      	sub	sp, #24
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	60f8      	str	r0, [r7, #12]
 8002be6:	60b9      	str	r1, [r7, #8]
 8002be8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bea:	2300      	movs	r3, #0
 8002bec:	617b      	str	r3, [r7, #20]
 8002bee:	e00a      	b.n	8002c06 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002bf0:	f3af 8000 	nop.w
 8002bf4:	4601      	mov	r1, r0
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	1c5a      	adds	r2, r3, #1
 8002bfa:	60ba      	str	r2, [r7, #8]
 8002bfc:	b2ca      	uxtb	r2, r1
 8002bfe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	3301      	adds	r3, #1
 8002c04:	617b      	str	r3, [r7, #20]
 8002c06:	697a      	ldr	r2, [r7, #20]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	dbf0      	blt.n	8002bf0 <_read+0x12>
  }

  return len;
 8002c0e:	687b      	ldr	r3, [r7, #4]
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b086      	sub	sp, #24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	60b9      	str	r1, [r7, #8]
 8002c22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c24:	2300      	movs	r3, #0
 8002c26:	617b      	str	r3, [r7, #20]
 8002c28:	e009      	b.n	8002c3e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	1c5a      	adds	r2, r3, #1
 8002c2e:	60ba      	str	r2, [r7, #8]
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7ff fd68 	bl	8002708 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	617b      	str	r3, [r7, #20]
 8002c3e:	697a      	ldr	r2, [r7, #20]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	dbf1      	blt.n	8002c2a <_write+0x12>
  }
  return len;
 8002c46:	687b      	ldr	r3, [r7, #4]
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3718      	adds	r7, #24
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <_close>:

int _close(int file)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c78:	605a      	str	r2, [r3, #4]
  return 0;
 8002c7a:	2300      	movs	r3, #0
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <_isatty>:

int _isatty(int file)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c90:	2301      	movs	r3, #1
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr

08002c9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b085      	sub	sp, #20
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	60f8      	str	r0, [r7, #12]
 8002ca6:	60b9      	str	r1, [r7, #8]
 8002ca8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3714      	adds	r7, #20
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cc0:	4a14      	ldr	r2, [pc, #80]	@ (8002d14 <_sbrk+0x5c>)
 8002cc2:	4b15      	ldr	r3, [pc, #84]	@ (8002d18 <_sbrk+0x60>)
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ccc:	4b13      	ldr	r3, [pc, #76]	@ (8002d1c <_sbrk+0x64>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d102      	bne.n	8002cda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cd4:	4b11      	ldr	r3, [pc, #68]	@ (8002d1c <_sbrk+0x64>)
 8002cd6:	4a12      	ldr	r2, [pc, #72]	@ (8002d20 <_sbrk+0x68>)
 8002cd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cda:	4b10      	ldr	r3, [pc, #64]	@ (8002d1c <_sbrk+0x64>)
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4413      	add	r3, r2
 8002ce2:	693a      	ldr	r2, [r7, #16]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d207      	bcs.n	8002cf8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ce8:	f006 ff92 	bl	8009c10 <__errno>
 8002cec:	4603      	mov	r3, r0
 8002cee:	220c      	movs	r2, #12
 8002cf0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8002cf6:	e009      	b.n	8002d0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cf8:	4b08      	ldr	r3, [pc, #32]	@ (8002d1c <_sbrk+0x64>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cfe:	4b07      	ldr	r3, [pc, #28]	@ (8002d1c <_sbrk+0x64>)
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4413      	add	r3, r2
 8002d06:	4a05      	ldr	r2, [pc, #20]	@ (8002d1c <_sbrk+0x64>)
 8002d08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3718      	adds	r7, #24
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	200a0000 	.word	0x200a0000
 8002d18:	00000400 	.word	0x00000400
 8002d1c:	20000650 	.word	0x20000650
 8002d20:	200007a8 	.word	0x200007a8

08002d24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002d28:	4b06      	ldr	r3, [pc, #24]	@ (8002d44 <SystemInit+0x20>)
 8002d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d2e:	4a05      	ldr	r2, [pc, #20]	@ (8002d44 <SystemInit+0x20>)
 8002d30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002d38:	bf00      	nop
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	e000ed00 	.word	0xe000ed00

08002d48 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002d48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d80 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d4c:	f7ff ffea 	bl	8002d24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d50:	480c      	ldr	r0, [pc, #48]	@ (8002d84 <LoopForever+0x6>)
  ldr r1, =_edata
 8002d52:	490d      	ldr	r1, [pc, #52]	@ (8002d88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d54:	4a0d      	ldr	r2, [pc, #52]	@ (8002d8c <LoopForever+0xe>)
  movs r3, #0
 8002d56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d58:	e002      	b.n	8002d60 <LoopCopyDataInit>

08002d5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d5e:	3304      	adds	r3, #4

08002d60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d64:	d3f9      	bcc.n	8002d5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d66:	4a0a      	ldr	r2, [pc, #40]	@ (8002d90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d68:	4c0a      	ldr	r4, [pc, #40]	@ (8002d94 <LoopForever+0x16>)
  movs r3, #0
 8002d6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d6c:	e001      	b.n	8002d72 <LoopFillZerobss>

08002d6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d70:	3204      	adds	r2, #4

08002d72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d74:	d3fb      	bcc.n	8002d6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d76:	f006 ff51 	bl	8009c1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d7a:	f7ff f89f 	bl	8001ebc <main>

08002d7e <LoopForever>:

LoopForever:
    b LoopForever
 8002d7e:	e7fe      	b.n	8002d7e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002d80:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002d84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d88:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8002d8c:	0800c3e0 	.word	0x0800c3e0
  ldr r2, =_sbss
 8002d90:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 8002d94:	200007a4 	.word	0x200007a4

08002d98 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d98:	e7fe      	b.n	8002d98 <ADC1_IRQHandler>

08002d9a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	b082      	sub	sp, #8
 8002d9e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002da0:	2300      	movs	r3, #0
 8002da2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002da4:	2003      	movs	r0, #3
 8002da6:	f000 f961 	bl	800306c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002daa:	2000      	movs	r0, #0
 8002dac:	f000 f80e 	bl	8002dcc <HAL_InitTick>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d002      	beq.n	8002dbc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	71fb      	strb	r3, [r7, #7]
 8002dba:	e001      	b.n	8002dc0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002dbc:	f7ff fcbc 	bl	8002738 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002dc0:	79fb      	ldrb	r3, [r7, #7]
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3708      	adds	r7, #8
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
	...

08002dcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b084      	sub	sp, #16
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002dd8:	4b17      	ldr	r3, [pc, #92]	@ (8002e38 <HAL_InitTick+0x6c>)
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d023      	beq.n	8002e28 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002de0:	4b16      	ldr	r3, [pc, #88]	@ (8002e3c <HAL_InitTick+0x70>)
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	4b14      	ldr	r3, [pc, #80]	@ (8002e38 <HAL_InitTick+0x6c>)
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	4619      	mov	r1, r3
 8002dea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002dee:	fbb3 f3f1 	udiv	r3, r3, r1
 8002df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002df6:	4618      	mov	r0, r3
 8002df8:	f000 f96d 	bl	80030d6 <HAL_SYSTICK_Config>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d10f      	bne.n	8002e22 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2b0f      	cmp	r3, #15
 8002e06:	d809      	bhi.n	8002e1c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e08:	2200      	movs	r2, #0
 8002e0a:	6879      	ldr	r1, [r7, #4]
 8002e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e10:	f000 f937 	bl	8003082 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e14:	4a0a      	ldr	r2, [pc, #40]	@ (8002e40 <HAL_InitTick+0x74>)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6013      	str	r3, [r2, #0]
 8002e1a:	e007      	b.n	8002e2c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	73fb      	strb	r3, [r7, #15]
 8002e20:	e004      	b.n	8002e2c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	73fb      	strb	r3, [r7, #15]
 8002e26:	e001      	b.n	8002e2c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	20000088 	.word	0x20000088
 8002e3c:	20000080 	.word	0x20000080
 8002e40:	20000084 	.word	0x20000084

08002e44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002e48:	4b06      	ldr	r3, [pc, #24]	@ (8002e64 <HAL_IncTick+0x20>)
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4b06      	ldr	r3, [pc, #24]	@ (8002e68 <HAL_IncTick+0x24>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4413      	add	r3, r2
 8002e54:	4a04      	ldr	r2, [pc, #16]	@ (8002e68 <HAL_IncTick+0x24>)
 8002e56:	6013      	str	r3, [r2, #0]
}
 8002e58:	bf00      	nop
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	20000088 	.word	0x20000088
 8002e68:	20000654 	.word	0x20000654

08002e6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e70:	4b03      	ldr	r3, [pc, #12]	@ (8002e80 <HAL_GetTick+0x14>)
 8002e72:	681b      	ldr	r3, [r3, #0]
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	20000654 	.word	0x20000654

08002e84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e8c:	f7ff ffee 	bl	8002e6c <HAL_GetTick>
 8002e90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e9c:	d005      	beq.n	8002eaa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002ec8 <HAL_Delay+0x44>)
 8002ea0:	781b      	ldrb	r3, [r3, #0]
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002eaa:	bf00      	nop
 8002eac:	f7ff ffde 	bl	8002e6c <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d8f7      	bhi.n	8002eac <HAL_Delay+0x28>
  {
  }
}
 8002ebc:	bf00      	nop
 8002ebe:	bf00      	nop
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	20000088 	.word	0x20000088

08002ecc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f003 0307 	and.w	r3, r3, #7
 8002eda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002edc:	4b0c      	ldr	r3, [pc, #48]	@ (8002f10 <__NVIC_SetPriorityGrouping+0x44>)
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ee2:	68ba      	ldr	r2, [r7, #8]
 8002ee4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ee8:	4013      	ands	r3, r2
 8002eea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ef4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ef8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002efc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002efe:	4a04      	ldr	r2, [pc, #16]	@ (8002f10 <__NVIC_SetPriorityGrouping+0x44>)
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	60d3      	str	r3, [r2, #12]
}
 8002f04:	bf00      	nop
 8002f06:	3714      	adds	r7, #20
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr
 8002f10:	e000ed00 	.word	0xe000ed00

08002f14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f18:	4b04      	ldr	r3, [pc, #16]	@ (8002f2c <__NVIC_GetPriorityGrouping+0x18>)
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	0a1b      	lsrs	r3, r3, #8
 8002f1e:	f003 0307 	and.w	r3, r3, #7
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr
 8002f2c:	e000ed00 	.word	0xe000ed00

08002f30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	4603      	mov	r3, r0
 8002f38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	db0b      	blt.n	8002f5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f42:	79fb      	ldrb	r3, [r7, #7]
 8002f44:	f003 021f 	and.w	r2, r3, #31
 8002f48:	4907      	ldr	r1, [pc, #28]	@ (8002f68 <__NVIC_EnableIRQ+0x38>)
 8002f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f4e:	095b      	lsrs	r3, r3, #5
 8002f50:	2001      	movs	r0, #1
 8002f52:	fa00 f202 	lsl.w	r2, r0, r2
 8002f56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f5a:	bf00      	nop
 8002f5c:	370c      	adds	r7, #12
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	e000e100 	.word	0xe000e100

08002f6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	4603      	mov	r3, r0
 8002f74:	6039      	str	r1, [r7, #0]
 8002f76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	db0a      	blt.n	8002f96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	b2da      	uxtb	r2, r3
 8002f84:	490c      	ldr	r1, [pc, #48]	@ (8002fb8 <__NVIC_SetPriority+0x4c>)
 8002f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8a:	0112      	lsls	r2, r2, #4
 8002f8c:	b2d2      	uxtb	r2, r2
 8002f8e:	440b      	add	r3, r1
 8002f90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f94:	e00a      	b.n	8002fac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	b2da      	uxtb	r2, r3
 8002f9a:	4908      	ldr	r1, [pc, #32]	@ (8002fbc <__NVIC_SetPriority+0x50>)
 8002f9c:	79fb      	ldrb	r3, [r7, #7]
 8002f9e:	f003 030f 	and.w	r3, r3, #15
 8002fa2:	3b04      	subs	r3, #4
 8002fa4:	0112      	lsls	r2, r2, #4
 8002fa6:	b2d2      	uxtb	r2, r2
 8002fa8:	440b      	add	r3, r1
 8002faa:	761a      	strb	r2, [r3, #24]
}
 8002fac:	bf00      	nop
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr
 8002fb8:	e000e100 	.word	0xe000e100
 8002fbc:	e000ed00 	.word	0xe000ed00

08002fc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b089      	sub	sp, #36	@ 0x24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f003 0307 	and.w	r3, r3, #7
 8002fd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	f1c3 0307 	rsb	r3, r3, #7
 8002fda:	2b04      	cmp	r3, #4
 8002fdc:	bf28      	it	cs
 8002fde:	2304      	movcs	r3, #4
 8002fe0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	3304      	adds	r3, #4
 8002fe6:	2b06      	cmp	r3, #6
 8002fe8:	d902      	bls.n	8002ff0 <NVIC_EncodePriority+0x30>
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	3b03      	subs	r3, #3
 8002fee:	e000      	b.n	8002ff2 <NVIC_EncodePriority+0x32>
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ff8:	69bb      	ldr	r3, [r7, #24]
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	43da      	mvns	r2, r3
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	401a      	ands	r2, r3
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003008:	f04f 31ff 	mov.w	r1, #4294967295
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	fa01 f303 	lsl.w	r3, r1, r3
 8003012:	43d9      	mvns	r1, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003018:	4313      	orrs	r3, r2
         );
}
 800301a:	4618      	mov	r0, r3
 800301c:	3724      	adds	r7, #36	@ 0x24
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
	...

08003028 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	3b01      	subs	r3, #1
 8003034:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003038:	d301      	bcc.n	800303e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800303a:	2301      	movs	r3, #1
 800303c:	e00f      	b.n	800305e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800303e:	4a0a      	ldr	r2, [pc, #40]	@ (8003068 <SysTick_Config+0x40>)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	3b01      	subs	r3, #1
 8003044:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003046:	210f      	movs	r1, #15
 8003048:	f04f 30ff 	mov.w	r0, #4294967295
 800304c:	f7ff ff8e 	bl	8002f6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003050:	4b05      	ldr	r3, [pc, #20]	@ (8003068 <SysTick_Config+0x40>)
 8003052:	2200      	movs	r2, #0
 8003054:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003056:	4b04      	ldr	r3, [pc, #16]	@ (8003068 <SysTick_Config+0x40>)
 8003058:	2207      	movs	r2, #7
 800305a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	e000e010 	.word	0xe000e010

0800306c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f7ff ff29 	bl	8002ecc <__NVIC_SetPriorityGrouping>
}
 800307a:	bf00      	nop
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}

08003082 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003082:	b580      	push	{r7, lr}
 8003084:	b086      	sub	sp, #24
 8003086:	af00      	add	r7, sp, #0
 8003088:	4603      	mov	r3, r0
 800308a:	60b9      	str	r1, [r7, #8]
 800308c:	607a      	str	r2, [r7, #4]
 800308e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003090:	2300      	movs	r3, #0
 8003092:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003094:	f7ff ff3e 	bl	8002f14 <__NVIC_GetPriorityGrouping>
 8003098:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	68b9      	ldr	r1, [r7, #8]
 800309e:	6978      	ldr	r0, [r7, #20]
 80030a0:	f7ff ff8e 	bl	8002fc0 <NVIC_EncodePriority>
 80030a4:	4602      	mov	r2, r0
 80030a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030aa:	4611      	mov	r1, r2
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7ff ff5d 	bl	8002f6c <__NVIC_SetPriority>
}
 80030b2:	bf00      	nop
 80030b4:	3718      	adds	r7, #24
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}

080030ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ba:	b580      	push	{r7, lr}
 80030bc:	b082      	sub	sp, #8
 80030be:	af00      	add	r7, sp, #0
 80030c0:	4603      	mov	r3, r0
 80030c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7ff ff31 	bl	8002f30 <__NVIC_EnableIRQ>
}
 80030ce:	bf00      	nop
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b082      	sub	sp, #8
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f7ff ffa2 	bl	8003028 <SysTick_Config>
 80030e4:	4603      	mov	r3, r0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3708      	adds	r7, #8
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}

080030ee <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030ee:	b480      	push	{r7}
 80030f0:	b085      	sub	sp, #20
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030f6:	2300      	movs	r3, #0
 80030f8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b02      	cmp	r3, #2
 8003104:	d008      	beq.n	8003118 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2204      	movs	r2, #4
 800310a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e040      	b.n	800319a <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f022 020e 	bic.w	r2, r2, #14
 8003126:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003132:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003136:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f022 0201 	bic.w	r2, r2, #1
 8003146:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800314c:	f003 021c 	and.w	r2, r3, #28
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003154:	2101      	movs	r1, #1
 8003156:	fa01 f202 	lsl.w	r2, r1, r2
 800315a:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003164:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00c      	beq.n	8003188 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003178:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800317c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003186:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003198:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800319a:	4618      	mov	r0, r3
 800319c:	3714      	adds	r7, #20
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr

080031a6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031a6:	b580      	push	{r7, lr}
 80031a8:	b084      	sub	sp, #16
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031ae:	2300      	movs	r3, #0
 80031b0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d005      	beq.n	80031ca <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2204      	movs	r2, #4
 80031c2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	73fb      	strb	r3, [r7, #15]
 80031c8:	e047      	b.n	800325a <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f022 020e 	bic.w	r2, r2, #14
 80031d8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f022 0201 	bic.w	r2, r2, #1
 80031e8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031fe:	f003 021c 	and.w	r2, r3, #28
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003206:	2101      	movs	r1, #1
 8003208:	fa01 f202 	lsl.w	r2, r1, r2
 800320c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003216:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00c      	beq.n	800323a <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800322a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800322e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003238:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2201      	movs	r2, #1
 800323e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800324e:	2b00      	cmp	r3, #0
 8003250:	d003      	beq.n	800325a <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	4798      	blx	r3
    }
  }
  return status;
 800325a:	7bfb      	ldrb	r3, [r7, #15]
}
 800325c:	4618      	mov	r0, r3
 800325e:	3710      	adds	r7, #16
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003264:	b480      	push	{r7}
 8003266:	b087      	sub	sp, #28
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800326e:	2300      	movs	r3, #0
 8003270:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003272:	e166      	b.n	8003542 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	2101      	movs	r1, #1
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	fa01 f303 	lsl.w	r3, r1, r3
 8003280:	4013      	ands	r3, r2
 8003282:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2b00      	cmp	r3, #0
 8003288:	f000 8158 	beq.w	800353c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f003 0303 	and.w	r3, r3, #3
 8003294:	2b01      	cmp	r3, #1
 8003296:	d005      	beq.n	80032a4 <HAL_GPIO_Init+0x40>
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f003 0303 	and.w	r3, r3, #3
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d130      	bne.n	8003306 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	005b      	lsls	r3, r3, #1
 80032ae:	2203      	movs	r2, #3
 80032b0:	fa02 f303 	lsl.w	r3, r2, r3
 80032b4:	43db      	mvns	r3, r3
 80032b6:	693a      	ldr	r2, [r7, #16]
 80032b8:	4013      	ands	r3, r2
 80032ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	68da      	ldr	r2, [r3, #12]
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	005b      	lsls	r3, r3, #1
 80032c4:	fa02 f303 	lsl.w	r3, r2, r3
 80032c8:	693a      	ldr	r2, [r7, #16]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	693a      	ldr	r2, [r7, #16]
 80032d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80032da:	2201      	movs	r2, #1
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	fa02 f303 	lsl.w	r3, r2, r3
 80032e2:	43db      	mvns	r3, r3
 80032e4:	693a      	ldr	r2, [r7, #16]
 80032e6:	4013      	ands	r3, r2
 80032e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	091b      	lsrs	r3, r3, #4
 80032f0:	f003 0201 	and.w	r2, r3, #1
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	693a      	ldr	r2, [r7, #16]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	693a      	ldr	r2, [r7, #16]
 8003304:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	f003 0303 	and.w	r3, r3, #3
 800330e:	2b03      	cmp	r3, #3
 8003310:	d017      	beq.n	8003342 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	005b      	lsls	r3, r3, #1
 800331c:	2203      	movs	r2, #3
 800331e:	fa02 f303 	lsl.w	r3, r2, r3
 8003322:	43db      	mvns	r3, r3
 8003324:	693a      	ldr	r2, [r7, #16]
 8003326:	4013      	ands	r3, r2
 8003328:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	689a      	ldr	r2, [r3, #8]
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	fa02 f303 	lsl.w	r3, r2, r3
 8003336:	693a      	ldr	r2, [r7, #16]
 8003338:	4313      	orrs	r3, r2
 800333a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	693a      	ldr	r2, [r7, #16]
 8003340:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f003 0303 	and.w	r3, r3, #3
 800334a:	2b02      	cmp	r3, #2
 800334c:	d123      	bne.n	8003396 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	08da      	lsrs	r2, r3, #3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	3208      	adds	r2, #8
 8003356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800335a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	f003 0307 	and.w	r3, r3, #7
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	220f      	movs	r2, #15
 8003366:	fa02 f303 	lsl.w	r3, r2, r3
 800336a:	43db      	mvns	r3, r3
 800336c:	693a      	ldr	r2, [r7, #16]
 800336e:	4013      	ands	r3, r2
 8003370:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	691a      	ldr	r2, [r3, #16]
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	f003 0307 	and.w	r3, r3, #7
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	fa02 f303 	lsl.w	r3, r2, r3
 8003382:	693a      	ldr	r2, [r7, #16]
 8003384:	4313      	orrs	r3, r2
 8003386:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	08da      	lsrs	r2, r3, #3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	3208      	adds	r2, #8
 8003390:	6939      	ldr	r1, [r7, #16]
 8003392:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	005b      	lsls	r3, r3, #1
 80033a0:	2203      	movs	r2, #3
 80033a2:	fa02 f303 	lsl.w	r3, r2, r3
 80033a6:	43db      	mvns	r3, r3
 80033a8:	693a      	ldr	r2, [r7, #16]
 80033aa:	4013      	ands	r3, r2
 80033ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f003 0203 	and.w	r2, r3, #3
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	005b      	lsls	r3, r3, #1
 80033ba:	fa02 f303 	lsl.w	r3, r2, r3
 80033be:	693a      	ldr	r2, [r7, #16]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	693a      	ldr	r2, [r7, #16]
 80033c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	f000 80b2 	beq.w	800353c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033d8:	4b61      	ldr	r3, [pc, #388]	@ (8003560 <HAL_GPIO_Init+0x2fc>)
 80033da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033dc:	4a60      	ldr	r2, [pc, #384]	@ (8003560 <HAL_GPIO_Init+0x2fc>)
 80033de:	f043 0301 	orr.w	r3, r3, #1
 80033e2:	6613      	str	r3, [r2, #96]	@ 0x60
 80033e4:	4b5e      	ldr	r3, [pc, #376]	@ (8003560 <HAL_GPIO_Init+0x2fc>)
 80033e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033e8:	f003 0301 	and.w	r3, r3, #1
 80033ec:	60bb      	str	r3, [r7, #8]
 80033ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80033f0:	4a5c      	ldr	r2, [pc, #368]	@ (8003564 <HAL_GPIO_Init+0x300>)
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	089b      	lsrs	r3, r3, #2
 80033f6:	3302      	adds	r3, #2
 80033f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f003 0303 	and.w	r3, r3, #3
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	220f      	movs	r2, #15
 8003408:	fa02 f303 	lsl.w	r3, r2, r3
 800340c:	43db      	mvns	r3, r3
 800340e:	693a      	ldr	r2, [r7, #16]
 8003410:	4013      	ands	r3, r2
 8003412:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800341a:	d02b      	beq.n	8003474 <HAL_GPIO_Init+0x210>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a52      	ldr	r2, [pc, #328]	@ (8003568 <HAL_GPIO_Init+0x304>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d025      	beq.n	8003470 <HAL_GPIO_Init+0x20c>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a51      	ldr	r2, [pc, #324]	@ (800356c <HAL_GPIO_Init+0x308>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d01f      	beq.n	800346c <HAL_GPIO_Init+0x208>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a50      	ldr	r2, [pc, #320]	@ (8003570 <HAL_GPIO_Init+0x30c>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d019      	beq.n	8003468 <HAL_GPIO_Init+0x204>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a4f      	ldr	r2, [pc, #316]	@ (8003574 <HAL_GPIO_Init+0x310>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d013      	beq.n	8003464 <HAL_GPIO_Init+0x200>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a4e      	ldr	r2, [pc, #312]	@ (8003578 <HAL_GPIO_Init+0x314>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d00d      	beq.n	8003460 <HAL_GPIO_Init+0x1fc>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a4d      	ldr	r2, [pc, #308]	@ (800357c <HAL_GPIO_Init+0x318>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d007      	beq.n	800345c <HAL_GPIO_Init+0x1f8>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a4c      	ldr	r2, [pc, #304]	@ (8003580 <HAL_GPIO_Init+0x31c>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d101      	bne.n	8003458 <HAL_GPIO_Init+0x1f4>
 8003454:	2307      	movs	r3, #7
 8003456:	e00e      	b.n	8003476 <HAL_GPIO_Init+0x212>
 8003458:	2308      	movs	r3, #8
 800345a:	e00c      	b.n	8003476 <HAL_GPIO_Init+0x212>
 800345c:	2306      	movs	r3, #6
 800345e:	e00a      	b.n	8003476 <HAL_GPIO_Init+0x212>
 8003460:	2305      	movs	r3, #5
 8003462:	e008      	b.n	8003476 <HAL_GPIO_Init+0x212>
 8003464:	2304      	movs	r3, #4
 8003466:	e006      	b.n	8003476 <HAL_GPIO_Init+0x212>
 8003468:	2303      	movs	r3, #3
 800346a:	e004      	b.n	8003476 <HAL_GPIO_Init+0x212>
 800346c:	2302      	movs	r3, #2
 800346e:	e002      	b.n	8003476 <HAL_GPIO_Init+0x212>
 8003470:	2301      	movs	r3, #1
 8003472:	e000      	b.n	8003476 <HAL_GPIO_Init+0x212>
 8003474:	2300      	movs	r3, #0
 8003476:	697a      	ldr	r2, [r7, #20]
 8003478:	f002 0203 	and.w	r2, r2, #3
 800347c:	0092      	lsls	r2, r2, #2
 800347e:	4093      	lsls	r3, r2
 8003480:	693a      	ldr	r2, [r7, #16]
 8003482:	4313      	orrs	r3, r2
 8003484:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003486:	4937      	ldr	r1, [pc, #220]	@ (8003564 <HAL_GPIO_Init+0x300>)
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	089b      	lsrs	r3, r3, #2
 800348c:	3302      	adds	r3, #2
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003494:	4b3b      	ldr	r3, [pc, #236]	@ (8003584 <HAL_GPIO_Init+0x320>)
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	43db      	mvns	r3, r3
 800349e:	693a      	ldr	r2, [r7, #16]
 80034a0:	4013      	ands	r3, r2
 80034a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d003      	beq.n	80034b8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80034b0:	693a      	ldr	r2, [r7, #16]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80034b8:	4a32      	ldr	r2, [pc, #200]	@ (8003584 <HAL_GPIO_Init+0x320>)
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80034be:	4b31      	ldr	r3, [pc, #196]	@ (8003584 <HAL_GPIO_Init+0x320>)
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	43db      	mvns	r3, r3
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	4013      	ands	r3, r2
 80034cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d003      	beq.n	80034e2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	4313      	orrs	r3, r2
 80034e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80034e2:	4a28      	ldr	r2, [pc, #160]	@ (8003584 <HAL_GPIO_Init+0x320>)
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80034e8:	4b26      	ldr	r3, [pc, #152]	@ (8003584 <HAL_GPIO_Init+0x320>)
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	43db      	mvns	r3, r3
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	4013      	ands	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d003      	beq.n	800350c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003504:	693a      	ldr	r2, [r7, #16]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	4313      	orrs	r3, r2
 800350a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800350c:	4a1d      	ldr	r2, [pc, #116]	@ (8003584 <HAL_GPIO_Init+0x320>)
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003512:	4b1c      	ldr	r3, [pc, #112]	@ (8003584 <HAL_GPIO_Init+0x320>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	43db      	mvns	r3, r3
 800351c:	693a      	ldr	r2, [r7, #16]
 800351e:	4013      	ands	r3, r2
 8003520:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d003      	beq.n	8003536 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800352e:	693a      	ldr	r2, [r7, #16]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	4313      	orrs	r3, r2
 8003534:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003536:	4a13      	ldr	r2, [pc, #76]	@ (8003584 <HAL_GPIO_Init+0x320>)
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	3301      	adds	r3, #1
 8003540:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	fa22 f303 	lsr.w	r3, r2, r3
 800354c:	2b00      	cmp	r3, #0
 800354e:	f47f ae91 	bne.w	8003274 <HAL_GPIO_Init+0x10>
  }
}
 8003552:	bf00      	nop
 8003554:	bf00      	nop
 8003556:	371c      	adds	r7, #28
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr
 8003560:	40021000 	.word	0x40021000
 8003564:	40010000 	.word	0x40010000
 8003568:	48000400 	.word	0x48000400
 800356c:	48000800 	.word	0x48000800
 8003570:	48000c00 	.word	0x48000c00
 8003574:	48001000 	.word	0x48001000
 8003578:	48001400 	.word	0x48001400
 800357c:	48001800 	.word	0x48001800
 8003580:	48001c00 	.word	0x48001c00
 8003584:	40010400 	.word	0x40010400

08003588 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	460b      	mov	r3, r1
 8003592:	807b      	strh	r3, [r7, #2]
 8003594:	4613      	mov	r3, r2
 8003596:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003598:	787b      	ldrb	r3, [r7, #1]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d003      	beq.n	80035a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800359e:	887a      	ldrh	r2, [r7, #2]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80035a4:	e002      	b.n	80035ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80035a6:	887a      	ldrh	r2, [r7, #2]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80035ac:	bf00      	nop
 80035ae:	370c      	adds	r7, #12
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr

080035b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	4603      	mov	r3, r0
 80035c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80035c2:	4b08      	ldr	r3, [pc, #32]	@ (80035e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035c4:	695a      	ldr	r2, [r3, #20]
 80035c6:	88fb      	ldrh	r3, [r7, #6]
 80035c8:	4013      	ands	r3, r2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d006      	beq.n	80035dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80035ce:	4a05      	ldr	r2, [pc, #20]	@ (80035e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035d0:	88fb      	ldrh	r3, [r7, #6]
 80035d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80035d4:	88fb      	ldrh	r3, [r7, #6]
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7fe fc60 	bl	8001e9c <HAL_GPIO_EXTI_Callback>
  }
}
 80035dc:	bf00      	nop
 80035de:	3708      	adds	r7, #8
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	40010400 	.word	0x40010400

080035e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b082      	sub	sp, #8
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d101      	bne.n	80035fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e08d      	b.n	8003716 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b00      	cmp	r3, #0
 8003604:	d106      	bne.n	8003614 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f7ff f8b6 	bl	8002780 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2224      	movs	r2, #36	@ 0x24
 8003618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f022 0201 	bic.w	r2, r2, #1
 800362a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685a      	ldr	r2, [r3, #4]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003638:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	689a      	ldr	r2, [r3, #8]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003648:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	2b01      	cmp	r3, #1
 8003650:	d107      	bne.n	8003662 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	689a      	ldr	r2, [r3, #8]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800365e:	609a      	str	r2, [r3, #8]
 8003660:	e006      	b.n	8003670 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	689a      	ldr	r2, [r3, #8]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800366e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	2b02      	cmp	r3, #2
 8003676:	d108      	bne.n	800368a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	685a      	ldr	r2, [r3, #4]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003686:	605a      	str	r2, [r3, #4]
 8003688:	e007      	b.n	800369a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	685a      	ldr	r2, [r3, #4]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003698:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	6812      	ldr	r2, [r2, #0]
 80036a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80036a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80036ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68da      	ldr	r2, [r3, #12]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80036bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	691a      	ldr	r2, [r3, #16]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	69d9      	ldr	r1, [r3, #28]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a1a      	ldr	r2, [r3, #32]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	430a      	orrs	r2, r1
 80036e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f042 0201 	orr.w	r2, r2, #1
 80036f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2220      	movs	r2, #32
 8003702:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
	...

08003720 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b088      	sub	sp, #32
 8003724:	af02      	add	r7, sp, #8
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	607a      	str	r2, [r7, #4]
 800372a:	461a      	mov	r2, r3
 800372c:	460b      	mov	r3, r1
 800372e:	817b      	strh	r3, [r7, #10]
 8003730:	4613      	mov	r3, r2
 8003732:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b20      	cmp	r3, #32
 800373e:	f040 80fd 	bne.w	800393c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003748:	2b01      	cmp	r3, #1
 800374a:	d101      	bne.n	8003750 <HAL_I2C_Master_Transmit+0x30>
 800374c:	2302      	movs	r3, #2
 800374e:	e0f6      	b.n	800393e <HAL_I2C_Master_Transmit+0x21e>
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003758:	f7ff fb88 	bl	8002e6c <HAL_GetTick>
 800375c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	9300      	str	r3, [sp, #0]
 8003762:	2319      	movs	r3, #25
 8003764:	2201      	movs	r2, #1
 8003766:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800376a:	68f8      	ldr	r0, [r7, #12]
 800376c:	f000 fa0a 	bl	8003b84 <I2C_WaitOnFlagUntilTimeout>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e0e1      	b.n	800393e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2221      	movs	r2, #33	@ 0x21
 800377e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2210      	movs	r2, #16
 8003786:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2200      	movs	r2, #0
 800378e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	893a      	ldrh	r2, [r7, #8]
 800379a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	2bff      	cmp	r3, #255	@ 0xff
 80037aa:	d906      	bls.n	80037ba <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	22ff      	movs	r2, #255	@ 0xff
 80037b0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80037b2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80037b6:	617b      	str	r3, [r7, #20]
 80037b8:	e007      	b.n	80037ca <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037be:	b29a      	uxth	r2, r3
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80037c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037c8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d024      	beq.n	800381c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d6:	781a      	ldrb	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e2:	1c5a      	adds	r2, r3, #1
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	3b01      	subs	r3, #1
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037fa:	3b01      	subs	r3, #1
 80037fc:	b29a      	uxth	r2, r3
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003806:	b2db      	uxtb	r3, r3
 8003808:	3301      	adds	r3, #1
 800380a:	b2da      	uxtb	r2, r3
 800380c:	8979      	ldrh	r1, [r7, #10]
 800380e:	4b4e      	ldr	r3, [pc, #312]	@ (8003948 <HAL_I2C_Master_Transmit+0x228>)
 8003810:	9300      	str	r3, [sp, #0]
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	68f8      	ldr	r0, [r7, #12]
 8003816:	f000 fbf1 	bl	8003ffc <I2C_TransferConfig>
 800381a:	e066      	b.n	80038ea <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003820:	b2da      	uxtb	r2, r3
 8003822:	8979      	ldrh	r1, [r7, #10]
 8003824:	4b48      	ldr	r3, [pc, #288]	@ (8003948 <HAL_I2C_Master_Transmit+0x228>)
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	68f8      	ldr	r0, [r7, #12]
 800382c:	f000 fbe6 	bl	8003ffc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003830:	e05b      	b.n	80038ea <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003832:	693a      	ldr	r2, [r7, #16]
 8003834:	6a39      	ldr	r1, [r7, #32]
 8003836:	68f8      	ldr	r0, [r7, #12]
 8003838:	f000 f9f3 	bl	8003c22 <I2C_WaitOnTXISFlagUntilTimeout>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e07b      	b.n	800393e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800384a:	781a      	ldrb	r2, [r3, #0]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003856:	1c5a      	adds	r2, r3, #1
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003860:	b29b      	uxth	r3, r3
 8003862:	3b01      	subs	r3, #1
 8003864:	b29a      	uxth	r2, r3
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800386e:	3b01      	subs	r3, #1
 8003870:	b29a      	uxth	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800387a:	b29b      	uxth	r3, r3
 800387c:	2b00      	cmp	r3, #0
 800387e:	d034      	beq.n	80038ea <HAL_I2C_Master_Transmit+0x1ca>
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003884:	2b00      	cmp	r3, #0
 8003886:	d130      	bne.n	80038ea <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	9300      	str	r3, [sp, #0]
 800388c:	6a3b      	ldr	r3, [r7, #32]
 800388e:	2200      	movs	r2, #0
 8003890:	2180      	movs	r1, #128	@ 0x80
 8003892:	68f8      	ldr	r0, [r7, #12]
 8003894:	f000 f976 	bl	8003b84 <I2C_WaitOnFlagUntilTimeout>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d001      	beq.n	80038a2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e04d      	b.n	800393e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	2bff      	cmp	r3, #255	@ 0xff
 80038aa:	d90e      	bls.n	80038ca <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	22ff      	movs	r2, #255	@ 0xff
 80038b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038b6:	b2da      	uxtb	r2, r3
 80038b8:	8979      	ldrh	r1, [r7, #10]
 80038ba:	2300      	movs	r3, #0
 80038bc:	9300      	str	r3, [sp, #0]
 80038be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f000 fb9a 	bl	8003ffc <I2C_TransferConfig>
 80038c8:	e00f      	b.n	80038ea <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ce:	b29a      	uxth	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038d8:	b2da      	uxtb	r2, r3
 80038da:	8979      	ldrh	r1, [r7, #10]
 80038dc:	2300      	movs	r3, #0
 80038de:	9300      	str	r3, [sp, #0]
 80038e0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80038e4:	68f8      	ldr	r0, [r7, #12]
 80038e6:	f000 fb89 	bl	8003ffc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d19e      	bne.n	8003832 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	6a39      	ldr	r1, [r7, #32]
 80038f8:	68f8      	ldr	r0, [r7, #12]
 80038fa:	f000 f9d9 	bl	8003cb0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d001      	beq.n	8003908 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e01a      	b.n	800393e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2220      	movs	r2, #32
 800390e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	6859      	ldr	r1, [r3, #4]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	4b0c      	ldr	r3, [pc, #48]	@ (800394c <HAL_I2C_Master_Transmit+0x22c>)
 800391c:	400b      	ands	r3, r1
 800391e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2220      	movs	r2, #32
 8003924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003938:	2300      	movs	r3, #0
 800393a:	e000      	b.n	800393e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800393c:	2302      	movs	r3, #2
  }
}
 800393e:	4618      	mov	r0, r3
 8003940:	3718      	adds	r7, #24
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	80002000 	.word	0x80002000
 800394c:	fe00e800 	.word	0xfe00e800

08003950 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b088      	sub	sp, #32
 8003954:	af02      	add	r7, sp, #8
 8003956:	60f8      	str	r0, [r7, #12]
 8003958:	607a      	str	r2, [r7, #4]
 800395a:	461a      	mov	r2, r3
 800395c:	460b      	mov	r3, r1
 800395e:	817b      	strh	r3, [r7, #10]
 8003960:	4613      	mov	r3, r2
 8003962:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800396a:	b2db      	uxtb	r3, r3
 800396c:	2b20      	cmp	r3, #32
 800396e:	f040 80db 	bne.w	8003b28 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003978:	2b01      	cmp	r3, #1
 800397a:	d101      	bne.n	8003980 <HAL_I2C_Master_Receive+0x30>
 800397c:	2302      	movs	r3, #2
 800397e:	e0d4      	b.n	8003b2a <HAL_I2C_Master_Receive+0x1da>
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003988:	f7ff fa70 	bl	8002e6c <HAL_GetTick>
 800398c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	9300      	str	r3, [sp, #0]
 8003992:	2319      	movs	r3, #25
 8003994:	2201      	movs	r2, #1
 8003996:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	f000 f8f2 	bl	8003b84 <I2C_WaitOnFlagUntilTimeout>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d001      	beq.n	80039aa <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e0bf      	b.n	8003b2a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2222      	movs	r2, #34	@ 0x22
 80039ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2210      	movs	r2, #16
 80039b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2200      	movs	r2, #0
 80039be:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	893a      	ldrh	r2, [r7, #8]
 80039ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	2bff      	cmp	r3, #255	@ 0xff
 80039da:	d90e      	bls.n	80039fa <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	22ff      	movs	r2, #255	@ 0xff
 80039e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039e6:	b2da      	uxtb	r2, r3
 80039e8:	8979      	ldrh	r1, [r7, #10]
 80039ea:	4b52      	ldr	r3, [pc, #328]	@ (8003b34 <HAL_I2C_Master_Receive+0x1e4>)
 80039ec:	9300      	str	r3, [sp, #0]
 80039ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80039f2:	68f8      	ldr	r0, [r7, #12]
 80039f4:	f000 fb02 	bl	8003ffc <I2C_TransferConfig>
 80039f8:	e06d      	b.n	8003ad6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039fe:	b29a      	uxth	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a08:	b2da      	uxtb	r2, r3
 8003a0a:	8979      	ldrh	r1, [r7, #10]
 8003a0c:	4b49      	ldr	r3, [pc, #292]	@ (8003b34 <HAL_I2C_Master_Receive+0x1e4>)
 8003a0e:	9300      	str	r3, [sp, #0]
 8003a10:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a14:	68f8      	ldr	r0, [r7, #12]
 8003a16:	f000 faf1 	bl	8003ffc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003a1a:	e05c      	b.n	8003ad6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a1c:	697a      	ldr	r2, [r7, #20]
 8003a1e:	6a39      	ldr	r1, [r7, #32]
 8003a20:	68f8      	ldr	r0, [r7, #12]
 8003a22:	f000 f989 	bl	8003d38 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d001      	beq.n	8003a30 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e07c      	b.n	8003b2a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a3a:	b2d2      	uxtb	r2, r2
 8003a3c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a42:	1c5a      	adds	r2, r3, #1
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a4c:	3b01      	subs	r3, #1
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	b29a      	uxth	r2, r3
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d034      	beq.n	8003ad6 <HAL_I2C_Master_Receive+0x186>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d130      	bne.n	8003ad6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	9300      	str	r3, [sp, #0]
 8003a78:	6a3b      	ldr	r3, [r7, #32]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	2180      	movs	r1, #128	@ 0x80
 8003a7e:	68f8      	ldr	r0, [r7, #12]
 8003a80:	f000 f880 	bl	8003b84 <I2C_WaitOnFlagUntilTimeout>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d001      	beq.n	8003a8e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e04d      	b.n	8003b2a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	2bff      	cmp	r3, #255	@ 0xff
 8003a96:	d90e      	bls.n	8003ab6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	22ff      	movs	r2, #255	@ 0xff
 8003a9c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aa2:	b2da      	uxtb	r2, r3
 8003aa4:	8979      	ldrh	r1, [r7, #10]
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003aae:	68f8      	ldr	r0, [r7, #12]
 8003ab0:	f000 faa4 	bl	8003ffc <I2C_TransferConfig>
 8003ab4:	e00f      	b.n	8003ad6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aba:	b29a      	uxth	r2, r3
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac4:	b2da      	uxtb	r2, r3
 8003ac6:	8979      	ldrh	r1, [r7, #10]
 8003ac8:	2300      	movs	r3, #0
 8003aca:	9300      	str	r3, [sp, #0]
 8003acc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ad0:	68f8      	ldr	r0, [r7, #12]
 8003ad2:	f000 fa93 	bl	8003ffc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d19d      	bne.n	8003a1c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ae0:	697a      	ldr	r2, [r7, #20]
 8003ae2:	6a39      	ldr	r1, [r7, #32]
 8003ae4:	68f8      	ldr	r0, [r7, #12]
 8003ae6:	f000 f8e3 	bl	8003cb0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d001      	beq.n	8003af4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e01a      	b.n	8003b2a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2220      	movs	r2, #32
 8003afa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	6859      	ldr	r1, [r3, #4]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	4b0c      	ldr	r3, [pc, #48]	@ (8003b38 <HAL_I2C_Master_Receive+0x1e8>)
 8003b08:	400b      	ands	r3, r1
 8003b0a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2220      	movs	r2, #32
 8003b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003b24:	2300      	movs	r3, #0
 8003b26:	e000      	b.n	8003b2a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003b28:	2302      	movs	r3, #2
  }
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3718      	adds	r7, #24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	80002400 	.word	0x80002400
 8003b38:	fe00e800 	.word	0xfe00e800

08003b3c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	699b      	ldr	r3, [r3, #24]
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d103      	bne.n	8003b5a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2200      	movs	r2, #0
 8003b58:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	699b      	ldr	r3, [r3, #24]
 8003b60:	f003 0301 	and.w	r3, r3, #1
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d007      	beq.n	8003b78 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	699a      	ldr	r2, [r3, #24]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f042 0201 	orr.w	r2, r2, #1
 8003b76:	619a      	str	r2, [r3, #24]
  }
}
 8003b78:	bf00      	nop
 8003b7a:	370c      	adds	r7, #12
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr

08003b84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	603b      	str	r3, [r7, #0]
 8003b90:	4613      	mov	r3, r2
 8003b92:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b94:	e031      	b.n	8003bfa <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b9c:	d02d      	beq.n	8003bfa <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b9e:	f7ff f965 	bl	8002e6c <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	683a      	ldr	r2, [r7, #0]
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d302      	bcc.n	8003bb4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d122      	bne.n	8003bfa <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	699a      	ldr	r2, [r3, #24]
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	68ba      	ldr	r2, [r7, #8]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	bf0c      	ite	eq
 8003bc4:	2301      	moveq	r3, #1
 8003bc6:	2300      	movne	r3, #0
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	461a      	mov	r2, r3
 8003bcc:	79fb      	ldrb	r3, [r7, #7]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d113      	bne.n	8003bfa <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd6:	f043 0220 	orr.w	r2, r3, #32
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2220      	movs	r2, #32
 8003be2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e00f      	b.n	8003c1a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	699a      	ldr	r2, [r3, #24]
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	4013      	ands	r3, r2
 8003c04:	68ba      	ldr	r2, [r7, #8]
 8003c06:	429a      	cmp	r2, r3
 8003c08:	bf0c      	ite	eq
 8003c0a:	2301      	moveq	r3, #1
 8003c0c:	2300      	movne	r3, #0
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	461a      	mov	r2, r3
 8003c12:	79fb      	ldrb	r3, [r7, #7]
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d0be      	beq.n	8003b96 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3710      	adds	r7, #16
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b084      	sub	sp, #16
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	60f8      	str	r0, [r7, #12]
 8003c2a:	60b9      	str	r1, [r7, #8]
 8003c2c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c2e:	e033      	b.n	8003c98 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	68b9      	ldr	r1, [r7, #8]
 8003c34:	68f8      	ldr	r0, [r7, #12]
 8003c36:	f000 f901 	bl	8003e3c <I2C_IsErrorOccurred>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d001      	beq.n	8003c44 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e031      	b.n	8003ca8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c4a:	d025      	beq.n	8003c98 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c4c:	f7ff f90e 	bl	8002e6c <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	68ba      	ldr	r2, [r7, #8]
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d302      	bcc.n	8003c62 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d11a      	bne.n	8003c98 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	699b      	ldr	r3, [r3, #24]
 8003c68:	f003 0302 	and.w	r3, r3, #2
 8003c6c:	2b02      	cmp	r3, #2
 8003c6e:	d013      	beq.n	8003c98 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c74:	f043 0220 	orr.w	r2, r3, #32
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2220      	movs	r2, #32
 8003c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e007      	b.n	8003ca8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	699b      	ldr	r3, [r3, #24]
 8003c9e:	f003 0302 	and.w	r3, r3, #2
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d1c4      	bne.n	8003c30 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3710      	adds	r7, #16
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003cbc:	e02f      	b.n	8003d1e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	68b9      	ldr	r1, [r7, #8]
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f000 f8ba 	bl	8003e3c <I2C_IsErrorOccurred>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e02d      	b.n	8003d2e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cd2:	f7ff f8cb 	bl	8002e6c <HAL_GetTick>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	68ba      	ldr	r2, [r7, #8]
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d302      	bcc.n	8003ce8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d11a      	bne.n	8003d1e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	f003 0320 	and.w	r3, r3, #32
 8003cf2:	2b20      	cmp	r3, #32
 8003cf4:	d013      	beq.n	8003d1e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cfa:	f043 0220 	orr.w	r2, r3, #32
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2220      	movs	r2, #32
 8003d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e007      	b.n	8003d2e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	699b      	ldr	r3, [r3, #24]
 8003d24:	f003 0320 	and.w	r3, r3, #32
 8003d28:	2b20      	cmp	r3, #32
 8003d2a:	d1c8      	bne.n	8003cbe <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3710      	adds	r7, #16
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
	...

08003d38 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d44:	e06b      	b.n	8003e1e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	68b9      	ldr	r1, [r7, #8]
 8003d4a:	68f8      	ldr	r0, [r7, #12]
 8003d4c:	f000 f876 	bl	8003e3c <I2C_IsErrorOccurred>
 8003d50:	4603      	mov	r3, r0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d001      	beq.n	8003d5a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e069      	b.n	8003e2e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	699b      	ldr	r3, [r3, #24]
 8003d60:	f003 0320 	and.w	r3, r3, #32
 8003d64:	2b20      	cmp	r3, #32
 8003d66:	d138      	bne.n	8003dda <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	f003 0304 	and.w	r3, r3, #4
 8003d72:	2b04      	cmp	r3, #4
 8003d74:	d105      	bne.n	8003d82 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d001      	beq.n	8003d82 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	e055      	b.n	8003e2e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	f003 0310 	and.w	r3, r3, #16
 8003d8c:	2b10      	cmp	r3, #16
 8003d8e:	d107      	bne.n	8003da0 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2210      	movs	r2, #16
 8003d96:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2204      	movs	r2, #4
 8003d9c:	645a      	str	r2, [r3, #68]	@ 0x44
 8003d9e:	e002      	b.n	8003da6 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	2220      	movs	r2, #32
 8003dac:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	6859      	ldr	r1, [r3, #4]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	4b1f      	ldr	r3, [pc, #124]	@ (8003e38 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8003dba:	400b      	ands	r3, r1
 8003dbc:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2220      	movs	r2, #32
 8003dc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e029      	b.n	8003e2e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dda:	f7ff f847 	bl	8002e6c <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	68ba      	ldr	r2, [r7, #8]
 8003de6:	429a      	cmp	r2, r3
 8003de8:	d302      	bcc.n	8003df0 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d116      	bne.n	8003e1e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	f003 0304 	and.w	r3, r3, #4
 8003dfa:	2b04      	cmp	r3, #4
 8003dfc:	d00f      	beq.n	8003e1e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e02:	f043 0220 	orr.w	r2, r3, #32
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2220      	movs	r2, #32
 8003e0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e007      	b.n	8003e2e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	699b      	ldr	r3, [r3, #24]
 8003e24:	f003 0304 	and.w	r3, r3, #4
 8003e28:	2b04      	cmp	r3, #4
 8003e2a:	d18c      	bne.n	8003d46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e2c:	2300      	movs	r3, #0
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3710      	adds	r7, #16
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	fe00e800 	.word	0xfe00e800

08003e3c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b08a      	sub	sp, #40	@ 0x28
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	699b      	ldr	r3, [r3, #24]
 8003e54:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003e56:	2300      	movs	r3, #0
 8003e58:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	f003 0310 	and.w	r3, r3, #16
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d068      	beq.n	8003f3a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2210      	movs	r2, #16
 8003e6e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003e70:	e049      	b.n	8003f06 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e78:	d045      	beq.n	8003f06 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003e7a:	f7fe fff7 	bl	8002e6c <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	69fb      	ldr	r3, [r7, #28]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	68ba      	ldr	r2, [r7, #8]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d302      	bcc.n	8003e90 <I2C_IsErrorOccurred+0x54>
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d13a      	bne.n	8003f06 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e9a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ea2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	699b      	ldr	r3, [r3, #24]
 8003eaa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003eae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003eb2:	d121      	bne.n	8003ef8 <I2C_IsErrorOccurred+0xbc>
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003eba:	d01d      	beq.n	8003ef8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003ebc:	7cfb      	ldrb	r3, [r7, #19]
 8003ebe:	2b20      	cmp	r3, #32
 8003ec0:	d01a      	beq.n	8003ef8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	685a      	ldr	r2, [r3, #4]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ed0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003ed2:	f7fe ffcb 	bl	8002e6c <HAL_GetTick>
 8003ed6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ed8:	e00e      	b.n	8003ef8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003eda:	f7fe ffc7 	bl	8002e6c <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	2b19      	cmp	r3, #25
 8003ee6:	d907      	bls.n	8003ef8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003ee8:	6a3b      	ldr	r3, [r7, #32]
 8003eea:	f043 0320 	orr.w	r3, r3, #32
 8003eee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003ef6:	e006      	b.n	8003f06 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	699b      	ldr	r3, [r3, #24]
 8003efe:	f003 0320 	and.w	r3, r3, #32
 8003f02:	2b20      	cmp	r3, #32
 8003f04:	d1e9      	bne.n	8003eda <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	699b      	ldr	r3, [r3, #24]
 8003f0c:	f003 0320 	and.w	r3, r3, #32
 8003f10:	2b20      	cmp	r3, #32
 8003f12:	d003      	beq.n	8003f1c <I2C_IsErrorOccurred+0xe0>
 8003f14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d0aa      	beq.n	8003e72 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003f1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d103      	bne.n	8003f2c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2220      	movs	r2, #32
 8003f2a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003f2c:	6a3b      	ldr	r3, [r7, #32]
 8003f2e:	f043 0304 	orr.w	r3, r3, #4
 8003f32:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	699b      	ldr	r3, [r3, #24]
 8003f40:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003f42:	69bb      	ldr	r3, [r7, #24]
 8003f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d00b      	beq.n	8003f64 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003f4c:	6a3b      	ldr	r3, [r7, #32]
 8003f4e:	f043 0301 	orr.w	r3, r3, #1
 8003f52:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00b      	beq.n	8003f86 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003f6e:	6a3b      	ldr	r3, [r7, #32]
 8003f70:	f043 0308 	orr.w	r3, r3, #8
 8003f74:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f7e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d00b      	beq.n	8003fa8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003f90:	6a3b      	ldr	r3, [r7, #32]
 8003f92:	f043 0302 	orr.w	r3, r3, #2
 8003f96:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fa0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003fa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d01c      	beq.n	8003fea <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003fb0:	68f8      	ldr	r0, [r7, #12]
 8003fb2:	f7ff fdc3 	bl	8003b3c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	6859      	ldr	r1, [r3, #4]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	4b0d      	ldr	r3, [pc, #52]	@ (8003ff8 <I2C_IsErrorOccurred+0x1bc>)
 8003fc2:	400b      	ands	r3, r1
 8003fc4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003fca:	6a3b      	ldr	r3, [r7, #32]
 8003fcc:	431a      	orrs	r2, r3
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2220      	movs	r2, #32
 8003fd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003fea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3728      	adds	r7, #40	@ 0x28
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	bf00      	nop
 8003ff8:	fe00e800 	.word	0xfe00e800

08003ffc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b087      	sub	sp, #28
 8004000:	af00      	add	r7, sp, #0
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	607b      	str	r3, [r7, #4]
 8004006:	460b      	mov	r3, r1
 8004008:	817b      	strh	r3, [r7, #10]
 800400a:	4613      	mov	r3, r2
 800400c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800400e:	897b      	ldrh	r3, [r7, #10]
 8004010:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004014:	7a7b      	ldrb	r3, [r7, #9]
 8004016:	041b      	lsls	r3, r3, #16
 8004018:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800401c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004022:	6a3b      	ldr	r3, [r7, #32]
 8004024:	4313      	orrs	r3, r2
 8004026:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800402a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	6a3b      	ldr	r3, [r7, #32]
 8004034:	0d5b      	lsrs	r3, r3, #21
 8004036:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800403a:	4b08      	ldr	r3, [pc, #32]	@ (800405c <I2C_TransferConfig+0x60>)
 800403c:	430b      	orrs	r3, r1
 800403e:	43db      	mvns	r3, r3
 8004040:	ea02 0103 	and.w	r1, r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	697a      	ldr	r2, [r7, #20]
 800404a:	430a      	orrs	r2, r1
 800404c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800404e:	bf00      	nop
 8004050:	371c      	adds	r7, #28
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop
 800405c:	03ff63ff 	.word	0x03ff63ff

08004060 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2b20      	cmp	r3, #32
 8004074:	d138      	bne.n	80040e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800407c:	2b01      	cmp	r3, #1
 800407e:	d101      	bne.n	8004084 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004080:	2302      	movs	r3, #2
 8004082:	e032      	b.n	80040ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2224      	movs	r2, #36	@ 0x24
 8004090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f022 0201 	bic.w	r2, r2, #1
 80040a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80040b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	6819      	ldr	r1, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	683a      	ldr	r2, [r7, #0]
 80040c0:	430a      	orrs	r2, r1
 80040c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f042 0201 	orr.w	r2, r2, #1
 80040d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2220      	movs	r2, #32
 80040d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80040e4:	2300      	movs	r3, #0
 80040e6:	e000      	b.n	80040ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80040e8:	2302      	movs	r3, #2
  }
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	370c      	adds	r7, #12
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr

080040f6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80040f6:	b480      	push	{r7}
 80040f8:	b085      	sub	sp, #20
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
 80040fe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2b20      	cmp	r3, #32
 800410a:	d139      	bne.n	8004180 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004112:	2b01      	cmp	r3, #1
 8004114:	d101      	bne.n	800411a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004116:	2302      	movs	r3, #2
 8004118:	e033      	b.n	8004182 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2201      	movs	r2, #1
 800411e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2224      	movs	r2, #36	@ 0x24
 8004126:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f022 0201 	bic.w	r2, r2, #1
 8004138:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004148:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	021b      	lsls	r3, r3, #8
 800414e:	68fa      	ldr	r2, [r7, #12]
 8004150:	4313      	orrs	r3, r2
 8004152:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68fa      	ldr	r2, [r7, #12]
 800415a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f042 0201 	orr.w	r2, r2, #1
 800416a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2220      	movs	r2, #32
 8004170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800417c:	2300      	movs	r3, #0
 800417e:	e000      	b.n	8004182 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004180:	2302      	movs	r3, #2
  }
}
 8004182:	4618      	mov	r0, r3
 8004184:	3714      	adds	r7, #20
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
	...

08004190 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004190:	b480      	push	{r7}
 8004192:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004194:	4b0d      	ldr	r3, [pc, #52]	@ (80041cc <HAL_PWREx_GetVoltageRange+0x3c>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800419c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041a0:	d102      	bne.n	80041a8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80041a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80041a6:	e00b      	b.n	80041c0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80041a8:	4b08      	ldr	r3, [pc, #32]	@ (80041cc <HAL_PWREx_GetVoltageRange+0x3c>)
 80041aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041b6:	d102      	bne.n	80041be <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80041b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80041bc:	e000      	b.n	80041c0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80041be:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	40007000 	.word	0x40007000

080041d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b085      	sub	sp, #20
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d141      	bne.n	8004262 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80041de:	4b4b      	ldr	r3, [pc, #300]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80041e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041ea:	d131      	bne.n	8004250 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80041ec:	4b47      	ldr	r3, [pc, #284]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041f2:	4a46      	ldr	r2, [pc, #280]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80041f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80041fc:	4b43      	ldr	r3, [pc, #268]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004204:	4a41      	ldr	r2, [pc, #260]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004206:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800420a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800420c:	4b40      	ldr	r3, [pc, #256]	@ (8004310 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	2232      	movs	r2, #50	@ 0x32
 8004212:	fb02 f303 	mul.w	r3, r2, r3
 8004216:	4a3f      	ldr	r2, [pc, #252]	@ (8004314 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004218:	fba2 2303 	umull	r2, r3, r2, r3
 800421c:	0c9b      	lsrs	r3, r3, #18
 800421e:	3301      	adds	r3, #1
 8004220:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004222:	e002      	b.n	800422a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	3b01      	subs	r3, #1
 8004228:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800422a:	4b38      	ldr	r3, [pc, #224]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004232:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004236:	d102      	bne.n	800423e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d1f2      	bne.n	8004224 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800423e:	4b33      	ldr	r3, [pc, #204]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004246:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800424a:	d158      	bne.n	80042fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800424c:	2303      	movs	r3, #3
 800424e:	e057      	b.n	8004300 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004250:	4b2e      	ldr	r3, [pc, #184]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004252:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004256:	4a2d      	ldr	r2, [pc, #180]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004258:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800425c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004260:	e04d      	b.n	80042fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004268:	d141      	bne.n	80042ee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800426a:	4b28      	ldr	r3, [pc, #160]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004272:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004276:	d131      	bne.n	80042dc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004278:	4b24      	ldr	r3, [pc, #144]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800427a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800427e:	4a23      	ldr	r2, [pc, #140]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004280:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004284:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004288:	4b20      	ldr	r3, [pc, #128]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004290:	4a1e      	ldr	r2, [pc, #120]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004292:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004296:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004298:	4b1d      	ldr	r3, [pc, #116]	@ (8004310 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2232      	movs	r2, #50	@ 0x32
 800429e:	fb02 f303 	mul.w	r3, r2, r3
 80042a2:	4a1c      	ldr	r2, [pc, #112]	@ (8004314 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80042a4:	fba2 2303 	umull	r2, r3, r2, r3
 80042a8:	0c9b      	lsrs	r3, r3, #18
 80042aa:	3301      	adds	r3, #1
 80042ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042ae:	e002      	b.n	80042b6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	3b01      	subs	r3, #1
 80042b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042b6:	4b15      	ldr	r3, [pc, #84]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042c2:	d102      	bne.n	80042ca <HAL_PWREx_ControlVoltageScaling+0xfa>
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d1f2      	bne.n	80042b0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80042ca:	4b10      	ldr	r3, [pc, #64]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042cc:	695b      	ldr	r3, [r3, #20]
 80042ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042d6:	d112      	bne.n	80042fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e011      	b.n	8004300 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80042dc:	4b0b      	ldr	r3, [pc, #44]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042e2:	4a0a      	ldr	r2, [pc, #40]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80042ec:	e007      	b.n	80042fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80042ee:	4b07      	ldr	r3, [pc, #28]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80042f6:	4a05      	ldr	r2, [pc, #20]	@ (800430c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80042fc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80042fe:	2300      	movs	r3, #0
}
 8004300:	4618      	mov	r0, r3
 8004302:	3714      	adds	r7, #20
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr
 800430c:	40007000 	.word	0x40007000
 8004310:	20000080 	.word	0x20000080
 8004314:	431bde83 	.word	0x431bde83

08004318 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004318:	b480      	push	{r7}
 800431a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800431c:	4b05      	ldr	r3, [pc, #20]	@ (8004334 <HAL_PWREx_EnableVddIO2+0x1c>)
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	4a04      	ldr	r2, [pc, #16]	@ (8004334 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004322:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004326:	6053      	str	r3, [r2, #4]
}
 8004328:	bf00      	nop
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	40007000 	.word	0x40007000

08004338 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b088      	sub	sp, #32
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d102      	bne.n	800434c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	f000 bc08 	b.w	8004b5c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800434c:	4b96      	ldr	r3, [pc, #600]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	f003 030c 	and.w	r3, r3, #12
 8004354:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004356:	4b94      	ldr	r3, [pc, #592]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	f003 0303 	and.w	r3, r3, #3
 800435e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 0310 	and.w	r3, r3, #16
 8004368:	2b00      	cmp	r3, #0
 800436a:	f000 80e4 	beq.w	8004536 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800436e:	69bb      	ldr	r3, [r7, #24]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d007      	beq.n	8004384 <HAL_RCC_OscConfig+0x4c>
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	2b0c      	cmp	r3, #12
 8004378:	f040 808b 	bne.w	8004492 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	2b01      	cmp	r3, #1
 8004380:	f040 8087 	bne.w	8004492 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004384:	4b88      	ldr	r3, [pc, #544]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0302 	and.w	r3, r3, #2
 800438c:	2b00      	cmp	r3, #0
 800438e:	d005      	beq.n	800439c <HAL_RCC_OscConfig+0x64>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	699b      	ldr	r3, [r3, #24]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d101      	bne.n	800439c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e3df      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6a1a      	ldr	r2, [r3, #32]
 80043a0:	4b81      	ldr	r3, [pc, #516]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 0308 	and.w	r3, r3, #8
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d004      	beq.n	80043b6 <HAL_RCC_OscConfig+0x7e>
 80043ac:	4b7e      	ldr	r3, [pc, #504]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043b4:	e005      	b.n	80043c2 <HAL_RCC_OscConfig+0x8a>
 80043b6:	4b7c      	ldr	r3, [pc, #496]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80043b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043bc:	091b      	lsrs	r3, r3, #4
 80043be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d223      	bcs.n	800440e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a1b      	ldr	r3, [r3, #32]
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 fdcc 	bl	8004f68 <RCC_SetFlashLatencyFromMSIRange>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d001      	beq.n	80043da <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e3c0      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80043da:	4b73      	ldr	r3, [pc, #460]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a72      	ldr	r2, [pc, #456]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80043e0:	f043 0308 	orr.w	r3, r3, #8
 80043e4:	6013      	str	r3, [r2, #0]
 80043e6:	4b70      	ldr	r3, [pc, #448]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	496d      	ldr	r1, [pc, #436]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80043f4:	4313      	orrs	r3, r2
 80043f6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80043f8:	4b6b      	ldr	r3, [pc, #428]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	69db      	ldr	r3, [r3, #28]
 8004404:	021b      	lsls	r3, r3, #8
 8004406:	4968      	ldr	r1, [pc, #416]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 8004408:	4313      	orrs	r3, r2
 800440a:	604b      	str	r3, [r1, #4]
 800440c:	e025      	b.n	800445a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800440e:	4b66      	ldr	r3, [pc, #408]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a65      	ldr	r2, [pc, #404]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 8004414:	f043 0308 	orr.w	r3, r3, #8
 8004418:	6013      	str	r3, [r2, #0]
 800441a:	4b63      	ldr	r3, [pc, #396]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a1b      	ldr	r3, [r3, #32]
 8004426:	4960      	ldr	r1, [pc, #384]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 8004428:	4313      	orrs	r3, r2
 800442a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800442c:	4b5e      	ldr	r3, [pc, #376]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	69db      	ldr	r3, [r3, #28]
 8004438:	021b      	lsls	r3, r3, #8
 800443a:	495b      	ldr	r1, [pc, #364]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 800443c:	4313      	orrs	r3, r2
 800443e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004440:	69bb      	ldr	r3, [r7, #24]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d109      	bne.n	800445a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6a1b      	ldr	r3, [r3, #32]
 800444a:	4618      	mov	r0, r3
 800444c:	f000 fd8c 	bl	8004f68 <RCC_SetFlashLatencyFromMSIRange>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d001      	beq.n	800445a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e380      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800445a:	f000 fcc1 	bl	8004de0 <HAL_RCC_GetSysClockFreq>
 800445e:	4602      	mov	r2, r0
 8004460:	4b51      	ldr	r3, [pc, #324]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	091b      	lsrs	r3, r3, #4
 8004466:	f003 030f 	and.w	r3, r3, #15
 800446a:	4950      	ldr	r1, [pc, #320]	@ (80045ac <HAL_RCC_OscConfig+0x274>)
 800446c:	5ccb      	ldrb	r3, [r1, r3]
 800446e:	f003 031f 	and.w	r3, r3, #31
 8004472:	fa22 f303 	lsr.w	r3, r2, r3
 8004476:	4a4e      	ldr	r2, [pc, #312]	@ (80045b0 <HAL_RCC_OscConfig+0x278>)
 8004478:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800447a:	4b4e      	ldr	r3, [pc, #312]	@ (80045b4 <HAL_RCC_OscConfig+0x27c>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4618      	mov	r0, r3
 8004480:	f7fe fca4 	bl	8002dcc <HAL_InitTick>
 8004484:	4603      	mov	r3, r0
 8004486:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004488:	7bfb      	ldrb	r3, [r7, #15]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d052      	beq.n	8004534 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800448e:	7bfb      	ldrb	r3, [r7, #15]
 8004490:	e364      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d032      	beq.n	8004500 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800449a:	4b43      	ldr	r3, [pc, #268]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a42      	ldr	r2, [pc, #264]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80044a0:	f043 0301 	orr.w	r3, r3, #1
 80044a4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80044a6:	f7fe fce1 	bl	8002e6c <HAL_GetTick>
 80044aa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044ac:	e008      	b.n	80044c0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80044ae:	f7fe fcdd 	bl	8002e6c <HAL_GetTick>
 80044b2:	4602      	mov	r2, r0
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d901      	bls.n	80044c0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80044bc:	2303      	movs	r3, #3
 80044be:	e34d      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044c0:	4b39      	ldr	r3, [pc, #228]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d0f0      	beq.n	80044ae <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044cc:	4b36      	ldr	r3, [pc, #216]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a35      	ldr	r2, [pc, #212]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80044d2:	f043 0308 	orr.w	r3, r3, #8
 80044d6:	6013      	str	r3, [r2, #0]
 80044d8:	4b33      	ldr	r3, [pc, #204]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a1b      	ldr	r3, [r3, #32]
 80044e4:	4930      	ldr	r1, [pc, #192]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044ea:	4b2f      	ldr	r3, [pc, #188]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	69db      	ldr	r3, [r3, #28]
 80044f6:	021b      	lsls	r3, r3, #8
 80044f8:	492b      	ldr	r1, [pc, #172]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80044fa:	4313      	orrs	r3, r2
 80044fc:	604b      	str	r3, [r1, #4]
 80044fe:	e01a      	b.n	8004536 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004500:	4b29      	ldr	r3, [pc, #164]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a28      	ldr	r2, [pc, #160]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 8004506:	f023 0301 	bic.w	r3, r3, #1
 800450a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800450c:	f7fe fcae 	bl	8002e6c <HAL_GetTick>
 8004510:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004512:	e008      	b.n	8004526 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004514:	f7fe fcaa 	bl	8002e6c <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	2b02      	cmp	r3, #2
 8004520:	d901      	bls.n	8004526 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e31a      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004526:	4b20      	ldr	r3, [pc, #128]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 0302 	and.w	r3, r3, #2
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1f0      	bne.n	8004514 <HAL_RCC_OscConfig+0x1dc>
 8004532:	e000      	b.n	8004536 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004534:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 0301 	and.w	r3, r3, #1
 800453e:	2b00      	cmp	r3, #0
 8004540:	d073      	beq.n	800462a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	2b08      	cmp	r3, #8
 8004546:	d005      	beq.n	8004554 <HAL_RCC_OscConfig+0x21c>
 8004548:	69bb      	ldr	r3, [r7, #24]
 800454a:	2b0c      	cmp	r3, #12
 800454c:	d10e      	bne.n	800456c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	2b03      	cmp	r3, #3
 8004552:	d10b      	bne.n	800456c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004554:	4b14      	ldr	r3, [pc, #80]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d063      	beq.n	8004628 <HAL_RCC_OscConfig+0x2f0>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d15f      	bne.n	8004628 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e2f7      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004574:	d106      	bne.n	8004584 <HAL_RCC_OscConfig+0x24c>
 8004576:	4b0c      	ldr	r3, [pc, #48]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a0b      	ldr	r2, [pc, #44]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 800457c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004580:	6013      	str	r3, [r2, #0]
 8004582:	e025      	b.n	80045d0 <HAL_RCC_OscConfig+0x298>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800458c:	d114      	bne.n	80045b8 <HAL_RCC_OscConfig+0x280>
 800458e:	4b06      	ldr	r3, [pc, #24]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a05      	ldr	r2, [pc, #20]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 8004594:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004598:	6013      	str	r3, [r2, #0]
 800459a:	4b03      	ldr	r3, [pc, #12]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a02      	ldr	r2, [pc, #8]	@ (80045a8 <HAL_RCC_OscConfig+0x270>)
 80045a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045a4:	6013      	str	r3, [r2, #0]
 80045a6:	e013      	b.n	80045d0 <HAL_RCC_OscConfig+0x298>
 80045a8:	40021000 	.word	0x40021000
 80045ac:	0800bff0 	.word	0x0800bff0
 80045b0:	20000080 	.word	0x20000080
 80045b4:	20000084 	.word	0x20000084
 80045b8:	4ba0      	ldr	r3, [pc, #640]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a9f      	ldr	r2, [pc, #636]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 80045be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045c2:	6013      	str	r3, [r2, #0]
 80045c4:	4b9d      	ldr	r3, [pc, #628]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a9c      	ldr	r2, [pc, #624]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 80045ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d013      	beq.n	8004600 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d8:	f7fe fc48 	bl	8002e6c <HAL_GetTick>
 80045dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045de:	e008      	b.n	80045f2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045e0:	f7fe fc44 	bl	8002e6c <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	2b64      	cmp	r3, #100	@ 0x64
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e2b4      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045f2:	4b92      	ldr	r3, [pc, #584]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d0f0      	beq.n	80045e0 <HAL_RCC_OscConfig+0x2a8>
 80045fe:	e014      	b.n	800462a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004600:	f7fe fc34 	bl	8002e6c <HAL_GetTick>
 8004604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004606:	e008      	b.n	800461a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004608:	f7fe fc30 	bl	8002e6c <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	2b64      	cmp	r3, #100	@ 0x64
 8004614:	d901      	bls.n	800461a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e2a0      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800461a:	4b88      	ldr	r3, [pc, #544]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d1f0      	bne.n	8004608 <HAL_RCC_OscConfig+0x2d0>
 8004626:	e000      	b.n	800462a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004628:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d060      	beq.n	80046f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004636:	69bb      	ldr	r3, [r7, #24]
 8004638:	2b04      	cmp	r3, #4
 800463a:	d005      	beq.n	8004648 <HAL_RCC_OscConfig+0x310>
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	2b0c      	cmp	r3, #12
 8004640:	d119      	bne.n	8004676 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	2b02      	cmp	r3, #2
 8004646:	d116      	bne.n	8004676 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004648:	4b7c      	ldr	r3, [pc, #496]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004650:	2b00      	cmp	r3, #0
 8004652:	d005      	beq.n	8004660 <HAL_RCC_OscConfig+0x328>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d101      	bne.n	8004660 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e27d      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004660:	4b76      	ldr	r3, [pc, #472]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	691b      	ldr	r3, [r3, #16]
 800466c:	061b      	lsls	r3, r3, #24
 800466e:	4973      	ldr	r1, [pc, #460]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 8004670:	4313      	orrs	r3, r2
 8004672:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004674:	e040      	b.n	80046f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d023      	beq.n	80046c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800467e:	4b6f      	ldr	r3, [pc, #444]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a6e      	ldr	r2, [pc, #440]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 8004684:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004688:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800468a:	f7fe fbef 	bl	8002e6c <HAL_GetTick>
 800468e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004690:	e008      	b.n	80046a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004692:	f7fe fbeb 	bl	8002e6c <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	2b02      	cmp	r3, #2
 800469e:	d901      	bls.n	80046a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e25b      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80046a4:	4b65      	ldr	r3, [pc, #404]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d0f0      	beq.n	8004692 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046b0:	4b62      	ldr	r3, [pc, #392]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	691b      	ldr	r3, [r3, #16]
 80046bc:	061b      	lsls	r3, r3, #24
 80046be:	495f      	ldr	r1, [pc, #380]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	604b      	str	r3, [r1, #4]
 80046c4:	e018      	b.n	80046f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046c6:	4b5d      	ldr	r3, [pc, #372]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a5c      	ldr	r2, [pc, #368]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 80046cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046d2:	f7fe fbcb 	bl	8002e6c <HAL_GetTick>
 80046d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80046d8:	e008      	b.n	80046ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046da:	f7fe fbc7 	bl	8002e6c <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d901      	bls.n	80046ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e237      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80046ec:	4b53      	ldr	r3, [pc, #332]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d1f0      	bne.n	80046da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 0308 	and.w	r3, r3, #8
 8004700:	2b00      	cmp	r3, #0
 8004702:	d03c      	beq.n	800477e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	695b      	ldr	r3, [r3, #20]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d01c      	beq.n	8004746 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800470c:	4b4b      	ldr	r3, [pc, #300]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 800470e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004712:	4a4a      	ldr	r2, [pc, #296]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 8004714:	f043 0301 	orr.w	r3, r3, #1
 8004718:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800471c:	f7fe fba6 	bl	8002e6c <HAL_GetTick>
 8004720:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004722:	e008      	b.n	8004736 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004724:	f7fe fba2 	bl	8002e6c <HAL_GetTick>
 8004728:	4602      	mov	r2, r0
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	2b02      	cmp	r3, #2
 8004730:	d901      	bls.n	8004736 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004732:	2303      	movs	r3, #3
 8004734:	e212      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004736:	4b41      	ldr	r3, [pc, #260]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 8004738:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800473c:	f003 0302 	and.w	r3, r3, #2
 8004740:	2b00      	cmp	r3, #0
 8004742:	d0ef      	beq.n	8004724 <HAL_RCC_OscConfig+0x3ec>
 8004744:	e01b      	b.n	800477e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004746:	4b3d      	ldr	r3, [pc, #244]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 8004748:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800474c:	4a3b      	ldr	r2, [pc, #236]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 800474e:	f023 0301 	bic.w	r3, r3, #1
 8004752:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004756:	f7fe fb89 	bl	8002e6c <HAL_GetTick>
 800475a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800475c:	e008      	b.n	8004770 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800475e:	f7fe fb85 	bl	8002e6c <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	2b02      	cmp	r3, #2
 800476a:	d901      	bls.n	8004770 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800476c:	2303      	movs	r3, #3
 800476e:	e1f5      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004770:	4b32      	ldr	r3, [pc, #200]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 8004772:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b00      	cmp	r3, #0
 800477c:	d1ef      	bne.n	800475e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0304 	and.w	r3, r3, #4
 8004786:	2b00      	cmp	r3, #0
 8004788:	f000 80a6 	beq.w	80048d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800478c:	2300      	movs	r3, #0
 800478e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004790:	4b2a      	ldr	r3, [pc, #168]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 8004792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004794:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004798:	2b00      	cmp	r3, #0
 800479a:	d10d      	bne.n	80047b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800479c:	4b27      	ldr	r3, [pc, #156]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 800479e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047a0:	4a26      	ldr	r2, [pc, #152]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 80047a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80047a8:	4b24      	ldr	r3, [pc, #144]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 80047aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047b0:	60bb      	str	r3, [r7, #8]
 80047b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047b4:	2301      	movs	r3, #1
 80047b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047b8:	4b21      	ldr	r3, [pc, #132]	@ (8004840 <HAL_RCC_OscConfig+0x508>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d118      	bne.n	80047f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047c4:	4b1e      	ldr	r3, [pc, #120]	@ (8004840 <HAL_RCC_OscConfig+0x508>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a1d      	ldr	r2, [pc, #116]	@ (8004840 <HAL_RCC_OscConfig+0x508>)
 80047ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047d0:	f7fe fb4c 	bl	8002e6c <HAL_GetTick>
 80047d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047d6:	e008      	b.n	80047ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047d8:	f7fe fb48 	bl	8002e6c <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e1b8      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047ea:	4b15      	ldr	r3, [pc, #84]	@ (8004840 <HAL_RCC_OscConfig+0x508>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d0f0      	beq.n	80047d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d108      	bne.n	8004810 <HAL_RCC_OscConfig+0x4d8>
 80047fe:	4b0f      	ldr	r3, [pc, #60]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 8004800:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004804:	4a0d      	ldr	r2, [pc, #52]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 8004806:	f043 0301 	orr.w	r3, r3, #1
 800480a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800480e:	e029      	b.n	8004864 <HAL_RCC_OscConfig+0x52c>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	2b05      	cmp	r3, #5
 8004816:	d115      	bne.n	8004844 <HAL_RCC_OscConfig+0x50c>
 8004818:	4b08      	ldr	r3, [pc, #32]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 800481a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800481e:	4a07      	ldr	r2, [pc, #28]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 8004820:	f043 0304 	orr.w	r3, r3, #4
 8004824:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004828:	4b04      	ldr	r3, [pc, #16]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 800482a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800482e:	4a03      	ldr	r2, [pc, #12]	@ (800483c <HAL_RCC_OscConfig+0x504>)
 8004830:	f043 0301 	orr.w	r3, r3, #1
 8004834:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004838:	e014      	b.n	8004864 <HAL_RCC_OscConfig+0x52c>
 800483a:	bf00      	nop
 800483c:	40021000 	.word	0x40021000
 8004840:	40007000 	.word	0x40007000
 8004844:	4b9d      	ldr	r3, [pc, #628]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 8004846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800484a:	4a9c      	ldr	r2, [pc, #624]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 800484c:	f023 0301 	bic.w	r3, r3, #1
 8004850:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004854:	4b99      	ldr	r3, [pc, #612]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 8004856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800485a:	4a98      	ldr	r2, [pc, #608]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 800485c:	f023 0304 	bic.w	r3, r3, #4
 8004860:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d016      	beq.n	800489a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800486c:	f7fe fafe 	bl	8002e6c <HAL_GetTick>
 8004870:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004872:	e00a      	b.n	800488a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004874:	f7fe fafa 	bl	8002e6c <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004882:	4293      	cmp	r3, r2
 8004884:	d901      	bls.n	800488a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e168      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800488a:	4b8c      	ldr	r3, [pc, #560]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 800488c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	2b00      	cmp	r3, #0
 8004896:	d0ed      	beq.n	8004874 <HAL_RCC_OscConfig+0x53c>
 8004898:	e015      	b.n	80048c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800489a:	f7fe fae7 	bl	8002e6c <HAL_GetTick>
 800489e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80048a0:	e00a      	b.n	80048b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048a2:	f7fe fae3 	bl	8002e6c <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d901      	bls.n	80048b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80048b4:	2303      	movs	r3, #3
 80048b6:	e151      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80048b8:	4b80      	ldr	r3, [pc, #512]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 80048ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048be:	f003 0302 	and.w	r3, r3, #2
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d1ed      	bne.n	80048a2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048c6:	7ffb      	ldrb	r3, [r7, #31]
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d105      	bne.n	80048d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048cc:	4b7b      	ldr	r3, [pc, #492]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 80048ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048d0:	4a7a      	ldr	r2, [pc, #488]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 80048d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048d6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 0320 	and.w	r3, r3, #32
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d03c      	beq.n	800495e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d01c      	beq.n	8004926 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80048ec:	4b73      	ldr	r3, [pc, #460]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 80048ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048f2:	4a72      	ldr	r2, [pc, #456]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 80048f4:	f043 0301 	orr.w	r3, r3, #1
 80048f8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048fc:	f7fe fab6 	bl	8002e6c <HAL_GetTick>
 8004900:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004902:	e008      	b.n	8004916 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004904:	f7fe fab2 	bl	8002e6c <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	2b02      	cmp	r3, #2
 8004910:	d901      	bls.n	8004916 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004912:	2303      	movs	r3, #3
 8004914:	e122      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004916:	4b69      	ldr	r3, [pc, #420]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 8004918:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	2b00      	cmp	r3, #0
 8004922:	d0ef      	beq.n	8004904 <HAL_RCC_OscConfig+0x5cc>
 8004924:	e01b      	b.n	800495e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004926:	4b65      	ldr	r3, [pc, #404]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 8004928:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800492c:	4a63      	ldr	r2, [pc, #396]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 800492e:	f023 0301 	bic.w	r3, r3, #1
 8004932:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004936:	f7fe fa99 	bl	8002e6c <HAL_GetTick>
 800493a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800493c:	e008      	b.n	8004950 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800493e:	f7fe fa95 	bl	8002e6c <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	2b02      	cmp	r3, #2
 800494a:	d901      	bls.n	8004950 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e105      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004950:	4b5a      	ldr	r3, [pc, #360]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 8004952:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004956:	f003 0302 	and.w	r3, r3, #2
 800495a:	2b00      	cmp	r3, #0
 800495c:	d1ef      	bne.n	800493e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004962:	2b00      	cmp	r3, #0
 8004964:	f000 80f9 	beq.w	8004b5a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800496c:	2b02      	cmp	r3, #2
 800496e:	f040 80cf 	bne.w	8004b10 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004972:	4b52      	ldr	r3, [pc, #328]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	f003 0203 	and.w	r2, r3, #3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004982:	429a      	cmp	r2, r3
 8004984:	d12c      	bne.n	80049e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004990:	3b01      	subs	r3, #1
 8004992:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004994:	429a      	cmp	r2, r3
 8004996:	d123      	bne.n	80049e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049a2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d11b      	bne.n	80049e0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d113      	bne.n	80049e0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049c2:	085b      	lsrs	r3, r3, #1
 80049c4:	3b01      	subs	r3, #1
 80049c6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d109      	bne.n	80049e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049d6:	085b      	lsrs	r3, r3, #1
 80049d8:	3b01      	subs	r3, #1
 80049da:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049dc:	429a      	cmp	r2, r3
 80049de:	d071      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80049e0:	69bb      	ldr	r3, [r7, #24]
 80049e2:	2b0c      	cmp	r3, #12
 80049e4:	d068      	beq.n	8004ab8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80049e6:	4b35      	ldr	r3, [pc, #212]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d105      	bne.n	80049fe <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80049f2:	4b32      	ldr	r3, [pc, #200]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d001      	beq.n	8004a02 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e0ac      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004a02:	4b2e      	ldr	r3, [pc, #184]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a2d      	ldr	r2, [pc, #180]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 8004a08:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a0c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004a0e:	f7fe fa2d 	bl	8002e6c <HAL_GetTick>
 8004a12:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a14:	e008      	b.n	8004a28 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a16:	f7fe fa29 	bl	8002e6c <HAL_GetTick>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d901      	bls.n	8004a28 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004a24:	2303      	movs	r3, #3
 8004a26:	e099      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a28:	4b24      	ldr	r3, [pc, #144]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d1f0      	bne.n	8004a16 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a34:	4b21      	ldr	r3, [pc, #132]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 8004a36:	68da      	ldr	r2, [r3, #12]
 8004a38:	4b21      	ldr	r3, [pc, #132]	@ (8004ac0 <HAL_RCC_OscConfig+0x788>)
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004a44:	3a01      	subs	r2, #1
 8004a46:	0112      	lsls	r2, r2, #4
 8004a48:	4311      	orrs	r1, r2
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004a4e:	0212      	lsls	r2, r2, #8
 8004a50:	4311      	orrs	r1, r2
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004a56:	0852      	lsrs	r2, r2, #1
 8004a58:	3a01      	subs	r2, #1
 8004a5a:	0552      	lsls	r2, r2, #21
 8004a5c:	4311      	orrs	r1, r2
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004a62:	0852      	lsrs	r2, r2, #1
 8004a64:	3a01      	subs	r2, #1
 8004a66:	0652      	lsls	r2, r2, #25
 8004a68:	4311      	orrs	r1, r2
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004a6e:	06d2      	lsls	r2, r2, #27
 8004a70:	430a      	orrs	r2, r1
 8004a72:	4912      	ldr	r1, [pc, #72]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 8004a74:	4313      	orrs	r3, r2
 8004a76:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004a78:	4b10      	ldr	r3, [pc, #64]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a0f      	ldr	r2, [pc, #60]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 8004a7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a82:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004a84:	4b0d      	ldr	r3, [pc, #52]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	4a0c      	ldr	r2, [pc, #48]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 8004a8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a8e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004a90:	f7fe f9ec 	bl	8002e6c <HAL_GetTick>
 8004a94:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a96:	e008      	b.n	8004aaa <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a98:	f7fe f9e8 	bl	8002e6c <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e058      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004aaa:	4b04      	ldr	r3, [pc, #16]	@ (8004abc <HAL_RCC_OscConfig+0x784>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d0f0      	beq.n	8004a98 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ab6:	e050      	b.n	8004b5a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	e04f      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
 8004abc:	40021000 	.word	0x40021000
 8004ac0:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ac4:	4b27      	ldr	r3, [pc, #156]	@ (8004b64 <HAL_RCC_OscConfig+0x82c>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d144      	bne.n	8004b5a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004ad0:	4b24      	ldr	r3, [pc, #144]	@ (8004b64 <HAL_RCC_OscConfig+0x82c>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a23      	ldr	r2, [pc, #140]	@ (8004b64 <HAL_RCC_OscConfig+0x82c>)
 8004ad6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ada:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004adc:	4b21      	ldr	r3, [pc, #132]	@ (8004b64 <HAL_RCC_OscConfig+0x82c>)
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	4a20      	ldr	r2, [pc, #128]	@ (8004b64 <HAL_RCC_OscConfig+0x82c>)
 8004ae2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ae6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004ae8:	f7fe f9c0 	bl	8002e6c <HAL_GetTick>
 8004aec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004aee:	e008      	b.n	8004b02 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004af0:	f7fe f9bc 	bl	8002e6c <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e02c      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b02:	4b18      	ldr	r3, [pc, #96]	@ (8004b64 <HAL_RCC_OscConfig+0x82c>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d0f0      	beq.n	8004af0 <HAL_RCC_OscConfig+0x7b8>
 8004b0e:	e024      	b.n	8004b5a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b10:	69bb      	ldr	r3, [r7, #24]
 8004b12:	2b0c      	cmp	r3, #12
 8004b14:	d01f      	beq.n	8004b56 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b16:	4b13      	ldr	r3, [pc, #76]	@ (8004b64 <HAL_RCC_OscConfig+0x82c>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a12      	ldr	r2, [pc, #72]	@ (8004b64 <HAL_RCC_OscConfig+0x82c>)
 8004b1c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b22:	f7fe f9a3 	bl	8002e6c <HAL_GetTick>
 8004b26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b28:	e008      	b.n	8004b3c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b2a:	f7fe f99f 	bl	8002e6c <HAL_GetTick>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	1ad3      	subs	r3, r2, r3
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	d901      	bls.n	8004b3c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004b38:	2303      	movs	r3, #3
 8004b3a:	e00f      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b3c:	4b09      	ldr	r3, [pc, #36]	@ (8004b64 <HAL_RCC_OscConfig+0x82c>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d1f0      	bne.n	8004b2a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004b48:	4b06      	ldr	r3, [pc, #24]	@ (8004b64 <HAL_RCC_OscConfig+0x82c>)
 8004b4a:	68da      	ldr	r2, [r3, #12]
 8004b4c:	4905      	ldr	r1, [pc, #20]	@ (8004b64 <HAL_RCC_OscConfig+0x82c>)
 8004b4e:	4b06      	ldr	r3, [pc, #24]	@ (8004b68 <HAL_RCC_OscConfig+0x830>)
 8004b50:	4013      	ands	r3, r2
 8004b52:	60cb      	str	r3, [r1, #12]
 8004b54:	e001      	b.n	8004b5a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e000      	b.n	8004b5c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004b5a:	2300      	movs	r3, #0
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3720      	adds	r7, #32
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	40021000 	.word	0x40021000
 8004b68:	feeefffc 	.word	0xfeeefffc

08004b6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b086      	sub	sp, #24
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004b76:	2300      	movs	r3, #0
 8004b78:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d101      	bne.n	8004b84 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e11d      	b.n	8004dc0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b84:	4b90      	ldr	r3, [pc, #576]	@ (8004dc8 <HAL_RCC_ClockConfig+0x25c>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 030f 	and.w	r3, r3, #15
 8004b8c:	683a      	ldr	r2, [r7, #0]
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d910      	bls.n	8004bb4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b92:	4b8d      	ldr	r3, [pc, #564]	@ (8004dc8 <HAL_RCC_ClockConfig+0x25c>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f023 020f 	bic.w	r2, r3, #15
 8004b9a:	498b      	ldr	r1, [pc, #556]	@ (8004dc8 <HAL_RCC_ClockConfig+0x25c>)
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ba2:	4b89      	ldr	r3, [pc, #548]	@ (8004dc8 <HAL_RCC_ClockConfig+0x25c>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 030f 	and.w	r3, r3, #15
 8004baa:	683a      	ldr	r2, [r7, #0]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d001      	beq.n	8004bb4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e105      	b.n	8004dc0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 0302 	and.w	r3, r3, #2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d010      	beq.n	8004be2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	689a      	ldr	r2, [r3, #8]
 8004bc4:	4b81      	ldr	r3, [pc, #516]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d908      	bls.n	8004be2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bd0:	4b7e      	ldr	r3, [pc, #504]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	497b      	ldr	r1, [pc, #492]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004bde:	4313      	orrs	r3, r2
 8004be0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0301 	and.w	r3, r3, #1
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d079      	beq.n	8004ce2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	2b03      	cmp	r3, #3
 8004bf4:	d11e      	bne.n	8004c34 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bf6:	4b75      	ldr	r3, [pc, #468]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d101      	bne.n	8004c06 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e0dc      	b.n	8004dc0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004c06:	f000 fa09 	bl	800501c <RCC_GetSysClockFreqFromPLLSource>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	4a70      	ldr	r2, [pc, #448]	@ (8004dd0 <HAL_RCC_ClockConfig+0x264>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d946      	bls.n	8004ca0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004c12:	4b6e      	ldr	r3, [pc, #440]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d140      	bne.n	8004ca0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004c1e:	4b6b      	ldr	r3, [pc, #428]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c26:	4a69      	ldr	r2, [pc, #420]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004c28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c2c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004c2e:	2380      	movs	r3, #128	@ 0x80
 8004c30:	617b      	str	r3, [r7, #20]
 8004c32:	e035      	b.n	8004ca0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	2b02      	cmp	r3, #2
 8004c3a:	d107      	bne.n	8004c4c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c3c:	4b63      	ldr	r3, [pc, #396]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d115      	bne.n	8004c74 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e0b9      	b.n	8004dc0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d107      	bne.n	8004c64 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004c54:	4b5d      	ldr	r3, [pc, #372]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 0302 	and.w	r3, r3, #2
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d109      	bne.n	8004c74 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e0ad      	b.n	8004dc0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c64:	4b59      	ldr	r3, [pc, #356]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d101      	bne.n	8004c74 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	e0a5      	b.n	8004dc0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004c74:	f000 f8b4 	bl	8004de0 <HAL_RCC_GetSysClockFreq>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	4a55      	ldr	r2, [pc, #340]	@ (8004dd0 <HAL_RCC_ClockConfig+0x264>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d90f      	bls.n	8004ca0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004c80:	4b52      	ldr	r3, [pc, #328]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d109      	bne.n	8004ca0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004c8c:	4b4f      	ldr	r3, [pc, #316]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c94:	4a4d      	ldr	r2, [pc, #308]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004c96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c9a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004c9c:	2380      	movs	r3, #128	@ 0x80
 8004c9e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004ca0:	4b4a      	ldr	r3, [pc, #296]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	f023 0203 	bic.w	r2, r3, #3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	4947      	ldr	r1, [pc, #284]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cb2:	f7fe f8db 	bl	8002e6c <HAL_GetTick>
 8004cb6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cb8:	e00a      	b.n	8004cd0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cba:	f7fe f8d7 	bl	8002e6c <HAL_GetTick>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d901      	bls.n	8004cd0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004ccc:	2303      	movs	r3, #3
 8004cce:	e077      	b.n	8004dc0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cd0:	4b3e      	ldr	r3, [pc, #248]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f003 020c 	and.w	r2, r3, #12
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d1eb      	bne.n	8004cba <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	2b80      	cmp	r3, #128	@ 0x80
 8004ce6:	d105      	bne.n	8004cf4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004ce8:	4b38      	ldr	r3, [pc, #224]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	4a37      	ldr	r2, [pc, #220]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004cee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cf2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0302 	and.w	r3, r3, #2
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d010      	beq.n	8004d22 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689a      	ldr	r2, [r3, #8]
 8004d04:	4b31      	ldr	r3, [pc, #196]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d208      	bcs.n	8004d22 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d10:	4b2e      	ldr	r3, [pc, #184]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	492b      	ldr	r1, [pc, #172]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d22:	4b29      	ldr	r3, [pc, #164]	@ (8004dc8 <HAL_RCC_ClockConfig+0x25c>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 030f 	and.w	r3, r3, #15
 8004d2a:	683a      	ldr	r2, [r7, #0]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d210      	bcs.n	8004d52 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d30:	4b25      	ldr	r3, [pc, #148]	@ (8004dc8 <HAL_RCC_ClockConfig+0x25c>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f023 020f 	bic.w	r2, r3, #15
 8004d38:	4923      	ldr	r1, [pc, #140]	@ (8004dc8 <HAL_RCC_ClockConfig+0x25c>)
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d40:	4b21      	ldr	r3, [pc, #132]	@ (8004dc8 <HAL_RCC_ClockConfig+0x25c>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 030f 	and.w	r3, r3, #15
 8004d48:	683a      	ldr	r2, [r7, #0]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d001      	beq.n	8004d52 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e036      	b.n	8004dc0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 0304 	and.w	r3, r3, #4
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d008      	beq.n	8004d70 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d5e:	4b1b      	ldr	r3, [pc, #108]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	4918      	ldr	r1, [pc, #96]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0308 	and.w	r3, r3, #8
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d009      	beq.n	8004d90 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d7c:	4b13      	ldr	r3, [pc, #76]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	691b      	ldr	r3, [r3, #16]
 8004d88:	00db      	lsls	r3, r3, #3
 8004d8a:	4910      	ldr	r1, [pc, #64]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d90:	f000 f826 	bl	8004de0 <HAL_RCC_GetSysClockFreq>
 8004d94:	4602      	mov	r2, r0
 8004d96:	4b0d      	ldr	r3, [pc, #52]	@ (8004dcc <HAL_RCC_ClockConfig+0x260>)
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	091b      	lsrs	r3, r3, #4
 8004d9c:	f003 030f 	and.w	r3, r3, #15
 8004da0:	490c      	ldr	r1, [pc, #48]	@ (8004dd4 <HAL_RCC_ClockConfig+0x268>)
 8004da2:	5ccb      	ldrb	r3, [r1, r3]
 8004da4:	f003 031f 	and.w	r3, r3, #31
 8004da8:	fa22 f303 	lsr.w	r3, r2, r3
 8004dac:	4a0a      	ldr	r2, [pc, #40]	@ (8004dd8 <HAL_RCC_ClockConfig+0x26c>)
 8004dae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004db0:	4b0a      	ldr	r3, [pc, #40]	@ (8004ddc <HAL_RCC_ClockConfig+0x270>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4618      	mov	r0, r3
 8004db6:	f7fe f809 	bl	8002dcc <HAL_InitTick>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	73fb      	strb	r3, [r7, #15]

  return status;
 8004dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3718      	adds	r7, #24
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}
 8004dc8:	40022000 	.word	0x40022000
 8004dcc:	40021000 	.word	0x40021000
 8004dd0:	04c4b400 	.word	0x04c4b400
 8004dd4:	0800bff0 	.word	0x0800bff0
 8004dd8:	20000080 	.word	0x20000080
 8004ddc:	20000084 	.word	0x20000084

08004de0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b089      	sub	sp, #36	@ 0x24
 8004de4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004de6:	2300      	movs	r3, #0
 8004de8:	61fb      	str	r3, [r7, #28]
 8004dea:	2300      	movs	r3, #0
 8004dec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004dee:	4b3e      	ldr	r3, [pc, #248]	@ (8004ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	f003 030c 	and.w	r3, r3, #12
 8004df6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004df8:	4b3b      	ldr	r3, [pc, #236]	@ (8004ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	f003 0303 	and.w	r3, r3, #3
 8004e00:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d005      	beq.n	8004e14 <HAL_RCC_GetSysClockFreq+0x34>
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	2b0c      	cmp	r3, #12
 8004e0c:	d121      	bne.n	8004e52 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d11e      	bne.n	8004e52 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004e14:	4b34      	ldr	r3, [pc, #208]	@ (8004ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 0308 	and.w	r3, r3, #8
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d107      	bne.n	8004e30 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004e20:	4b31      	ldr	r3, [pc, #196]	@ (8004ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e26:	0a1b      	lsrs	r3, r3, #8
 8004e28:	f003 030f 	and.w	r3, r3, #15
 8004e2c:	61fb      	str	r3, [r7, #28]
 8004e2e:	e005      	b.n	8004e3c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004e30:	4b2d      	ldr	r3, [pc, #180]	@ (8004ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	091b      	lsrs	r3, r3, #4
 8004e36:	f003 030f 	and.w	r3, r3, #15
 8004e3a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004e3c:	4a2b      	ldr	r2, [pc, #172]	@ (8004eec <HAL_RCC_GetSysClockFreq+0x10c>)
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e44:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d10d      	bne.n	8004e68 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e50:	e00a      	b.n	8004e68 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	2b04      	cmp	r3, #4
 8004e56:	d102      	bne.n	8004e5e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004e58:	4b25      	ldr	r3, [pc, #148]	@ (8004ef0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004e5a:	61bb      	str	r3, [r7, #24]
 8004e5c:	e004      	b.n	8004e68 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	2b08      	cmp	r3, #8
 8004e62:	d101      	bne.n	8004e68 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004e64:	4b23      	ldr	r3, [pc, #140]	@ (8004ef4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004e66:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	2b0c      	cmp	r3, #12
 8004e6c:	d134      	bne.n	8004ed8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e6e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	f003 0303 	and.w	r3, r3, #3
 8004e76:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	2b02      	cmp	r3, #2
 8004e7c:	d003      	beq.n	8004e86 <HAL_RCC_GetSysClockFreq+0xa6>
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	2b03      	cmp	r3, #3
 8004e82:	d003      	beq.n	8004e8c <HAL_RCC_GetSysClockFreq+0xac>
 8004e84:	e005      	b.n	8004e92 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004e86:	4b1a      	ldr	r3, [pc, #104]	@ (8004ef0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004e88:	617b      	str	r3, [r7, #20]
      break;
 8004e8a:	e005      	b.n	8004e98 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004e8c:	4b19      	ldr	r3, [pc, #100]	@ (8004ef4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004e8e:	617b      	str	r3, [r7, #20]
      break;
 8004e90:	e002      	b.n	8004e98 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	617b      	str	r3, [r7, #20]
      break;
 8004e96:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e98:	4b13      	ldr	r3, [pc, #76]	@ (8004ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	091b      	lsrs	r3, r3, #4
 8004e9e:	f003 030f 	and.w	r3, r3, #15
 8004ea2:	3301      	adds	r3, #1
 8004ea4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004ea6:	4b10      	ldr	r3, [pc, #64]	@ (8004ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	0a1b      	lsrs	r3, r3, #8
 8004eac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004eb0:	697a      	ldr	r2, [r7, #20]
 8004eb2:	fb03 f202 	mul.w	r2, r3, r2
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ebc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8004ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	0e5b      	lsrs	r3, r3, #25
 8004ec4:	f003 0303 	and.w	r3, r3, #3
 8004ec8:	3301      	adds	r3, #1
 8004eca:	005b      	lsls	r3, r3, #1
 8004ecc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004ece:	697a      	ldr	r2, [r7, #20]
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004ed8:	69bb      	ldr	r3, [r7, #24]
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3724      	adds	r7, #36	@ 0x24
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	40021000 	.word	0x40021000
 8004eec:	0800c008 	.word	0x0800c008
 8004ef0:	00f42400 	.word	0x00f42400
 8004ef4:	007a1200 	.word	0x007a1200

08004ef8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004efc:	4b03      	ldr	r3, [pc, #12]	@ (8004f0c <HAL_RCC_GetHCLKFreq+0x14>)
 8004efe:	681b      	ldr	r3, [r3, #0]
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr
 8004f0a:	bf00      	nop
 8004f0c:	20000080 	.word	0x20000080

08004f10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004f14:	f7ff fff0 	bl	8004ef8 <HAL_RCC_GetHCLKFreq>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	4b06      	ldr	r3, [pc, #24]	@ (8004f34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	0a1b      	lsrs	r3, r3, #8
 8004f20:	f003 0307 	and.w	r3, r3, #7
 8004f24:	4904      	ldr	r1, [pc, #16]	@ (8004f38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004f26:	5ccb      	ldrb	r3, [r1, r3]
 8004f28:	f003 031f 	and.w	r3, r3, #31
 8004f2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	bd80      	pop	{r7, pc}
 8004f34:	40021000 	.word	0x40021000
 8004f38:	0800c000 	.word	0x0800c000

08004f3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004f40:	f7ff ffda 	bl	8004ef8 <HAL_RCC_GetHCLKFreq>
 8004f44:	4602      	mov	r2, r0
 8004f46:	4b06      	ldr	r3, [pc, #24]	@ (8004f60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	0adb      	lsrs	r3, r3, #11
 8004f4c:	f003 0307 	and.w	r3, r3, #7
 8004f50:	4904      	ldr	r1, [pc, #16]	@ (8004f64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004f52:	5ccb      	ldrb	r3, [r1, r3]
 8004f54:	f003 031f 	and.w	r3, r3, #31
 8004f58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	40021000 	.word	0x40021000
 8004f64:	0800c000 	.word	0x0800c000

08004f68 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b086      	sub	sp, #24
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004f70:	2300      	movs	r3, #0
 8004f72:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004f74:	4b27      	ldr	r3, [pc, #156]	@ (8005014 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004f76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d003      	beq.n	8004f88 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004f80:	f7ff f906 	bl	8004190 <HAL_PWREx_GetVoltageRange>
 8004f84:	6178      	str	r0, [r7, #20]
 8004f86:	e014      	b.n	8004fb2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f88:	4b22      	ldr	r3, [pc, #136]	@ (8005014 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004f8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f8c:	4a21      	ldr	r2, [pc, #132]	@ (8005014 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004f8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f92:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f94:	4b1f      	ldr	r3, [pc, #124]	@ (8005014 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f9c:	60fb      	str	r3, [r7, #12]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004fa0:	f7ff f8f6 	bl	8004190 <HAL_PWREx_GetVoltageRange>
 8004fa4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004fa6:	4b1b      	ldr	r3, [pc, #108]	@ (8005014 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004fa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004faa:	4a1a      	ldr	r2, [pc, #104]	@ (8005014 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004fac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fb0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fb8:	d10b      	bne.n	8004fd2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2b80      	cmp	r3, #128	@ 0x80
 8004fbe:	d913      	bls.n	8004fe8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2ba0      	cmp	r3, #160	@ 0xa0
 8004fc4:	d902      	bls.n	8004fcc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004fc6:	2302      	movs	r3, #2
 8004fc8:	613b      	str	r3, [r7, #16]
 8004fca:	e00d      	b.n	8004fe8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004fcc:	2301      	movs	r3, #1
 8004fce:	613b      	str	r3, [r7, #16]
 8004fd0:	e00a      	b.n	8004fe8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2b7f      	cmp	r3, #127	@ 0x7f
 8004fd6:	d902      	bls.n	8004fde <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004fd8:	2302      	movs	r3, #2
 8004fda:	613b      	str	r3, [r7, #16]
 8004fdc:	e004      	b.n	8004fe8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2b70      	cmp	r3, #112	@ 0x70
 8004fe2:	d101      	bne.n	8004fe8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004fe8:	4b0b      	ldr	r3, [pc, #44]	@ (8005018 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f023 020f 	bic.w	r2, r3, #15
 8004ff0:	4909      	ldr	r1, [pc, #36]	@ (8005018 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004ff8:	4b07      	ldr	r3, [pc, #28]	@ (8005018 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f003 030f 	and.w	r3, r3, #15
 8005000:	693a      	ldr	r2, [r7, #16]
 8005002:	429a      	cmp	r2, r3
 8005004:	d001      	beq.n	800500a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e000      	b.n	800500c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3718      	adds	r7, #24
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	40021000 	.word	0x40021000
 8005018:	40022000 	.word	0x40022000

0800501c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800501c:	b480      	push	{r7}
 800501e:	b087      	sub	sp, #28
 8005020:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005022:	4b2d      	ldr	r3, [pc, #180]	@ (80050d8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	f003 0303 	and.w	r3, r3, #3
 800502a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2b03      	cmp	r3, #3
 8005030:	d00b      	beq.n	800504a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2b03      	cmp	r3, #3
 8005036:	d825      	bhi.n	8005084 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2b01      	cmp	r3, #1
 800503c:	d008      	beq.n	8005050 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2b02      	cmp	r3, #2
 8005042:	d11f      	bne.n	8005084 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005044:	4b25      	ldr	r3, [pc, #148]	@ (80050dc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005046:	613b      	str	r3, [r7, #16]
    break;
 8005048:	e01f      	b.n	800508a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800504a:	4b25      	ldr	r3, [pc, #148]	@ (80050e0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800504c:	613b      	str	r3, [r7, #16]
    break;
 800504e:	e01c      	b.n	800508a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005050:	4b21      	ldr	r3, [pc, #132]	@ (80050d8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 0308 	and.w	r3, r3, #8
 8005058:	2b00      	cmp	r3, #0
 800505a:	d107      	bne.n	800506c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800505c:	4b1e      	ldr	r3, [pc, #120]	@ (80050d8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800505e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005062:	0a1b      	lsrs	r3, r3, #8
 8005064:	f003 030f 	and.w	r3, r3, #15
 8005068:	617b      	str	r3, [r7, #20]
 800506a:	e005      	b.n	8005078 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800506c:	4b1a      	ldr	r3, [pc, #104]	@ (80050d8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	091b      	lsrs	r3, r3, #4
 8005072:	f003 030f 	and.w	r3, r3, #15
 8005076:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005078:	4a1a      	ldr	r2, [pc, #104]	@ (80050e4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005080:	613b      	str	r3, [r7, #16]
    break;
 8005082:	e002      	b.n	800508a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005084:	2300      	movs	r3, #0
 8005086:	613b      	str	r3, [r7, #16]
    break;
 8005088:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800508a:	4b13      	ldr	r3, [pc, #76]	@ (80050d8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800508c:	68db      	ldr	r3, [r3, #12]
 800508e:	091b      	lsrs	r3, r3, #4
 8005090:	f003 030f 	and.w	r3, r3, #15
 8005094:	3301      	adds	r3, #1
 8005096:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005098:	4b0f      	ldr	r3, [pc, #60]	@ (80050d8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	0a1b      	lsrs	r3, r3, #8
 800509e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050a2:	693a      	ldr	r2, [r7, #16]
 80050a4:	fb03 f202 	mul.w	r2, r3, r2
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ae:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80050b0:	4b09      	ldr	r3, [pc, #36]	@ (80050d8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	0e5b      	lsrs	r3, r3, #25
 80050b6:	f003 0303 	and.w	r3, r3, #3
 80050ba:	3301      	adds	r3, #1
 80050bc:	005b      	lsls	r3, r3, #1
 80050be:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80050c0:	693a      	ldr	r2, [r7, #16]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80050c8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80050ca:	683b      	ldr	r3, [r7, #0]
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	371c      	adds	r7, #28
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr
 80050d8:	40021000 	.word	0x40021000
 80050dc:	00f42400 	.word	0x00f42400
 80050e0:	007a1200 	.word	0x007a1200
 80050e4:	0800c008 	.word	0x0800c008

080050e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b086      	sub	sp, #24
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80050f0:	2300      	movs	r3, #0
 80050f2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80050f4:	2300      	movs	r3, #0
 80050f6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005100:	2b00      	cmp	r3, #0
 8005102:	d040      	beq.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005108:	2b80      	cmp	r3, #128	@ 0x80
 800510a:	d02a      	beq.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800510c:	2b80      	cmp	r3, #128	@ 0x80
 800510e:	d825      	bhi.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005110:	2b60      	cmp	r3, #96	@ 0x60
 8005112:	d026      	beq.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005114:	2b60      	cmp	r3, #96	@ 0x60
 8005116:	d821      	bhi.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005118:	2b40      	cmp	r3, #64	@ 0x40
 800511a:	d006      	beq.n	800512a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800511c:	2b40      	cmp	r3, #64	@ 0x40
 800511e:	d81d      	bhi.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005120:	2b00      	cmp	r3, #0
 8005122:	d009      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005124:	2b20      	cmp	r3, #32
 8005126:	d010      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005128:	e018      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800512a:	4b89      	ldr	r3, [pc, #548]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	4a88      	ldr	r2, [pc, #544]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005134:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005136:	e015      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	3304      	adds	r3, #4
 800513c:	2100      	movs	r1, #0
 800513e:	4618      	mov	r0, r3
 8005140:	f000 fb02 	bl	8005748 <RCCEx_PLLSAI1_Config>
 8005144:	4603      	mov	r3, r0
 8005146:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005148:	e00c      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	3320      	adds	r3, #32
 800514e:	2100      	movs	r1, #0
 8005150:	4618      	mov	r0, r3
 8005152:	f000 fbed 	bl	8005930 <RCCEx_PLLSAI2_Config>
 8005156:	4603      	mov	r3, r0
 8005158:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800515a:	e003      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	74fb      	strb	r3, [r7, #19]
      break;
 8005160:	e000      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005162:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005164:	7cfb      	ldrb	r3, [r7, #19]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d10b      	bne.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800516a:	4b79      	ldr	r3, [pc, #484]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800516c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005170:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005178:	4975      	ldr	r1, [pc, #468]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800517a:	4313      	orrs	r3, r2
 800517c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005180:	e001      	b.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005182:	7cfb      	ldrb	r3, [r7, #19]
 8005184:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800518e:	2b00      	cmp	r3, #0
 8005190:	d047      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005196:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800519a:	d030      	beq.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x116>
 800519c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051a0:	d82a      	bhi.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80051a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051a6:	d02a      	beq.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x116>
 80051a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051ac:	d824      	bhi.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80051ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051b2:	d008      	beq.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80051b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051b8:	d81e      	bhi.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d00a      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80051be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051c2:	d010      	beq.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80051c4:	e018      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80051c6:	4b62      	ldr	r3, [pc, #392]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	4a61      	ldr	r2, [pc, #388]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80051cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051d0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80051d2:	e015      	b.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	3304      	adds	r3, #4
 80051d8:	2100      	movs	r1, #0
 80051da:	4618      	mov	r0, r3
 80051dc:	f000 fab4 	bl	8005748 <RCCEx_PLLSAI1_Config>
 80051e0:	4603      	mov	r3, r0
 80051e2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80051e4:	e00c      	b.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	3320      	adds	r3, #32
 80051ea:	2100      	movs	r1, #0
 80051ec:	4618      	mov	r0, r3
 80051ee:	f000 fb9f 	bl	8005930 <RCCEx_PLLSAI2_Config>
 80051f2:	4603      	mov	r3, r0
 80051f4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80051f6:	e003      	b.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	74fb      	strb	r3, [r7, #19]
      break;
 80051fc:	e000      	b.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80051fe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005200:	7cfb      	ldrb	r3, [r7, #19]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d10b      	bne.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005206:	4b52      	ldr	r3, [pc, #328]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005208:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800520c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005214:	494e      	ldr	r1, [pc, #312]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005216:	4313      	orrs	r3, r2
 8005218:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800521c:	e001      	b.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800521e:	7cfb      	ldrb	r3, [r7, #19]
 8005220:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800522a:	2b00      	cmp	r3, #0
 800522c:	f000 809f 	beq.w	800536e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005230:	2300      	movs	r3, #0
 8005232:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005234:	4b46      	ldr	r3, [pc, #280]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005238:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800523c:	2b00      	cmp	r3, #0
 800523e:	d101      	bne.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005240:	2301      	movs	r3, #1
 8005242:	e000      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005244:	2300      	movs	r3, #0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00d      	beq.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800524a:	4b41      	ldr	r3, [pc, #260]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800524c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800524e:	4a40      	ldr	r2, [pc, #256]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005250:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005254:	6593      	str	r3, [r2, #88]	@ 0x58
 8005256:	4b3e      	ldr	r3, [pc, #248]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005258:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800525a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800525e:	60bb      	str	r3, [r7, #8]
 8005260:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005262:	2301      	movs	r3, #1
 8005264:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005266:	4b3b      	ldr	r3, [pc, #236]	@ (8005354 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a3a      	ldr	r2, [pc, #232]	@ (8005354 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800526c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005270:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005272:	f7fd fdfb 	bl	8002e6c <HAL_GetTick>
 8005276:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005278:	e009      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800527a:	f7fd fdf7 	bl	8002e6c <HAL_GetTick>
 800527e:	4602      	mov	r2, r0
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	2b02      	cmp	r3, #2
 8005286:	d902      	bls.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	74fb      	strb	r3, [r7, #19]
        break;
 800528c:	e005      	b.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800528e:	4b31      	ldr	r3, [pc, #196]	@ (8005354 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005296:	2b00      	cmp	r3, #0
 8005298:	d0ef      	beq.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800529a:	7cfb      	ldrb	r3, [r7, #19]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d15b      	bne.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80052a0:	4b2b      	ldr	r3, [pc, #172]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052aa:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d01f      	beq.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052b8:	697a      	ldr	r2, [r7, #20]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d019      	beq.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80052be:	4b24      	ldr	r3, [pc, #144]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052c8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052ca:	4b21      	ldr	r3, [pc, #132]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052d0:	4a1f      	ldr	r2, [pc, #124]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052da:	4b1d      	ldr	r3, [pc, #116]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052e0:	4a1b      	ldr	r2, [pc, #108]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80052ea:	4a19      	ldr	r2, [pc, #100]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	f003 0301 	and.w	r3, r3, #1
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d016      	beq.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052fc:	f7fd fdb6 	bl	8002e6c <HAL_GetTick>
 8005300:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005302:	e00b      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005304:	f7fd fdb2 	bl	8002e6c <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005312:	4293      	cmp	r3, r2
 8005314:	d902      	bls.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005316:	2303      	movs	r3, #3
 8005318:	74fb      	strb	r3, [r7, #19]
            break;
 800531a:	e006      	b.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800531c:	4b0c      	ldr	r3, [pc, #48]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800531e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005322:	f003 0302 	and.w	r3, r3, #2
 8005326:	2b00      	cmp	r3, #0
 8005328:	d0ec      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800532a:	7cfb      	ldrb	r3, [r7, #19]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d10c      	bne.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005330:	4b07      	ldr	r3, [pc, #28]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005332:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005336:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005340:	4903      	ldr	r1, [pc, #12]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005342:	4313      	orrs	r3, r2
 8005344:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005348:	e008      	b.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800534a:	7cfb      	ldrb	r3, [r7, #19]
 800534c:	74bb      	strb	r3, [r7, #18]
 800534e:	e005      	b.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005350:	40021000 	.word	0x40021000
 8005354:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005358:	7cfb      	ldrb	r3, [r7, #19]
 800535a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800535c:	7c7b      	ldrb	r3, [r7, #17]
 800535e:	2b01      	cmp	r3, #1
 8005360:	d105      	bne.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005362:	4ba0      	ldr	r3, [pc, #640]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005366:	4a9f      	ldr	r2, [pc, #636]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005368:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800536c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f003 0301 	and.w	r3, r3, #1
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00a      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800537a:	4b9a      	ldr	r3, [pc, #616]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800537c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005380:	f023 0203 	bic.w	r2, r3, #3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005388:	4996      	ldr	r1, [pc, #600]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800538a:	4313      	orrs	r3, r2
 800538c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0302 	and.w	r3, r3, #2
 8005398:	2b00      	cmp	r3, #0
 800539a:	d00a      	beq.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800539c:	4b91      	ldr	r3, [pc, #580]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800539e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053a2:	f023 020c 	bic.w	r2, r3, #12
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053aa:	498e      	ldr	r1, [pc, #568]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053ac:	4313      	orrs	r3, r2
 80053ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 0304 	and.w	r3, r3, #4
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d00a      	beq.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80053be:	4b89      	ldr	r3, [pc, #548]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053c4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053cc:	4985      	ldr	r1, [pc, #532]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053ce:	4313      	orrs	r3, r2
 80053d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 0308 	and.w	r3, r3, #8
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d00a      	beq.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80053e0:	4b80      	ldr	r3, [pc, #512]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053e6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053ee:	497d      	ldr	r1, [pc, #500]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053f0:	4313      	orrs	r3, r2
 80053f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 0310 	and.w	r3, r3, #16
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d00a      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005402:	4b78      	ldr	r3, [pc, #480]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005408:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005410:	4974      	ldr	r1, [pc, #464]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005412:	4313      	orrs	r3, r2
 8005414:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 0320 	and.w	r3, r3, #32
 8005420:	2b00      	cmp	r3, #0
 8005422:	d00a      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005424:	4b6f      	ldr	r3, [pc, #444]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005426:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800542a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005432:	496c      	ldr	r1, [pc, #432]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005434:	4313      	orrs	r3, r2
 8005436:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00a      	beq.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005446:	4b67      	ldr	r3, [pc, #412]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800544c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005454:	4963      	ldr	r1, [pc, #396]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005456:	4313      	orrs	r3, r2
 8005458:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005464:	2b00      	cmp	r3, #0
 8005466:	d00a      	beq.n	800547e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005468:	4b5e      	ldr	r3, [pc, #376]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800546a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800546e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005476:	495b      	ldr	r1, [pc, #364]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005478:	4313      	orrs	r3, r2
 800547a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00a      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800548a:	4b56      	ldr	r3, [pc, #344]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800548c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005490:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005498:	4952      	ldr	r1, [pc, #328]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800549a:	4313      	orrs	r3, r2
 800549c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d00a      	beq.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80054ac:	4b4d      	ldr	r3, [pc, #308]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054b2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ba:	494a      	ldr	r1, [pc, #296]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054bc:	4313      	orrs	r3, r2
 80054be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d00a      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80054ce:	4b45      	ldr	r3, [pc, #276]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054d4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054dc:	4941      	ldr	r1, [pc, #260]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054de:	4313      	orrs	r3, r2
 80054e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d00a      	beq.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80054f0:	4b3c      	ldr	r3, [pc, #240]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80054f6:	f023 0203 	bic.w	r2, r3, #3
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054fe:	4939      	ldr	r1, [pc, #228]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005500:	4313      	orrs	r3, r2
 8005502:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d028      	beq.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005512:	4b34      	ldr	r3, [pc, #208]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005514:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005518:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005520:	4930      	ldr	r1, [pc, #192]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005522:	4313      	orrs	r3, r2
 8005524:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800552c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005530:	d106      	bne.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005532:	4b2c      	ldr	r3, [pc, #176]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	4a2b      	ldr	r2, [pc, #172]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005538:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800553c:	60d3      	str	r3, [r2, #12]
 800553e:	e011      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005544:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005548:	d10c      	bne.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	3304      	adds	r3, #4
 800554e:	2101      	movs	r1, #1
 8005550:	4618      	mov	r0, r3
 8005552:	f000 f8f9 	bl	8005748 <RCCEx_PLLSAI1_Config>
 8005556:	4603      	mov	r3, r0
 8005558:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800555a:	7cfb      	ldrb	r3, [r7, #19]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d001      	beq.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005560:	7cfb      	ldrb	r3, [r7, #19]
 8005562:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d04d      	beq.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005574:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005578:	d108      	bne.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800557a:	4b1a      	ldr	r3, [pc, #104]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800557c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005580:	4a18      	ldr	r2, [pc, #96]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005582:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005586:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800558a:	e012      	b.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800558c:	4b15      	ldr	r3, [pc, #84]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800558e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005592:	4a14      	ldr	r2, [pc, #80]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005594:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005598:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800559c:	4b11      	ldr	r3, [pc, #68]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800559e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80055aa:	490e      	ldr	r1, [pc, #56]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055ac:	4313      	orrs	r3, r2
 80055ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80055b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055ba:	d106      	bne.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055bc:	4b09      	ldr	r3, [pc, #36]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	4a08      	ldr	r2, [pc, #32]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055c6:	60d3      	str	r3, [r2, #12]
 80055c8:	e020      	b.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80055ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055d2:	d109      	bne.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80055d4:	4b03      	ldr	r3, [pc, #12]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	4a02      	ldr	r2, [pc, #8]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055de:	60d3      	str	r3, [r2, #12]
 80055e0:	e014      	b.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x524>
 80055e2:	bf00      	nop
 80055e4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80055ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80055f0:	d10c      	bne.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	3304      	adds	r3, #4
 80055f6:	2101      	movs	r1, #1
 80055f8:	4618      	mov	r0, r3
 80055fa:	f000 f8a5 	bl	8005748 <RCCEx_PLLSAI1_Config>
 80055fe:	4603      	mov	r3, r0
 8005600:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005602:	7cfb      	ldrb	r3, [r7, #19]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d001      	beq.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005608:	7cfb      	ldrb	r3, [r7, #19]
 800560a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005614:	2b00      	cmp	r3, #0
 8005616:	d028      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005618:	4b4a      	ldr	r3, [pc, #296]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800561a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800561e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005626:	4947      	ldr	r1, [pc, #284]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005628:	4313      	orrs	r3, r2
 800562a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005632:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005636:	d106      	bne.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005638:	4b42      	ldr	r3, [pc, #264]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	4a41      	ldr	r2, [pc, #260]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800563e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005642:	60d3      	str	r3, [r2, #12]
 8005644:	e011      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800564a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800564e:	d10c      	bne.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	3304      	adds	r3, #4
 8005654:	2101      	movs	r1, #1
 8005656:	4618      	mov	r0, r3
 8005658:	f000 f876 	bl	8005748 <RCCEx_PLLSAI1_Config>
 800565c:	4603      	mov	r3, r0
 800565e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005660:	7cfb      	ldrb	r3, [r7, #19]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d001      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005666:	7cfb      	ldrb	r3, [r7, #19]
 8005668:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005672:	2b00      	cmp	r3, #0
 8005674:	d01e      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005676:	4b33      	ldr	r3, [pc, #204]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800567c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005686:	492f      	ldr	r1, [pc, #188]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005688:	4313      	orrs	r3, r2
 800568a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005694:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005698:	d10c      	bne.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	3304      	adds	r3, #4
 800569e:	2102      	movs	r1, #2
 80056a0:	4618      	mov	r0, r3
 80056a2:	f000 f851 	bl	8005748 <RCCEx_PLLSAI1_Config>
 80056a6:	4603      	mov	r3, r0
 80056a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80056aa:	7cfb      	ldrb	r3, [r7, #19]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d001      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80056b0:	7cfb      	ldrb	r3, [r7, #19]
 80056b2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d00b      	beq.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80056c0:	4b20      	ldr	r3, [pc, #128]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80056c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056c6:	f023 0204 	bic.w	r2, r3, #4
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80056d0:	491c      	ldr	r1, [pc, #112]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80056d2:	4313      	orrs	r3, r2
 80056d4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d00b      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80056e4:	4b17      	ldr	r3, [pc, #92]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80056e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056ea:	f023 0218 	bic.w	r2, r3, #24
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056f4:	4913      	ldr	r1, [pc, #76]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80056f6:	4313      	orrs	r3, r2
 80056f8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005704:	2b00      	cmp	r3, #0
 8005706:	d017      	beq.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005708:	4b0e      	ldr	r3, [pc, #56]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800570a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800570e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005718:	490a      	ldr	r1, [pc, #40]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800571a:	4313      	orrs	r3, r2
 800571c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005726:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800572a:	d105      	bne.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800572c:	4b05      	ldr	r3, [pc, #20]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	4a04      	ldr	r2, [pc, #16]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005732:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005736:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005738:	7cbb      	ldrb	r3, [r7, #18]
}
 800573a:	4618      	mov	r0, r3
 800573c:	3718      	adds	r7, #24
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	40021000 	.word	0x40021000

08005748 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b084      	sub	sp, #16
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
 8005750:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005752:	2300      	movs	r3, #0
 8005754:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005756:	4b72      	ldr	r3, [pc, #456]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	f003 0303 	and.w	r3, r3, #3
 800575e:	2b00      	cmp	r3, #0
 8005760:	d00e      	beq.n	8005780 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005762:	4b6f      	ldr	r3, [pc, #444]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	f003 0203 	and.w	r2, r3, #3
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	429a      	cmp	r2, r3
 8005770:	d103      	bne.n	800577a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
       ||
 8005776:	2b00      	cmp	r3, #0
 8005778:	d142      	bne.n	8005800 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	73fb      	strb	r3, [r7, #15]
 800577e:	e03f      	b.n	8005800 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	2b03      	cmp	r3, #3
 8005786:	d018      	beq.n	80057ba <RCCEx_PLLSAI1_Config+0x72>
 8005788:	2b03      	cmp	r3, #3
 800578a:	d825      	bhi.n	80057d8 <RCCEx_PLLSAI1_Config+0x90>
 800578c:	2b01      	cmp	r3, #1
 800578e:	d002      	beq.n	8005796 <RCCEx_PLLSAI1_Config+0x4e>
 8005790:	2b02      	cmp	r3, #2
 8005792:	d009      	beq.n	80057a8 <RCCEx_PLLSAI1_Config+0x60>
 8005794:	e020      	b.n	80057d8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005796:	4b62      	ldr	r3, [pc, #392]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f003 0302 	and.w	r3, r3, #2
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d11d      	bne.n	80057de <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057a6:	e01a      	b.n	80057de <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80057a8:	4b5d      	ldr	r3, [pc, #372]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d116      	bne.n	80057e2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057b8:	e013      	b.n	80057e2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80057ba:	4b59      	ldr	r3, [pc, #356]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d10f      	bne.n	80057e6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80057c6:	4b56      	ldr	r3, [pc, #344]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d109      	bne.n	80057e6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80057d6:	e006      	b.n	80057e6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80057d8:	2301      	movs	r3, #1
 80057da:	73fb      	strb	r3, [r7, #15]
      break;
 80057dc:	e004      	b.n	80057e8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80057de:	bf00      	nop
 80057e0:	e002      	b.n	80057e8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80057e2:	bf00      	nop
 80057e4:	e000      	b.n	80057e8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80057e6:	bf00      	nop
    }

    if(status == HAL_OK)
 80057e8:	7bfb      	ldrb	r3, [r7, #15]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d108      	bne.n	8005800 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80057ee:	4b4c      	ldr	r3, [pc, #304]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	f023 0203 	bic.w	r2, r3, #3
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4949      	ldr	r1, [pc, #292]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057fc:	4313      	orrs	r3, r2
 80057fe:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005800:	7bfb      	ldrb	r3, [r7, #15]
 8005802:	2b00      	cmp	r3, #0
 8005804:	f040 8086 	bne.w	8005914 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005808:	4b45      	ldr	r3, [pc, #276]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a44      	ldr	r2, [pc, #272]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 800580e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005812:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005814:	f7fd fb2a 	bl	8002e6c <HAL_GetTick>
 8005818:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800581a:	e009      	b.n	8005830 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800581c:	f7fd fb26 	bl	8002e6c <HAL_GetTick>
 8005820:	4602      	mov	r2, r0
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	1ad3      	subs	r3, r2, r3
 8005826:	2b02      	cmp	r3, #2
 8005828:	d902      	bls.n	8005830 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800582a:	2303      	movs	r3, #3
 800582c:	73fb      	strb	r3, [r7, #15]
        break;
 800582e:	e005      	b.n	800583c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005830:	4b3b      	ldr	r3, [pc, #236]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005838:	2b00      	cmp	r3, #0
 800583a:	d1ef      	bne.n	800581c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800583c:	7bfb      	ldrb	r3, [r7, #15]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d168      	bne.n	8005914 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d113      	bne.n	8005870 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005848:	4b35      	ldr	r3, [pc, #212]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 800584a:	691a      	ldr	r2, [r3, #16]
 800584c:	4b35      	ldr	r3, [pc, #212]	@ (8005924 <RCCEx_PLLSAI1_Config+0x1dc>)
 800584e:	4013      	ands	r3, r2
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	6892      	ldr	r2, [r2, #8]
 8005854:	0211      	lsls	r1, r2, #8
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	68d2      	ldr	r2, [r2, #12]
 800585a:	06d2      	lsls	r2, r2, #27
 800585c:	4311      	orrs	r1, r2
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	6852      	ldr	r2, [r2, #4]
 8005862:	3a01      	subs	r2, #1
 8005864:	0112      	lsls	r2, r2, #4
 8005866:	430a      	orrs	r2, r1
 8005868:	492d      	ldr	r1, [pc, #180]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 800586a:	4313      	orrs	r3, r2
 800586c:	610b      	str	r3, [r1, #16]
 800586e:	e02d      	b.n	80058cc <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	2b01      	cmp	r3, #1
 8005874:	d115      	bne.n	80058a2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005876:	4b2a      	ldr	r3, [pc, #168]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005878:	691a      	ldr	r2, [r3, #16]
 800587a:	4b2b      	ldr	r3, [pc, #172]	@ (8005928 <RCCEx_PLLSAI1_Config+0x1e0>)
 800587c:	4013      	ands	r3, r2
 800587e:	687a      	ldr	r2, [r7, #4]
 8005880:	6892      	ldr	r2, [r2, #8]
 8005882:	0211      	lsls	r1, r2, #8
 8005884:	687a      	ldr	r2, [r7, #4]
 8005886:	6912      	ldr	r2, [r2, #16]
 8005888:	0852      	lsrs	r2, r2, #1
 800588a:	3a01      	subs	r2, #1
 800588c:	0552      	lsls	r2, r2, #21
 800588e:	4311      	orrs	r1, r2
 8005890:	687a      	ldr	r2, [r7, #4]
 8005892:	6852      	ldr	r2, [r2, #4]
 8005894:	3a01      	subs	r2, #1
 8005896:	0112      	lsls	r2, r2, #4
 8005898:	430a      	orrs	r2, r1
 800589a:	4921      	ldr	r1, [pc, #132]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 800589c:	4313      	orrs	r3, r2
 800589e:	610b      	str	r3, [r1, #16]
 80058a0:	e014      	b.n	80058cc <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80058a2:	4b1f      	ldr	r3, [pc, #124]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058a4:	691a      	ldr	r2, [r3, #16]
 80058a6:	4b21      	ldr	r3, [pc, #132]	@ (800592c <RCCEx_PLLSAI1_Config+0x1e4>)
 80058a8:	4013      	ands	r3, r2
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	6892      	ldr	r2, [r2, #8]
 80058ae:	0211      	lsls	r1, r2, #8
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	6952      	ldr	r2, [r2, #20]
 80058b4:	0852      	lsrs	r2, r2, #1
 80058b6:	3a01      	subs	r2, #1
 80058b8:	0652      	lsls	r2, r2, #25
 80058ba:	4311      	orrs	r1, r2
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	6852      	ldr	r2, [r2, #4]
 80058c0:	3a01      	subs	r2, #1
 80058c2:	0112      	lsls	r2, r2, #4
 80058c4:	430a      	orrs	r2, r1
 80058c6:	4916      	ldr	r1, [pc, #88]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058c8:	4313      	orrs	r3, r2
 80058ca:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80058cc:	4b14      	ldr	r3, [pc, #80]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a13      	ldr	r2, [pc, #76]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058d2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80058d6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058d8:	f7fd fac8 	bl	8002e6c <HAL_GetTick>
 80058dc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80058de:	e009      	b.n	80058f4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80058e0:	f7fd fac4 	bl	8002e6c <HAL_GetTick>
 80058e4:	4602      	mov	r2, r0
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	1ad3      	subs	r3, r2, r3
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d902      	bls.n	80058f4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	73fb      	strb	r3, [r7, #15]
          break;
 80058f2:	e005      	b.n	8005900 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80058f4:	4b0a      	ldr	r3, [pc, #40]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d0ef      	beq.n	80058e0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005900:	7bfb      	ldrb	r3, [r7, #15]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d106      	bne.n	8005914 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005906:	4b06      	ldr	r3, [pc, #24]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005908:	691a      	ldr	r2, [r3, #16]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	699b      	ldr	r3, [r3, #24]
 800590e:	4904      	ldr	r1, [pc, #16]	@ (8005920 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005910:	4313      	orrs	r3, r2
 8005912:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005914:	7bfb      	ldrb	r3, [r7, #15]
}
 8005916:	4618      	mov	r0, r3
 8005918:	3710      	adds	r7, #16
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop
 8005920:	40021000 	.word	0x40021000
 8005924:	07ff800f 	.word	0x07ff800f
 8005928:	ff9f800f 	.word	0xff9f800f
 800592c:	f9ff800f 	.word	0xf9ff800f

08005930 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
 8005938:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800593a:	2300      	movs	r3, #0
 800593c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800593e:	4b72      	ldr	r3, [pc, #456]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	f003 0303 	and.w	r3, r3, #3
 8005946:	2b00      	cmp	r3, #0
 8005948:	d00e      	beq.n	8005968 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800594a:	4b6f      	ldr	r3, [pc, #444]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 800594c:	68db      	ldr	r3, [r3, #12]
 800594e:	f003 0203 	and.w	r2, r3, #3
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	429a      	cmp	r2, r3
 8005958:	d103      	bne.n	8005962 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
       ||
 800595e:	2b00      	cmp	r3, #0
 8005960:	d142      	bne.n	80059e8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	73fb      	strb	r3, [r7, #15]
 8005966:	e03f      	b.n	80059e8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2b03      	cmp	r3, #3
 800596e:	d018      	beq.n	80059a2 <RCCEx_PLLSAI2_Config+0x72>
 8005970:	2b03      	cmp	r3, #3
 8005972:	d825      	bhi.n	80059c0 <RCCEx_PLLSAI2_Config+0x90>
 8005974:	2b01      	cmp	r3, #1
 8005976:	d002      	beq.n	800597e <RCCEx_PLLSAI2_Config+0x4e>
 8005978:	2b02      	cmp	r3, #2
 800597a:	d009      	beq.n	8005990 <RCCEx_PLLSAI2_Config+0x60>
 800597c:	e020      	b.n	80059c0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800597e:	4b62      	ldr	r3, [pc, #392]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 0302 	and.w	r3, r3, #2
 8005986:	2b00      	cmp	r3, #0
 8005988:	d11d      	bne.n	80059c6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800598e:	e01a      	b.n	80059c6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005990:	4b5d      	ldr	r3, [pc, #372]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005998:	2b00      	cmp	r3, #0
 800599a:	d116      	bne.n	80059ca <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059a0:	e013      	b.n	80059ca <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80059a2:	4b59      	ldr	r3, [pc, #356]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d10f      	bne.n	80059ce <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80059ae:	4b56      	ldr	r3, [pc, #344]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d109      	bne.n	80059ce <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80059be:	e006      	b.n	80059ce <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	73fb      	strb	r3, [r7, #15]
      break;
 80059c4:	e004      	b.n	80059d0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80059c6:	bf00      	nop
 80059c8:	e002      	b.n	80059d0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80059ca:	bf00      	nop
 80059cc:	e000      	b.n	80059d0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80059ce:	bf00      	nop
    }

    if(status == HAL_OK)
 80059d0:	7bfb      	ldrb	r3, [r7, #15]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d108      	bne.n	80059e8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80059d6:	4b4c      	ldr	r3, [pc, #304]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	f023 0203 	bic.w	r2, r3, #3
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4949      	ldr	r1, [pc, #292]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 80059e4:	4313      	orrs	r3, r2
 80059e6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80059e8:	7bfb      	ldrb	r3, [r7, #15]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	f040 8086 	bne.w	8005afc <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80059f0:	4b45      	ldr	r3, [pc, #276]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a44      	ldr	r2, [pc, #272]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 80059f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059fc:	f7fd fa36 	bl	8002e6c <HAL_GetTick>
 8005a00:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005a02:	e009      	b.n	8005a18 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005a04:	f7fd fa32 	bl	8002e6c <HAL_GetTick>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	1ad3      	subs	r3, r2, r3
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	d902      	bls.n	8005a18 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005a12:	2303      	movs	r3, #3
 8005a14:	73fb      	strb	r3, [r7, #15]
        break;
 8005a16:	e005      	b.n	8005a24 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005a18:	4b3b      	ldr	r3, [pc, #236]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d1ef      	bne.n	8005a04 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005a24:	7bfb      	ldrb	r3, [r7, #15]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d168      	bne.n	8005afc <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d113      	bne.n	8005a58 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005a30:	4b35      	ldr	r3, [pc, #212]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a32:	695a      	ldr	r2, [r3, #20]
 8005a34:	4b35      	ldr	r3, [pc, #212]	@ (8005b0c <RCCEx_PLLSAI2_Config+0x1dc>)
 8005a36:	4013      	ands	r3, r2
 8005a38:	687a      	ldr	r2, [r7, #4]
 8005a3a:	6892      	ldr	r2, [r2, #8]
 8005a3c:	0211      	lsls	r1, r2, #8
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	68d2      	ldr	r2, [r2, #12]
 8005a42:	06d2      	lsls	r2, r2, #27
 8005a44:	4311      	orrs	r1, r2
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	6852      	ldr	r2, [r2, #4]
 8005a4a:	3a01      	subs	r2, #1
 8005a4c:	0112      	lsls	r2, r2, #4
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	492d      	ldr	r1, [pc, #180]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a52:	4313      	orrs	r3, r2
 8005a54:	614b      	str	r3, [r1, #20]
 8005a56:	e02d      	b.n	8005ab4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	d115      	bne.n	8005a8a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005a5e:	4b2a      	ldr	r3, [pc, #168]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a60:	695a      	ldr	r2, [r3, #20]
 8005a62:	4b2b      	ldr	r3, [pc, #172]	@ (8005b10 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005a64:	4013      	ands	r3, r2
 8005a66:	687a      	ldr	r2, [r7, #4]
 8005a68:	6892      	ldr	r2, [r2, #8]
 8005a6a:	0211      	lsls	r1, r2, #8
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	6912      	ldr	r2, [r2, #16]
 8005a70:	0852      	lsrs	r2, r2, #1
 8005a72:	3a01      	subs	r2, #1
 8005a74:	0552      	lsls	r2, r2, #21
 8005a76:	4311      	orrs	r1, r2
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	6852      	ldr	r2, [r2, #4]
 8005a7c:	3a01      	subs	r2, #1
 8005a7e:	0112      	lsls	r2, r2, #4
 8005a80:	430a      	orrs	r2, r1
 8005a82:	4921      	ldr	r1, [pc, #132]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a84:	4313      	orrs	r3, r2
 8005a86:	614b      	str	r3, [r1, #20]
 8005a88:	e014      	b.n	8005ab4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005a8a:	4b1f      	ldr	r3, [pc, #124]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a8c:	695a      	ldr	r2, [r3, #20]
 8005a8e:	4b21      	ldr	r3, [pc, #132]	@ (8005b14 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005a90:	4013      	ands	r3, r2
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	6892      	ldr	r2, [r2, #8]
 8005a96:	0211      	lsls	r1, r2, #8
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	6952      	ldr	r2, [r2, #20]
 8005a9c:	0852      	lsrs	r2, r2, #1
 8005a9e:	3a01      	subs	r2, #1
 8005aa0:	0652      	lsls	r2, r2, #25
 8005aa2:	4311      	orrs	r1, r2
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	6852      	ldr	r2, [r2, #4]
 8005aa8:	3a01      	subs	r2, #1
 8005aaa:	0112      	lsls	r2, r2, #4
 8005aac:	430a      	orrs	r2, r1
 8005aae:	4916      	ldr	r1, [pc, #88]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005ab4:	4b14      	ldr	r3, [pc, #80]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a13      	ldr	r2, [pc, #76]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005aba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005abe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ac0:	f7fd f9d4 	bl	8002e6c <HAL_GetTick>
 8005ac4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005ac6:	e009      	b.n	8005adc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005ac8:	f7fd f9d0 	bl	8002e6c <HAL_GetTick>
 8005acc:	4602      	mov	r2, r0
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	1ad3      	subs	r3, r2, r3
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d902      	bls.n	8005adc <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	73fb      	strb	r3, [r7, #15]
          break;
 8005ada:	e005      	b.n	8005ae8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005adc:	4b0a      	ldr	r3, [pc, #40]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d0ef      	beq.n	8005ac8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005ae8:	7bfb      	ldrb	r3, [r7, #15]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d106      	bne.n	8005afc <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005aee:	4b06      	ldr	r3, [pc, #24]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005af0:	695a      	ldr	r2, [r3, #20]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	699b      	ldr	r3, [r3, #24]
 8005af6:	4904      	ldr	r1, [pc, #16]	@ (8005b08 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005af8:	4313      	orrs	r3, r2
 8005afa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3710      	adds	r7, #16
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	40021000 	.word	0x40021000
 8005b0c:	07ff800f 	.word	0x07ff800f
 8005b10:	ff9f800f 	.word	0xff9f800f
 8005b14:	f9ff800f 	.word	0xf9ff800f

08005b18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d101      	bne.n	8005b2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e095      	b.n	8005c56 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d108      	bne.n	8005b44 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b3a:	d009      	beq.n	8005b50 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	61da      	str	r2, [r3, #28]
 8005b42:	e005      	b.n	8005b50 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d106      	bne.n	8005b70 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2200      	movs	r2, #0
 8005b66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f7fc ff28 	bl	80029c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2202      	movs	r2, #2
 8005b74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b86:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	68db      	ldr	r3, [r3, #12]
 8005b8c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b90:	d902      	bls.n	8005b98 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005b92:	2300      	movs	r3, #0
 8005b94:	60fb      	str	r3, [r7, #12]
 8005b96:	e002      	b.n	8005b9e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005b98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b9c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005ba6:	d007      	beq.n	8005bb8 <HAL_SPI_Init+0xa0>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	68db      	ldr	r3, [r3, #12]
 8005bac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005bb0:	d002      	beq.n	8005bb8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005bc8:	431a      	orrs	r2, r3
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	691b      	ldr	r3, [r3, #16]
 8005bce:	f003 0302 	and.w	r3, r3, #2
 8005bd2:	431a      	orrs	r2, r3
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	695b      	ldr	r3, [r3, #20]
 8005bd8:	f003 0301 	and.w	r3, r3, #1
 8005bdc:	431a      	orrs	r2, r3
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	699b      	ldr	r3, [r3, #24]
 8005be2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005be6:	431a      	orrs	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	69db      	ldr	r3, [r3, #28]
 8005bec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005bf0:	431a      	orrs	r2, r3
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
 8005bf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bfa:	ea42 0103 	orr.w	r1, r2, r3
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c02:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	430a      	orrs	r2, r1
 8005c0c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	699b      	ldr	r3, [r3, #24]
 8005c12:	0c1b      	lsrs	r3, r3, #16
 8005c14:	f003 0204 	and.w	r2, r3, #4
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c1c:	f003 0310 	and.w	r3, r3, #16
 8005c20:	431a      	orrs	r2, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c26:	f003 0308 	and.w	r3, r3, #8
 8005c2a:	431a      	orrs	r2, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005c34:	ea42 0103 	orr.w	r1, r2, r3
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	430a      	orrs	r2, r1
 8005c44:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3710      	adds	r7, #16
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}

08005c5e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b088      	sub	sp, #32
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	60f8      	str	r0, [r7, #12]
 8005c66:	60b9      	str	r1, [r7, #8]
 8005c68:	603b      	str	r3, [r7, #0]
 8005c6a:	4613      	mov	r3, r2
 8005c6c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d101      	bne.n	8005c80 <HAL_SPI_Transmit+0x22>
 8005c7c:	2302      	movs	r3, #2
 8005c7e:	e15f      	b.n	8005f40 <HAL_SPI_Transmit+0x2e2>
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c88:	f7fd f8f0 	bl	8002e6c <HAL_GetTick>
 8005c8c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005c8e:	88fb      	ldrh	r3, [r7, #6]
 8005c90:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005c98:	b2db      	uxtb	r3, r3
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d002      	beq.n	8005ca4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005c9e:	2302      	movs	r3, #2
 8005ca0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005ca2:	e148      	b.n	8005f36 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d002      	beq.n	8005cb0 <HAL_SPI_Transmit+0x52>
 8005caa:	88fb      	ldrh	r3, [r7, #6]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d102      	bne.n	8005cb6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005cb4:	e13f      	b.n	8005f36 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2203      	movs	r2, #3
 8005cba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	68ba      	ldr	r2, [r7, #8]
 8005cc8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	88fa      	ldrh	r2, [r7, #6]
 8005cce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	88fa      	ldrh	r2, [r7, #6]
 8005cd4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d00:	d10f      	bne.n	8005d22 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d10:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005d20:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d2c:	2b40      	cmp	r3, #64	@ 0x40
 8005d2e:	d007      	beq.n	8005d40 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d3e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	68db      	ldr	r3, [r3, #12]
 8005d44:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d48:	d94f      	bls.n	8005dea <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d002      	beq.n	8005d58 <HAL_SPI_Transmit+0xfa>
 8005d52:	8afb      	ldrh	r3, [r7, #22]
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d142      	bne.n	8005dde <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d5c:	881a      	ldrh	r2, [r3, #0]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d68:	1c9a      	adds	r2, r3, #2
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	3b01      	subs	r3, #1
 8005d76:	b29a      	uxth	r2, r3
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005d7c:	e02f      	b.n	8005dde <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f003 0302 	and.w	r3, r3, #2
 8005d88:	2b02      	cmp	r3, #2
 8005d8a:	d112      	bne.n	8005db2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d90:	881a      	ldrh	r2, [r3, #0]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d9c:	1c9a      	adds	r2, r3, #2
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	3b01      	subs	r3, #1
 8005daa:	b29a      	uxth	r2, r3
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005db0:	e015      	b.n	8005dde <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005db2:	f7fd f85b 	bl	8002e6c <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	69bb      	ldr	r3, [r7, #24]
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	683a      	ldr	r2, [r7, #0]
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d803      	bhi.n	8005dca <HAL_SPI_Transmit+0x16c>
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dc8:	d102      	bne.n	8005dd0 <HAL_SPI_Transmit+0x172>
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d106      	bne.n	8005dde <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8005dd0:	2303      	movs	r3, #3
 8005dd2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005ddc:	e0ab      	b.n	8005f36 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d1ca      	bne.n	8005d7e <HAL_SPI_Transmit+0x120>
 8005de8:	e080      	b.n	8005eec <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d002      	beq.n	8005df8 <HAL_SPI_Transmit+0x19a>
 8005df2:	8afb      	ldrh	r3, [r7, #22]
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d174      	bne.n	8005ee2 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d912      	bls.n	8005e28 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e06:	881a      	ldrh	r2, [r3, #0]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e12:	1c9a      	adds	r2, r3, #2
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	3b02      	subs	r3, #2
 8005e20:	b29a      	uxth	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e26:	e05c      	b.n	8005ee2 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	330c      	adds	r3, #12
 8005e32:	7812      	ldrb	r2, [r2, #0]
 8005e34:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e3a:	1c5a      	adds	r2, r3, #1
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	3b01      	subs	r3, #1
 8005e48:	b29a      	uxth	r2, r3
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005e4e:	e048      	b.n	8005ee2 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	f003 0302 	and.w	r3, r3, #2
 8005e5a:	2b02      	cmp	r3, #2
 8005e5c:	d12b      	bne.n	8005eb6 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d912      	bls.n	8005e8e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e6c:	881a      	ldrh	r2, [r3, #0]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e78:	1c9a      	adds	r2, r3, #2
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	3b02      	subs	r3, #2
 8005e86:	b29a      	uxth	r2, r3
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e8c:	e029      	b.n	8005ee2 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	330c      	adds	r3, #12
 8005e98:	7812      	ldrb	r2, [r2, #0]
 8005e9a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ea0:	1c5a      	adds	r2, r3, #1
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005eaa:	b29b      	uxth	r3, r3
 8005eac:	3b01      	subs	r3, #1
 8005eae:	b29a      	uxth	r2, r3
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005eb4:	e015      	b.n	8005ee2 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005eb6:	f7fc ffd9 	bl	8002e6c <HAL_GetTick>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	69bb      	ldr	r3, [r7, #24]
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	683a      	ldr	r2, [r7, #0]
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d803      	bhi.n	8005ece <HAL_SPI_Transmit+0x270>
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ecc:	d102      	bne.n	8005ed4 <HAL_SPI_Transmit+0x276>
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d106      	bne.n	8005ee2 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8005ed4:	2303      	movs	r3, #3
 8005ed6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005ee0:	e029      	b.n	8005f36 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d1b1      	bne.n	8005e50 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005eec:	69ba      	ldr	r2, [r7, #24]
 8005eee:	6839      	ldr	r1, [r7, #0]
 8005ef0:	68f8      	ldr	r0, [r7, #12]
 8005ef2:	f000 f947 	bl	8006184 <SPI_EndRxTxTransaction>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d002      	beq.n	8005f02 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2220      	movs	r2, #32
 8005f00:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d10a      	bne.n	8005f20 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	613b      	str	r3, [r7, #16]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	613b      	str	r3, [r7, #16]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	613b      	str	r3, [r7, #16]
 8005f1e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d002      	beq.n	8005f2e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	77fb      	strb	r3, [r7, #31]
 8005f2c:	e003      	b.n	8005f36 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2201      	movs	r2, #1
 8005f32:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005f3e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3720      	adds	r7, #32
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b088      	sub	sp, #32
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	60f8      	str	r0, [r7, #12]
 8005f50:	60b9      	str	r1, [r7, #8]
 8005f52:	603b      	str	r3, [r7, #0]
 8005f54:	4613      	mov	r3, r2
 8005f56:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005f58:	f7fc ff88 	bl	8002e6c <HAL_GetTick>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f60:	1a9b      	subs	r3, r3, r2
 8005f62:	683a      	ldr	r2, [r7, #0]
 8005f64:	4413      	add	r3, r2
 8005f66:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005f68:	f7fc ff80 	bl	8002e6c <HAL_GetTick>
 8005f6c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005f6e:	4b39      	ldr	r3, [pc, #228]	@ (8006054 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	015b      	lsls	r3, r3, #5
 8005f74:	0d1b      	lsrs	r3, r3, #20
 8005f76:	69fa      	ldr	r2, [r7, #28]
 8005f78:	fb02 f303 	mul.w	r3, r2, r3
 8005f7c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f7e:	e054      	b.n	800602a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f86:	d050      	beq.n	800602a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f88:	f7fc ff70 	bl	8002e6c <HAL_GetTick>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	69bb      	ldr	r3, [r7, #24]
 8005f90:	1ad3      	subs	r3, r2, r3
 8005f92:	69fa      	ldr	r2, [r7, #28]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d902      	bls.n	8005f9e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d13d      	bne.n	800601a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	685a      	ldr	r2, [r3, #4]
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005fac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005fb6:	d111      	bne.n	8005fdc <SPI_WaitFlagStateUntilTimeout+0x94>
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fc0:	d004      	beq.n	8005fcc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fca:	d107      	bne.n	8005fdc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fda:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fe0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005fe4:	d10f      	bne.n	8006006 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ff4:	601a      	str	r2, [r3, #0]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006004:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2201      	movs	r2, #1
 800600a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2200      	movs	r2, #0
 8006012:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006016:	2303      	movs	r3, #3
 8006018:	e017      	b.n	800604a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d101      	bne.n	8006024 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006020:	2300      	movs	r3, #0
 8006022:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	3b01      	subs	r3, #1
 8006028:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	689a      	ldr	r2, [r3, #8]
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	4013      	ands	r3, r2
 8006034:	68ba      	ldr	r2, [r7, #8]
 8006036:	429a      	cmp	r2, r3
 8006038:	bf0c      	ite	eq
 800603a:	2301      	moveq	r3, #1
 800603c:	2300      	movne	r3, #0
 800603e:	b2db      	uxtb	r3, r3
 8006040:	461a      	mov	r2, r3
 8006042:	79fb      	ldrb	r3, [r7, #7]
 8006044:	429a      	cmp	r2, r3
 8006046:	d19b      	bne.n	8005f80 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	3720      	adds	r7, #32
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
 8006052:	bf00      	nop
 8006054:	20000080 	.word	0x20000080

08006058 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b08a      	sub	sp, #40	@ 0x28
 800605c:	af00      	add	r7, sp, #0
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	607a      	str	r2, [r7, #4]
 8006064:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006066:	2300      	movs	r3, #0
 8006068:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800606a:	f7fc feff 	bl	8002e6c <HAL_GetTick>
 800606e:	4602      	mov	r2, r0
 8006070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006072:	1a9b      	subs	r3, r3, r2
 8006074:	683a      	ldr	r2, [r7, #0]
 8006076:	4413      	add	r3, r2
 8006078:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800607a:	f7fc fef7 	bl	8002e6c <HAL_GetTick>
 800607e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	330c      	adds	r3, #12
 8006086:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006088:	4b3d      	ldr	r3, [pc, #244]	@ (8006180 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	4613      	mov	r3, r2
 800608e:	009b      	lsls	r3, r3, #2
 8006090:	4413      	add	r3, r2
 8006092:	00da      	lsls	r2, r3, #3
 8006094:	1ad3      	subs	r3, r2, r3
 8006096:	0d1b      	lsrs	r3, r3, #20
 8006098:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800609a:	fb02 f303 	mul.w	r3, r2, r3
 800609e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80060a0:	e060      	b.n	8006164 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80060a8:	d107      	bne.n	80060ba <SPI_WaitFifoStateUntilTimeout+0x62>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d104      	bne.n	80060ba <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80060b0:	69fb      	ldr	r3, [r7, #28]
 80060b2:	781b      	ldrb	r3, [r3, #0]
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80060b8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060c0:	d050      	beq.n	8006164 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80060c2:	f7fc fed3 	bl	8002e6c <HAL_GetTick>
 80060c6:	4602      	mov	r2, r0
 80060c8:	6a3b      	ldr	r3, [r7, #32]
 80060ca:	1ad3      	subs	r3, r2, r3
 80060cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d902      	bls.n	80060d8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80060d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d13d      	bne.n	8006154 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	685a      	ldr	r2, [r3, #4]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80060e6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060f0:	d111      	bne.n	8006116 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	689b      	ldr	r3, [r3, #8]
 80060f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060fa:	d004      	beq.n	8006106 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006104:	d107      	bne.n	8006116 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006114:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800611a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800611e:	d10f      	bne.n	8006140 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800612e:	601a      	str	r2, [r3, #0]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800613e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2200      	movs	r2, #0
 800614c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e010      	b.n	8006176 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006154:	69bb      	ldr	r3, [r7, #24]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d101      	bne.n	800615e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800615a:	2300      	movs	r3, #0
 800615c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800615e:	69bb      	ldr	r3, [r7, #24]
 8006160:	3b01      	subs	r3, #1
 8006162:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	689a      	ldr	r2, [r3, #8]
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	4013      	ands	r3, r2
 800616e:	687a      	ldr	r2, [r7, #4]
 8006170:	429a      	cmp	r2, r3
 8006172:	d196      	bne.n	80060a2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006174:	2300      	movs	r3, #0
}
 8006176:	4618      	mov	r0, r3
 8006178:	3728      	adds	r7, #40	@ 0x28
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}
 800617e:	bf00      	nop
 8006180:	20000080 	.word	0x20000080

08006184 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b086      	sub	sp, #24
 8006188:	af02      	add	r7, sp, #8
 800618a:	60f8      	str	r0, [r7, #12]
 800618c:	60b9      	str	r1, [r7, #8]
 800618e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	9300      	str	r3, [sp, #0]
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	2200      	movs	r2, #0
 8006198:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800619c:	68f8      	ldr	r0, [r7, #12]
 800619e:	f7ff ff5b 	bl	8006058 <SPI_WaitFifoStateUntilTimeout>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d007      	beq.n	80061b8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061ac:	f043 0220 	orr.w	r2, r3, #32
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80061b4:	2303      	movs	r3, #3
 80061b6:	e027      	b.n	8006208 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	9300      	str	r3, [sp, #0]
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	2200      	movs	r2, #0
 80061c0:	2180      	movs	r1, #128	@ 0x80
 80061c2:	68f8      	ldr	r0, [r7, #12]
 80061c4:	f7ff fec0 	bl	8005f48 <SPI_WaitFlagStateUntilTimeout>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d007      	beq.n	80061de <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061d2:	f043 0220 	orr.w	r2, r3, #32
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80061da:	2303      	movs	r3, #3
 80061dc:	e014      	b.n	8006208 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	9300      	str	r3, [sp, #0]
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	2200      	movs	r2, #0
 80061e6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80061ea:	68f8      	ldr	r0, [r7, #12]
 80061ec:	f7ff ff34 	bl	8006058 <SPI_WaitFifoStateUntilTimeout>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d007      	beq.n	8006206 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061fa:	f043 0220 	orr.w	r2, r3, #32
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	e000      	b.n	8006208 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006206:	2300      	movs	r3, #0
}
 8006208:	4618      	mov	r0, r3
 800620a:	3710      	adds	r7, #16
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b082      	sub	sp, #8
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d101      	bne.n	8006222 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e049      	b.n	80062b6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006228:	b2db      	uxtb	r3, r3
 800622a:	2b00      	cmp	r3, #0
 800622c:	d106      	bne.n	800623c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f7fc fc04 	bl	8002a44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2202      	movs	r2, #2
 8006240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	3304      	adds	r3, #4
 800624c:	4619      	mov	r1, r3
 800624e:	4610      	mov	r0, r2
 8006250:	f000 fa9a 	bl	8006788 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2201      	movs	r2, #1
 8006280:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2201      	movs	r2, #1
 8006290:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062b4:	2300      	movs	r3, #0
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3708      	adds	r7, #8
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
	...

080062c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b085      	sub	sp, #20
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d001      	beq.n	80062d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	e04f      	b.n	8006378 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2202      	movs	r2, #2
 80062dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	68da      	ldr	r2, [r3, #12]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f042 0201 	orr.w	r2, r2, #1
 80062ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a23      	ldr	r2, [pc, #140]	@ (8006384 <HAL_TIM_Base_Start_IT+0xc4>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d01d      	beq.n	8006336 <HAL_TIM_Base_Start_IT+0x76>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006302:	d018      	beq.n	8006336 <HAL_TIM_Base_Start_IT+0x76>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a1f      	ldr	r2, [pc, #124]	@ (8006388 <HAL_TIM_Base_Start_IT+0xc8>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d013      	beq.n	8006336 <HAL_TIM_Base_Start_IT+0x76>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a1e      	ldr	r2, [pc, #120]	@ (800638c <HAL_TIM_Base_Start_IT+0xcc>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d00e      	beq.n	8006336 <HAL_TIM_Base_Start_IT+0x76>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a1c      	ldr	r2, [pc, #112]	@ (8006390 <HAL_TIM_Base_Start_IT+0xd0>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d009      	beq.n	8006336 <HAL_TIM_Base_Start_IT+0x76>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a1b      	ldr	r2, [pc, #108]	@ (8006394 <HAL_TIM_Base_Start_IT+0xd4>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d004      	beq.n	8006336 <HAL_TIM_Base_Start_IT+0x76>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a19      	ldr	r2, [pc, #100]	@ (8006398 <HAL_TIM_Base_Start_IT+0xd8>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d115      	bne.n	8006362 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	689a      	ldr	r2, [r3, #8]
 800633c:	4b17      	ldr	r3, [pc, #92]	@ (800639c <HAL_TIM_Base_Start_IT+0xdc>)
 800633e:	4013      	ands	r3, r2
 8006340:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2b06      	cmp	r3, #6
 8006346:	d015      	beq.n	8006374 <HAL_TIM_Base_Start_IT+0xb4>
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800634e:	d011      	beq.n	8006374 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f042 0201 	orr.w	r2, r2, #1
 800635e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006360:	e008      	b.n	8006374 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f042 0201 	orr.w	r2, r2, #1
 8006370:	601a      	str	r2, [r3, #0]
 8006372:	e000      	b.n	8006376 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006374:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006376:	2300      	movs	r3, #0
}
 8006378:	4618      	mov	r0, r3
 800637a:	3714      	adds	r7, #20
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr
 8006384:	40012c00 	.word	0x40012c00
 8006388:	40000400 	.word	0x40000400
 800638c:	40000800 	.word	0x40000800
 8006390:	40000c00 	.word	0x40000c00
 8006394:	40013400 	.word	0x40013400
 8006398:	40014000 	.word	0x40014000
 800639c:	00010007 	.word	0x00010007

080063a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b084      	sub	sp, #16
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	691b      	ldr	r3, [r3, #16]
 80063b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	f003 0302 	and.w	r3, r3, #2
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d020      	beq.n	8006404 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f003 0302 	and.w	r3, r3, #2
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d01b      	beq.n	8006404 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f06f 0202 	mvn.w	r2, #2
 80063d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2201      	movs	r2, #1
 80063da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	699b      	ldr	r3, [r3, #24]
 80063e2:	f003 0303 	and.w	r3, r3, #3
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d003      	beq.n	80063f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063ea:	6878      	ldr	r0, [r7, #4]
 80063ec:	f000 f9ad 	bl	800674a <HAL_TIM_IC_CaptureCallback>
 80063f0:	e005      	b.n	80063fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f000 f99f 	bl	8006736 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f000 f9b0 	bl	800675e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2200      	movs	r2, #0
 8006402:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	f003 0304 	and.w	r3, r3, #4
 800640a:	2b00      	cmp	r3, #0
 800640c:	d020      	beq.n	8006450 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f003 0304 	and.w	r3, r3, #4
 8006414:	2b00      	cmp	r3, #0
 8006416:	d01b      	beq.n	8006450 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f06f 0204 	mvn.w	r2, #4
 8006420:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2202      	movs	r2, #2
 8006426:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	699b      	ldr	r3, [r3, #24]
 800642e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006432:	2b00      	cmp	r3, #0
 8006434:	d003      	beq.n	800643e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f000 f987 	bl	800674a <HAL_TIM_IC_CaptureCallback>
 800643c:	e005      	b.n	800644a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 f979 	bl	8006736 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	f000 f98a 	bl	800675e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	f003 0308 	and.w	r3, r3, #8
 8006456:	2b00      	cmp	r3, #0
 8006458:	d020      	beq.n	800649c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f003 0308 	and.w	r3, r3, #8
 8006460:	2b00      	cmp	r3, #0
 8006462:	d01b      	beq.n	800649c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f06f 0208 	mvn.w	r2, #8
 800646c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2204      	movs	r2, #4
 8006472:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	69db      	ldr	r3, [r3, #28]
 800647a:	f003 0303 	and.w	r3, r3, #3
 800647e:	2b00      	cmp	r3, #0
 8006480:	d003      	beq.n	800648a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f000 f961 	bl	800674a <HAL_TIM_IC_CaptureCallback>
 8006488:	e005      	b.n	8006496 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 f953 	bl	8006736 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f000 f964 	bl	800675e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	f003 0310 	and.w	r3, r3, #16
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d020      	beq.n	80064e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f003 0310 	and.w	r3, r3, #16
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d01b      	beq.n	80064e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f06f 0210 	mvn.w	r2, #16
 80064b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2208      	movs	r2, #8
 80064be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	69db      	ldr	r3, [r3, #28]
 80064c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d003      	beq.n	80064d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f000 f93b 	bl	800674a <HAL_TIM_IC_CaptureCallback>
 80064d4:	e005      	b.n	80064e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f000 f92d 	bl	8006736 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 f93e 	bl	800675e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2200      	movs	r2, #0
 80064e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d00c      	beq.n	800650c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f003 0301 	and.w	r3, r3, #1
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d007      	beq.n	800650c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f06f 0201 	mvn.w	r2, #1
 8006504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f7fb fb84 	bl	8001c14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006512:	2b00      	cmp	r3, #0
 8006514:	d00c      	beq.n	8006530 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800651c:	2b00      	cmp	r3, #0
 800651e:	d007      	beq.n	8006530 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f000 faf2 	bl	8006b14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006536:	2b00      	cmp	r3, #0
 8006538:	d00c      	beq.n	8006554 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006540:	2b00      	cmp	r3, #0
 8006542:	d007      	beq.n	8006554 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800654c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f000 faea 	bl	8006b28 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800655a:	2b00      	cmp	r3, #0
 800655c:	d00c      	beq.n	8006578 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006564:	2b00      	cmp	r3, #0
 8006566:	d007      	beq.n	8006578 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006570:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 f8fd 	bl	8006772 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	f003 0320 	and.w	r3, r3, #32
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00c      	beq.n	800659c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f003 0320 	and.w	r3, r3, #32
 8006588:	2b00      	cmp	r3, #0
 800658a:	d007      	beq.n	800659c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f06f 0220 	mvn.w	r2, #32
 8006594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 fab2 	bl	8006b00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800659c:	bf00      	nop
 800659e:	3710      	adds	r7, #16
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b084      	sub	sp, #16
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065ae:	2300      	movs	r3, #0
 80065b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065b8:	2b01      	cmp	r3, #1
 80065ba:	d101      	bne.n	80065c0 <HAL_TIM_ConfigClockSource+0x1c>
 80065bc:	2302      	movs	r3, #2
 80065be:	e0b6      	b.n	800672e <HAL_TIM_ConfigClockSource+0x18a>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2202      	movs	r2, #2
 80065cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80065e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80065ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	68ba      	ldr	r2, [r7, #8]
 80065f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065fc:	d03e      	beq.n	800667c <HAL_TIM_ConfigClockSource+0xd8>
 80065fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006602:	f200 8087 	bhi.w	8006714 <HAL_TIM_ConfigClockSource+0x170>
 8006606:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800660a:	f000 8086 	beq.w	800671a <HAL_TIM_ConfigClockSource+0x176>
 800660e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006612:	d87f      	bhi.n	8006714 <HAL_TIM_ConfigClockSource+0x170>
 8006614:	2b70      	cmp	r3, #112	@ 0x70
 8006616:	d01a      	beq.n	800664e <HAL_TIM_ConfigClockSource+0xaa>
 8006618:	2b70      	cmp	r3, #112	@ 0x70
 800661a:	d87b      	bhi.n	8006714 <HAL_TIM_ConfigClockSource+0x170>
 800661c:	2b60      	cmp	r3, #96	@ 0x60
 800661e:	d050      	beq.n	80066c2 <HAL_TIM_ConfigClockSource+0x11e>
 8006620:	2b60      	cmp	r3, #96	@ 0x60
 8006622:	d877      	bhi.n	8006714 <HAL_TIM_ConfigClockSource+0x170>
 8006624:	2b50      	cmp	r3, #80	@ 0x50
 8006626:	d03c      	beq.n	80066a2 <HAL_TIM_ConfigClockSource+0xfe>
 8006628:	2b50      	cmp	r3, #80	@ 0x50
 800662a:	d873      	bhi.n	8006714 <HAL_TIM_ConfigClockSource+0x170>
 800662c:	2b40      	cmp	r3, #64	@ 0x40
 800662e:	d058      	beq.n	80066e2 <HAL_TIM_ConfigClockSource+0x13e>
 8006630:	2b40      	cmp	r3, #64	@ 0x40
 8006632:	d86f      	bhi.n	8006714 <HAL_TIM_ConfigClockSource+0x170>
 8006634:	2b30      	cmp	r3, #48	@ 0x30
 8006636:	d064      	beq.n	8006702 <HAL_TIM_ConfigClockSource+0x15e>
 8006638:	2b30      	cmp	r3, #48	@ 0x30
 800663a:	d86b      	bhi.n	8006714 <HAL_TIM_ConfigClockSource+0x170>
 800663c:	2b20      	cmp	r3, #32
 800663e:	d060      	beq.n	8006702 <HAL_TIM_ConfigClockSource+0x15e>
 8006640:	2b20      	cmp	r3, #32
 8006642:	d867      	bhi.n	8006714 <HAL_TIM_ConfigClockSource+0x170>
 8006644:	2b00      	cmp	r3, #0
 8006646:	d05c      	beq.n	8006702 <HAL_TIM_ConfigClockSource+0x15e>
 8006648:	2b10      	cmp	r3, #16
 800664a:	d05a      	beq.n	8006702 <HAL_TIM_ConfigClockSource+0x15e>
 800664c:	e062      	b.n	8006714 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800665e:	f000 f9a7 	bl	80069b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006670:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	68ba      	ldr	r2, [r7, #8]
 8006678:	609a      	str	r2, [r3, #8]
      break;
 800667a:	e04f      	b.n	800671c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800668c:	f000 f990 	bl	80069b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	689a      	ldr	r2, [r3, #8]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800669e:	609a      	str	r2, [r3, #8]
      break;
 80066a0:	e03c      	b.n	800671c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066ae:	461a      	mov	r2, r3
 80066b0:	f000 f904 	bl	80068bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2150      	movs	r1, #80	@ 0x50
 80066ba:	4618      	mov	r0, r3
 80066bc:	f000 f95d 	bl	800697a <TIM_ITRx_SetConfig>
      break;
 80066c0:	e02c      	b.n	800671c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80066ce:	461a      	mov	r2, r3
 80066d0:	f000 f923 	bl	800691a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2160      	movs	r1, #96	@ 0x60
 80066da:	4618      	mov	r0, r3
 80066dc:	f000 f94d 	bl	800697a <TIM_ITRx_SetConfig>
      break;
 80066e0:	e01c      	b.n	800671c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066ee:	461a      	mov	r2, r3
 80066f0:	f000 f8e4 	bl	80068bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	2140      	movs	r1, #64	@ 0x40
 80066fa:	4618      	mov	r0, r3
 80066fc:	f000 f93d 	bl	800697a <TIM_ITRx_SetConfig>
      break;
 8006700:	e00c      	b.n	800671c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681a      	ldr	r2, [r3, #0]
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4619      	mov	r1, r3
 800670c:	4610      	mov	r0, r2
 800670e:	f000 f934 	bl	800697a <TIM_ITRx_SetConfig>
      break;
 8006712:	e003      	b.n	800671c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	73fb      	strb	r3, [r7, #15]
      break;
 8006718:	e000      	b.n	800671c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800671a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2200      	movs	r2, #0
 8006728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800672c:	7bfb      	ldrb	r3, [r7, #15]
}
 800672e:	4618      	mov	r0, r3
 8006730:	3710      	adds	r7, #16
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}

08006736 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006736:	b480      	push	{r7}
 8006738:	b083      	sub	sp, #12
 800673a:	af00      	add	r7, sp, #0
 800673c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800673e:	bf00      	nop
 8006740:	370c      	adds	r7, #12
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr

0800674a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800674a:	b480      	push	{r7}
 800674c:	b083      	sub	sp, #12
 800674e:	af00      	add	r7, sp, #0
 8006750:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006752:	bf00      	nop
 8006754:	370c      	adds	r7, #12
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr

0800675e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800675e:	b480      	push	{r7}
 8006760:	b083      	sub	sp, #12
 8006762:	af00      	add	r7, sp, #0
 8006764:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006766:	bf00      	nop
 8006768:	370c      	adds	r7, #12
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr

08006772 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006772:	b480      	push	{r7}
 8006774:	b083      	sub	sp, #12
 8006776:	af00      	add	r7, sp, #0
 8006778:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800677a:	bf00      	nop
 800677c:	370c      	adds	r7, #12
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr
	...

08006788 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006788:	b480      	push	{r7}
 800678a:	b085      	sub	sp, #20
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	4a40      	ldr	r2, [pc, #256]	@ (800689c <TIM_Base_SetConfig+0x114>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d013      	beq.n	80067c8 <TIM_Base_SetConfig+0x40>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067a6:	d00f      	beq.n	80067c8 <TIM_Base_SetConfig+0x40>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	4a3d      	ldr	r2, [pc, #244]	@ (80068a0 <TIM_Base_SetConfig+0x118>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d00b      	beq.n	80067c8 <TIM_Base_SetConfig+0x40>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	4a3c      	ldr	r2, [pc, #240]	@ (80068a4 <TIM_Base_SetConfig+0x11c>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d007      	beq.n	80067c8 <TIM_Base_SetConfig+0x40>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4a3b      	ldr	r2, [pc, #236]	@ (80068a8 <TIM_Base_SetConfig+0x120>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d003      	beq.n	80067c8 <TIM_Base_SetConfig+0x40>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a3a      	ldr	r2, [pc, #232]	@ (80068ac <TIM_Base_SetConfig+0x124>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d108      	bne.n	80067da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	68fa      	ldr	r2, [r7, #12]
 80067d6:	4313      	orrs	r3, r2
 80067d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a2f      	ldr	r2, [pc, #188]	@ (800689c <TIM_Base_SetConfig+0x114>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d01f      	beq.n	8006822 <TIM_Base_SetConfig+0x9a>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067e8:	d01b      	beq.n	8006822 <TIM_Base_SetConfig+0x9a>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a2c      	ldr	r2, [pc, #176]	@ (80068a0 <TIM_Base_SetConfig+0x118>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d017      	beq.n	8006822 <TIM_Base_SetConfig+0x9a>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a2b      	ldr	r2, [pc, #172]	@ (80068a4 <TIM_Base_SetConfig+0x11c>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d013      	beq.n	8006822 <TIM_Base_SetConfig+0x9a>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4a2a      	ldr	r2, [pc, #168]	@ (80068a8 <TIM_Base_SetConfig+0x120>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d00f      	beq.n	8006822 <TIM_Base_SetConfig+0x9a>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a29      	ldr	r2, [pc, #164]	@ (80068ac <TIM_Base_SetConfig+0x124>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d00b      	beq.n	8006822 <TIM_Base_SetConfig+0x9a>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a28      	ldr	r2, [pc, #160]	@ (80068b0 <TIM_Base_SetConfig+0x128>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d007      	beq.n	8006822 <TIM_Base_SetConfig+0x9a>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a27      	ldr	r2, [pc, #156]	@ (80068b4 <TIM_Base_SetConfig+0x12c>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d003      	beq.n	8006822 <TIM_Base_SetConfig+0x9a>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4a26      	ldr	r2, [pc, #152]	@ (80068b8 <TIM_Base_SetConfig+0x130>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d108      	bne.n	8006834 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006828:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	68db      	ldr	r3, [r3, #12]
 800682e:	68fa      	ldr	r2, [r7, #12]
 8006830:	4313      	orrs	r3, r2
 8006832:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	695b      	ldr	r3, [r3, #20]
 800683e:	4313      	orrs	r3, r2
 8006840:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	68fa      	ldr	r2, [r7, #12]
 8006846:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	689a      	ldr	r2, [r3, #8]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	681a      	ldr	r2, [r3, #0]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a10      	ldr	r2, [pc, #64]	@ (800689c <TIM_Base_SetConfig+0x114>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d00f      	beq.n	8006880 <TIM_Base_SetConfig+0xf8>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a12      	ldr	r2, [pc, #72]	@ (80068ac <TIM_Base_SetConfig+0x124>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d00b      	beq.n	8006880 <TIM_Base_SetConfig+0xf8>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	4a11      	ldr	r2, [pc, #68]	@ (80068b0 <TIM_Base_SetConfig+0x128>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d007      	beq.n	8006880 <TIM_Base_SetConfig+0xf8>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	4a10      	ldr	r2, [pc, #64]	@ (80068b4 <TIM_Base_SetConfig+0x12c>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d003      	beq.n	8006880 <TIM_Base_SetConfig+0xf8>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	4a0f      	ldr	r2, [pc, #60]	@ (80068b8 <TIM_Base_SetConfig+0x130>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d103      	bne.n	8006888 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	691a      	ldr	r2, [r3, #16]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	615a      	str	r2, [r3, #20]
}
 800688e:	bf00      	nop
 8006890:	3714      	adds	r7, #20
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop
 800689c:	40012c00 	.word	0x40012c00
 80068a0:	40000400 	.word	0x40000400
 80068a4:	40000800 	.word	0x40000800
 80068a8:	40000c00 	.word	0x40000c00
 80068ac:	40013400 	.word	0x40013400
 80068b0:	40014000 	.word	0x40014000
 80068b4:	40014400 	.word	0x40014400
 80068b8:	40014800 	.word	0x40014800

080068bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068bc:	b480      	push	{r7}
 80068be:	b087      	sub	sp, #28
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	60f8      	str	r0, [r7, #12]
 80068c4:	60b9      	str	r1, [r7, #8]
 80068c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6a1b      	ldr	r3, [r3, #32]
 80068cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6a1b      	ldr	r3, [r3, #32]
 80068d2:	f023 0201 	bic.w	r2, r3, #1
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	699b      	ldr	r3, [r3, #24]
 80068de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	011b      	lsls	r3, r3, #4
 80068ec:	693a      	ldr	r2, [r7, #16]
 80068ee:	4313      	orrs	r3, r2
 80068f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	f023 030a 	bic.w	r3, r3, #10
 80068f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068fa:	697a      	ldr	r2, [r7, #20]
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	4313      	orrs	r3, r2
 8006900:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	693a      	ldr	r2, [r7, #16]
 8006906:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	697a      	ldr	r2, [r7, #20]
 800690c:	621a      	str	r2, [r3, #32]
}
 800690e:	bf00      	nop
 8006910:	371c      	adds	r7, #28
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr

0800691a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800691a:	b480      	push	{r7}
 800691c:	b087      	sub	sp, #28
 800691e:	af00      	add	r7, sp, #0
 8006920:	60f8      	str	r0, [r7, #12]
 8006922:	60b9      	str	r1, [r7, #8]
 8006924:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	6a1b      	ldr	r3, [r3, #32]
 800692a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6a1b      	ldr	r3, [r3, #32]
 8006930:	f023 0210 	bic.w	r2, r3, #16
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	699b      	ldr	r3, [r3, #24]
 800693c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006944:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	031b      	lsls	r3, r3, #12
 800694a:	693a      	ldr	r2, [r7, #16]
 800694c:	4313      	orrs	r3, r2
 800694e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006956:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	011b      	lsls	r3, r3, #4
 800695c:	697a      	ldr	r2, [r7, #20]
 800695e:	4313      	orrs	r3, r2
 8006960:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	693a      	ldr	r2, [r7, #16]
 8006966:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	697a      	ldr	r2, [r7, #20]
 800696c:	621a      	str	r2, [r3, #32]
}
 800696e:	bf00      	nop
 8006970:	371c      	adds	r7, #28
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr

0800697a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800697a:	b480      	push	{r7}
 800697c:	b085      	sub	sp, #20
 800697e:	af00      	add	r7, sp, #0
 8006980:	6078      	str	r0, [r7, #4]
 8006982:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006990:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006992:	683a      	ldr	r2, [r7, #0]
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	4313      	orrs	r3, r2
 8006998:	f043 0307 	orr.w	r3, r3, #7
 800699c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	68fa      	ldr	r2, [r7, #12]
 80069a2:	609a      	str	r2, [r3, #8]
}
 80069a4:	bf00      	nop
 80069a6:	3714      	adds	r7, #20
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b087      	sub	sp, #28
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	60b9      	str	r1, [r7, #8]
 80069ba:	607a      	str	r2, [r7, #4]
 80069bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	021a      	lsls	r2, r3, #8
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	431a      	orrs	r2, r3
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	697a      	ldr	r2, [r7, #20]
 80069da:	4313      	orrs	r3, r2
 80069dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	697a      	ldr	r2, [r7, #20]
 80069e2:	609a      	str	r2, [r3, #8]
}
 80069e4:	bf00      	nop
 80069e6:	371c      	adds	r7, #28
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr

080069f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b085      	sub	sp, #20
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d101      	bne.n	8006a08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a04:	2302      	movs	r3, #2
 8006a06:	e068      	b.n	8006ada <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2202      	movs	r2, #2
 8006a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a2e      	ldr	r2, [pc, #184]	@ (8006ae8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d004      	beq.n	8006a3c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a2d      	ldr	r2, [pc, #180]	@ (8006aec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d108      	bne.n	8006a4e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006a42:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	68fa      	ldr	r2, [r7, #12]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a54:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	68fa      	ldr	r2, [r7, #12]
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	68fa      	ldr	r2, [r7, #12]
 8006a66:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a1e      	ldr	r2, [pc, #120]	@ (8006ae8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d01d      	beq.n	8006aae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a7a:	d018      	beq.n	8006aae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a1b      	ldr	r2, [pc, #108]	@ (8006af0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d013      	beq.n	8006aae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a1a      	ldr	r2, [pc, #104]	@ (8006af4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d00e      	beq.n	8006aae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a18      	ldr	r2, [pc, #96]	@ (8006af8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d009      	beq.n	8006aae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a13      	ldr	r2, [pc, #76]	@ (8006aec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d004      	beq.n	8006aae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a14      	ldr	r2, [pc, #80]	@ (8006afc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d10c      	bne.n	8006ac8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ab4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	68ba      	ldr	r2, [r7, #8]
 8006abc:	4313      	orrs	r3, r2
 8006abe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	68ba      	ldr	r2, [r7, #8]
 8006ac6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2201      	movs	r2, #1
 8006acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ad8:	2300      	movs	r3, #0
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3714      	adds	r7, #20
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae4:	4770      	bx	lr
 8006ae6:	bf00      	nop
 8006ae8:	40012c00 	.word	0x40012c00
 8006aec:	40013400 	.word	0x40013400
 8006af0:	40000400 	.word	0x40000400
 8006af4:	40000800 	.word	0x40000800
 8006af8:	40000c00 	.word	0x40000c00
 8006afc:	40014000 	.word	0x40014000

08006b00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b083      	sub	sp, #12
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b08:	bf00      	nop
 8006b0a:	370c      	adds	r7, #12
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr

08006b14 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b083      	sub	sp, #12
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b1c:	bf00      	nop
 8006b1e:	370c      	adds	r7, #12
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr

08006b28 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b082      	sub	sp, #8
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d101      	bne.n	8006b4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e042      	b.n	8006bd4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d106      	bne.n	8006b66 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b60:	6878      	ldr	r0, [r7, #4]
 8006b62:	f7fb fe7f 	bl	8002864 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2224      	movs	r2, #36	@ 0x24
 8006b6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f022 0201 	bic.w	r2, r2, #1
 8006b7c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d002      	beq.n	8006b8c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f000 ff42 	bl	8007a10 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	f000 fc43 	bl	8007418 <UART_SetConfig>
 8006b92:	4603      	mov	r3, r0
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	d101      	bne.n	8006b9c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	e01b      	b.n	8006bd4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	685a      	ldr	r2, [r3, #4]
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006baa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	689a      	ldr	r2, [r3, #8]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006bba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f042 0201 	orr.w	r2, r2, #1
 8006bca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	f000 ffc1 	bl	8007b54 <UART_CheckIdleState>
 8006bd2:	4603      	mov	r3, r0
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3708      	adds	r7, #8
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b08a      	sub	sp, #40	@ 0x28
 8006be0:	af02      	add	r7, sp, #8
 8006be2:	60f8      	str	r0, [r7, #12]
 8006be4:	60b9      	str	r1, [r7, #8]
 8006be6:	603b      	str	r3, [r7, #0]
 8006be8:	4613      	mov	r3, r2
 8006bea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bf2:	2b20      	cmp	r3, #32
 8006bf4:	d17b      	bne.n	8006cee <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d002      	beq.n	8006c02 <HAL_UART_Transmit+0x26>
 8006bfc:	88fb      	ldrh	r3, [r7, #6]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d101      	bne.n	8006c06 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e074      	b.n	8006cf0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2221      	movs	r2, #33	@ 0x21
 8006c12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c16:	f7fc f929 	bl	8002e6c <HAL_GetTick>
 8006c1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	88fa      	ldrh	r2, [r7, #6]
 8006c20:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	88fa      	ldrh	r2, [r7, #6]
 8006c28:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c34:	d108      	bne.n	8006c48 <HAL_UART_Transmit+0x6c>
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	691b      	ldr	r3, [r3, #16]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d104      	bne.n	8006c48 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	61bb      	str	r3, [r7, #24]
 8006c46:	e003      	b.n	8006c50 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006c50:	e030      	b.n	8006cb4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	9300      	str	r3, [sp, #0]
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	2180      	movs	r1, #128	@ 0x80
 8006c5c:	68f8      	ldr	r0, [r7, #12]
 8006c5e:	f001 f823 	bl	8007ca8 <UART_WaitOnFlagUntilTimeout>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d005      	beq.n	8006c74 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2220      	movs	r2, #32
 8006c6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006c70:	2303      	movs	r3, #3
 8006c72:	e03d      	b.n	8006cf0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006c74:	69fb      	ldr	r3, [r7, #28]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d10b      	bne.n	8006c92 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c7a:	69bb      	ldr	r3, [r7, #24]
 8006c7c:	881a      	ldrh	r2, [r3, #0]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c86:	b292      	uxth	r2, r2
 8006c88:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006c8a:	69bb      	ldr	r3, [r7, #24]
 8006c8c:	3302      	adds	r3, #2
 8006c8e:	61bb      	str	r3, [r7, #24]
 8006c90:	e007      	b.n	8006ca2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c92:	69fb      	ldr	r3, [r7, #28]
 8006c94:	781a      	ldrb	r2, [r3, #0]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006c9c:	69fb      	ldr	r3, [r7, #28]
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	3b01      	subs	r3, #1
 8006cac:	b29a      	uxth	r2, r3
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d1c8      	bne.n	8006c52 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	9300      	str	r3, [sp, #0]
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	2140      	movs	r1, #64	@ 0x40
 8006cca:	68f8      	ldr	r0, [r7, #12]
 8006ccc:	f000 ffec 	bl	8007ca8 <UART_WaitOnFlagUntilTimeout>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d005      	beq.n	8006ce2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2220      	movs	r2, #32
 8006cda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006cde:	2303      	movs	r3, #3
 8006ce0:	e006      	b.n	8006cf0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2220      	movs	r2, #32
 8006ce6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006cea:	2300      	movs	r3, #0
 8006cec:	e000      	b.n	8006cf0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006cee:	2302      	movs	r3, #2
  }
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3720      	adds	r7, #32
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b08a      	sub	sp, #40	@ 0x28
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	60b9      	str	r1, [r7, #8]
 8006d02:	4613      	mov	r3, r2
 8006d04:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d0c:	2b20      	cmp	r3, #32
 8006d0e:	d137      	bne.n	8006d80 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d002      	beq.n	8006d1c <HAL_UART_Receive_IT+0x24>
 8006d16:	88fb      	ldrh	r3, [r7, #6]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d101      	bne.n	8006d20 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e030      	b.n	8006d82 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2200      	movs	r2, #0
 8006d24:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a18      	ldr	r2, [pc, #96]	@ (8006d8c <HAL_UART_Receive_IT+0x94>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d01f      	beq.n	8006d70 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d018      	beq.n	8006d70 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	e853 3f00 	ldrex	r3, [r3]
 8006d4a:	613b      	str	r3, [r7, #16]
   return(result);
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006d52:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	461a      	mov	r2, r3
 8006d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d5c:	623b      	str	r3, [r7, #32]
 8006d5e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d60:	69f9      	ldr	r1, [r7, #28]
 8006d62:	6a3a      	ldr	r2, [r7, #32]
 8006d64:	e841 2300 	strex	r3, r2, [r1]
 8006d68:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d6a:	69bb      	ldr	r3, [r7, #24]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d1e6      	bne.n	8006d3e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006d70:	88fb      	ldrh	r3, [r7, #6]
 8006d72:	461a      	mov	r2, r3
 8006d74:	68b9      	ldr	r1, [r7, #8]
 8006d76:	68f8      	ldr	r0, [r7, #12]
 8006d78:	f000 fffe 	bl	8007d78 <UART_Start_Receive_IT>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	e000      	b.n	8006d82 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006d80:	2302      	movs	r3, #2
  }
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3728      	adds	r7, #40	@ 0x28
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}
 8006d8a:	bf00      	nop
 8006d8c:	40008000 	.word	0x40008000

08006d90 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b0ba      	sub	sp, #232	@ 0xe8
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	69db      	ldr	r3, [r3, #28]
 8006d9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006db6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006dba:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006dbe:	4013      	ands	r3, r2
 8006dc0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006dc4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d11b      	bne.n	8006e04 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006dcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dd0:	f003 0320 	and.w	r3, r3, #32
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d015      	beq.n	8006e04 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006dd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ddc:	f003 0320 	and.w	r3, r3, #32
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d105      	bne.n	8006df0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006de4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006de8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d009      	beq.n	8006e04 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	f000 82e3 	beq.w	80073c0 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	4798      	blx	r3
      }
      return;
 8006e02:	e2dd      	b.n	80073c0 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8006e04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	f000 8123 	beq.w	8007054 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006e0e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006e12:	4b8d      	ldr	r3, [pc, #564]	@ (8007048 <HAL_UART_IRQHandler+0x2b8>)
 8006e14:	4013      	ands	r3, r2
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d106      	bne.n	8006e28 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006e1a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006e1e:	4b8b      	ldr	r3, [pc, #556]	@ (800704c <HAL_UART_IRQHandler+0x2bc>)
 8006e20:	4013      	ands	r3, r2
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	f000 8116 	beq.w	8007054 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006e28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e2c:	f003 0301 	and.w	r3, r3, #1
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d011      	beq.n	8006e58 <HAL_UART_IRQHandler+0xc8>
 8006e34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d00b      	beq.n	8006e58 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	2201      	movs	r2, #1
 8006e46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e4e:	f043 0201 	orr.w	r2, r3, #1
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e5c:	f003 0302 	and.w	r3, r3, #2
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d011      	beq.n	8006e88 <HAL_UART_IRQHandler+0xf8>
 8006e64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e68:	f003 0301 	and.w	r3, r3, #1
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d00b      	beq.n	8006e88 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	2202      	movs	r2, #2
 8006e76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e7e:	f043 0204 	orr.w	r2, r3, #4
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e8c:	f003 0304 	and.w	r3, r3, #4
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d011      	beq.n	8006eb8 <HAL_UART_IRQHandler+0x128>
 8006e94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e98:	f003 0301 	and.w	r3, r3, #1
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d00b      	beq.n	8006eb8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	2204      	movs	r2, #4
 8006ea6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eae:	f043 0202 	orr.w	r2, r3, #2
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006eb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ebc:	f003 0308 	and.w	r3, r3, #8
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d017      	beq.n	8006ef4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006ec4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ec8:	f003 0320 	and.w	r3, r3, #32
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d105      	bne.n	8006edc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006ed0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006ed4:	4b5c      	ldr	r3, [pc, #368]	@ (8007048 <HAL_UART_IRQHandler+0x2b8>)
 8006ed6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00b      	beq.n	8006ef4 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	2208      	movs	r2, #8
 8006ee2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eea:	f043 0208 	orr.w	r2, r3, #8
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006ef4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ef8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d012      	beq.n	8006f26 <HAL_UART_IRQHandler+0x196>
 8006f00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f04:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d00c      	beq.n	8006f26 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f1c:	f043 0220 	orr.w	r2, r3, #32
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f000 8249 	beq.w	80073c4 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f36:	f003 0320 	and.w	r3, r3, #32
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d013      	beq.n	8006f66 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006f3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f42:	f003 0320 	and.w	r3, r3, #32
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d105      	bne.n	8006f56 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006f4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d007      	beq.n	8006f66 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d003      	beq.n	8006f66 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f6c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	689b      	ldr	r3, [r3, #8]
 8006f76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f7a:	2b40      	cmp	r3, #64	@ 0x40
 8006f7c:	d005      	beq.n	8006f8a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006f7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f82:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d054      	beq.n	8007034 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f001 f816 	bl	8007fbc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f9a:	2b40      	cmp	r3, #64	@ 0x40
 8006f9c:	d146      	bne.n	800702c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	3308      	adds	r3, #8
 8006fa4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fa8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006fac:	e853 3f00 	ldrex	r3, [r3]
 8006fb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006fb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006fb8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	3308      	adds	r3, #8
 8006fc6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006fca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006fce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006fd6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006fda:	e841 2300 	strex	r3, r2, [r1]
 8006fde:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006fe2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d1d9      	bne.n	8006f9e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d017      	beq.n	8007024 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ffa:	4a15      	ldr	r2, [pc, #84]	@ (8007050 <HAL_UART_IRQHandler+0x2c0>)
 8006ffc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007004:	4618      	mov	r0, r3
 8007006:	f7fc f8ce 	bl	80031a6 <HAL_DMA_Abort_IT>
 800700a:	4603      	mov	r3, r0
 800700c:	2b00      	cmp	r3, #0
 800700e:	d019      	beq.n	8007044 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007018:	687a      	ldr	r2, [r7, #4]
 800701a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800701e:	4610      	mov	r0, r2
 8007020:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007022:	e00f      	b.n	8007044 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f000 f9e1 	bl	80073ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800702a:	e00b      	b.n	8007044 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f000 f9dd 	bl	80073ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007032:	e007      	b.n	8007044 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f000 f9d9 	bl	80073ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2200      	movs	r2, #0
 800703e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007042:	e1bf      	b.n	80073c4 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007044:	bf00      	nop
    return;
 8007046:	e1bd      	b.n	80073c4 <HAL_UART_IRQHandler+0x634>
 8007048:	10000001 	.word	0x10000001
 800704c:	04000120 	.word	0x04000120
 8007050:	08008089 	.word	0x08008089

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007058:	2b01      	cmp	r3, #1
 800705a:	f040 8153 	bne.w	8007304 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800705e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007062:	f003 0310 	and.w	r3, r3, #16
 8007066:	2b00      	cmp	r3, #0
 8007068:	f000 814c 	beq.w	8007304 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800706c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007070:	f003 0310 	and.w	r3, r3, #16
 8007074:	2b00      	cmp	r3, #0
 8007076:	f000 8145 	beq.w	8007304 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	2210      	movs	r2, #16
 8007080:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800708c:	2b40      	cmp	r3, #64	@ 0x40
 800708e:	f040 80bb 	bne.w	8007208 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80070a0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	f000 818f 	beq.w	80073c8 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80070b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070b4:	429a      	cmp	r2, r3
 80070b6:	f080 8187 	bcs.w	80073c8 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f003 0320 	and.w	r3, r3, #32
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	f040 8087 	bne.w	80071e6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80070e4:	e853 3f00 	ldrex	r3, [r3]
 80070e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80070ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80070f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	461a      	mov	r2, r3
 80070fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007102:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007106:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800710a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800710e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007112:	e841 2300 	strex	r3, r2, [r1]
 8007116:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800711a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800711e:	2b00      	cmp	r3, #0
 8007120:	d1da      	bne.n	80070d8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	3308      	adds	r3, #8
 8007128:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800712a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800712c:	e853 3f00 	ldrex	r3, [r3]
 8007130:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007132:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007134:	f023 0301 	bic.w	r3, r3, #1
 8007138:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	3308      	adds	r3, #8
 8007142:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007146:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800714a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800714c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800714e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007152:	e841 2300 	strex	r3, r2, [r1]
 8007156:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007158:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800715a:	2b00      	cmp	r3, #0
 800715c:	d1e1      	bne.n	8007122 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	3308      	adds	r3, #8
 8007164:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007166:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007168:	e853 3f00 	ldrex	r3, [r3]
 800716c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800716e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007170:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007174:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	3308      	adds	r3, #8
 800717e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007182:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007184:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007186:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007188:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800718a:	e841 2300 	strex	r3, r2, [r1]
 800718e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007190:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007192:	2b00      	cmp	r3, #0
 8007194:	d1e3      	bne.n	800715e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2220      	movs	r2, #32
 800719a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2200      	movs	r2, #0
 80071a2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071ac:	e853 3f00 	ldrex	r3, [r3]
 80071b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80071b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071b4:	f023 0310 	bic.w	r3, r3, #16
 80071b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	461a      	mov	r2, r3
 80071c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80071c6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80071c8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80071cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071ce:	e841 2300 	strex	r3, r2, [r1]
 80071d2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80071d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d1e4      	bne.n	80071a4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071e0:	4618      	mov	r0, r3
 80071e2:	f7fb ff84 	bl	80030ee <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2202      	movs	r2, #2
 80071ea:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	1ad3      	subs	r3, r2, r3
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	4619      	mov	r1, r3
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f000 f8fd 	bl	8007400 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007206:	e0df      	b.n	80073c8 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007214:	b29b      	uxth	r3, r3
 8007216:	1ad3      	subs	r3, r2, r3
 8007218:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007222:	b29b      	uxth	r3, r3
 8007224:	2b00      	cmp	r3, #0
 8007226:	f000 80d1 	beq.w	80073cc <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800722a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800722e:	2b00      	cmp	r3, #0
 8007230:	f000 80cc 	beq.w	80073cc <HAL_UART_IRQHandler+0x63c>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800723a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800723c:	e853 3f00 	ldrex	r3, [r3]
 8007240:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007244:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007248:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	461a      	mov	r2, r3
 8007252:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007256:	647b      	str	r3, [r7, #68]	@ 0x44
 8007258:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800725c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800725e:	e841 2300 	strex	r3, r2, [r1]
 8007262:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007266:	2b00      	cmp	r3, #0
 8007268:	d1e4      	bne.n	8007234 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	3308      	adds	r3, #8
 8007270:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007274:	e853 3f00 	ldrex	r3, [r3]
 8007278:	623b      	str	r3, [r7, #32]
   return(result);
 800727a:	6a3b      	ldr	r3, [r7, #32]
 800727c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007280:	f023 0301 	bic.w	r3, r3, #1
 8007284:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	3308      	adds	r3, #8
 800728e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007292:	633a      	str	r2, [r7, #48]	@ 0x30
 8007294:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007296:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007298:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800729a:	e841 2300 	strex	r3, r2, [r1]
 800729e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80072a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d1e1      	bne.n	800726a <HAL_UART_IRQHandler+0x4da>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2220      	movs	r2, #32
 80072aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2200      	movs	r2, #0
 80072b2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2200      	movs	r2, #0
 80072b8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	e853 3f00 	ldrex	r3, [r3]
 80072c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	f023 0310 	bic.w	r3, r3, #16
 80072ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	461a      	mov	r2, r3
 80072d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80072dc:	61fb      	str	r3, [r7, #28]
 80072de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e0:	69b9      	ldr	r1, [r7, #24]
 80072e2:	69fa      	ldr	r2, [r7, #28]
 80072e4:	e841 2300 	strex	r3, r2, [r1]
 80072e8:	617b      	str	r3, [r7, #20]
   return(result);
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d1e4      	bne.n	80072ba <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2202      	movs	r2, #2
 80072f4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80072f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80072fa:	4619      	mov	r1, r3
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f000 f87f 	bl	8007400 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007302:	e063      	b.n	80073cc <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007308:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800730c:	2b00      	cmp	r3, #0
 800730e:	d00e      	beq.n	800732e <HAL_UART_IRQHandler+0x59e>
 8007310:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007314:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007318:	2b00      	cmp	r3, #0
 800731a:	d008      	beq.n	800732e <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007324:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f001 fc14 	bl	8008b54 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800732c:	e051      	b.n	80073d2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800732e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007336:	2b00      	cmp	r3, #0
 8007338:	d014      	beq.n	8007364 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800733a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800733e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007342:	2b00      	cmp	r3, #0
 8007344:	d105      	bne.n	8007352 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007346:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800734a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800734e:	2b00      	cmp	r3, #0
 8007350:	d008      	beq.n	8007364 <HAL_UART_IRQHandler+0x5d4>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007356:	2b00      	cmp	r3, #0
 8007358:	d03a      	beq.n	80073d0 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	4798      	blx	r3
    }
    return;
 8007362:	e035      	b.n	80073d0 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007364:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800736c:	2b00      	cmp	r3, #0
 800736e:	d009      	beq.n	8007384 <HAL_UART_IRQHandler+0x5f4>
 8007370:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007374:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007378:	2b00      	cmp	r3, #0
 800737a:	d003      	beq.n	8007384 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	f000 fe99 	bl	80080b4 <UART_EndTransmit_IT>
    return;
 8007382:	e026      	b.n	80073d2 <HAL_UART_IRQHandler+0x642>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007384:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007388:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800738c:	2b00      	cmp	r3, #0
 800738e:	d009      	beq.n	80073a4 <HAL_UART_IRQHandler+0x614>
 8007390:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007394:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007398:	2b00      	cmp	r3, #0
 800739a:	d003      	beq.n	80073a4 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f001 fbed 	bl	8008b7c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80073a2:	e016      	b.n	80073d2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80073a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d010      	beq.n	80073d2 <HAL_UART_IRQHandler+0x642>
 80073b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	da0c      	bge.n	80073d2 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f001 fbd5 	bl	8008b68 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80073be:	e008      	b.n	80073d2 <HAL_UART_IRQHandler+0x642>
      return;
 80073c0:	bf00      	nop
 80073c2:	e006      	b.n	80073d2 <HAL_UART_IRQHandler+0x642>
    return;
 80073c4:	bf00      	nop
 80073c6:	e004      	b.n	80073d2 <HAL_UART_IRQHandler+0x642>
      return;
 80073c8:	bf00      	nop
 80073ca:	e002      	b.n	80073d2 <HAL_UART_IRQHandler+0x642>
      return;
 80073cc:	bf00      	nop
 80073ce:	e000      	b.n	80073d2 <HAL_UART_IRQHandler+0x642>
    return;
 80073d0:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 80073d2:	37e8      	adds	r7, #232	@ 0xe8
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80073e0:	bf00      	nop
 80073e2:	370c      	adds	r7, #12
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr

080073ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b083      	sub	sp, #12
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80073f4:	bf00      	nop
 80073f6:	370c      	adds	r7, #12
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007400:	b480      	push	{r7}
 8007402:	b083      	sub	sp, #12
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	460b      	mov	r3, r1
 800740a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800740c:	bf00      	nop
 800740e:	370c      	adds	r7, #12
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr

08007418 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007418:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800741c:	b08c      	sub	sp, #48	@ 0x30
 800741e:	af00      	add	r7, sp, #0
 8007420:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007422:	2300      	movs	r3, #0
 8007424:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	689a      	ldr	r2, [r3, #8]
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	691b      	ldr	r3, [r3, #16]
 8007430:	431a      	orrs	r2, r3
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	695b      	ldr	r3, [r3, #20]
 8007436:	431a      	orrs	r2, r3
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	69db      	ldr	r3, [r3, #28]
 800743c:	4313      	orrs	r3, r2
 800743e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	4baa      	ldr	r3, [pc, #680]	@ (80076f0 <UART_SetConfig+0x2d8>)
 8007448:	4013      	ands	r3, r2
 800744a:	697a      	ldr	r2, [r7, #20]
 800744c:	6812      	ldr	r2, [r2, #0]
 800744e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007450:	430b      	orrs	r3, r1
 8007452:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	68da      	ldr	r2, [r3, #12]
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	430a      	orrs	r2, r1
 8007468:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	699b      	ldr	r3, [r3, #24]
 800746e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a9f      	ldr	r2, [pc, #636]	@ (80076f4 <UART_SetConfig+0x2dc>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d004      	beq.n	8007484 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	6a1b      	ldr	r3, [r3, #32]
 800747e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007480:	4313      	orrs	r3, r2
 8007482:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800748e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007492:	697a      	ldr	r2, [r7, #20]
 8007494:	6812      	ldr	r2, [r2, #0]
 8007496:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007498:	430b      	orrs	r3, r1
 800749a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074a2:	f023 010f 	bic.w	r1, r3, #15
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	430a      	orrs	r2, r1
 80074b0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074b2:	697b      	ldr	r3, [r7, #20]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a90      	ldr	r2, [pc, #576]	@ (80076f8 <UART_SetConfig+0x2e0>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d125      	bne.n	8007508 <UART_SetConfig+0xf0>
 80074bc:	4b8f      	ldr	r3, [pc, #572]	@ (80076fc <UART_SetConfig+0x2e4>)
 80074be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074c2:	f003 0303 	and.w	r3, r3, #3
 80074c6:	2b03      	cmp	r3, #3
 80074c8:	d81a      	bhi.n	8007500 <UART_SetConfig+0xe8>
 80074ca:	a201      	add	r2, pc, #4	@ (adr r2, 80074d0 <UART_SetConfig+0xb8>)
 80074cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074d0:	080074e1 	.word	0x080074e1
 80074d4:	080074f1 	.word	0x080074f1
 80074d8:	080074e9 	.word	0x080074e9
 80074dc:	080074f9 	.word	0x080074f9
 80074e0:	2301      	movs	r3, #1
 80074e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074e6:	e116      	b.n	8007716 <UART_SetConfig+0x2fe>
 80074e8:	2302      	movs	r3, #2
 80074ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074ee:	e112      	b.n	8007716 <UART_SetConfig+0x2fe>
 80074f0:	2304      	movs	r3, #4
 80074f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074f6:	e10e      	b.n	8007716 <UART_SetConfig+0x2fe>
 80074f8:	2308      	movs	r3, #8
 80074fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074fe:	e10a      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007500:	2310      	movs	r3, #16
 8007502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007506:	e106      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a7c      	ldr	r2, [pc, #496]	@ (8007700 <UART_SetConfig+0x2e8>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d138      	bne.n	8007584 <UART_SetConfig+0x16c>
 8007512:	4b7a      	ldr	r3, [pc, #488]	@ (80076fc <UART_SetConfig+0x2e4>)
 8007514:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007518:	f003 030c 	and.w	r3, r3, #12
 800751c:	2b0c      	cmp	r3, #12
 800751e:	d82d      	bhi.n	800757c <UART_SetConfig+0x164>
 8007520:	a201      	add	r2, pc, #4	@ (adr r2, 8007528 <UART_SetConfig+0x110>)
 8007522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007526:	bf00      	nop
 8007528:	0800755d 	.word	0x0800755d
 800752c:	0800757d 	.word	0x0800757d
 8007530:	0800757d 	.word	0x0800757d
 8007534:	0800757d 	.word	0x0800757d
 8007538:	0800756d 	.word	0x0800756d
 800753c:	0800757d 	.word	0x0800757d
 8007540:	0800757d 	.word	0x0800757d
 8007544:	0800757d 	.word	0x0800757d
 8007548:	08007565 	.word	0x08007565
 800754c:	0800757d 	.word	0x0800757d
 8007550:	0800757d 	.word	0x0800757d
 8007554:	0800757d 	.word	0x0800757d
 8007558:	08007575 	.word	0x08007575
 800755c:	2300      	movs	r3, #0
 800755e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007562:	e0d8      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007564:	2302      	movs	r3, #2
 8007566:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800756a:	e0d4      	b.n	8007716 <UART_SetConfig+0x2fe>
 800756c:	2304      	movs	r3, #4
 800756e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007572:	e0d0      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007574:	2308      	movs	r3, #8
 8007576:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800757a:	e0cc      	b.n	8007716 <UART_SetConfig+0x2fe>
 800757c:	2310      	movs	r3, #16
 800757e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007582:	e0c8      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a5e      	ldr	r2, [pc, #376]	@ (8007704 <UART_SetConfig+0x2ec>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d125      	bne.n	80075da <UART_SetConfig+0x1c2>
 800758e:	4b5b      	ldr	r3, [pc, #364]	@ (80076fc <UART_SetConfig+0x2e4>)
 8007590:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007594:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007598:	2b30      	cmp	r3, #48	@ 0x30
 800759a:	d016      	beq.n	80075ca <UART_SetConfig+0x1b2>
 800759c:	2b30      	cmp	r3, #48	@ 0x30
 800759e:	d818      	bhi.n	80075d2 <UART_SetConfig+0x1ba>
 80075a0:	2b20      	cmp	r3, #32
 80075a2:	d00a      	beq.n	80075ba <UART_SetConfig+0x1a2>
 80075a4:	2b20      	cmp	r3, #32
 80075a6:	d814      	bhi.n	80075d2 <UART_SetConfig+0x1ba>
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d002      	beq.n	80075b2 <UART_SetConfig+0x19a>
 80075ac:	2b10      	cmp	r3, #16
 80075ae:	d008      	beq.n	80075c2 <UART_SetConfig+0x1aa>
 80075b0:	e00f      	b.n	80075d2 <UART_SetConfig+0x1ba>
 80075b2:	2300      	movs	r3, #0
 80075b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075b8:	e0ad      	b.n	8007716 <UART_SetConfig+0x2fe>
 80075ba:	2302      	movs	r3, #2
 80075bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075c0:	e0a9      	b.n	8007716 <UART_SetConfig+0x2fe>
 80075c2:	2304      	movs	r3, #4
 80075c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075c8:	e0a5      	b.n	8007716 <UART_SetConfig+0x2fe>
 80075ca:	2308      	movs	r3, #8
 80075cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075d0:	e0a1      	b.n	8007716 <UART_SetConfig+0x2fe>
 80075d2:	2310      	movs	r3, #16
 80075d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075d8:	e09d      	b.n	8007716 <UART_SetConfig+0x2fe>
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a4a      	ldr	r2, [pc, #296]	@ (8007708 <UART_SetConfig+0x2f0>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d125      	bne.n	8007630 <UART_SetConfig+0x218>
 80075e4:	4b45      	ldr	r3, [pc, #276]	@ (80076fc <UART_SetConfig+0x2e4>)
 80075e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80075ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80075f0:	d016      	beq.n	8007620 <UART_SetConfig+0x208>
 80075f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80075f4:	d818      	bhi.n	8007628 <UART_SetConfig+0x210>
 80075f6:	2b80      	cmp	r3, #128	@ 0x80
 80075f8:	d00a      	beq.n	8007610 <UART_SetConfig+0x1f8>
 80075fa:	2b80      	cmp	r3, #128	@ 0x80
 80075fc:	d814      	bhi.n	8007628 <UART_SetConfig+0x210>
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d002      	beq.n	8007608 <UART_SetConfig+0x1f0>
 8007602:	2b40      	cmp	r3, #64	@ 0x40
 8007604:	d008      	beq.n	8007618 <UART_SetConfig+0x200>
 8007606:	e00f      	b.n	8007628 <UART_SetConfig+0x210>
 8007608:	2300      	movs	r3, #0
 800760a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800760e:	e082      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007610:	2302      	movs	r3, #2
 8007612:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007616:	e07e      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007618:	2304      	movs	r3, #4
 800761a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800761e:	e07a      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007620:	2308      	movs	r3, #8
 8007622:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007626:	e076      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007628:	2310      	movs	r3, #16
 800762a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800762e:	e072      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a35      	ldr	r2, [pc, #212]	@ (800770c <UART_SetConfig+0x2f4>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d12a      	bne.n	8007690 <UART_SetConfig+0x278>
 800763a:	4b30      	ldr	r3, [pc, #192]	@ (80076fc <UART_SetConfig+0x2e4>)
 800763c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007640:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007644:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007648:	d01a      	beq.n	8007680 <UART_SetConfig+0x268>
 800764a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800764e:	d81b      	bhi.n	8007688 <UART_SetConfig+0x270>
 8007650:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007654:	d00c      	beq.n	8007670 <UART_SetConfig+0x258>
 8007656:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800765a:	d815      	bhi.n	8007688 <UART_SetConfig+0x270>
 800765c:	2b00      	cmp	r3, #0
 800765e:	d003      	beq.n	8007668 <UART_SetConfig+0x250>
 8007660:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007664:	d008      	beq.n	8007678 <UART_SetConfig+0x260>
 8007666:	e00f      	b.n	8007688 <UART_SetConfig+0x270>
 8007668:	2300      	movs	r3, #0
 800766a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800766e:	e052      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007670:	2302      	movs	r3, #2
 8007672:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007676:	e04e      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007678:	2304      	movs	r3, #4
 800767a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800767e:	e04a      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007680:	2308      	movs	r3, #8
 8007682:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007686:	e046      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007688:	2310      	movs	r3, #16
 800768a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800768e:	e042      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a17      	ldr	r2, [pc, #92]	@ (80076f4 <UART_SetConfig+0x2dc>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d13a      	bne.n	8007710 <UART_SetConfig+0x2f8>
 800769a:	4b18      	ldr	r3, [pc, #96]	@ (80076fc <UART_SetConfig+0x2e4>)
 800769c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80076a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80076a8:	d01a      	beq.n	80076e0 <UART_SetConfig+0x2c8>
 80076aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80076ae:	d81b      	bhi.n	80076e8 <UART_SetConfig+0x2d0>
 80076b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80076b4:	d00c      	beq.n	80076d0 <UART_SetConfig+0x2b8>
 80076b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80076ba:	d815      	bhi.n	80076e8 <UART_SetConfig+0x2d0>
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d003      	beq.n	80076c8 <UART_SetConfig+0x2b0>
 80076c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076c4:	d008      	beq.n	80076d8 <UART_SetConfig+0x2c0>
 80076c6:	e00f      	b.n	80076e8 <UART_SetConfig+0x2d0>
 80076c8:	2300      	movs	r3, #0
 80076ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076ce:	e022      	b.n	8007716 <UART_SetConfig+0x2fe>
 80076d0:	2302      	movs	r3, #2
 80076d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076d6:	e01e      	b.n	8007716 <UART_SetConfig+0x2fe>
 80076d8:	2304      	movs	r3, #4
 80076da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076de:	e01a      	b.n	8007716 <UART_SetConfig+0x2fe>
 80076e0:	2308      	movs	r3, #8
 80076e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076e6:	e016      	b.n	8007716 <UART_SetConfig+0x2fe>
 80076e8:	2310      	movs	r3, #16
 80076ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076ee:	e012      	b.n	8007716 <UART_SetConfig+0x2fe>
 80076f0:	cfff69f3 	.word	0xcfff69f3
 80076f4:	40008000 	.word	0x40008000
 80076f8:	40013800 	.word	0x40013800
 80076fc:	40021000 	.word	0x40021000
 8007700:	40004400 	.word	0x40004400
 8007704:	40004800 	.word	0x40004800
 8007708:	40004c00 	.word	0x40004c00
 800770c:	40005000 	.word	0x40005000
 8007710:	2310      	movs	r3, #16
 8007712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4aae      	ldr	r2, [pc, #696]	@ (80079d4 <UART_SetConfig+0x5bc>)
 800771c:	4293      	cmp	r3, r2
 800771e:	f040 8097 	bne.w	8007850 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007722:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007726:	2b08      	cmp	r3, #8
 8007728:	d823      	bhi.n	8007772 <UART_SetConfig+0x35a>
 800772a:	a201      	add	r2, pc, #4	@ (adr r2, 8007730 <UART_SetConfig+0x318>)
 800772c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007730:	08007755 	.word	0x08007755
 8007734:	08007773 	.word	0x08007773
 8007738:	0800775d 	.word	0x0800775d
 800773c:	08007773 	.word	0x08007773
 8007740:	08007763 	.word	0x08007763
 8007744:	08007773 	.word	0x08007773
 8007748:	08007773 	.word	0x08007773
 800774c:	08007773 	.word	0x08007773
 8007750:	0800776b 	.word	0x0800776b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007754:	f7fd fbdc 	bl	8004f10 <HAL_RCC_GetPCLK1Freq>
 8007758:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800775a:	e010      	b.n	800777e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800775c:	4b9e      	ldr	r3, [pc, #632]	@ (80079d8 <UART_SetConfig+0x5c0>)
 800775e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007760:	e00d      	b.n	800777e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007762:	f7fd fb3d 	bl	8004de0 <HAL_RCC_GetSysClockFreq>
 8007766:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007768:	e009      	b.n	800777e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800776a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800776e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007770:	e005      	b.n	800777e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007772:	2300      	movs	r3, #0
 8007774:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800777c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800777e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007780:	2b00      	cmp	r3, #0
 8007782:	f000 8130 	beq.w	80079e6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800778a:	4a94      	ldr	r2, [pc, #592]	@ (80079dc <UART_SetConfig+0x5c4>)
 800778c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007790:	461a      	mov	r2, r3
 8007792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007794:	fbb3 f3f2 	udiv	r3, r3, r2
 8007798:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	685a      	ldr	r2, [r3, #4]
 800779e:	4613      	mov	r3, r2
 80077a0:	005b      	lsls	r3, r3, #1
 80077a2:	4413      	add	r3, r2
 80077a4:	69ba      	ldr	r2, [r7, #24]
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d305      	bcc.n	80077b6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80077b0:	69ba      	ldr	r2, [r7, #24]
 80077b2:	429a      	cmp	r2, r3
 80077b4:	d903      	bls.n	80077be <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80077bc:	e113      	b.n	80079e6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80077be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c0:	2200      	movs	r2, #0
 80077c2:	60bb      	str	r3, [r7, #8]
 80077c4:	60fa      	str	r2, [r7, #12]
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077ca:	4a84      	ldr	r2, [pc, #528]	@ (80079dc <UART_SetConfig+0x5c4>)
 80077cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	2200      	movs	r2, #0
 80077d4:	603b      	str	r3, [r7, #0]
 80077d6:	607a      	str	r2, [r7, #4]
 80077d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077dc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80077e0:	f7f9 fa0a 	bl	8000bf8 <__aeabi_uldivmod>
 80077e4:	4602      	mov	r2, r0
 80077e6:	460b      	mov	r3, r1
 80077e8:	4610      	mov	r0, r2
 80077ea:	4619      	mov	r1, r3
 80077ec:	f04f 0200 	mov.w	r2, #0
 80077f0:	f04f 0300 	mov.w	r3, #0
 80077f4:	020b      	lsls	r3, r1, #8
 80077f6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80077fa:	0202      	lsls	r2, r0, #8
 80077fc:	6979      	ldr	r1, [r7, #20]
 80077fe:	6849      	ldr	r1, [r1, #4]
 8007800:	0849      	lsrs	r1, r1, #1
 8007802:	2000      	movs	r0, #0
 8007804:	460c      	mov	r4, r1
 8007806:	4605      	mov	r5, r0
 8007808:	eb12 0804 	adds.w	r8, r2, r4
 800780c:	eb43 0905 	adc.w	r9, r3, r5
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	2200      	movs	r2, #0
 8007816:	469a      	mov	sl, r3
 8007818:	4693      	mov	fp, r2
 800781a:	4652      	mov	r2, sl
 800781c:	465b      	mov	r3, fp
 800781e:	4640      	mov	r0, r8
 8007820:	4649      	mov	r1, r9
 8007822:	f7f9 f9e9 	bl	8000bf8 <__aeabi_uldivmod>
 8007826:	4602      	mov	r2, r0
 8007828:	460b      	mov	r3, r1
 800782a:	4613      	mov	r3, r2
 800782c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800782e:	6a3b      	ldr	r3, [r7, #32]
 8007830:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007834:	d308      	bcc.n	8007848 <UART_SetConfig+0x430>
 8007836:	6a3b      	ldr	r3, [r7, #32]
 8007838:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800783c:	d204      	bcs.n	8007848 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	6a3a      	ldr	r2, [r7, #32]
 8007844:	60da      	str	r2, [r3, #12]
 8007846:	e0ce      	b.n	80079e6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007848:	2301      	movs	r3, #1
 800784a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800784e:	e0ca      	b.n	80079e6 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	69db      	ldr	r3, [r3, #28]
 8007854:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007858:	d166      	bne.n	8007928 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800785a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800785e:	2b08      	cmp	r3, #8
 8007860:	d827      	bhi.n	80078b2 <UART_SetConfig+0x49a>
 8007862:	a201      	add	r2, pc, #4	@ (adr r2, 8007868 <UART_SetConfig+0x450>)
 8007864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007868:	0800788d 	.word	0x0800788d
 800786c:	08007895 	.word	0x08007895
 8007870:	0800789d 	.word	0x0800789d
 8007874:	080078b3 	.word	0x080078b3
 8007878:	080078a3 	.word	0x080078a3
 800787c:	080078b3 	.word	0x080078b3
 8007880:	080078b3 	.word	0x080078b3
 8007884:	080078b3 	.word	0x080078b3
 8007888:	080078ab 	.word	0x080078ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800788c:	f7fd fb40 	bl	8004f10 <HAL_RCC_GetPCLK1Freq>
 8007890:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007892:	e014      	b.n	80078be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007894:	f7fd fb52 	bl	8004f3c <HAL_RCC_GetPCLK2Freq>
 8007898:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800789a:	e010      	b.n	80078be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800789c:	4b4e      	ldr	r3, [pc, #312]	@ (80079d8 <UART_SetConfig+0x5c0>)
 800789e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80078a0:	e00d      	b.n	80078be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078a2:	f7fd fa9d 	bl	8004de0 <HAL_RCC_GetSysClockFreq>
 80078a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80078a8:	e009      	b.n	80078be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80078ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80078b0:	e005      	b.n	80078be <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80078b2:	2300      	movs	r3, #0
 80078b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80078b6:	2301      	movs	r3, #1
 80078b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80078bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80078be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	f000 8090 	beq.w	80079e6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ca:	4a44      	ldr	r2, [pc, #272]	@ (80079dc <UART_SetConfig+0x5c4>)
 80078cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078d0:	461a      	mov	r2, r3
 80078d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80078d8:	005a      	lsls	r2, r3, #1
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	085b      	lsrs	r3, r3, #1
 80078e0:	441a      	add	r2, r3
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80078ea:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078ec:	6a3b      	ldr	r3, [r7, #32]
 80078ee:	2b0f      	cmp	r3, #15
 80078f0:	d916      	bls.n	8007920 <UART_SetConfig+0x508>
 80078f2:	6a3b      	ldr	r3, [r7, #32]
 80078f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078f8:	d212      	bcs.n	8007920 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80078fa:	6a3b      	ldr	r3, [r7, #32]
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	f023 030f 	bic.w	r3, r3, #15
 8007902:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007904:	6a3b      	ldr	r3, [r7, #32]
 8007906:	085b      	lsrs	r3, r3, #1
 8007908:	b29b      	uxth	r3, r3
 800790a:	f003 0307 	and.w	r3, r3, #7
 800790e:	b29a      	uxth	r2, r3
 8007910:	8bfb      	ldrh	r3, [r7, #30]
 8007912:	4313      	orrs	r3, r2
 8007914:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007916:	697b      	ldr	r3, [r7, #20]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	8bfa      	ldrh	r2, [r7, #30]
 800791c:	60da      	str	r2, [r3, #12]
 800791e:	e062      	b.n	80079e6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007926:	e05e      	b.n	80079e6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007928:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800792c:	2b08      	cmp	r3, #8
 800792e:	d828      	bhi.n	8007982 <UART_SetConfig+0x56a>
 8007930:	a201      	add	r2, pc, #4	@ (adr r2, 8007938 <UART_SetConfig+0x520>)
 8007932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007936:	bf00      	nop
 8007938:	0800795d 	.word	0x0800795d
 800793c:	08007965 	.word	0x08007965
 8007940:	0800796d 	.word	0x0800796d
 8007944:	08007983 	.word	0x08007983
 8007948:	08007973 	.word	0x08007973
 800794c:	08007983 	.word	0x08007983
 8007950:	08007983 	.word	0x08007983
 8007954:	08007983 	.word	0x08007983
 8007958:	0800797b 	.word	0x0800797b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800795c:	f7fd fad8 	bl	8004f10 <HAL_RCC_GetPCLK1Freq>
 8007960:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007962:	e014      	b.n	800798e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007964:	f7fd faea 	bl	8004f3c <HAL_RCC_GetPCLK2Freq>
 8007968:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800796a:	e010      	b.n	800798e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800796c:	4b1a      	ldr	r3, [pc, #104]	@ (80079d8 <UART_SetConfig+0x5c0>)
 800796e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007970:	e00d      	b.n	800798e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007972:	f7fd fa35 	bl	8004de0 <HAL_RCC_GetSysClockFreq>
 8007976:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007978:	e009      	b.n	800798e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800797a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800797e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007980:	e005      	b.n	800798e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007982:	2300      	movs	r3, #0
 8007984:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800798c:	bf00      	nop
    }

    if (pclk != 0U)
 800798e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007990:	2b00      	cmp	r3, #0
 8007992:	d028      	beq.n	80079e6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007998:	4a10      	ldr	r2, [pc, #64]	@ (80079dc <UART_SetConfig+0x5c4>)
 800799a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800799e:	461a      	mov	r2, r3
 80079a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a2:	fbb3 f2f2 	udiv	r2, r3, r2
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	085b      	lsrs	r3, r3, #1
 80079ac:	441a      	add	r2, r3
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80079b6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079b8:	6a3b      	ldr	r3, [r7, #32]
 80079ba:	2b0f      	cmp	r3, #15
 80079bc:	d910      	bls.n	80079e0 <UART_SetConfig+0x5c8>
 80079be:	6a3b      	ldr	r3, [r7, #32]
 80079c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079c4:	d20c      	bcs.n	80079e0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80079c6:	6a3b      	ldr	r3, [r7, #32]
 80079c8:	b29a      	uxth	r2, r3
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	60da      	str	r2, [r3, #12]
 80079d0:	e009      	b.n	80079e6 <UART_SetConfig+0x5ce>
 80079d2:	bf00      	nop
 80079d4:	40008000 	.word	0x40008000
 80079d8:	00f42400 	.word	0x00f42400
 80079dc:	0800c038 	.word	0x0800c038
      }
      else
      {
        ret = HAL_ERROR;
 80079e0:	2301      	movs	r3, #1
 80079e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	2201      	movs	r2, #1
 80079ea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	2201      	movs	r2, #1
 80079f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	2200      	movs	r2, #0
 80079fa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	2200      	movs	r2, #0
 8007a00:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007a02:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	3730      	adds	r7, #48	@ 0x30
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007a10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b083      	sub	sp, #12
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a1c:	f003 0308 	and.w	r3, r3, #8
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d00a      	beq.n	8007a3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	430a      	orrs	r2, r1
 8007a38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a3e:	f003 0301 	and.w	r3, r3, #1
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d00a      	beq.n	8007a5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	430a      	orrs	r2, r1
 8007a5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a60:	f003 0302 	and.w	r3, r3, #2
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d00a      	beq.n	8007a7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	430a      	orrs	r2, r1
 8007a7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a82:	f003 0304 	and.w	r3, r3, #4
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d00a      	beq.n	8007aa0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	430a      	orrs	r2, r1
 8007a9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aa4:	f003 0310 	and.w	r3, r3, #16
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00a      	beq.n	8007ac2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	689b      	ldr	r3, [r3, #8]
 8007ab2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	430a      	orrs	r2, r1
 8007ac0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ac6:	f003 0320 	and.w	r3, r3, #32
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d00a      	beq.n	8007ae4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	689b      	ldr	r3, [r3, #8]
 8007ad4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	430a      	orrs	r2, r1
 8007ae2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d01a      	beq.n	8007b26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	430a      	orrs	r2, r1
 8007b04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b0e:	d10a      	bne.n	8007b26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	430a      	orrs	r2, r1
 8007b24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d00a      	beq.n	8007b48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	430a      	orrs	r2, r1
 8007b46:	605a      	str	r2, [r3, #4]
  }
}
 8007b48:	bf00      	nop
 8007b4a:	370c      	adds	r7, #12
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b098      	sub	sp, #96	@ 0x60
 8007b58:	af02      	add	r7, sp, #8
 8007b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007b64:	f7fb f982 	bl	8002e6c <HAL_GetTick>
 8007b68:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f003 0308 	and.w	r3, r3, #8
 8007b74:	2b08      	cmp	r3, #8
 8007b76:	d12f      	bne.n	8007bd8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007b7c:	9300      	str	r3, [sp, #0]
 8007b7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b80:	2200      	movs	r2, #0
 8007b82:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 f88e 	bl	8007ca8 <UART_WaitOnFlagUntilTimeout>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d022      	beq.n	8007bd8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b9a:	e853 3f00 	ldrex	r3, [r3]
 8007b9e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ba2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ba6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	461a      	mov	r2, r3
 8007bae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007bb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bb2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bb4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007bb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bb8:	e841 2300 	strex	r3, r2, [r1]
 8007bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007bbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d1e6      	bne.n	8007b92 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2220      	movs	r2, #32
 8007bc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007bd4:	2303      	movs	r3, #3
 8007bd6:	e063      	b.n	8007ca0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f003 0304 	and.w	r3, r3, #4
 8007be2:	2b04      	cmp	r3, #4
 8007be4:	d149      	bne.n	8007c7a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007be6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007bea:	9300      	str	r3, [sp, #0]
 8007bec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bee:	2200      	movs	r2, #0
 8007bf0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f000 f857 	bl	8007ca8 <UART_WaitOnFlagUntilTimeout>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d03c      	beq.n	8007c7a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c08:	e853 3f00 	ldrex	r3, [r3]
 8007c0c:	623b      	str	r3, [r7, #32]
   return(result);
 8007c0e:	6a3b      	ldr	r3, [r7, #32]
 8007c10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	461a      	mov	r2, r3
 8007c1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c1e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c20:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c26:	e841 2300 	strex	r3, r2, [r1]
 8007c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d1e6      	bne.n	8007c00 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	3308      	adds	r3, #8
 8007c38:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	e853 3f00 	ldrex	r3, [r3]
 8007c40:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f023 0301 	bic.w	r3, r3, #1
 8007c48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	3308      	adds	r3, #8
 8007c50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c52:	61fa      	str	r2, [r7, #28]
 8007c54:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c56:	69b9      	ldr	r1, [r7, #24]
 8007c58:	69fa      	ldr	r2, [r7, #28]
 8007c5a:	e841 2300 	strex	r3, r2, [r1]
 8007c5e:	617b      	str	r3, [r7, #20]
   return(result);
 8007c60:	697b      	ldr	r3, [r7, #20]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d1e5      	bne.n	8007c32 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2220      	movs	r2, #32
 8007c6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2200      	movs	r2, #0
 8007c72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c76:	2303      	movs	r3, #3
 8007c78:	e012      	b.n	8007ca0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2220      	movs	r2, #32
 8007c7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2220      	movs	r2, #32
 8007c86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2200      	movs	r2, #0
 8007c94:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c9e:	2300      	movs	r3, #0
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3758      	adds	r7, #88	@ 0x58
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b084      	sub	sp, #16
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	603b      	str	r3, [r7, #0]
 8007cb4:	4613      	mov	r3, r2
 8007cb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cb8:	e049      	b.n	8007d4e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cba:	69bb      	ldr	r3, [r7, #24]
 8007cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cc0:	d045      	beq.n	8007d4e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007cc2:	f7fb f8d3 	bl	8002e6c <HAL_GetTick>
 8007cc6:	4602      	mov	r2, r0
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	1ad3      	subs	r3, r2, r3
 8007ccc:	69ba      	ldr	r2, [r7, #24]
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	d302      	bcc.n	8007cd8 <UART_WaitOnFlagUntilTimeout+0x30>
 8007cd2:	69bb      	ldr	r3, [r7, #24]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d101      	bne.n	8007cdc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007cd8:	2303      	movs	r3, #3
 8007cda:	e048      	b.n	8007d6e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f003 0304 	and.w	r3, r3, #4
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d031      	beq.n	8007d4e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	69db      	ldr	r3, [r3, #28]
 8007cf0:	f003 0308 	and.w	r3, r3, #8
 8007cf4:	2b08      	cmp	r3, #8
 8007cf6:	d110      	bne.n	8007d1a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	2208      	movs	r2, #8
 8007cfe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d00:	68f8      	ldr	r0, [r7, #12]
 8007d02:	f000 f95b 	bl	8007fbc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2208      	movs	r2, #8
 8007d0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	2200      	movs	r2, #0
 8007d12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007d16:	2301      	movs	r3, #1
 8007d18:	e029      	b.n	8007d6e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	69db      	ldr	r3, [r3, #28]
 8007d20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d28:	d111      	bne.n	8007d4e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007d32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d34:	68f8      	ldr	r0, [r7, #12]
 8007d36:	f000 f941 	bl	8007fbc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2220      	movs	r2, #32
 8007d3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007d4a:	2303      	movs	r3, #3
 8007d4c:	e00f      	b.n	8007d6e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	69da      	ldr	r2, [r3, #28]
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	4013      	ands	r3, r2
 8007d58:	68ba      	ldr	r2, [r7, #8]
 8007d5a:	429a      	cmp	r2, r3
 8007d5c:	bf0c      	ite	eq
 8007d5e:	2301      	moveq	r3, #1
 8007d60:	2300      	movne	r3, #0
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	461a      	mov	r2, r3
 8007d66:	79fb      	ldrb	r3, [r7, #7]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d0a6      	beq.n	8007cba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d6c:	2300      	movs	r3, #0
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	3710      	adds	r7, #16
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}
	...

08007d78 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b0a3      	sub	sp, #140	@ 0x8c
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	60f8      	str	r0, [r7, #12]
 8007d80:	60b9      	str	r1, [r7, #8]
 8007d82:	4613      	mov	r3, r2
 8007d84:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	68ba      	ldr	r2, [r7, #8]
 8007d8a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	88fa      	ldrh	r2, [r7, #6]
 8007d90:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	88fa      	ldrh	r2, [r7, #6]
 8007d98:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	689b      	ldr	r3, [r3, #8]
 8007da6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007daa:	d10e      	bne.n	8007dca <UART_Start_Receive_IT+0x52>
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	691b      	ldr	r3, [r3, #16]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d105      	bne.n	8007dc0 <UART_Start_Receive_IT+0x48>
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007dba:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007dbe:	e02d      	b.n	8007e1c <UART_Start_Receive_IT+0xa4>
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	22ff      	movs	r2, #255	@ 0xff
 8007dc4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007dc8:	e028      	b.n	8007e1c <UART_Start_Receive_IT+0xa4>
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	689b      	ldr	r3, [r3, #8]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d10d      	bne.n	8007dee <UART_Start_Receive_IT+0x76>
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	691b      	ldr	r3, [r3, #16]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d104      	bne.n	8007de4 <UART_Start_Receive_IT+0x6c>
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	22ff      	movs	r2, #255	@ 0xff
 8007dde:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007de2:	e01b      	b.n	8007e1c <UART_Start_Receive_IT+0xa4>
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	227f      	movs	r2, #127	@ 0x7f
 8007de8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007dec:	e016      	b.n	8007e1c <UART_Start_Receive_IT+0xa4>
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	689b      	ldr	r3, [r3, #8]
 8007df2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007df6:	d10d      	bne.n	8007e14 <UART_Start_Receive_IT+0x9c>
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	691b      	ldr	r3, [r3, #16]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d104      	bne.n	8007e0a <UART_Start_Receive_IT+0x92>
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	227f      	movs	r2, #127	@ 0x7f
 8007e04:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007e08:	e008      	b.n	8007e1c <UART_Start_Receive_IT+0xa4>
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	223f      	movs	r2, #63	@ 0x3f
 8007e0e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007e12:	e003      	b.n	8007e1c <UART_Start_Receive_IT+0xa4>
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2200      	movs	r2, #0
 8007e18:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	2222      	movs	r2, #34	@ 0x22
 8007e28:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	3308      	adds	r3, #8
 8007e32:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e36:	e853 3f00 	ldrex	r3, [r3]
 8007e3a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007e3c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e3e:	f043 0301 	orr.w	r3, r3, #1
 8007e42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	3308      	adds	r3, #8
 8007e4c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007e50:	673a      	str	r2, [r7, #112]	@ 0x70
 8007e52:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e54:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8007e56:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007e58:	e841 2300 	strex	r3, r2, [r1]
 8007e5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007e5e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d1e3      	bne.n	8007e2c <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e6c:	d14f      	bne.n	8007f0e <UART_Start_Receive_IT+0x196>
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007e74:	88fa      	ldrh	r2, [r7, #6]
 8007e76:	429a      	cmp	r2, r3
 8007e78:	d349      	bcc.n	8007f0e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e82:	d107      	bne.n	8007e94 <UART_Start_Receive_IT+0x11c>
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	691b      	ldr	r3, [r3, #16]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d103      	bne.n	8007e94 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	4a47      	ldr	r2, [pc, #284]	@ (8007fac <UART_Start_Receive_IT+0x234>)
 8007e90:	675a      	str	r2, [r3, #116]	@ 0x74
 8007e92:	e002      	b.n	8007e9a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	4a46      	ldr	r2, [pc, #280]	@ (8007fb0 <UART_Start_Receive_IT+0x238>)
 8007e98:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	691b      	ldr	r3, [r3, #16]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d01a      	beq.n	8007ed8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007eaa:	e853 3f00 	ldrex	r3, [r3]
 8007eae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007eb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007eb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007eb6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	461a      	mov	r2, r3
 8007ec0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007ec4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ec6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007eca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007ecc:	e841 2300 	strex	r3, r2, [r1]
 8007ed0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007ed2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d1e4      	bne.n	8007ea2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	3308      	adds	r3, #8
 8007ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ee2:	e853 3f00 	ldrex	r3, [r3]
 8007ee6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007eee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	3308      	adds	r3, #8
 8007ef6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007ef8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007efa:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007efc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007efe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f00:	e841 2300 	strex	r3, r2, [r1]
 8007f04:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007f06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d1e5      	bne.n	8007ed8 <UART_Start_Receive_IT+0x160>
 8007f0c:	e046      	b.n	8007f9c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	689b      	ldr	r3, [r3, #8]
 8007f12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f16:	d107      	bne.n	8007f28 <UART_Start_Receive_IT+0x1b0>
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	691b      	ldr	r3, [r3, #16]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d103      	bne.n	8007f28 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	4a24      	ldr	r2, [pc, #144]	@ (8007fb4 <UART_Start_Receive_IT+0x23c>)
 8007f24:	675a      	str	r2, [r3, #116]	@ 0x74
 8007f26:	e002      	b.n	8007f2e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	4a23      	ldr	r2, [pc, #140]	@ (8007fb8 <UART_Start_Receive_IT+0x240>)
 8007f2c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	691b      	ldr	r3, [r3, #16]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d019      	beq.n	8007f6a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f3e:	e853 3f00 	ldrex	r3, [r3]
 8007f42:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f46:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007f4a:	677b      	str	r3, [r7, #116]	@ 0x74
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	461a      	mov	r2, r3
 8007f52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f54:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f56:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f58:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007f5a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f5c:	e841 2300 	strex	r3, r2, [r1]
 8007f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d1e6      	bne.n	8007f36 <UART_Start_Receive_IT+0x1be>
 8007f68:	e018      	b.n	8007f9c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	e853 3f00 	ldrex	r3, [r3]
 8007f76:	613b      	str	r3, [r7, #16]
   return(result);
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	f043 0320 	orr.w	r3, r3, #32
 8007f7e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	461a      	mov	r2, r3
 8007f86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f88:	623b      	str	r3, [r7, #32]
 8007f8a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f8c:	69f9      	ldr	r1, [r7, #28]
 8007f8e:	6a3a      	ldr	r2, [r7, #32]
 8007f90:	e841 2300 	strex	r3, r2, [r1]
 8007f94:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f96:	69bb      	ldr	r3, [r7, #24]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d1e6      	bne.n	8007f6a <UART_Start_Receive_IT+0x1f2>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8007f9c:	2300      	movs	r3, #0
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	378c      	adds	r7, #140	@ 0x8c
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa8:	4770      	bx	lr
 8007faa:	bf00      	nop
 8007fac:	080087e9 	.word	0x080087e9
 8007fb0:	08008485 	.word	0x08008485
 8007fb4:	080082c9 	.word	0x080082c9
 8007fb8:	0800810d 	.word	0x0800810d

08007fbc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b095      	sub	sp, #84	@ 0x54
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fcc:	e853 3f00 	ldrex	r3, [r3]
 8007fd0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fd4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007fd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	461a      	mov	r2, r3
 8007fe0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fe2:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fe4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007fe8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007fea:	e841 2300 	strex	r3, r2, [r1]
 8007fee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d1e6      	bne.n	8007fc4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	3308      	adds	r3, #8
 8007ffc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ffe:	6a3b      	ldr	r3, [r7, #32]
 8008000:	e853 3f00 	ldrex	r3, [r3]
 8008004:	61fb      	str	r3, [r7, #28]
   return(result);
 8008006:	69fb      	ldr	r3, [r7, #28]
 8008008:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800800c:	f023 0301 	bic.w	r3, r3, #1
 8008010:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	3308      	adds	r3, #8
 8008018:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800801a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800801c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800801e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008020:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008022:	e841 2300 	strex	r3, r2, [r1]
 8008026:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800802a:	2b00      	cmp	r3, #0
 800802c:	d1e3      	bne.n	8007ff6 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008032:	2b01      	cmp	r3, #1
 8008034:	d118      	bne.n	8008068 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	e853 3f00 	ldrex	r3, [r3]
 8008042:	60bb      	str	r3, [r7, #8]
   return(result);
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	f023 0310 	bic.w	r3, r3, #16
 800804a:	647b      	str	r3, [r7, #68]	@ 0x44
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	461a      	mov	r2, r3
 8008052:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008054:	61bb      	str	r3, [r7, #24]
 8008056:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008058:	6979      	ldr	r1, [r7, #20]
 800805a:	69ba      	ldr	r2, [r7, #24]
 800805c:	e841 2300 	strex	r3, r2, [r1]
 8008060:	613b      	str	r3, [r7, #16]
   return(result);
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d1e6      	bne.n	8008036 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2220      	movs	r2, #32
 800806c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2200      	movs	r2, #0
 800807a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800807c:	bf00      	nop
 800807e:	3754      	adds	r7, #84	@ 0x54
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr

08008088 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b084      	sub	sp, #16
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008094:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2200      	movs	r2, #0
 800809a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2200      	movs	r2, #0
 80080a2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080a6:	68f8      	ldr	r0, [r7, #12]
 80080a8:	f7ff f9a0 	bl	80073ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080ac:	bf00      	nop
 80080ae:	3710      	adds	r7, #16
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}

080080b4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b088      	sub	sp, #32
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	e853 3f00 	ldrex	r3, [r3]
 80080c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080d0:	61fb      	str	r3, [r7, #28]
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	461a      	mov	r2, r3
 80080d8:	69fb      	ldr	r3, [r7, #28]
 80080da:	61bb      	str	r3, [r7, #24]
 80080dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080de:	6979      	ldr	r1, [r7, #20]
 80080e0:	69ba      	ldr	r2, [r7, #24]
 80080e2:	e841 2300 	strex	r3, r2, [r1]
 80080e6:	613b      	str	r3, [r7, #16]
   return(result);
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d1e6      	bne.n	80080bc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2220      	movs	r2, #32
 80080f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f7ff f96b 	bl	80073d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008102:	bf00      	nop
 8008104:	3720      	adds	r7, #32
 8008106:	46bd      	mov	sp, r7
 8008108:	bd80      	pop	{r7, pc}
	...

0800810c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b09c      	sub	sp, #112	@ 0x70
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800811a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008124:	2b22      	cmp	r3, #34	@ 0x22
 8008126:	f040 80be 	bne.w	80082a6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008130:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008134:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008138:	b2d9      	uxtb	r1, r3
 800813a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800813e:	b2da      	uxtb	r2, r3
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008144:	400a      	ands	r2, r1
 8008146:	b2d2      	uxtb	r2, r2
 8008148:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800814e:	1c5a      	adds	r2, r3, #1
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800815a:	b29b      	uxth	r3, r3
 800815c:	3b01      	subs	r3, #1
 800815e:	b29a      	uxth	r2, r3
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800816c:	b29b      	uxth	r3, r3
 800816e:	2b00      	cmp	r3, #0
 8008170:	f040 80a3 	bne.w	80082ba <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800817a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800817c:	e853 3f00 	ldrex	r3, [r3]
 8008180:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008182:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008184:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008188:	66bb      	str	r3, [r7, #104]	@ 0x68
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	461a      	mov	r2, r3
 8008190:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008192:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008194:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008196:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008198:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800819a:	e841 2300 	strex	r3, r2, [r1]
 800819e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80081a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d1e6      	bne.n	8008174 <UART_RxISR_8BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	3308      	adds	r3, #8
 80081ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081b0:	e853 3f00 	ldrex	r3, [r3]
 80081b4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80081b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081b8:	f023 0301 	bic.w	r3, r3, #1
 80081bc:	667b      	str	r3, [r7, #100]	@ 0x64
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	3308      	adds	r3, #8
 80081c4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80081c6:	647a      	str	r2, [r7, #68]	@ 0x44
 80081c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80081cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081ce:	e841 2300 	strex	r3, r2, [r1]
 80081d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80081d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d1e5      	bne.n	80081a6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2220      	movs	r2, #32
 80081de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2200      	movs	r2, #0
 80081e6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2200      	movs	r2, #0
 80081ec:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a34      	ldr	r2, [pc, #208]	@ (80082c4 <UART_RxISR_8BIT+0x1b8>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d01f      	beq.n	8008238 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008202:	2b00      	cmp	r3, #0
 8008204:	d018      	beq.n	8008238 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800820c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800820e:	e853 3f00 	ldrex	r3, [r3]
 8008212:	623b      	str	r3, [r7, #32]
   return(result);
 8008214:	6a3b      	ldr	r3, [r7, #32]
 8008216:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800821a:	663b      	str	r3, [r7, #96]	@ 0x60
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	461a      	mov	r2, r3
 8008222:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008224:	633b      	str	r3, [r7, #48]	@ 0x30
 8008226:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008228:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800822a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800822c:	e841 2300 	strex	r3, r2, [r1]
 8008230:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008234:	2b00      	cmp	r3, #0
 8008236:	d1e6      	bne.n	8008206 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800823c:	2b01      	cmp	r3, #1
 800823e:	d12e      	bne.n	800829e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2200      	movs	r2, #0
 8008244:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800824c:	693b      	ldr	r3, [r7, #16]
 800824e:	e853 3f00 	ldrex	r3, [r3]
 8008252:	60fb      	str	r3, [r7, #12]
   return(result);
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f023 0310 	bic.w	r3, r3, #16
 800825a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	461a      	mov	r2, r3
 8008262:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008264:	61fb      	str	r3, [r7, #28]
 8008266:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008268:	69b9      	ldr	r1, [r7, #24]
 800826a:	69fa      	ldr	r2, [r7, #28]
 800826c:	e841 2300 	strex	r3, r2, [r1]
 8008270:	617b      	str	r3, [r7, #20]
   return(result);
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d1e6      	bne.n	8008246 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	69db      	ldr	r3, [r3, #28]
 800827e:	f003 0310 	and.w	r3, r3, #16
 8008282:	2b10      	cmp	r3, #16
 8008284:	d103      	bne.n	800828e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	2210      	movs	r2, #16
 800828c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008294:	4619      	mov	r1, r3
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f7ff f8b2 	bl	8007400 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800829c:	e00d      	b.n	80082ba <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f7f9 fce2 	bl	8001c68 <HAL_UART_RxCpltCallback>
}
 80082a4:	e009      	b.n	80082ba <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	8b1b      	ldrh	r3, [r3, #24]
 80082ac:	b29a      	uxth	r2, r3
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f042 0208 	orr.w	r2, r2, #8
 80082b6:	b292      	uxth	r2, r2
 80082b8:	831a      	strh	r2, [r3, #24]
}
 80082ba:	bf00      	nop
 80082bc:	3770      	adds	r7, #112	@ 0x70
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}
 80082c2:	bf00      	nop
 80082c4:	40008000 	.word	0x40008000

080082c8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b09c      	sub	sp, #112	@ 0x70
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80082d6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082e0:	2b22      	cmp	r3, #34	@ 0x22
 80082e2:	f040 80be 	bne.w	8008462 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80082ec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082f4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80082f6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80082fa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80082fe:	4013      	ands	r3, r2
 8008300:	b29a      	uxth	r2, r3
 8008302:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008304:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800830a:	1c9a      	adds	r2, r3, #2
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008316:	b29b      	uxth	r3, r3
 8008318:	3b01      	subs	r3, #1
 800831a:	b29a      	uxth	r2, r3
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008328:	b29b      	uxth	r3, r3
 800832a:	2b00      	cmp	r3, #0
 800832c:	f040 80a3 	bne.w	8008476 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008336:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008338:	e853 3f00 	ldrex	r3, [r3]
 800833c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800833e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008340:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008344:	667b      	str	r3, [r7, #100]	@ 0x64
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	461a      	mov	r2, r3
 800834c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800834e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008350:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008352:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008354:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008356:	e841 2300 	strex	r3, r2, [r1]
 800835a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800835c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800835e:	2b00      	cmp	r3, #0
 8008360:	d1e6      	bne.n	8008330 <UART_RxISR_16BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	3308      	adds	r3, #8
 8008368:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800836a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800836c:	e853 3f00 	ldrex	r3, [r3]
 8008370:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008374:	f023 0301 	bic.w	r3, r3, #1
 8008378:	663b      	str	r3, [r7, #96]	@ 0x60
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	3308      	adds	r3, #8
 8008380:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008382:	643a      	str	r2, [r7, #64]	@ 0x40
 8008384:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008386:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008388:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800838a:	e841 2300 	strex	r3, r2, [r1]
 800838e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008392:	2b00      	cmp	r3, #0
 8008394:	d1e5      	bne.n	8008362 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2220      	movs	r2, #32
 800839a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2200      	movs	r2, #0
 80083a2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a34      	ldr	r2, [pc, #208]	@ (8008480 <UART_RxISR_16BIT+0x1b8>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d01f      	beq.n	80083f4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d018      	beq.n	80083f4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c8:	6a3b      	ldr	r3, [r7, #32]
 80083ca:	e853 3f00 	ldrex	r3, [r3]
 80083ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80083d0:	69fb      	ldr	r3, [r7, #28]
 80083d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80083d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	461a      	mov	r2, r3
 80083de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083e2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083e8:	e841 2300 	strex	r3, r2, [r1]
 80083ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80083ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d1e6      	bne.n	80083c2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083f8:	2b01      	cmp	r3, #1
 80083fa:	d12e      	bne.n	800845a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2200      	movs	r2, #0
 8008400:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	e853 3f00 	ldrex	r3, [r3]
 800840e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	f023 0310 	bic.w	r3, r3, #16
 8008416:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	461a      	mov	r2, r3
 800841e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008420:	61bb      	str	r3, [r7, #24]
 8008422:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008424:	6979      	ldr	r1, [r7, #20]
 8008426:	69ba      	ldr	r2, [r7, #24]
 8008428:	e841 2300 	strex	r3, r2, [r1]
 800842c:	613b      	str	r3, [r7, #16]
   return(result);
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d1e6      	bne.n	8008402 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	69db      	ldr	r3, [r3, #28]
 800843a:	f003 0310 	and.w	r3, r3, #16
 800843e:	2b10      	cmp	r3, #16
 8008440:	d103      	bne.n	800844a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	2210      	movs	r2, #16
 8008448:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008450:	4619      	mov	r1, r3
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f7fe ffd4 	bl	8007400 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008458:	e00d      	b.n	8008476 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f7f9 fc04 	bl	8001c68 <HAL_UART_RxCpltCallback>
}
 8008460:	e009      	b.n	8008476 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	8b1b      	ldrh	r3, [r3, #24]
 8008468:	b29a      	uxth	r2, r3
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f042 0208 	orr.w	r2, r2, #8
 8008472:	b292      	uxth	r2, r2
 8008474:	831a      	strh	r2, [r3, #24]
}
 8008476:	bf00      	nop
 8008478:	3770      	adds	r7, #112	@ 0x70
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
 800847e:	bf00      	nop
 8008480:	40008000 	.word	0x40008000

08008484 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b0ac      	sub	sp, #176	@ 0xb0
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008492:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	69db      	ldr	r3, [r3, #28]
 800849c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80084ba:	2b22      	cmp	r3, #34	@ 0x22
 80084bc:	f040 8182 	bne.w	80087c4 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80084c6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80084ca:	e125      	b.n	8008718 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80084d2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80084d6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80084da:	b2d9      	uxtb	r1, r3
 80084dc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80084e0:	b2da      	uxtb	r2, r3
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084e6:	400a      	ands	r2, r1
 80084e8:	b2d2      	uxtb	r2, r2
 80084ea:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084f0:	1c5a      	adds	r2, r3, #1
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80084fc:	b29b      	uxth	r3, r3
 80084fe:	3b01      	subs	r3, #1
 8008500:	b29a      	uxth	r2, r3
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	69db      	ldr	r3, [r3, #28]
 800850e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008512:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008516:	f003 0307 	and.w	r3, r3, #7
 800851a:	2b00      	cmp	r3, #0
 800851c:	d053      	beq.n	80085c6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800851e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008522:	f003 0301 	and.w	r3, r3, #1
 8008526:	2b00      	cmp	r3, #0
 8008528:	d011      	beq.n	800854e <UART_RxISR_8BIT_FIFOEN+0xca>
 800852a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800852e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008532:	2b00      	cmp	r3, #0
 8008534:	d00b      	beq.n	800854e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	2201      	movs	r2, #1
 800853c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008544:	f043 0201 	orr.w	r2, r3, #1
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800854e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008552:	f003 0302 	and.w	r3, r3, #2
 8008556:	2b00      	cmp	r3, #0
 8008558:	d011      	beq.n	800857e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800855a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800855e:	f003 0301 	and.w	r3, r3, #1
 8008562:	2b00      	cmp	r3, #0
 8008564:	d00b      	beq.n	800857e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	2202      	movs	r2, #2
 800856c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008574:	f043 0204 	orr.w	r2, r3, #4
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800857e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008582:	f003 0304 	and.w	r3, r3, #4
 8008586:	2b00      	cmp	r3, #0
 8008588:	d011      	beq.n	80085ae <UART_RxISR_8BIT_FIFOEN+0x12a>
 800858a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800858e:	f003 0301 	and.w	r3, r3, #1
 8008592:	2b00      	cmp	r3, #0
 8008594:	d00b      	beq.n	80085ae <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	2204      	movs	r2, #4
 800859c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085a4:	f043 0202 	orr.w	r2, r3, #2
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d006      	beq.n	80085c6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f7fe ff17 	bl	80073ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80085cc:	b29b      	uxth	r3, r3
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	f040 80a2 	bne.w	8008718 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80085dc:	e853 3f00 	ldrex	r3, [r3]
 80085e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80085e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	461a      	mov	r2, r3
 80085f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80085f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80085f8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fa:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80085fc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80085fe:	e841 2300 	strex	r3, r2, [r1]
 8008602:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008604:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008606:	2b00      	cmp	r3, #0
 8008608:	d1e4      	bne.n	80085d4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	3308      	adds	r3, #8
 8008610:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008612:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008614:	e853 3f00 	ldrex	r3, [r3]
 8008618:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800861a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800861c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008620:	f023 0301 	bic.w	r3, r3, #1
 8008624:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	3308      	adds	r3, #8
 800862e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008632:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008634:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008636:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008638:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800863a:	e841 2300 	strex	r3, r2, [r1]
 800863e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008640:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008642:	2b00      	cmp	r3, #0
 8008644:	d1e1      	bne.n	800860a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2220      	movs	r2, #32
 800864a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2200      	movs	r2, #0
 8008652:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2200      	movs	r2, #0
 8008658:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a60      	ldr	r2, [pc, #384]	@ (80087e0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d021      	beq.n	80086a8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	685b      	ldr	r3, [r3, #4]
 800866a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800866e:	2b00      	cmp	r3, #0
 8008670:	d01a      	beq.n	80086a8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008678:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800867a:	e853 3f00 	ldrex	r3, [r3]
 800867e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008680:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008682:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008686:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	461a      	mov	r2, r3
 8008690:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008694:	657b      	str	r3, [r7, #84]	@ 0x54
 8008696:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008698:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800869a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800869c:	e841 2300 	strex	r3, r2, [r1]
 80086a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80086a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d1e4      	bne.n	8008672 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d130      	bne.n	8008712 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2200      	movs	r2, #0
 80086b4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086be:	e853 3f00 	ldrex	r3, [r3]
 80086c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80086c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c6:	f023 0310 	bic.w	r3, r3, #16
 80086ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	461a      	mov	r2, r3
 80086d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80086d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80086da:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80086de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80086e0:	e841 2300 	strex	r3, r2, [r1]
 80086e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80086e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d1e4      	bne.n	80086b6 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	69db      	ldr	r3, [r3, #28]
 80086f2:	f003 0310 	and.w	r3, r3, #16
 80086f6:	2b10      	cmp	r3, #16
 80086f8:	d103      	bne.n	8008702 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	2210      	movs	r2, #16
 8008700:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008708:	4619      	mov	r1, r3
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f7fe fe78 	bl	8007400 <HAL_UARTEx_RxEventCallback>
 8008710:	e002      	b.n	8008718 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f7f9 faa8 	bl	8001c68 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008718:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800871c:	2b00      	cmp	r3, #0
 800871e:	d006      	beq.n	800872e <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8008720:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008724:	f003 0320 	and.w	r3, r3, #32
 8008728:	2b00      	cmp	r3, #0
 800872a:	f47f aecf 	bne.w	80084cc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008734:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008738:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800873c:	2b00      	cmp	r3, #0
 800873e:	d04b      	beq.n	80087d8 <UART_RxISR_8BIT_FIFOEN+0x354>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008746:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800874a:	429a      	cmp	r2, r3
 800874c:	d244      	bcs.n	80087d8 <UART_RxISR_8BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	3308      	adds	r3, #8
 8008754:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008756:	6a3b      	ldr	r3, [r7, #32]
 8008758:	e853 3f00 	ldrex	r3, [r3]
 800875c:	61fb      	str	r3, [r7, #28]
   return(result);
 800875e:	69fb      	ldr	r3, [r7, #28]
 8008760:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008764:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	3308      	adds	r3, #8
 800876e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008772:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008774:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008776:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008778:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800877a:	e841 2300 	strex	r3, r2, [r1]
 800877e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008782:	2b00      	cmp	r3, #0
 8008784:	d1e3      	bne.n	800874e <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	4a16      	ldr	r2, [pc, #88]	@ (80087e4 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800878a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	e853 3f00 	ldrex	r3, [r3]
 8008798:	60bb      	str	r3, [r7, #8]
   return(result);
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	f043 0320 	orr.w	r3, r3, #32
 80087a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	461a      	mov	r2, r3
 80087aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80087ae:	61bb      	str	r3, [r7, #24]
 80087b0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b2:	6979      	ldr	r1, [r7, #20]
 80087b4:	69ba      	ldr	r2, [r7, #24]
 80087b6:	e841 2300 	strex	r3, r2, [r1]
 80087ba:	613b      	str	r3, [r7, #16]
   return(result);
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d1e4      	bne.n	800878c <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80087c2:	e009      	b.n	80087d8 <UART_RxISR_8BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	8b1b      	ldrh	r3, [r3, #24]
 80087ca:	b29a      	uxth	r2, r3
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f042 0208 	orr.w	r2, r2, #8
 80087d4:	b292      	uxth	r2, r2
 80087d6:	831a      	strh	r2, [r3, #24]
}
 80087d8:	bf00      	nop
 80087da:	37b0      	adds	r7, #176	@ 0xb0
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}
 80087e0:	40008000 	.word	0x40008000
 80087e4:	0800810d 	.word	0x0800810d

080087e8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b0ae      	sub	sp, #184	@ 0xb8
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80087f6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	69db      	ldr	r3, [r3, #28]
 8008800:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800881e:	2b22      	cmp	r3, #34	@ 0x22
 8008820:	f040 8186 	bne.w	8008b30 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800882a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800882e:	e129      	b.n	8008a84 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008836:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800883e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008842:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008846:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800884a:	4013      	ands	r3, r2
 800884c:	b29a      	uxth	r2, r3
 800884e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008852:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008858:	1c9a      	adds	r2, r3, #2
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008864:	b29b      	uxth	r3, r3
 8008866:	3b01      	subs	r3, #1
 8008868:	b29a      	uxth	r2, r3
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	69db      	ldr	r3, [r3, #28]
 8008876:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800887a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800887e:	f003 0307 	and.w	r3, r3, #7
 8008882:	2b00      	cmp	r3, #0
 8008884:	d053      	beq.n	800892e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008886:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800888a:	f003 0301 	and.w	r3, r3, #1
 800888e:	2b00      	cmp	r3, #0
 8008890:	d011      	beq.n	80088b6 <UART_RxISR_16BIT_FIFOEN+0xce>
 8008892:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800889a:	2b00      	cmp	r3, #0
 800889c:	d00b      	beq.n	80088b6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	2201      	movs	r2, #1
 80088a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088ac:	f043 0201 	orr.w	r2, r3, #1
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80088ba:	f003 0302 	and.w	r3, r3, #2
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d011      	beq.n	80088e6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80088c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80088c6:	f003 0301 	and.w	r3, r3, #1
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d00b      	beq.n	80088e6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	2202      	movs	r2, #2
 80088d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088dc:	f043 0204 	orr.w	r2, r3, #4
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80088ea:	f003 0304 	and.w	r3, r3, #4
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d011      	beq.n	8008916 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80088f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80088f6:	f003 0301 	and.w	r3, r3, #1
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d00b      	beq.n	8008916 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	2204      	movs	r2, #4
 8008904:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800890c:	f043 0202 	orr.w	r2, r3, #2
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800891c:	2b00      	cmp	r3, #0
 800891e:	d006      	beq.n	800892e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f7fe fd63 	bl	80073ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2200      	movs	r2, #0
 800892a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008934:	b29b      	uxth	r3, r3
 8008936:	2b00      	cmp	r3, #0
 8008938:	f040 80a4 	bne.w	8008a84 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008942:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008944:	e853 3f00 	ldrex	r3, [r3]
 8008948:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800894a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800894c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008950:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	461a      	mov	r2, r3
 800895a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800895e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008962:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008964:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008966:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800896a:	e841 2300 	strex	r3, r2, [r1]
 800896e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008970:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008972:	2b00      	cmp	r3, #0
 8008974:	d1e2      	bne.n	800893c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	3308      	adds	r3, #8
 800897c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800897e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008980:	e853 3f00 	ldrex	r3, [r3]
 8008984:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008986:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008988:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800898c:	f023 0301 	bic.w	r3, r3, #1
 8008990:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	3308      	adds	r3, #8
 800899a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800899e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80089a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80089a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80089a6:	e841 2300 	strex	r3, r2, [r1]
 80089aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80089ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d1e1      	bne.n	8008976 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2220      	movs	r2, #32
 80089b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2200      	movs	r2, #0
 80089be:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2200      	movs	r2, #0
 80089c4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4a60      	ldr	r2, [pc, #384]	@ (8008b4c <UART_RxISR_16BIT_FIFOEN+0x364>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d021      	beq.n	8008a14 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	685b      	ldr	r3, [r3, #4]
 80089d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d01a      	beq.n	8008a14 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80089e6:	e853 3f00 	ldrex	r3, [r3]
 80089ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80089ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80089f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	461a      	mov	r2, r3
 80089fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008a00:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008a02:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a04:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008a06:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008a08:	e841 2300 	strex	r3, r2, [r1]
 8008a0c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008a0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d1e4      	bne.n	80089de <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a18:	2b01      	cmp	r3, #1
 8008a1a:	d130      	bne.n	8008a7e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a2a:	e853 3f00 	ldrex	r3, [r3]
 8008a2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a32:	f023 0310 	bic.w	r3, r3, #16
 8008a36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	461a      	mov	r2, r3
 8008a40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008a44:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a4c:	e841 2300 	strex	r3, r2, [r1]
 8008a50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d1e4      	bne.n	8008a22 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	69db      	ldr	r3, [r3, #28]
 8008a5e:	f003 0310 	and.w	r3, r3, #16
 8008a62:	2b10      	cmp	r3, #16
 8008a64:	d103      	bne.n	8008a6e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	2210      	movs	r2, #16
 8008a6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a74:	4619      	mov	r1, r3
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f7fe fcc2 	bl	8007400 <HAL_UARTEx_RxEventCallback>
 8008a7c:	e002      	b.n	8008a84 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f7f9 f8f2 	bl	8001c68 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a84:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d006      	beq.n	8008a9a <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8008a8c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a90:	f003 0320 	and.w	r3, r3, #32
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	f47f aecb 	bne.w	8008830 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008aa0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008aa4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d04b      	beq.n	8008b44 <UART_RxISR_16BIT_FIFOEN+0x35c>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008ab2:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008ab6:	429a      	cmp	r2, r3
 8008ab8:	d244      	bcs.n	8008b44 <UART_RxISR_16BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	3308      	adds	r3, #8
 8008ac0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ac4:	e853 3f00 	ldrex	r3, [r3]
 8008ac8:	623b      	str	r3, [r7, #32]
   return(result);
 8008aca:	6a3b      	ldr	r3, [r7, #32]
 8008acc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ad0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	3308      	adds	r3, #8
 8008ada:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008ade:	633a      	str	r2, [r7, #48]	@ 0x30
 8008ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ae4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ae6:	e841 2300 	strex	r3, r2, [r1]
 8008aea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d1e3      	bne.n	8008aba <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	4a16      	ldr	r2, [pc, #88]	@ (8008b50 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8008af6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	e853 3f00 	ldrex	r3, [r3]
 8008b04:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	f043 0320 	orr.w	r3, r3, #32
 8008b0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	461a      	mov	r2, r3
 8008b16:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b1a:	61fb      	str	r3, [r7, #28]
 8008b1c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b1e:	69b9      	ldr	r1, [r7, #24]
 8008b20:	69fa      	ldr	r2, [r7, #28]
 8008b22:	e841 2300 	strex	r3, r2, [r1]
 8008b26:	617b      	str	r3, [r7, #20]
   return(result);
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d1e4      	bne.n	8008af8 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b2e:	e009      	b.n	8008b44 <UART_RxISR_16BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	8b1b      	ldrh	r3, [r3, #24]
 8008b36:	b29a      	uxth	r2, r3
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f042 0208 	orr.w	r2, r2, #8
 8008b40:	b292      	uxth	r2, r2
 8008b42:	831a      	strh	r2, [r3, #24]
}
 8008b44:	bf00      	nop
 8008b46:	37b8      	adds	r7, #184	@ 0xb8
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}
 8008b4c:	40008000 	.word	0x40008000
 8008b50:	080082c9 	.word	0x080082c9

08008b54 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b083      	sub	sp, #12
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008b5c:	bf00      	nop
 8008b5e:	370c      	adds	r7, #12
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr

08008b68 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b083      	sub	sp, #12
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008b70:	bf00      	nop
 8008b72:	370c      	adds	r7, #12
 8008b74:	46bd      	mov	sp, r7
 8008b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7a:	4770      	bx	lr

08008b7c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008b84:	bf00      	nop
 8008b86:	370c      	adds	r7, #12
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr

08008b90 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b085      	sub	sp, #20
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	d101      	bne.n	8008ba6 <HAL_UARTEx_DisableFifoMode+0x16>
 8008ba2:	2302      	movs	r3, #2
 8008ba4:	e027      	b.n	8008bf6 <HAL_UARTEx_DisableFifoMode+0x66>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2201      	movs	r2, #1
 8008baa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2224      	movs	r2, #36	@ 0x24
 8008bb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	681a      	ldr	r2, [r3, #0]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f022 0201 	bic.w	r2, r2, #1
 8008bcc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008bd4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	68fa      	ldr	r2, [r7, #12]
 8008be2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2220      	movs	r2, #32
 8008be8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008bf4:	2300      	movs	r3, #0
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3714      	adds	r7, #20
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c00:	4770      	bx	lr

08008c02 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c02:	b580      	push	{r7, lr}
 8008c04:	b084      	sub	sp, #16
 8008c06:	af00      	add	r7, sp, #0
 8008c08:	6078      	str	r0, [r7, #4]
 8008c0a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	d101      	bne.n	8008c1a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008c16:	2302      	movs	r3, #2
 8008c18:	e02d      	b.n	8008c76 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2201      	movs	r2, #1
 8008c1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2224      	movs	r2, #36	@ 0x24
 8008c26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	681a      	ldr	r2, [r3, #0]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f022 0201 	bic.w	r2, r2, #1
 8008c40:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	689b      	ldr	r3, [r3, #8]
 8008c48:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	683a      	ldr	r2, [r7, #0]
 8008c52:	430a      	orrs	r2, r1
 8008c54:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f000 f850 	bl	8008cfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	68fa      	ldr	r2, [r7, #12]
 8008c62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2220      	movs	r2, #32
 8008c68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008c74:	2300      	movs	r3, #0
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3710      	adds	r7, #16
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}

08008c7e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c7e:	b580      	push	{r7, lr}
 8008c80:	b084      	sub	sp, #16
 8008c82:	af00      	add	r7, sp, #0
 8008c84:	6078      	str	r0, [r7, #4]
 8008c86:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c8e:	2b01      	cmp	r3, #1
 8008c90:	d101      	bne.n	8008c96 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008c92:	2302      	movs	r3, #2
 8008c94:	e02d      	b.n	8008cf2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2201      	movs	r2, #1
 8008c9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2224      	movs	r2, #36	@ 0x24
 8008ca2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	681a      	ldr	r2, [r3, #0]
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f022 0201 	bic.w	r2, r2, #1
 8008cbc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	689b      	ldr	r3, [r3, #8]
 8008cc4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	683a      	ldr	r2, [r7, #0]
 8008cce:	430a      	orrs	r2, r1
 8008cd0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f000 f812 	bl	8008cfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	68fa      	ldr	r2, [r7, #12]
 8008cde:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2220      	movs	r2, #32
 8008ce4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2200      	movs	r2, #0
 8008cec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008cf0:	2300      	movs	r3, #0
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3710      	adds	r7, #16
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}
	...

08008cfc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008cfc:	b480      	push	{r7}
 8008cfe:	b085      	sub	sp, #20
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d108      	bne.n	8008d1e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2201      	movs	r2, #1
 8008d10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2201      	movs	r2, #1
 8008d18:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008d1c:	e031      	b.n	8008d82 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008d1e:	2308      	movs	r3, #8
 8008d20:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008d22:	2308      	movs	r3, #8
 8008d24:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	689b      	ldr	r3, [r3, #8]
 8008d2c:	0e5b      	lsrs	r3, r3, #25
 8008d2e:	b2db      	uxtb	r3, r3
 8008d30:	f003 0307 	and.w	r3, r3, #7
 8008d34:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	689b      	ldr	r3, [r3, #8]
 8008d3c:	0f5b      	lsrs	r3, r3, #29
 8008d3e:	b2db      	uxtb	r3, r3
 8008d40:	f003 0307 	and.w	r3, r3, #7
 8008d44:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008d46:	7bbb      	ldrb	r3, [r7, #14]
 8008d48:	7b3a      	ldrb	r2, [r7, #12]
 8008d4a:	4911      	ldr	r1, [pc, #68]	@ (8008d90 <UARTEx_SetNbDataToProcess+0x94>)
 8008d4c:	5c8a      	ldrb	r2, [r1, r2]
 8008d4e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008d52:	7b3a      	ldrb	r2, [r7, #12]
 8008d54:	490f      	ldr	r1, [pc, #60]	@ (8008d94 <UARTEx_SetNbDataToProcess+0x98>)
 8008d56:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008d58:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d5c:	b29a      	uxth	r2, r3
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008d64:	7bfb      	ldrb	r3, [r7, #15]
 8008d66:	7b7a      	ldrb	r2, [r7, #13]
 8008d68:	4909      	ldr	r1, [pc, #36]	@ (8008d90 <UARTEx_SetNbDataToProcess+0x94>)
 8008d6a:	5c8a      	ldrb	r2, [r1, r2]
 8008d6c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008d70:	7b7a      	ldrb	r2, [r7, #13]
 8008d72:	4908      	ldr	r1, [pc, #32]	@ (8008d94 <UARTEx_SetNbDataToProcess+0x98>)
 8008d74:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008d76:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d7a:	b29a      	uxth	r2, r3
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008d82:	bf00      	nop
 8008d84:	3714      	adds	r7, #20
 8008d86:	46bd      	mov	sp, r7
 8008d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8c:	4770      	bx	lr
 8008d8e:	bf00      	nop
 8008d90:	0800c050 	.word	0x0800c050
 8008d94:	0800c058 	.word	0x0800c058

08008d98 <atoi>:
 8008d98:	220a      	movs	r2, #10
 8008d9a:	2100      	movs	r1, #0
 8008d9c:	f000 b87a 	b.w	8008e94 <strtol>

08008da0 <_strtol_l.constprop.0>:
 8008da0:	2b24      	cmp	r3, #36	@ 0x24
 8008da2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008da6:	4686      	mov	lr, r0
 8008da8:	4690      	mov	r8, r2
 8008daa:	d801      	bhi.n	8008db0 <_strtol_l.constprop.0+0x10>
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d106      	bne.n	8008dbe <_strtol_l.constprop.0+0x1e>
 8008db0:	f000 ff2e 	bl	8009c10 <__errno>
 8008db4:	2316      	movs	r3, #22
 8008db6:	6003      	str	r3, [r0, #0]
 8008db8:	2000      	movs	r0, #0
 8008dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dbe:	4834      	ldr	r0, [pc, #208]	@ (8008e90 <_strtol_l.constprop.0+0xf0>)
 8008dc0:	460d      	mov	r5, r1
 8008dc2:	462a      	mov	r2, r5
 8008dc4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008dc8:	5d06      	ldrb	r6, [r0, r4]
 8008dca:	f016 0608 	ands.w	r6, r6, #8
 8008dce:	d1f8      	bne.n	8008dc2 <_strtol_l.constprop.0+0x22>
 8008dd0:	2c2d      	cmp	r4, #45	@ 0x2d
 8008dd2:	d12d      	bne.n	8008e30 <_strtol_l.constprop.0+0x90>
 8008dd4:	782c      	ldrb	r4, [r5, #0]
 8008dd6:	2601      	movs	r6, #1
 8008dd8:	1c95      	adds	r5, r2, #2
 8008dda:	f033 0210 	bics.w	r2, r3, #16
 8008dde:	d109      	bne.n	8008df4 <_strtol_l.constprop.0+0x54>
 8008de0:	2c30      	cmp	r4, #48	@ 0x30
 8008de2:	d12a      	bne.n	8008e3a <_strtol_l.constprop.0+0x9a>
 8008de4:	782a      	ldrb	r2, [r5, #0]
 8008de6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008dea:	2a58      	cmp	r2, #88	@ 0x58
 8008dec:	d125      	bne.n	8008e3a <_strtol_l.constprop.0+0x9a>
 8008dee:	786c      	ldrb	r4, [r5, #1]
 8008df0:	2310      	movs	r3, #16
 8008df2:	3502      	adds	r5, #2
 8008df4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008df8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	fbbc f9f3 	udiv	r9, ip, r3
 8008e02:	4610      	mov	r0, r2
 8008e04:	fb03 ca19 	mls	sl, r3, r9, ip
 8008e08:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008e0c:	2f09      	cmp	r7, #9
 8008e0e:	d81b      	bhi.n	8008e48 <_strtol_l.constprop.0+0xa8>
 8008e10:	463c      	mov	r4, r7
 8008e12:	42a3      	cmp	r3, r4
 8008e14:	dd27      	ble.n	8008e66 <_strtol_l.constprop.0+0xc6>
 8008e16:	1c57      	adds	r7, r2, #1
 8008e18:	d007      	beq.n	8008e2a <_strtol_l.constprop.0+0x8a>
 8008e1a:	4581      	cmp	r9, r0
 8008e1c:	d320      	bcc.n	8008e60 <_strtol_l.constprop.0+0xc0>
 8008e1e:	d101      	bne.n	8008e24 <_strtol_l.constprop.0+0x84>
 8008e20:	45a2      	cmp	sl, r4
 8008e22:	db1d      	blt.n	8008e60 <_strtol_l.constprop.0+0xc0>
 8008e24:	fb00 4003 	mla	r0, r0, r3, r4
 8008e28:	2201      	movs	r2, #1
 8008e2a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e2e:	e7eb      	b.n	8008e08 <_strtol_l.constprop.0+0x68>
 8008e30:	2c2b      	cmp	r4, #43	@ 0x2b
 8008e32:	bf04      	itt	eq
 8008e34:	782c      	ldrbeq	r4, [r5, #0]
 8008e36:	1c95      	addeq	r5, r2, #2
 8008e38:	e7cf      	b.n	8008dda <_strtol_l.constprop.0+0x3a>
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d1da      	bne.n	8008df4 <_strtol_l.constprop.0+0x54>
 8008e3e:	2c30      	cmp	r4, #48	@ 0x30
 8008e40:	bf0c      	ite	eq
 8008e42:	2308      	moveq	r3, #8
 8008e44:	230a      	movne	r3, #10
 8008e46:	e7d5      	b.n	8008df4 <_strtol_l.constprop.0+0x54>
 8008e48:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008e4c:	2f19      	cmp	r7, #25
 8008e4e:	d801      	bhi.n	8008e54 <_strtol_l.constprop.0+0xb4>
 8008e50:	3c37      	subs	r4, #55	@ 0x37
 8008e52:	e7de      	b.n	8008e12 <_strtol_l.constprop.0+0x72>
 8008e54:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008e58:	2f19      	cmp	r7, #25
 8008e5a:	d804      	bhi.n	8008e66 <_strtol_l.constprop.0+0xc6>
 8008e5c:	3c57      	subs	r4, #87	@ 0x57
 8008e5e:	e7d8      	b.n	8008e12 <_strtol_l.constprop.0+0x72>
 8008e60:	f04f 32ff 	mov.w	r2, #4294967295
 8008e64:	e7e1      	b.n	8008e2a <_strtol_l.constprop.0+0x8a>
 8008e66:	1c53      	adds	r3, r2, #1
 8008e68:	d108      	bne.n	8008e7c <_strtol_l.constprop.0+0xdc>
 8008e6a:	2322      	movs	r3, #34	@ 0x22
 8008e6c:	f8ce 3000 	str.w	r3, [lr]
 8008e70:	4660      	mov	r0, ip
 8008e72:	f1b8 0f00 	cmp.w	r8, #0
 8008e76:	d0a0      	beq.n	8008dba <_strtol_l.constprop.0+0x1a>
 8008e78:	1e69      	subs	r1, r5, #1
 8008e7a:	e006      	b.n	8008e8a <_strtol_l.constprop.0+0xea>
 8008e7c:	b106      	cbz	r6, 8008e80 <_strtol_l.constprop.0+0xe0>
 8008e7e:	4240      	negs	r0, r0
 8008e80:	f1b8 0f00 	cmp.w	r8, #0
 8008e84:	d099      	beq.n	8008dba <_strtol_l.constprop.0+0x1a>
 8008e86:	2a00      	cmp	r2, #0
 8008e88:	d1f6      	bne.n	8008e78 <_strtol_l.constprop.0+0xd8>
 8008e8a:	f8c8 1000 	str.w	r1, [r8]
 8008e8e:	e794      	b.n	8008dba <_strtol_l.constprop.0+0x1a>
 8008e90:	0800c061 	.word	0x0800c061

08008e94 <strtol>:
 8008e94:	4613      	mov	r3, r2
 8008e96:	460a      	mov	r2, r1
 8008e98:	4601      	mov	r1, r0
 8008e9a:	4802      	ldr	r0, [pc, #8]	@ (8008ea4 <strtol+0x10>)
 8008e9c:	6800      	ldr	r0, [r0, #0]
 8008e9e:	f7ff bf7f 	b.w	8008da0 <_strtol_l.constprop.0>
 8008ea2:	bf00      	nop
 8008ea4:	20000098 	.word	0x20000098

08008ea8 <__cvt>:
 8008ea8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008eac:	ec57 6b10 	vmov	r6, r7, d0
 8008eb0:	2f00      	cmp	r7, #0
 8008eb2:	460c      	mov	r4, r1
 8008eb4:	4619      	mov	r1, r3
 8008eb6:	463b      	mov	r3, r7
 8008eb8:	bfbb      	ittet	lt
 8008eba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008ebe:	461f      	movlt	r7, r3
 8008ec0:	2300      	movge	r3, #0
 8008ec2:	232d      	movlt	r3, #45	@ 0x2d
 8008ec4:	700b      	strb	r3, [r1, #0]
 8008ec6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ec8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008ecc:	4691      	mov	r9, r2
 8008ece:	f023 0820 	bic.w	r8, r3, #32
 8008ed2:	bfbc      	itt	lt
 8008ed4:	4632      	movlt	r2, r6
 8008ed6:	4616      	movlt	r6, r2
 8008ed8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008edc:	d005      	beq.n	8008eea <__cvt+0x42>
 8008ede:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008ee2:	d100      	bne.n	8008ee6 <__cvt+0x3e>
 8008ee4:	3401      	adds	r4, #1
 8008ee6:	2102      	movs	r1, #2
 8008ee8:	e000      	b.n	8008eec <__cvt+0x44>
 8008eea:	2103      	movs	r1, #3
 8008eec:	ab03      	add	r3, sp, #12
 8008eee:	9301      	str	r3, [sp, #4]
 8008ef0:	ab02      	add	r3, sp, #8
 8008ef2:	9300      	str	r3, [sp, #0]
 8008ef4:	ec47 6b10 	vmov	d0, r6, r7
 8008ef8:	4653      	mov	r3, sl
 8008efa:	4622      	mov	r2, r4
 8008efc:	f000 ff48 	bl	8009d90 <_dtoa_r>
 8008f00:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008f04:	4605      	mov	r5, r0
 8008f06:	d119      	bne.n	8008f3c <__cvt+0x94>
 8008f08:	f019 0f01 	tst.w	r9, #1
 8008f0c:	d00e      	beq.n	8008f2c <__cvt+0x84>
 8008f0e:	eb00 0904 	add.w	r9, r0, r4
 8008f12:	2200      	movs	r2, #0
 8008f14:	2300      	movs	r3, #0
 8008f16:	4630      	mov	r0, r6
 8008f18:	4639      	mov	r1, r7
 8008f1a:	f7f7 fdfd 	bl	8000b18 <__aeabi_dcmpeq>
 8008f1e:	b108      	cbz	r0, 8008f24 <__cvt+0x7c>
 8008f20:	f8cd 900c 	str.w	r9, [sp, #12]
 8008f24:	2230      	movs	r2, #48	@ 0x30
 8008f26:	9b03      	ldr	r3, [sp, #12]
 8008f28:	454b      	cmp	r3, r9
 8008f2a:	d31e      	bcc.n	8008f6a <__cvt+0xc2>
 8008f2c:	9b03      	ldr	r3, [sp, #12]
 8008f2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f30:	1b5b      	subs	r3, r3, r5
 8008f32:	4628      	mov	r0, r5
 8008f34:	6013      	str	r3, [r2, #0]
 8008f36:	b004      	add	sp, #16
 8008f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008f40:	eb00 0904 	add.w	r9, r0, r4
 8008f44:	d1e5      	bne.n	8008f12 <__cvt+0x6a>
 8008f46:	7803      	ldrb	r3, [r0, #0]
 8008f48:	2b30      	cmp	r3, #48	@ 0x30
 8008f4a:	d10a      	bne.n	8008f62 <__cvt+0xba>
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	2300      	movs	r3, #0
 8008f50:	4630      	mov	r0, r6
 8008f52:	4639      	mov	r1, r7
 8008f54:	f7f7 fde0 	bl	8000b18 <__aeabi_dcmpeq>
 8008f58:	b918      	cbnz	r0, 8008f62 <__cvt+0xba>
 8008f5a:	f1c4 0401 	rsb	r4, r4, #1
 8008f5e:	f8ca 4000 	str.w	r4, [sl]
 8008f62:	f8da 3000 	ldr.w	r3, [sl]
 8008f66:	4499      	add	r9, r3
 8008f68:	e7d3      	b.n	8008f12 <__cvt+0x6a>
 8008f6a:	1c59      	adds	r1, r3, #1
 8008f6c:	9103      	str	r1, [sp, #12]
 8008f6e:	701a      	strb	r2, [r3, #0]
 8008f70:	e7d9      	b.n	8008f26 <__cvt+0x7e>

08008f72 <__exponent>:
 8008f72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f74:	2900      	cmp	r1, #0
 8008f76:	bfba      	itte	lt
 8008f78:	4249      	neglt	r1, r1
 8008f7a:	232d      	movlt	r3, #45	@ 0x2d
 8008f7c:	232b      	movge	r3, #43	@ 0x2b
 8008f7e:	2909      	cmp	r1, #9
 8008f80:	7002      	strb	r2, [r0, #0]
 8008f82:	7043      	strb	r3, [r0, #1]
 8008f84:	dd29      	ble.n	8008fda <__exponent+0x68>
 8008f86:	f10d 0307 	add.w	r3, sp, #7
 8008f8a:	461d      	mov	r5, r3
 8008f8c:	270a      	movs	r7, #10
 8008f8e:	461a      	mov	r2, r3
 8008f90:	fbb1 f6f7 	udiv	r6, r1, r7
 8008f94:	fb07 1416 	mls	r4, r7, r6, r1
 8008f98:	3430      	adds	r4, #48	@ 0x30
 8008f9a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008f9e:	460c      	mov	r4, r1
 8008fa0:	2c63      	cmp	r4, #99	@ 0x63
 8008fa2:	f103 33ff 	add.w	r3, r3, #4294967295
 8008fa6:	4631      	mov	r1, r6
 8008fa8:	dcf1      	bgt.n	8008f8e <__exponent+0x1c>
 8008faa:	3130      	adds	r1, #48	@ 0x30
 8008fac:	1e94      	subs	r4, r2, #2
 8008fae:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008fb2:	1c41      	adds	r1, r0, #1
 8008fb4:	4623      	mov	r3, r4
 8008fb6:	42ab      	cmp	r3, r5
 8008fb8:	d30a      	bcc.n	8008fd0 <__exponent+0x5e>
 8008fba:	f10d 0309 	add.w	r3, sp, #9
 8008fbe:	1a9b      	subs	r3, r3, r2
 8008fc0:	42ac      	cmp	r4, r5
 8008fc2:	bf88      	it	hi
 8008fc4:	2300      	movhi	r3, #0
 8008fc6:	3302      	adds	r3, #2
 8008fc8:	4403      	add	r3, r0
 8008fca:	1a18      	subs	r0, r3, r0
 8008fcc:	b003      	add	sp, #12
 8008fce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fd0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008fd4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008fd8:	e7ed      	b.n	8008fb6 <__exponent+0x44>
 8008fda:	2330      	movs	r3, #48	@ 0x30
 8008fdc:	3130      	adds	r1, #48	@ 0x30
 8008fde:	7083      	strb	r3, [r0, #2]
 8008fe0:	70c1      	strb	r1, [r0, #3]
 8008fe2:	1d03      	adds	r3, r0, #4
 8008fe4:	e7f1      	b.n	8008fca <__exponent+0x58>
	...

08008fe8 <_printf_float>:
 8008fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fec:	b08d      	sub	sp, #52	@ 0x34
 8008fee:	460c      	mov	r4, r1
 8008ff0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008ff4:	4616      	mov	r6, r2
 8008ff6:	461f      	mov	r7, r3
 8008ff8:	4605      	mov	r5, r0
 8008ffa:	f000 fdbf 	bl	8009b7c <_localeconv_r>
 8008ffe:	6803      	ldr	r3, [r0, #0]
 8009000:	9304      	str	r3, [sp, #16]
 8009002:	4618      	mov	r0, r3
 8009004:	f7f7 f95c 	bl	80002c0 <strlen>
 8009008:	2300      	movs	r3, #0
 800900a:	930a      	str	r3, [sp, #40]	@ 0x28
 800900c:	f8d8 3000 	ldr.w	r3, [r8]
 8009010:	9005      	str	r0, [sp, #20]
 8009012:	3307      	adds	r3, #7
 8009014:	f023 0307 	bic.w	r3, r3, #7
 8009018:	f103 0208 	add.w	r2, r3, #8
 800901c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009020:	f8d4 b000 	ldr.w	fp, [r4]
 8009024:	f8c8 2000 	str.w	r2, [r8]
 8009028:	e9d3 8900 	ldrd	r8, r9, [r3]
 800902c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009030:	9307      	str	r3, [sp, #28]
 8009032:	f8cd 8018 	str.w	r8, [sp, #24]
 8009036:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800903a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800903e:	4b9c      	ldr	r3, [pc, #624]	@ (80092b0 <_printf_float+0x2c8>)
 8009040:	f04f 32ff 	mov.w	r2, #4294967295
 8009044:	f7f7 fd9a 	bl	8000b7c <__aeabi_dcmpun>
 8009048:	bb70      	cbnz	r0, 80090a8 <_printf_float+0xc0>
 800904a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800904e:	4b98      	ldr	r3, [pc, #608]	@ (80092b0 <_printf_float+0x2c8>)
 8009050:	f04f 32ff 	mov.w	r2, #4294967295
 8009054:	f7f7 fd74 	bl	8000b40 <__aeabi_dcmple>
 8009058:	bb30      	cbnz	r0, 80090a8 <_printf_float+0xc0>
 800905a:	2200      	movs	r2, #0
 800905c:	2300      	movs	r3, #0
 800905e:	4640      	mov	r0, r8
 8009060:	4649      	mov	r1, r9
 8009062:	f7f7 fd63 	bl	8000b2c <__aeabi_dcmplt>
 8009066:	b110      	cbz	r0, 800906e <_printf_float+0x86>
 8009068:	232d      	movs	r3, #45	@ 0x2d
 800906a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800906e:	4a91      	ldr	r2, [pc, #580]	@ (80092b4 <_printf_float+0x2cc>)
 8009070:	4b91      	ldr	r3, [pc, #580]	@ (80092b8 <_printf_float+0x2d0>)
 8009072:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009076:	bf94      	ite	ls
 8009078:	4690      	movls	r8, r2
 800907a:	4698      	movhi	r8, r3
 800907c:	2303      	movs	r3, #3
 800907e:	6123      	str	r3, [r4, #16]
 8009080:	f02b 0304 	bic.w	r3, fp, #4
 8009084:	6023      	str	r3, [r4, #0]
 8009086:	f04f 0900 	mov.w	r9, #0
 800908a:	9700      	str	r7, [sp, #0]
 800908c:	4633      	mov	r3, r6
 800908e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009090:	4621      	mov	r1, r4
 8009092:	4628      	mov	r0, r5
 8009094:	f000 f9d2 	bl	800943c <_printf_common>
 8009098:	3001      	adds	r0, #1
 800909a:	f040 808d 	bne.w	80091b8 <_printf_float+0x1d0>
 800909e:	f04f 30ff 	mov.w	r0, #4294967295
 80090a2:	b00d      	add	sp, #52	@ 0x34
 80090a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090a8:	4642      	mov	r2, r8
 80090aa:	464b      	mov	r3, r9
 80090ac:	4640      	mov	r0, r8
 80090ae:	4649      	mov	r1, r9
 80090b0:	f7f7 fd64 	bl	8000b7c <__aeabi_dcmpun>
 80090b4:	b140      	cbz	r0, 80090c8 <_printf_float+0xe0>
 80090b6:	464b      	mov	r3, r9
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	bfbc      	itt	lt
 80090bc:	232d      	movlt	r3, #45	@ 0x2d
 80090be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80090c2:	4a7e      	ldr	r2, [pc, #504]	@ (80092bc <_printf_float+0x2d4>)
 80090c4:	4b7e      	ldr	r3, [pc, #504]	@ (80092c0 <_printf_float+0x2d8>)
 80090c6:	e7d4      	b.n	8009072 <_printf_float+0x8a>
 80090c8:	6863      	ldr	r3, [r4, #4]
 80090ca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80090ce:	9206      	str	r2, [sp, #24]
 80090d0:	1c5a      	adds	r2, r3, #1
 80090d2:	d13b      	bne.n	800914c <_printf_float+0x164>
 80090d4:	2306      	movs	r3, #6
 80090d6:	6063      	str	r3, [r4, #4]
 80090d8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80090dc:	2300      	movs	r3, #0
 80090de:	6022      	str	r2, [r4, #0]
 80090e0:	9303      	str	r3, [sp, #12]
 80090e2:	ab0a      	add	r3, sp, #40	@ 0x28
 80090e4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80090e8:	ab09      	add	r3, sp, #36	@ 0x24
 80090ea:	9300      	str	r3, [sp, #0]
 80090ec:	6861      	ldr	r1, [r4, #4]
 80090ee:	ec49 8b10 	vmov	d0, r8, r9
 80090f2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80090f6:	4628      	mov	r0, r5
 80090f8:	f7ff fed6 	bl	8008ea8 <__cvt>
 80090fc:	9b06      	ldr	r3, [sp, #24]
 80090fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009100:	2b47      	cmp	r3, #71	@ 0x47
 8009102:	4680      	mov	r8, r0
 8009104:	d129      	bne.n	800915a <_printf_float+0x172>
 8009106:	1cc8      	adds	r0, r1, #3
 8009108:	db02      	blt.n	8009110 <_printf_float+0x128>
 800910a:	6863      	ldr	r3, [r4, #4]
 800910c:	4299      	cmp	r1, r3
 800910e:	dd41      	ble.n	8009194 <_printf_float+0x1ac>
 8009110:	f1aa 0a02 	sub.w	sl, sl, #2
 8009114:	fa5f fa8a 	uxtb.w	sl, sl
 8009118:	3901      	subs	r1, #1
 800911a:	4652      	mov	r2, sl
 800911c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009120:	9109      	str	r1, [sp, #36]	@ 0x24
 8009122:	f7ff ff26 	bl	8008f72 <__exponent>
 8009126:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009128:	1813      	adds	r3, r2, r0
 800912a:	2a01      	cmp	r2, #1
 800912c:	4681      	mov	r9, r0
 800912e:	6123      	str	r3, [r4, #16]
 8009130:	dc02      	bgt.n	8009138 <_printf_float+0x150>
 8009132:	6822      	ldr	r2, [r4, #0]
 8009134:	07d2      	lsls	r2, r2, #31
 8009136:	d501      	bpl.n	800913c <_printf_float+0x154>
 8009138:	3301      	adds	r3, #1
 800913a:	6123      	str	r3, [r4, #16]
 800913c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009140:	2b00      	cmp	r3, #0
 8009142:	d0a2      	beq.n	800908a <_printf_float+0xa2>
 8009144:	232d      	movs	r3, #45	@ 0x2d
 8009146:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800914a:	e79e      	b.n	800908a <_printf_float+0xa2>
 800914c:	9a06      	ldr	r2, [sp, #24]
 800914e:	2a47      	cmp	r2, #71	@ 0x47
 8009150:	d1c2      	bne.n	80090d8 <_printf_float+0xf0>
 8009152:	2b00      	cmp	r3, #0
 8009154:	d1c0      	bne.n	80090d8 <_printf_float+0xf0>
 8009156:	2301      	movs	r3, #1
 8009158:	e7bd      	b.n	80090d6 <_printf_float+0xee>
 800915a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800915e:	d9db      	bls.n	8009118 <_printf_float+0x130>
 8009160:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009164:	d118      	bne.n	8009198 <_printf_float+0x1b0>
 8009166:	2900      	cmp	r1, #0
 8009168:	6863      	ldr	r3, [r4, #4]
 800916a:	dd0b      	ble.n	8009184 <_printf_float+0x19c>
 800916c:	6121      	str	r1, [r4, #16]
 800916e:	b913      	cbnz	r3, 8009176 <_printf_float+0x18e>
 8009170:	6822      	ldr	r2, [r4, #0]
 8009172:	07d0      	lsls	r0, r2, #31
 8009174:	d502      	bpl.n	800917c <_printf_float+0x194>
 8009176:	3301      	adds	r3, #1
 8009178:	440b      	add	r3, r1
 800917a:	6123      	str	r3, [r4, #16]
 800917c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800917e:	f04f 0900 	mov.w	r9, #0
 8009182:	e7db      	b.n	800913c <_printf_float+0x154>
 8009184:	b913      	cbnz	r3, 800918c <_printf_float+0x1a4>
 8009186:	6822      	ldr	r2, [r4, #0]
 8009188:	07d2      	lsls	r2, r2, #31
 800918a:	d501      	bpl.n	8009190 <_printf_float+0x1a8>
 800918c:	3302      	adds	r3, #2
 800918e:	e7f4      	b.n	800917a <_printf_float+0x192>
 8009190:	2301      	movs	r3, #1
 8009192:	e7f2      	b.n	800917a <_printf_float+0x192>
 8009194:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009198:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800919a:	4299      	cmp	r1, r3
 800919c:	db05      	blt.n	80091aa <_printf_float+0x1c2>
 800919e:	6823      	ldr	r3, [r4, #0]
 80091a0:	6121      	str	r1, [r4, #16]
 80091a2:	07d8      	lsls	r0, r3, #31
 80091a4:	d5ea      	bpl.n	800917c <_printf_float+0x194>
 80091a6:	1c4b      	adds	r3, r1, #1
 80091a8:	e7e7      	b.n	800917a <_printf_float+0x192>
 80091aa:	2900      	cmp	r1, #0
 80091ac:	bfd4      	ite	le
 80091ae:	f1c1 0202 	rsble	r2, r1, #2
 80091b2:	2201      	movgt	r2, #1
 80091b4:	4413      	add	r3, r2
 80091b6:	e7e0      	b.n	800917a <_printf_float+0x192>
 80091b8:	6823      	ldr	r3, [r4, #0]
 80091ba:	055a      	lsls	r2, r3, #21
 80091bc:	d407      	bmi.n	80091ce <_printf_float+0x1e6>
 80091be:	6923      	ldr	r3, [r4, #16]
 80091c0:	4642      	mov	r2, r8
 80091c2:	4631      	mov	r1, r6
 80091c4:	4628      	mov	r0, r5
 80091c6:	47b8      	blx	r7
 80091c8:	3001      	adds	r0, #1
 80091ca:	d12b      	bne.n	8009224 <_printf_float+0x23c>
 80091cc:	e767      	b.n	800909e <_printf_float+0xb6>
 80091ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80091d2:	f240 80dd 	bls.w	8009390 <_printf_float+0x3a8>
 80091d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80091da:	2200      	movs	r2, #0
 80091dc:	2300      	movs	r3, #0
 80091de:	f7f7 fc9b 	bl	8000b18 <__aeabi_dcmpeq>
 80091e2:	2800      	cmp	r0, #0
 80091e4:	d033      	beq.n	800924e <_printf_float+0x266>
 80091e6:	4a37      	ldr	r2, [pc, #220]	@ (80092c4 <_printf_float+0x2dc>)
 80091e8:	2301      	movs	r3, #1
 80091ea:	4631      	mov	r1, r6
 80091ec:	4628      	mov	r0, r5
 80091ee:	47b8      	blx	r7
 80091f0:	3001      	adds	r0, #1
 80091f2:	f43f af54 	beq.w	800909e <_printf_float+0xb6>
 80091f6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80091fa:	4543      	cmp	r3, r8
 80091fc:	db02      	blt.n	8009204 <_printf_float+0x21c>
 80091fe:	6823      	ldr	r3, [r4, #0]
 8009200:	07d8      	lsls	r0, r3, #31
 8009202:	d50f      	bpl.n	8009224 <_printf_float+0x23c>
 8009204:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009208:	4631      	mov	r1, r6
 800920a:	4628      	mov	r0, r5
 800920c:	47b8      	blx	r7
 800920e:	3001      	adds	r0, #1
 8009210:	f43f af45 	beq.w	800909e <_printf_float+0xb6>
 8009214:	f04f 0900 	mov.w	r9, #0
 8009218:	f108 38ff 	add.w	r8, r8, #4294967295
 800921c:	f104 0a1a 	add.w	sl, r4, #26
 8009220:	45c8      	cmp	r8, r9
 8009222:	dc09      	bgt.n	8009238 <_printf_float+0x250>
 8009224:	6823      	ldr	r3, [r4, #0]
 8009226:	079b      	lsls	r3, r3, #30
 8009228:	f100 8103 	bmi.w	8009432 <_printf_float+0x44a>
 800922c:	68e0      	ldr	r0, [r4, #12]
 800922e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009230:	4298      	cmp	r0, r3
 8009232:	bfb8      	it	lt
 8009234:	4618      	movlt	r0, r3
 8009236:	e734      	b.n	80090a2 <_printf_float+0xba>
 8009238:	2301      	movs	r3, #1
 800923a:	4652      	mov	r2, sl
 800923c:	4631      	mov	r1, r6
 800923e:	4628      	mov	r0, r5
 8009240:	47b8      	blx	r7
 8009242:	3001      	adds	r0, #1
 8009244:	f43f af2b 	beq.w	800909e <_printf_float+0xb6>
 8009248:	f109 0901 	add.w	r9, r9, #1
 800924c:	e7e8      	b.n	8009220 <_printf_float+0x238>
 800924e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009250:	2b00      	cmp	r3, #0
 8009252:	dc39      	bgt.n	80092c8 <_printf_float+0x2e0>
 8009254:	4a1b      	ldr	r2, [pc, #108]	@ (80092c4 <_printf_float+0x2dc>)
 8009256:	2301      	movs	r3, #1
 8009258:	4631      	mov	r1, r6
 800925a:	4628      	mov	r0, r5
 800925c:	47b8      	blx	r7
 800925e:	3001      	adds	r0, #1
 8009260:	f43f af1d 	beq.w	800909e <_printf_float+0xb6>
 8009264:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009268:	ea59 0303 	orrs.w	r3, r9, r3
 800926c:	d102      	bne.n	8009274 <_printf_float+0x28c>
 800926e:	6823      	ldr	r3, [r4, #0]
 8009270:	07d9      	lsls	r1, r3, #31
 8009272:	d5d7      	bpl.n	8009224 <_printf_float+0x23c>
 8009274:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009278:	4631      	mov	r1, r6
 800927a:	4628      	mov	r0, r5
 800927c:	47b8      	blx	r7
 800927e:	3001      	adds	r0, #1
 8009280:	f43f af0d 	beq.w	800909e <_printf_float+0xb6>
 8009284:	f04f 0a00 	mov.w	sl, #0
 8009288:	f104 0b1a 	add.w	fp, r4, #26
 800928c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800928e:	425b      	negs	r3, r3
 8009290:	4553      	cmp	r3, sl
 8009292:	dc01      	bgt.n	8009298 <_printf_float+0x2b0>
 8009294:	464b      	mov	r3, r9
 8009296:	e793      	b.n	80091c0 <_printf_float+0x1d8>
 8009298:	2301      	movs	r3, #1
 800929a:	465a      	mov	r2, fp
 800929c:	4631      	mov	r1, r6
 800929e:	4628      	mov	r0, r5
 80092a0:	47b8      	blx	r7
 80092a2:	3001      	adds	r0, #1
 80092a4:	f43f aefb 	beq.w	800909e <_printf_float+0xb6>
 80092a8:	f10a 0a01 	add.w	sl, sl, #1
 80092ac:	e7ee      	b.n	800928c <_printf_float+0x2a4>
 80092ae:	bf00      	nop
 80092b0:	7fefffff 	.word	0x7fefffff
 80092b4:	0800c161 	.word	0x0800c161
 80092b8:	0800c165 	.word	0x0800c165
 80092bc:	0800c169 	.word	0x0800c169
 80092c0:	0800c16d 	.word	0x0800c16d
 80092c4:	0800c171 	.word	0x0800c171
 80092c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80092ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80092ce:	4553      	cmp	r3, sl
 80092d0:	bfa8      	it	ge
 80092d2:	4653      	movge	r3, sl
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	4699      	mov	r9, r3
 80092d8:	dc36      	bgt.n	8009348 <_printf_float+0x360>
 80092da:	f04f 0b00 	mov.w	fp, #0
 80092de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80092e2:	f104 021a 	add.w	r2, r4, #26
 80092e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80092e8:	9306      	str	r3, [sp, #24]
 80092ea:	eba3 0309 	sub.w	r3, r3, r9
 80092ee:	455b      	cmp	r3, fp
 80092f0:	dc31      	bgt.n	8009356 <_printf_float+0x36e>
 80092f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092f4:	459a      	cmp	sl, r3
 80092f6:	dc3a      	bgt.n	800936e <_printf_float+0x386>
 80092f8:	6823      	ldr	r3, [r4, #0]
 80092fa:	07da      	lsls	r2, r3, #31
 80092fc:	d437      	bmi.n	800936e <_printf_float+0x386>
 80092fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009300:	ebaa 0903 	sub.w	r9, sl, r3
 8009304:	9b06      	ldr	r3, [sp, #24]
 8009306:	ebaa 0303 	sub.w	r3, sl, r3
 800930a:	4599      	cmp	r9, r3
 800930c:	bfa8      	it	ge
 800930e:	4699      	movge	r9, r3
 8009310:	f1b9 0f00 	cmp.w	r9, #0
 8009314:	dc33      	bgt.n	800937e <_printf_float+0x396>
 8009316:	f04f 0800 	mov.w	r8, #0
 800931a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800931e:	f104 0b1a 	add.w	fp, r4, #26
 8009322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009324:	ebaa 0303 	sub.w	r3, sl, r3
 8009328:	eba3 0309 	sub.w	r3, r3, r9
 800932c:	4543      	cmp	r3, r8
 800932e:	f77f af79 	ble.w	8009224 <_printf_float+0x23c>
 8009332:	2301      	movs	r3, #1
 8009334:	465a      	mov	r2, fp
 8009336:	4631      	mov	r1, r6
 8009338:	4628      	mov	r0, r5
 800933a:	47b8      	blx	r7
 800933c:	3001      	adds	r0, #1
 800933e:	f43f aeae 	beq.w	800909e <_printf_float+0xb6>
 8009342:	f108 0801 	add.w	r8, r8, #1
 8009346:	e7ec      	b.n	8009322 <_printf_float+0x33a>
 8009348:	4642      	mov	r2, r8
 800934a:	4631      	mov	r1, r6
 800934c:	4628      	mov	r0, r5
 800934e:	47b8      	blx	r7
 8009350:	3001      	adds	r0, #1
 8009352:	d1c2      	bne.n	80092da <_printf_float+0x2f2>
 8009354:	e6a3      	b.n	800909e <_printf_float+0xb6>
 8009356:	2301      	movs	r3, #1
 8009358:	4631      	mov	r1, r6
 800935a:	4628      	mov	r0, r5
 800935c:	9206      	str	r2, [sp, #24]
 800935e:	47b8      	blx	r7
 8009360:	3001      	adds	r0, #1
 8009362:	f43f ae9c 	beq.w	800909e <_printf_float+0xb6>
 8009366:	9a06      	ldr	r2, [sp, #24]
 8009368:	f10b 0b01 	add.w	fp, fp, #1
 800936c:	e7bb      	b.n	80092e6 <_printf_float+0x2fe>
 800936e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009372:	4631      	mov	r1, r6
 8009374:	4628      	mov	r0, r5
 8009376:	47b8      	blx	r7
 8009378:	3001      	adds	r0, #1
 800937a:	d1c0      	bne.n	80092fe <_printf_float+0x316>
 800937c:	e68f      	b.n	800909e <_printf_float+0xb6>
 800937e:	9a06      	ldr	r2, [sp, #24]
 8009380:	464b      	mov	r3, r9
 8009382:	4442      	add	r2, r8
 8009384:	4631      	mov	r1, r6
 8009386:	4628      	mov	r0, r5
 8009388:	47b8      	blx	r7
 800938a:	3001      	adds	r0, #1
 800938c:	d1c3      	bne.n	8009316 <_printf_float+0x32e>
 800938e:	e686      	b.n	800909e <_printf_float+0xb6>
 8009390:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009394:	f1ba 0f01 	cmp.w	sl, #1
 8009398:	dc01      	bgt.n	800939e <_printf_float+0x3b6>
 800939a:	07db      	lsls	r3, r3, #31
 800939c:	d536      	bpl.n	800940c <_printf_float+0x424>
 800939e:	2301      	movs	r3, #1
 80093a0:	4642      	mov	r2, r8
 80093a2:	4631      	mov	r1, r6
 80093a4:	4628      	mov	r0, r5
 80093a6:	47b8      	blx	r7
 80093a8:	3001      	adds	r0, #1
 80093aa:	f43f ae78 	beq.w	800909e <_printf_float+0xb6>
 80093ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80093b2:	4631      	mov	r1, r6
 80093b4:	4628      	mov	r0, r5
 80093b6:	47b8      	blx	r7
 80093b8:	3001      	adds	r0, #1
 80093ba:	f43f ae70 	beq.w	800909e <_printf_float+0xb6>
 80093be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80093c2:	2200      	movs	r2, #0
 80093c4:	2300      	movs	r3, #0
 80093c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80093ca:	f7f7 fba5 	bl	8000b18 <__aeabi_dcmpeq>
 80093ce:	b9c0      	cbnz	r0, 8009402 <_printf_float+0x41a>
 80093d0:	4653      	mov	r3, sl
 80093d2:	f108 0201 	add.w	r2, r8, #1
 80093d6:	4631      	mov	r1, r6
 80093d8:	4628      	mov	r0, r5
 80093da:	47b8      	blx	r7
 80093dc:	3001      	adds	r0, #1
 80093de:	d10c      	bne.n	80093fa <_printf_float+0x412>
 80093e0:	e65d      	b.n	800909e <_printf_float+0xb6>
 80093e2:	2301      	movs	r3, #1
 80093e4:	465a      	mov	r2, fp
 80093e6:	4631      	mov	r1, r6
 80093e8:	4628      	mov	r0, r5
 80093ea:	47b8      	blx	r7
 80093ec:	3001      	adds	r0, #1
 80093ee:	f43f ae56 	beq.w	800909e <_printf_float+0xb6>
 80093f2:	f108 0801 	add.w	r8, r8, #1
 80093f6:	45d0      	cmp	r8, sl
 80093f8:	dbf3      	blt.n	80093e2 <_printf_float+0x3fa>
 80093fa:	464b      	mov	r3, r9
 80093fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009400:	e6df      	b.n	80091c2 <_printf_float+0x1da>
 8009402:	f04f 0800 	mov.w	r8, #0
 8009406:	f104 0b1a 	add.w	fp, r4, #26
 800940a:	e7f4      	b.n	80093f6 <_printf_float+0x40e>
 800940c:	2301      	movs	r3, #1
 800940e:	4642      	mov	r2, r8
 8009410:	e7e1      	b.n	80093d6 <_printf_float+0x3ee>
 8009412:	2301      	movs	r3, #1
 8009414:	464a      	mov	r2, r9
 8009416:	4631      	mov	r1, r6
 8009418:	4628      	mov	r0, r5
 800941a:	47b8      	blx	r7
 800941c:	3001      	adds	r0, #1
 800941e:	f43f ae3e 	beq.w	800909e <_printf_float+0xb6>
 8009422:	f108 0801 	add.w	r8, r8, #1
 8009426:	68e3      	ldr	r3, [r4, #12]
 8009428:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800942a:	1a5b      	subs	r3, r3, r1
 800942c:	4543      	cmp	r3, r8
 800942e:	dcf0      	bgt.n	8009412 <_printf_float+0x42a>
 8009430:	e6fc      	b.n	800922c <_printf_float+0x244>
 8009432:	f04f 0800 	mov.w	r8, #0
 8009436:	f104 0919 	add.w	r9, r4, #25
 800943a:	e7f4      	b.n	8009426 <_printf_float+0x43e>

0800943c <_printf_common>:
 800943c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009440:	4616      	mov	r6, r2
 8009442:	4698      	mov	r8, r3
 8009444:	688a      	ldr	r2, [r1, #8]
 8009446:	690b      	ldr	r3, [r1, #16]
 8009448:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800944c:	4293      	cmp	r3, r2
 800944e:	bfb8      	it	lt
 8009450:	4613      	movlt	r3, r2
 8009452:	6033      	str	r3, [r6, #0]
 8009454:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009458:	4607      	mov	r7, r0
 800945a:	460c      	mov	r4, r1
 800945c:	b10a      	cbz	r2, 8009462 <_printf_common+0x26>
 800945e:	3301      	adds	r3, #1
 8009460:	6033      	str	r3, [r6, #0]
 8009462:	6823      	ldr	r3, [r4, #0]
 8009464:	0699      	lsls	r1, r3, #26
 8009466:	bf42      	ittt	mi
 8009468:	6833      	ldrmi	r3, [r6, #0]
 800946a:	3302      	addmi	r3, #2
 800946c:	6033      	strmi	r3, [r6, #0]
 800946e:	6825      	ldr	r5, [r4, #0]
 8009470:	f015 0506 	ands.w	r5, r5, #6
 8009474:	d106      	bne.n	8009484 <_printf_common+0x48>
 8009476:	f104 0a19 	add.w	sl, r4, #25
 800947a:	68e3      	ldr	r3, [r4, #12]
 800947c:	6832      	ldr	r2, [r6, #0]
 800947e:	1a9b      	subs	r3, r3, r2
 8009480:	42ab      	cmp	r3, r5
 8009482:	dc26      	bgt.n	80094d2 <_printf_common+0x96>
 8009484:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009488:	6822      	ldr	r2, [r4, #0]
 800948a:	3b00      	subs	r3, #0
 800948c:	bf18      	it	ne
 800948e:	2301      	movne	r3, #1
 8009490:	0692      	lsls	r2, r2, #26
 8009492:	d42b      	bmi.n	80094ec <_printf_common+0xb0>
 8009494:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009498:	4641      	mov	r1, r8
 800949a:	4638      	mov	r0, r7
 800949c:	47c8      	blx	r9
 800949e:	3001      	adds	r0, #1
 80094a0:	d01e      	beq.n	80094e0 <_printf_common+0xa4>
 80094a2:	6823      	ldr	r3, [r4, #0]
 80094a4:	6922      	ldr	r2, [r4, #16]
 80094a6:	f003 0306 	and.w	r3, r3, #6
 80094aa:	2b04      	cmp	r3, #4
 80094ac:	bf02      	ittt	eq
 80094ae:	68e5      	ldreq	r5, [r4, #12]
 80094b0:	6833      	ldreq	r3, [r6, #0]
 80094b2:	1aed      	subeq	r5, r5, r3
 80094b4:	68a3      	ldr	r3, [r4, #8]
 80094b6:	bf0c      	ite	eq
 80094b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80094bc:	2500      	movne	r5, #0
 80094be:	4293      	cmp	r3, r2
 80094c0:	bfc4      	itt	gt
 80094c2:	1a9b      	subgt	r3, r3, r2
 80094c4:	18ed      	addgt	r5, r5, r3
 80094c6:	2600      	movs	r6, #0
 80094c8:	341a      	adds	r4, #26
 80094ca:	42b5      	cmp	r5, r6
 80094cc:	d11a      	bne.n	8009504 <_printf_common+0xc8>
 80094ce:	2000      	movs	r0, #0
 80094d0:	e008      	b.n	80094e4 <_printf_common+0xa8>
 80094d2:	2301      	movs	r3, #1
 80094d4:	4652      	mov	r2, sl
 80094d6:	4641      	mov	r1, r8
 80094d8:	4638      	mov	r0, r7
 80094da:	47c8      	blx	r9
 80094dc:	3001      	adds	r0, #1
 80094de:	d103      	bne.n	80094e8 <_printf_common+0xac>
 80094e0:	f04f 30ff 	mov.w	r0, #4294967295
 80094e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094e8:	3501      	adds	r5, #1
 80094ea:	e7c6      	b.n	800947a <_printf_common+0x3e>
 80094ec:	18e1      	adds	r1, r4, r3
 80094ee:	1c5a      	adds	r2, r3, #1
 80094f0:	2030      	movs	r0, #48	@ 0x30
 80094f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80094f6:	4422      	add	r2, r4
 80094f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80094fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009500:	3302      	adds	r3, #2
 8009502:	e7c7      	b.n	8009494 <_printf_common+0x58>
 8009504:	2301      	movs	r3, #1
 8009506:	4622      	mov	r2, r4
 8009508:	4641      	mov	r1, r8
 800950a:	4638      	mov	r0, r7
 800950c:	47c8      	blx	r9
 800950e:	3001      	adds	r0, #1
 8009510:	d0e6      	beq.n	80094e0 <_printf_common+0xa4>
 8009512:	3601      	adds	r6, #1
 8009514:	e7d9      	b.n	80094ca <_printf_common+0x8e>
	...

08009518 <_printf_i>:
 8009518:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800951c:	7e0f      	ldrb	r7, [r1, #24]
 800951e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009520:	2f78      	cmp	r7, #120	@ 0x78
 8009522:	4691      	mov	r9, r2
 8009524:	4680      	mov	r8, r0
 8009526:	460c      	mov	r4, r1
 8009528:	469a      	mov	sl, r3
 800952a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800952e:	d807      	bhi.n	8009540 <_printf_i+0x28>
 8009530:	2f62      	cmp	r7, #98	@ 0x62
 8009532:	d80a      	bhi.n	800954a <_printf_i+0x32>
 8009534:	2f00      	cmp	r7, #0
 8009536:	f000 80d2 	beq.w	80096de <_printf_i+0x1c6>
 800953a:	2f58      	cmp	r7, #88	@ 0x58
 800953c:	f000 80b9 	beq.w	80096b2 <_printf_i+0x19a>
 8009540:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009544:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009548:	e03a      	b.n	80095c0 <_printf_i+0xa8>
 800954a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800954e:	2b15      	cmp	r3, #21
 8009550:	d8f6      	bhi.n	8009540 <_printf_i+0x28>
 8009552:	a101      	add	r1, pc, #4	@ (adr r1, 8009558 <_printf_i+0x40>)
 8009554:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009558:	080095b1 	.word	0x080095b1
 800955c:	080095c5 	.word	0x080095c5
 8009560:	08009541 	.word	0x08009541
 8009564:	08009541 	.word	0x08009541
 8009568:	08009541 	.word	0x08009541
 800956c:	08009541 	.word	0x08009541
 8009570:	080095c5 	.word	0x080095c5
 8009574:	08009541 	.word	0x08009541
 8009578:	08009541 	.word	0x08009541
 800957c:	08009541 	.word	0x08009541
 8009580:	08009541 	.word	0x08009541
 8009584:	080096c5 	.word	0x080096c5
 8009588:	080095ef 	.word	0x080095ef
 800958c:	0800967f 	.word	0x0800967f
 8009590:	08009541 	.word	0x08009541
 8009594:	08009541 	.word	0x08009541
 8009598:	080096e7 	.word	0x080096e7
 800959c:	08009541 	.word	0x08009541
 80095a0:	080095ef 	.word	0x080095ef
 80095a4:	08009541 	.word	0x08009541
 80095a8:	08009541 	.word	0x08009541
 80095ac:	08009687 	.word	0x08009687
 80095b0:	6833      	ldr	r3, [r6, #0]
 80095b2:	1d1a      	adds	r2, r3, #4
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	6032      	str	r2, [r6, #0]
 80095b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80095bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80095c0:	2301      	movs	r3, #1
 80095c2:	e09d      	b.n	8009700 <_printf_i+0x1e8>
 80095c4:	6833      	ldr	r3, [r6, #0]
 80095c6:	6820      	ldr	r0, [r4, #0]
 80095c8:	1d19      	adds	r1, r3, #4
 80095ca:	6031      	str	r1, [r6, #0]
 80095cc:	0606      	lsls	r6, r0, #24
 80095ce:	d501      	bpl.n	80095d4 <_printf_i+0xbc>
 80095d0:	681d      	ldr	r5, [r3, #0]
 80095d2:	e003      	b.n	80095dc <_printf_i+0xc4>
 80095d4:	0645      	lsls	r5, r0, #25
 80095d6:	d5fb      	bpl.n	80095d0 <_printf_i+0xb8>
 80095d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80095dc:	2d00      	cmp	r5, #0
 80095de:	da03      	bge.n	80095e8 <_printf_i+0xd0>
 80095e0:	232d      	movs	r3, #45	@ 0x2d
 80095e2:	426d      	negs	r5, r5
 80095e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80095e8:	4859      	ldr	r0, [pc, #356]	@ (8009750 <_printf_i+0x238>)
 80095ea:	230a      	movs	r3, #10
 80095ec:	e011      	b.n	8009612 <_printf_i+0xfa>
 80095ee:	6821      	ldr	r1, [r4, #0]
 80095f0:	6833      	ldr	r3, [r6, #0]
 80095f2:	0608      	lsls	r0, r1, #24
 80095f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80095f8:	d402      	bmi.n	8009600 <_printf_i+0xe8>
 80095fa:	0649      	lsls	r1, r1, #25
 80095fc:	bf48      	it	mi
 80095fe:	b2ad      	uxthmi	r5, r5
 8009600:	2f6f      	cmp	r7, #111	@ 0x6f
 8009602:	4853      	ldr	r0, [pc, #332]	@ (8009750 <_printf_i+0x238>)
 8009604:	6033      	str	r3, [r6, #0]
 8009606:	bf14      	ite	ne
 8009608:	230a      	movne	r3, #10
 800960a:	2308      	moveq	r3, #8
 800960c:	2100      	movs	r1, #0
 800960e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009612:	6866      	ldr	r6, [r4, #4]
 8009614:	60a6      	str	r6, [r4, #8]
 8009616:	2e00      	cmp	r6, #0
 8009618:	bfa2      	ittt	ge
 800961a:	6821      	ldrge	r1, [r4, #0]
 800961c:	f021 0104 	bicge.w	r1, r1, #4
 8009620:	6021      	strge	r1, [r4, #0]
 8009622:	b90d      	cbnz	r5, 8009628 <_printf_i+0x110>
 8009624:	2e00      	cmp	r6, #0
 8009626:	d04b      	beq.n	80096c0 <_printf_i+0x1a8>
 8009628:	4616      	mov	r6, r2
 800962a:	fbb5 f1f3 	udiv	r1, r5, r3
 800962e:	fb03 5711 	mls	r7, r3, r1, r5
 8009632:	5dc7      	ldrb	r7, [r0, r7]
 8009634:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009638:	462f      	mov	r7, r5
 800963a:	42bb      	cmp	r3, r7
 800963c:	460d      	mov	r5, r1
 800963e:	d9f4      	bls.n	800962a <_printf_i+0x112>
 8009640:	2b08      	cmp	r3, #8
 8009642:	d10b      	bne.n	800965c <_printf_i+0x144>
 8009644:	6823      	ldr	r3, [r4, #0]
 8009646:	07df      	lsls	r7, r3, #31
 8009648:	d508      	bpl.n	800965c <_printf_i+0x144>
 800964a:	6923      	ldr	r3, [r4, #16]
 800964c:	6861      	ldr	r1, [r4, #4]
 800964e:	4299      	cmp	r1, r3
 8009650:	bfde      	ittt	le
 8009652:	2330      	movle	r3, #48	@ 0x30
 8009654:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009658:	f106 36ff 	addle.w	r6, r6, #4294967295
 800965c:	1b92      	subs	r2, r2, r6
 800965e:	6122      	str	r2, [r4, #16]
 8009660:	f8cd a000 	str.w	sl, [sp]
 8009664:	464b      	mov	r3, r9
 8009666:	aa03      	add	r2, sp, #12
 8009668:	4621      	mov	r1, r4
 800966a:	4640      	mov	r0, r8
 800966c:	f7ff fee6 	bl	800943c <_printf_common>
 8009670:	3001      	adds	r0, #1
 8009672:	d14a      	bne.n	800970a <_printf_i+0x1f2>
 8009674:	f04f 30ff 	mov.w	r0, #4294967295
 8009678:	b004      	add	sp, #16
 800967a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800967e:	6823      	ldr	r3, [r4, #0]
 8009680:	f043 0320 	orr.w	r3, r3, #32
 8009684:	6023      	str	r3, [r4, #0]
 8009686:	4833      	ldr	r0, [pc, #204]	@ (8009754 <_printf_i+0x23c>)
 8009688:	2778      	movs	r7, #120	@ 0x78
 800968a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800968e:	6823      	ldr	r3, [r4, #0]
 8009690:	6831      	ldr	r1, [r6, #0]
 8009692:	061f      	lsls	r7, r3, #24
 8009694:	f851 5b04 	ldr.w	r5, [r1], #4
 8009698:	d402      	bmi.n	80096a0 <_printf_i+0x188>
 800969a:	065f      	lsls	r7, r3, #25
 800969c:	bf48      	it	mi
 800969e:	b2ad      	uxthmi	r5, r5
 80096a0:	6031      	str	r1, [r6, #0]
 80096a2:	07d9      	lsls	r1, r3, #31
 80096a4:	bf44      	itt	mi
 80096a6:	f043 0320 	orrmi.w	r3, r3, #32
 80096aa:	6023      	strmi	r3, [r4, #0]
 80096ac:	b11d      	cbz	r5, 80096b6 <_printf_i+0x19e>
 80096ae:	2310      	movs	r3, #16
 80096b0:	e7ac      	b.n	800960c <_printf_i+0xf4>
 80096b2:	4827      	ldr	r0, [pc, #156]	@ (8009750 <_printf_i+0x238>)
 80096b4:	e7e9      	b.n	800968a <_printf_i+0x172>
 80096b6:	6823      	ldr	r3, [r4, #0]
 80096b8:	f023 0320 	bic.w	r3, r3, #32
 80096bc:	6023      	str	r3, [r4, #0]
 80096be:	e7f6      	b.n	80096ae <_printf_i+0x196>
 80096c0:	4616      	mov	r6, r2
 80096c2:	e7bd      	b.n	8009640 <_printf_i+0x128>
 80096c4:	6833      	ldr	r3, [r6, #0]
 80096c6:	6825      	ldr	r5, [r4, #0]
 80096c8:	6961      	ldr	r1, [r4, #20]
 80096ca:	1d18      	adds	r0, r3, #4
 80096cc:	6030      	str	r0, [r6, #0]
 80096ce:	062e      	lsls	r6, r5, #24
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	d501      	bpl.n	80096d8 <_printf_i+0x1c0>
 80096d4:	6019      	str	r1, [r3, #0]
 80096d6:	e002      	b.n	80096de <_printf_i+0x1c6>
 80096d8:	0668      	lsls	r0, r5, #25
 80096da:	d5fb      	bpl.n	80096d4 <_printf_i+0x1bc>
 80096dc:	8019      	strh	r1, [r3, #0]
 80096de:	2300      	movs	r3, #0
 80096e0:	6123      	str	r3, [r4, #16]
 80096e2:	4616      	mov	r6, r2
 80096e4:	e7bc      	b.n	8009660 <_printf_i+0x148>
 80096e6:	6833      	ldr	r3, [r6, #0]
 80096e8:	1d1a      	adds	r2, r3, #4
 80096ea:	6032      	str	r2, [r6, #0]
 80096ec:	681e      	ldr	r6, [r3, #0]
 80096ee:	6862      	ldr	r2, [r4, #4]
 80096f0:	2100      	movs	r1, #0
 80096f2:	4630      	mov	r0, r6
 80096f4:	f7f6 fd94 	bl	8000220 <memchr>
 80096f8:	b108      	cbz	r0, 80096fe <_printf_i+0x1e6>
 80096fa:	1b80      	subs	r0, r0, r6
 80096fc:	6060      	str	r0, [r4, #4]
 80096fe:	6863      	ldr	r3, [r4, #4]
 8009700:	6123      	str	r3, [r4, #16]
 8009702:	2300      	movs	r3, #0
 8009704:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009708:	e7aa      	b.n	8009660 <_printf_i+0x148>
 800970a:	6923      	ldr	r3, [r4, #16]
 800970c:	4632      	mov	r2, r6
 800970e:	4649      	mov	r1, r9
 8009710:	4640      	mov	r0, r8
 8009712:	47d0      	blx	sl
 8009714:	3001      	adds	r0, #1
 8009716:	d0ad      	beq.n	8009674 <_printf_i+0x15c>
 8009718:	6823      	ldr	r3, [r4, #0]
 800971a:	079b      	lsls	r3, r3, #30
 800971c:	d413      	bmi.n	8009746 <_printf_i+0x22e>
 800971e:	68e0      	ldr	r0, [r4, #12]
 8009720:	9b03      	ldr	r3, [sp, #12]
 8009722:	4298      	cmp	r0, r3
 8009724:	bfb8      	it	lt
 8009726:	4618      	movlt	r0, r3
 8009728:	e7a6      	b.n	8009678 <_printf_i+0x160>
 800972a:	2301      	movs	r3, #1
 800972c:	4632      	mov	r2, r6
 800972e:	4649      	mov	r1, r9
 8009730:	4640      	mov	r0, r8
 8009732:	47d0      	blx	sl
 8009734:	3001      	adds	r0, #1
 8009736:	d09d      	beq.n	8009674 <_printf_i+0x15c>
 8009738:	3501      	adds	r5, #1
 800973a:	68e3      	ldr	r3, [r4, #12]
 800973c:	9903      	ldr	r1, [sp, #12]
 800973e:	1a5b      	subs	r3, r3, r1
 8009740:	42ab      	cmp	r3, r5
 8009742:	dcf2      	bgt.n	800972a <_printf_i+0x212>
 8009744:	e7eb      	b.n	800971e <_printf_i+0x206>
 8009746:	2500      	movs	r5, #0
 8009748:	f104 0619 	add.w	r6, r4, #25
 800974c:	e7f5      	b.n	800973a <_printf_i+0x222>
 800974e:	bf00      	nop
 8009750:	0800c173 	.word	0x0800c173
 8009754:	0800c184 	.word	0x0800c184

08009758 <std>:
 8009758:	2300      	movs	r3, #0
 800975a:	b510      	push	{r4, lr}
 800975c:	4604      	mov	r4, r0
 800975e:	e9c0 3300 	strd	r3, r3, [r0]
 8009762:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009766:	6083      	str	r3, [r0, #8]
 8009768:	8181      	strh	r1, [r0, #12]
 800976a:	6643      	str	r3, [r0, #100]	@ 0x64
 800976c:	81c2      	strh	r2, [r0, #14]
 800976e:	6183      	str	r3, [r0, #24]
 8009770:	4619      	mov	r1, r3
 8009772:	2208      	movs	r2, #8
 8009774:	305c      	adds	r0, #92	@ 0x5c
 8009776:	f000 f9f9 	bl	8009b6c <memset>
 800977a:	4b0d      	ldr	r3, [pc, #52]	@ (80097b0 <std+0x58>)
 800977c:	6263      	str	r3, [r4, #36]	@ 0x24
 800977e:	4b0d      	ldr	r3, [pc, #52]	@ (80097b4 <std+0x5c>)
 8009780:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009782:	4b0d      	ldr	r3, [pc, #52]	@ (80097b8 <std+0x60>)
 8009784:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009786:	4b0d      	ldr	r3, [pc, #52]	@ (80097bc <std+0x64>)
 8009788:	6323      	str	r3, [r4, #48]	@ 0x30
 800978a:	4b0d      	ldr	r3, [pc, #52]	@ (80097c0 <std+0x68>)
 800978c:	6224      	str	r4, [r4, #32]
 800978e:	429c      	cmp	r4, r3
 8009790:	d006      	beq.n	80097a0 <std+0x48>
 8009792:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009796:	4294      	cmp	r4, r2
 8009798:	d002      	beq.n	80097a0 <std+0x48>
 800979a:	33d0      	adds	r3, #208	@ 0xd0
 800979c:	429c      	cmp	r4, r3
 800979e:	d105      	bne.n	80097ac <std+0x54>
 80097a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80097a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097a8:	f000 ba5c 	b.w	8009c64 <__retarget_lock_init_recursive>
 80097ac:	bd10      	pop	{r4, pc}
 80097ae:	bf00      	nop
 80097b0:	080099bd 	.word	0x080099bd
 80097b4:	080099df 	.word	0x080099df
 80097b8:	08009a17 	.word	0x08009a17
 80097bc:	08009a3b 	.word	0x08009a3b
 80097c0:	20000658 	.word	0x20000658

080097c4 <stdio_exit_handler>:
 80097c4:	4a02      	ldr	r2, [pc, #8]	@ (80097d0 <stdio_exit_handler+0xc>)
 80097c6:	4903      	ldr	r1, [pc, #12]	@ (80097d4 <stdio_exit_handler+0x10>)
 80097c8:	4803      	ldr	r0, [pc, #12]	@ (80097d8 <stdio_exit_handler+0x14>)
 80097ca:	f000 b869 	b.w	80098a0 <_fwalk_sglue>
 80097ce:	bf00      	nop
 80097d0:	2000008c 	.word	0x2000008c
 80097d4:	0800b5a9 	.word	0x0800b5a9
 80097d8:	2000009c 	.word	0x2000009c

080097dc <cleanup_stdio>:
 80097dc:	6841      	ldr	r1, [r0, #4]
 80097de:	4b0c      	ldr	r3, [pc, #48]	@ (8009810 <cleanup_stdio+0x34>)
 80097e0:	4299      	cmp	r1, r3
 80097e2:	b510      	push	{r4, lr}
 80097e4:	4604      	mov	r4, r0
 80097e6:	d001      	beq.n	80097ec <cleanup_stdio+0x10>
 80097e8:	f001 fede 	bl	800b5a8 <_fflush_r>
 80097ec:	68a1      	ldr	r1, [r4, #8]
 80097ee:	4b09      	ldr	r3, [pc, #36]	@ (8009814 <cleanup_stdio+0x38>)
 80097f0:	4299      	cmp	r1, r3
 80097f2:	d002      	beq.n	80097fa <cleanup_stdio+0x1e>
 80097f4:	4620      	mov	r0, r4
 80097f6:	f001 fed7 	bl	800b5a8 <_fflush_r>
 80097fa:	68e1      	ldr	r1, [r4, #12]
 80097fc:	4b06      	ldr	r3, [pc, #24]	@ (8009818 <cleanup_stdio+0x3c>)
 80097fe:	4299      	cmp	r1, r3
 8009800:	d004      	beq.n	800980c <cleanup_stdio+0x30>
 8009802:	4620      	mov	r0, r4
 8009804:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009808:	f001 bece 	b.w	800b5a8 <_fflush_r>
 800980c:	bd10      	pop	{r4, pc}
 800980e:	bf00      	nop
 8009810:	20000658 	.word	0x20000658
 8009814:	200006c0 	.word	0x200006c0
 8009818:	20000728 	.word	0x20000728

0800981c <global_stdio_init.part.0>:
 800981c:	b510      	push	{r4, lr}
 800981e:	4b0b      	ldr	r3, [pc, #44]	@ (800984c <global_stdio_init.part.0+0x30>)
 8009820:	4c0b      	ldr	r4, [pc, #44]	@ (8009850 <global_stdio_init.part.0+0x34>)
 8009822:	4a0c      	ldr	r2, [pc, #48]	@ (8009854 <global_stdio_init.part.0+0x38>)
 8009824:	601a      	str	r2, [r3, #0]
 8009826:	4620      	mov	r0, r4
 8009828:	2200      	movs	r2, #0
 800982a:	2104      	movs	r1, #4
 800982c:	f7ff ff94 	bl	8009758 <std>
 8009830:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009834:	2201      	movs	r2, #1
 8009836:	2109      	movs	r1, #9
 8009838:	f7ff ff8e 	bl	8009758 <std>
 800983c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009840:	2202      	movs	r2, #2
 8009842:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009846:	2112      	movs	r1, #18
 8009848:	f7ff bf86 	b.w	8009758 <std>
 800984c:	20000790 	.word	0x20000790
 8009850:	20000658 	.word	0x20000658
 8009854:	080097c5 	.word	0x080097c5

08009858 <__sfp_lock_acquire>:
 8009858:	4801      	ldr	r0, [pc, #4]	@ (8009860 <__sfp_lock_acquire+0x8>)
 800985a:	f000 ba04 	b.w	8009c66 <__retarget_lock_acquire_recursive>
 800985e:	bf00      	nop
 8009860:	20000799 	.word	0x20000799

08009864 <__sfp_lock_release>:
 8009864:	4801      	ldr	r0, [pc, #4]	@ (800986c <__sfp_lock_release+0x8>)
 8009866:	f000 b9ff 	b.w	8009c68 <__retarget_lock_release_recursive>
 800986a:	bf00      	nop
 800986c:	20000799 	.word	0x20000799

08009870 <__sinit>:
 8009870:	b510      	push	{r4, lr}
 8009872:	4604      	mov	r4, r0
 8009874:	f7ff fff0 	bl	8009858 <__sfp_lock_acquire>
 8009878:	6a23      	ldr	r3, [r4, #32]
 800987a:	b11b      	cbz	r3, 8009884 <__sinit+0x14>
 800987c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009880:	f7ff bff0 	b.w	8009864 <__sfp_lock_release>
 8009884:	4b04      	ldr	r3, [pc, #16]	@ (8009898 <__sinit+0x28>)
 8009886:	6223      	str	r3, [r4, #32]
 8009888:	4b04      	ldr	r3, [pc, #16]	@ (800989c <__sinit+0x2c>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d1f5      	bne.n	800987c <__sinit+0xc>
 8009890:	f7ff ffc4 	bl	800981c <global_stdio_init.part.0>
 8009894:	e7f2      	b.n	800987c <__sinit+0xc>
 8009896:	bf00      	nop
 8009898:	080097dd 	.word	0x080097dd
 800989c:	20000790 	.word	0x20000790

080098a0 <_fwalk_sglue>:
 80098a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098a4:	4607      	mov	r7, r0
 80098a6:	4688      	mov	r8, r1
 80098a8:	4614      	mov	r4, r2
 80098aa:	2600      	movs	r6, #0
 80098ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80098b0:	f1b9 0901 	subs.w	r9, r9, #1
 80098b4:	d505      	bpl.n	80098c2 <_fwalk_sglue+0x22>
 80098b6:	6824      	ldr	r4, [r4, #0]
 80098b8:	2c00      	cmp	r4, #0
 80098ba:	d1f7      	bne.n	80098ac <_fwalk_sglue+0xc>
 80098bc:	4630      	mov	r0, r6
 80098be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098c2:	89ab      	ldrh	r3, [r5, #12]
 80098c4:	2b01      	cmp	r3, #1
 80098c6:	d907      	bls.n	80098d8 <_fwalk_sglue+0x38>
 80098c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80098cc:	3301      	adds	r3, #1
 80098ce:	d003      	beq.n	80098d8 <_fwalk_sglue+0x38>
 80098d0:	4629      	mov	r1, r5
 80098d2:	4638      	mov	r0, r7
 80098d4:	47c0      	blx	r8
 80098d6:	4306      	orrs	r6, r0
 80098d8:	3568      	adds	r5, #104	@ 0x68
 80098da:	e7e9      	b.n	80098b0 <_fwalk_sglue+0x10>

080098dc <iprintf>:
 80098dc:	b40f      	push	{r0, r1, r2, r3}
 80098de:	b507      	push	{r0, r1, r2, lr}
 80098e0:	4906      	ldr	r1, [pc, #24]	@ (80098fc <iprintf+0x20>)
 80098e2:	ab04      	add	r3, sp, #16
 80098e4:	6808      	ldr	r0, [r1, #0]
 80098e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80098ea:	6881      	ldr	r1, [r0, #8]
 80098ec:	9301      	str	r3, [sp, #4]
 80098ee:	f001 fcbf 	bl	800b270 <_vfiprintf_r>
 80098f2:	b003      	add	sp, #12
 80098f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80098f8:	b004      	add	sp, #16
 80098fa:	4770      	bx	lr
 80098fc:	20000098 	.word	0x20000098

08009900 <_puts_r>:
 8009900:	6a03      	ldr	r3, [r0, #32]
 8009902:	b570      	push	{r4, r5, r6, lr}
 8009904:	6884      	ldr	r4, [r0, #8]
 8009906:	4605      	mov	r5, r0
 8009908:	460e      	mov	r6, r1
 800990a:	b90b      	cbnz	r3, 8009910 <_puts_r+0x10>
 800990c:	f7ff ffb0 	bl	8009870 <__sinit>
 8009910:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009912:	07db      	lsls	r3, r3, #31
 8009914:	d405      	bmi.n	8009922 <_puts_r+0x22>
 8009916:	89a3      	ldrh	r3, [r4, #12]
 8009918:	0598      	lsls	r0, r3, #22
 800991a:	d402      	bmi.n	8009922 <_puts_r+0x22>
 800991c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800991e:	f000 f9a2 	bl	8009c66 <__retarget_lock_acquire_recursive>
 8009922:	89a3      	ldrh	r3, [r4, #12]
 8009924:	0719      	lsls	r1, r3, #28
 8009926:	d502      	bpl.n	800992e <_puts_r+0x2e>
 8009928:	6923      	ldr	r3, [r4, #16]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d135      	bne.n	800999a <_puts_r+0x9a>
 800992e:	4621      	mov	r1, r4
 8009930:	4628      	mov	r0, r5
 8009932:	f000 f8c5 	bl	8009ac0 <__swsetup_r>
 8009936:	b380      	cbz	r0, 800999a <_puts_r+0x9a>
 8009938:	f04f 35ff 	mov.w	r5, #4294967295
 800993c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800993e:	07da      	lsls	r2, r3, #31
 8009940:	d405      	bmi.n	800994e <_puts_r+0x4e>
 8009942:	89a3      	ldrh	r3, [r4, #12]
 8009944:	059b      	lsls	r3, r3, #22
 8009946:	d402      	bmi.n	800994e <_puts_r+0x4e>
 8009948:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800994a:	f000 f98d 	bl	8009c68 <__retarget_lock_release_recursive>
 800994e:	4628      	mov	r0, r5
 8009950:	bd70      	pop	{r4, r5, r6, pc}
 8009952:	2b00      	cmp	r3, #0
 8009954:	da04      	bge.n	8009960 <_puts_r+0x60>
 8009956:	69a2      	ldr	r2, [r4, #24]
 8009958:	429a      	cmp	r2, r3
 800995a:	dc17      	bgt.n	800998c <_puts_r+0x8c>
 800995c:	290a      	cmp	r1, #10
 800995e:	d015      	beq.n	800998c <_puts_r+0x8c>
 8009960:	6823      	ldr	r3, [r4, #0]
 8009962:	1c5a      	adds	r2, r3, #1
 8009964:	6022      	str	r2, [r4, #0]
 8009966:	7019      	strb	r1, [r3, #0]
 8009968:	68a3      	ldr	r3, [r4, #8]
 800996a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800996e:	3b01      	subs	r3, #1
 8009970:	60a3      	str	r3, [r4, #8]
 8009972:	2900      	cmp	r1, #0
 8009974:	d1ed      	bne.n	8009952 <_puts_r+0x52>
 8009976:	2b00      	cmp	r3, #0
 8009978:	da11      	bge.n	800999e <_puts_r+0x9e>
 800997a:	4622      	mov	r2, r4
 800997c:	210a      	movs	r1, #10
 800997e:	4628      	mov	r0, r5
 8009980:	f000 f85f 	bl	8009a42 <__swbuf_r>
 8009984:	3001      	adds	r0, #1
 8009986:	d0d7      	beq.n	8009938 <_puts_r+0x38>
 8009988:	250a      	movs	r5, #10
 800998a:	e7d7      	b.n	800993c <_puts_r+0x3c>
 800998c:	4622      	mov	r2, r4
 800998e:	4628      	mov	r0, r5
 8009990:	f000 f857 	bl	8009a42 <__swbuf_r>
 8009994:	3001      	adds	r0, #1
 8009996:	d1e7      	bne.n	8009968 <_puts_r+0x68>
 8009998:	e7ce      	b.n	8009938 <_puts_r+0x38>
 800999a:	3e01      	subs	r6, #1
 800999c:	e7e4      	b.n	8009968 <_puts_r+0x68>
 800999e:	6823      	ldr	r3, [r4, #0]
 80099a0:	1c5a      	adds	r2, r3, #1
 80099a2:	6022      	str	r2, [r4, #0]
 80099a4:	220a      	movs	r2, #10
 80099a6:	701a      	strb	r2, [r3, #0]
 80099a8:	e7ee      	b.n	8009988 <_puts_r+0x88>
	...

080099ac <puts>:
 80099ac:	4b02      	ldr	r3, [pc, #8]	@ (80099b8 <puts+0xc>)
 80099ae:	4601      	mov	r1, r0
 80099b0:	6818      	ldr	r0, [r3, #0]
 80099b2:	f7ff bfa5 	b.w	8009900 <_puts_r>
 80099b6:	bf00      	nop
 80099b8:	20000098 	.word	0x20000098

080099bc <__sread>:
 80099bc:	b510      	push	{r4, lr}
 80099be:	460c      	mov	r4, r1
 80099c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099c4:	f000 f900 	bl	8009bc8 <_read_r>
 80099c8:	2800      	cmp	r0, #0
 80099ca:	bfab      	itete	ge
 80099cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80099ce:	89a3      	ldrhlt	r3, [r4, #12]
 80099d0:	181b      	addge	r3, r3, r0
 80099d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80099d6:	bfac      	ite	ge
 80099d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80099da:	81a3      	strhlt	r3, [r4, #12]
 80099dc:	bd10      	pop	{r4, pc}

080099de <__swrite>:
 80099de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099e2:	461f      	mov	r7, r3
 80099e4:	898b      	ldrh	r3, [r1, #12]
 80099e6:	05db      	lsls	r3, r3, #23
 80099e8:	4605      	mov	r5, r0
 80099ea:	460c      	mov	r4, r1
 80099ec:	4616      	mov	r6, r2
 80099ee:	d505      	bpl.n	80099fc <__swrite+0x1e>
 80099f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099f4:	2302      	movs	r3, #2
 80099f6:	2200      	movs	r2, #0
 80099f8:	f000 f8d4 	bl	8009ba4 <_lseek_r>
 80099fc:	89a3      	ldrh	r3, [r4, #12]
 80099fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009a06:	81a3      	strh	r3, [r4, #12]
 8009a08:	4632      	mov	r2, r6
 8009a0a:	463b      	mov	r3, r7
 8009a0c:	4628      	mov	r0, r5
 8009a0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a12:	f000 b8eb 	b.w	8009bec <_write_r>

08009a16 <__sseek>:
 8009a16:	b510      	push	{r4, lr}
 8009a18:	460c      	mov	r4, r1
 8009a1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a1e:	f000 f8c1 	bl	8009ba4 <_lseek_r>
 8009a22:	1c43      	adds	r3, r0, #1
 8009a24:	89a3      	ldrh	r3, [r4, #12]
 8009a26:	bf15      	itete	ne
 8009a28:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009a2a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009a2e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009a32:	81a3      	strheq	r3, [r4, #12]
 8009a34:	bf18      	it	ne
 8009a36:	81a3      	strhne	r3, [r4, #12]
 8009a38:	bd10      	pop	{r4, pc}

08009a3a <__sclose>:
 8009a3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a3e:	f000 b8a1 	b.w	8009b84 <_close_r>

08009a42 <__swbuf_r>:
 8009a42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a44:	460e      	mov	r6, r1
 8009a46:	4614      	mov	r4, r2
 8009a48:	4605      	mov	r5, r0
 8009a4a:	b118      	cbz	r0, 8009a54 <__swbuf_r+0x12>
 8009a4c:	6a03      	ldr	r3, [r0, #32]
 8009a4e:	b90b      	cbnz	r3, 8009a54 <__swbuf_r+0x12>
 8009a50:	f7ff ff0e 	bl	8009870 <__sinit>
 8009a54:	69a3      	ldr	r3, [r4, #24]
 8009a56:	60a3      	str	r3, [r4, #8]
 8009a58:	89a3      	ldrh	r3, [r4, #12]
 8009a5a:	071a      	lsls	r2, r3, #28
 8009a5c:	d501      	bpl.n	8009a62 <__swbuf_r+0x20>
 8009a5e:	6923      	ldr	r3, [r4, #16]
 8009a60:	b943      	cbnz	r3, 8009a74 <__swbuf_r+0x32>
 8009a62:	4621      	mov	r1, r4
 8009a64:	4628      	mov	r0, r5
 8009a66:	f000 f82b 	bl	8009ac0 <__swsetup_r>
 8009a6a:	b118      	cbz	r0, 8009a74 <__swbuf_r+0x32>
 8009a6c:	f04f 37ff 	mov.w	r7, #4294967295
 8009a70:	4638      	mov	r0, r7
 8009a72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a74:	6823      	ldr	r3, [r4, #0]
 8009a76:	6922      	ldr	r2, [r4, #16]
 8009a78:	1a98      	subs	r0, r3, r2
 8009a7a:	6963      	ldr	r3, [r4, #20]
 8009a7c:	b2f6      	uxtb	r6, r6
 8009a7e:	4283      	cmp	r3, r0
 8009a80:	4637      	mov	r7, r6
 8009a82:	dc05      	bgt.n	8009a90 <__swbuf_r+0x4e>
 8009a84:	4621      	mov	r1, r4
 8009a86:	4628      	mov	r0, r5
 8009a88:	f001 fd8e 	bl	800b5a8 <_fflush_r>
 8009a8c:	2800      	cmp	r0, #0
 8009a8e:	d1ed      	bne.n	8009a6c <__swbuf_r+0x2a>
 8009a90:	68a3      	ldr	r3, [r4, #8]
 8009a92:	3b01      	subs	r3, #1
 8009a94:	60a3      	str	r3, [r4, #8]
 8009a96:	6823      	ldr	r3, [r4, #0]
 8009a98:	1c5a      	adds	r2, r3, #1
 8009a9a:	6022      	str	r2, [r4, #0]
 8009a9c:	701e      	strb	r6, [r3, #0]
 8009a9e:	6962      	ldr	r2, [r4, #20]
 8009aa0:	1c43      	adds	r3, r0, #1
 8009aa2:	429a      	cmp	r2, r3
 8009aa4:	d004      	beq.n	8009ab0 <__swbuf_r+0x6e>
 8009aa6:	89a3      	ldrh	r3, [r4, #12]
 8009aa8:	07db      	lsls	r3, r3, #31
 8009aaa:	d5e1      	bpl.n	8009a70 <__swbuf_r+0x2e>
 8009aac:	2e0a      	cmp	r6, #10
 8009aae:	d1df      	bne.n	8009a70 <__swbuf_r+0x2e>
 8009ab0:	4621      	mov	r1, r4
 8009ab2:	4628      	mov	r0, r5
 8009ab4:	f001 fd78 	bl	800b5a8 <_fflush_r>
 8009ab8:	2800      	cmp	r0, #0
 8009aba:	d0d9      	beq.n	8009a70 <__swbuf_r+0x2e>
 8009abc:	e7d6      	b.n	8009a6c <__swbuf_r+0x2a>
	...

08009ac0 <__swsetup_r>:
 8009ac0:	b538      	push	{r3, r4, r5, lr}
 8009ac2:	4b29      	ldr	r3, [pc, #164]	@ (8009b68 <__swsetup_r+0xa8>)
 8009ac4:	4605      	mov	r5, r0
 8009ac6:	6818      	ldr	r0, [r3, #0]
 8009ac8:	460c      	mov	r4, r1
 8009aca:	b118      	cbz	r0, 8009ad4 <__swsetup_r+0x14>
 8009acc:	6a03      	ldr	r3, [r0, #32]
 8009ace:	b90b      	cbnz	r3, 8009ad4 <__swsetup_r+0x14>
 8009ad0:	f7ff fece 	bl	8009870 <__sinit>
 8009ad4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ad8:	0719      	lsls	r1, r3, #28
 8009ada:	d422      	bmi.n	8009b22 <__swsetup_r+0x62>
 8009adc:	06da      	lsls	r2, r3, #27
 8009ade:	d407      	bmi.n	8009af0 <__swsetup_r+0x30>
 8009ae0:	2209      	movs	r2, #9
 8009ae2:	602a      	str	r2, [r5, #0]
 8009ae4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ae8:	81a3      	strh	r3, [r4, #12]
 8009aea:	f04f 30ff 	mov.w	r0, #4294967295
 8009aee:	e033      	b.n	8009b58 <__swsetup_r+0x98>
 8009af0:	0758      	lsls	r0, r3, #29
 8009af2:	d512      	bpl.n	8009b1a <__swsetup_r+0x5a>
 8009af4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009af6:	b141      	cbz	r1, 8009b0a <__swsetup_r+0x4a>
 8009af8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009afc:	4299      	cmp	r1, r3
 8009afe:	d002      	beq.n	8009b06 <__swsetup_r+0x46>
 8009b00:	4628      	mov	r0, r5
 8009b02:	f000 ff09 	bl	800a918 <_free_r>
 8009b06:	2300      	movs	r3, #0
 8009b08:	6363      	str	r3, [r4, #52]	@ 0x34
 8009b0a:	89a3      	ldrh	r3, [r4, #12]
 8009b0c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009b10:	81a3      	strh	r3, [r4, #12]
 8009b12:	2300      	movs	r3, #0
 8009b14:	6063      	str	r3, [r4, #4]
 8009b16:	6923      	ldr	r3, [r4, #16]
 8009b18:	6023      	str	r3, [r4, #0]
 8009b1a:	89a3      	ldrh	r3, [r4, #12]
 8009b1c:	f043 0308 	orr.w	r3, r3, #8
 8009b20:	81a3      	strh	r3, [r4, #12]
 8009b22:	6923      	ldr	r3, [r4, #16]
 8009b24:	b94b      	cbnz	r3, 8009b3a <__swsetup_r+0x7a>
 8009b26:	89a3      	ldrh	r3, [r4, #12]
 8009b28:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009b2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b30:	d003      	beq.n	8009b3a <__swsetup_r+0x7a>
 8009b32:	4621      	mov	r1, r4
 8009b34:	4628      	mov	r0, r5
 8009b36:	f001 fd85 	bl	800b644 <__smakebuf_r>
 8009b3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b3e:	f013 0201 	ands.w	r2, r3, #1
 8009b42:	d00a      	beq.n	8009b5a <__swsetup_r+0x9a>
 8009b44:	2200      	movs	r2, #0
 8009b46:	60a2      	str	r2, [r4, #8]
 8009b48:	6962      	ldr	r2, [r4, #20]
 8009b4a:	4252      	negs	r2, r2
 8009b4c:	61a2      	str	r2, [r4, #24]
 8009b4e:	6922      	ldr	r2, [r4, #16]
 8009b50:	b942      	cbnz	r2, 8009b64 <__swsetup_r+0xa4>
 8009b52:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009b56:	d1c5      	bne.n	8009ae4 <__swsetup_r+0x24>
 8009b58:	bd38      	pop	{r3, r4, r5, pc}
 8009b5a:	0799      	lsls	r1, r3, #30
 8009b5c:	bf58      	it	pl
 8009b5e:	6962      	ldrpl	r2, [r4, #20]
 8009b60:	60a2      	str	r2, [r4, #8]
 8009b62:	e7f4      	b.n	8009b4e <__swsetup_r+0x8e>
 8009b64:	2000      	movs	r0, #0
 8009b66:	e7f7      	b.n	8009b58 <__swsetup_r+0x98>
 8009b68:	20000098 	.word	0x20000098

08009b6c <memset>:
 8009b6c:	4402      	add	r2, r0
 8009b6e:	4603      	mov	r3, r0
 8009b70:	4293      	cmp	r3, r2
 8009b72:	d100      	bne.n	8009b76 <memset+0xa>
 8009b74:	4770      	bx	lr
 8009b76:	f803 1b01 	strb.w	r1, [r3], #1
 8009b7a:	e7f9      	b.n	8009b70 <memset+0x4>

08009b7c <_localeconv_r>:
 8009b7c:	4800      	ldr	r0, [pc, #0]	@ (8009b80 <_localeconv_r+0x4>)
 8009b7e:	4770      	bx	lr
 8009b80:	200001d8 	.word	0x200001d8

08009b84 <_close_r>:
 8009b84:	b538      	push	{r3, r4, r5, lr}
 8009b86:	4d06      	ldr	r5, [pc, #24]	@ (8009ba0 <_close_r+0x1c>)
 8009b88:	2300      	movs	r3, #0
 8009b8a:	4604      	mov	r4, r0
 8009b8c:	4608      	mov	r0, r1
 8009b8e:	602b      	str	r3, [r5, #0]
 8009b90:	f7f9 f85e 	bl	8002c50 <_close>
 8009b94:	1c43      	adds	r3, r0, #1
 8009b96:	d102      	bne.n	8009b9e <_close_r+0x1a>
 8009b98:	682b      	ldr	r3, [r5, #0]
 8009b9a:	b103      	cbz	r3, 8009b9e <_close_r+0x1a>
 8009b9c:	6023      	str	r3, [r4, #0]
 8009b9e:	bd38      	pop	{r3, r4, r5, pc}
 8009ba0:	20000794 	.word	0x20000794

08009ba4 <_lseek_r>:
 8009ba4:	b538      	push	{r3, r4, r5, lr}
 8009ba6:	4d07      	ldr	r5, [pc, #28]	@ (8009bc4 <_lseek_r+0x20>)
 8009ba8:	4604      	mov	r4, r0
 8009baa:	4608      	mov	r0, r1
 8009bac:	4611      	mov	r1, r2
 8009bae:	2200      	movs	r2, #0
 8009bb0:	602a      	str	r2, [r5, #0]
 8009bb2:	461a      	mov	r2, r3
 8009bb4:	f7f9 f873 	bl	8002c9e <_lseek>
 8009bb8:	1c43      	adds	r3, r0, #1
 8009bba:	d102      	bne.n	8009bc2 <_lseek_r+0x1e>
 8009bbc:	682b      	ldr	r3, [r5, #0]
 8009bbe:	b103      	cbz	r3, 8009bc2 <_lseek_r+0x1e>
 8009bc0:	6023      	str	r3, [r4, #0]
 8009bc2:	bd38      	pop	{r3, r4, r5, pc}
 8009bc4:	20000794 	.word	0x20000794

08009bc8 <_read_r>:
 8009bc8:	b538      	push	{r3, r4, r5, lr}
 8009bca:	4d07      	ldr	r5, [pc, #28]	@ (8009be8 <_read_r+0x20>)
 8009bcc:	4604      	mov	r4, r0
 8009bce:	4608      	mov	r0, r1
 8009bd0:	4611      	mov	r1, r2
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	602a      	str	r2, [r5, #0]
 8009bd6:	461a      	mov	r2, r3
 8009bd8:	f7f9 f801 	bl	8002bde <_read>
 8009bdc:	1c43      	adds	r3, r0, #1
 8009bde:	d102      	bne.n	8009be6 <_read_r+0x1e>
 8009be0:	682b      	ldr	r3, [r5, #0]
 8009be2:	b103      	cbz	r3, 8009be6 <_read_r+0x1e>
 8009be4:	6023      	str	r3, [r4, #0]
 8009be6:	bd38      	pop	{r3, r4, r5, pc}
 8009be8:	20000794 	.word	0x20000794

08009bec <_write_r>:
 8009bec:	b538      	push	{r3, r4, r5, lr}
 8009bee:	4d07      	ldr	r5, [pc, #28]	@ (8009c0c <_write_r+0x20>)
 8009bf0:	4604      	mov	r4, r0
 8009bf2:	4608      	mov	r0, r1
 8009bf4:	4611      	mov	r1, r2
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	602a      	str	r2, [r5, #0]
 8009bfa:	461a      	mov	r2, r3
 8009bfc:	f7f9 f80c 	bl	8002c18 <_write>
 8009c00:	1c43      	adds	r3, r0, #1
 8009c02:	d102      	bne.n	8009c0a <_write_r+0x1e>
 8009c04:	682b      	ldr	r3, [r5, #0]
 8009c06:	b103      	cbz	r3, 8009c0a <_write_r+0x1e>
 8009c08:	6023      	str	r3, [r4, #0]
 8009c0a:	bd38      	pop	{r3, r4, r5, pc}
 8009c0c:	20000794 	.word	0x20000794

08009c10 <__errno>:
 8009c10:	4b01      	ldr	r3, [pc, #4]	@ (8009c18 <__errno+0x8>)
 8009c12:	6818      	ldr	r0, [r3, #0]
 8009c14:	4770      	bx	lr
 8009c16:	bf00      	nop
 8009c18:	20000098 	.word	0x20000098

08009c1c <__libc_init_array>:
 8009c1c:	b570      	push	{r4, r5, r6, lr}
 8009c1e:	4d0d      	ldr	r5, [pc, #52]	@ (8009c54 <__libc_init_array+0x38>)
 8009c20:	4c0d      	ldr	r4, [pc, #52]	@ (8009c58 <__libc_init_array+0x3c>)
 8009c22:	1b64      	subs	r4, r4, r5
 8009c24:	10a4      	asrs	r4, r4, #2
 8009c26:	2600      	movs	r6, #0
 8009c28:	42a6      	cmp	r6, r4
 8009c2a:	d109      	bne.n	8009c40 <__libc_init_array+0x24>
 8009c2c:	4d0b      	ldr	r5, [pc, #44]	@ (8009c5c <__libc_init_array+0x40>)
 8009c2e:	4c0c      	ldr	r4, [pc, #48]	@ (8009c60 <__libc_init_array+0x44>)
 8009c30:	f001 fe34 	bl	800b89c <_init>
 8009c34:	1b64      	subs	r4, r4, r5
 8009c36:	10a4      	asrs	r4, r4, #2
 8009c38:	2600      	movs	r6, #0
 8009c3a:	42a6      	cmp	r6, r4
 8009c3c:	d105      	bne.n	8009c4a <__libc_init_array+0x2e>
 8009c3e:	bd70      	pop	{r4, r5, r6, pc}
 8009c40:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c44:	4798      	blx	r3
 8009c46:	3601      	adds	r6, #1
 8009c48:	e7ee      	b.n	8009c28 <__libc_init_array+0xc>
 8009c4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c4e:	4798      	blx	r3
 8009c50:	3601      	adds	r6, #1
 8009c52:	e7f2      	b.n	8009c3a <__libc_init_array+0x1e>
 8009c54:	0800c3d8 	.word	0x0800c3d8
 8009c58:	0800c3d8 	.word	0x0800c3d8
 8009c5c:	0800c3d8 	.word	0x0800c3d8
 8009c60:	0800c3dc 	.word	0x0800c3dc

08009c64 <__retarget_lock_init_recursive>:
 8009c64:	4770      	bx	lr

08009c66 <__retarget_lock_acquire_recursive>:
 8009c66:	4770      	bx	lr

08009c68 <__retarget_lock_release_recursive>:
 8009c68:	4770      	bx	lr

08009c6a <strcpy>:
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c70:	f803 2b01 	strb.w	r2, [r3], #1
 8009c74:	2a00      	cmp	r2, #0
 8009c76:	d1f9      	bne.n	8009c6c <strcpy+0x2>
 8009c78:	4770      	bx	lr

08009c7a <quorem>:
 8009c7a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c7e:	6903      	ldr	r3, [r0, #16]
 8009c80:	690c      	ldr	r4, [r1, #16]
 8009c82:	42a3      	cmp	r3, r4
 8009c84:	4607      	mov	r7, r0
 8009c86:	db7e      	blt.n	8009d86 <quorem+0x10c>
 8009c88:	3c01      	subs	r4, #1
 8009c8a:	f101 0814 	add.w	r8, r1, #20
 8009c8e:	00a3      	lsls	r3, r4, #2
 8009c90:	f100 0514 	add.w	r5, r0, #20
 8009c94:	9300      	str	r3, [sp, #0]
 8009c96:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009c9a:	9301      	str	r3, [sp, #4]
 8009c9c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009ca0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009ca4:	3301      	adds	r3, #1
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009cac:	fbb2 f6f3 	udiv	r6, r2, r3
 8009cb0:	d32e      	bcc.n	8009d10 <quorem+0x96>
 8009cb2:	f04f 0a00 	mov.w	sl, #0
 8009cb6:	46c4      	mov	ip, r8
 8009cb8:	46ae      	mov	lr, r5
 8009cba:	46d3      	mov	fp, sl
 8009cbc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009cc0:	b298      	uxth	r0, r3
 8009cc2:	fb06 a000 	mla	r0, r6, r0, sl
 8009cc6:	0c02      	lsrs	r2, r0, #16
 8009cc8:	0c1b      	lsrs	r3, r3, #16
 8009cca:	fb06 2303 	mla	r3, r6, r3, r2
 8009cce:	f8de 2000 	ldr.w	r2, [lr]
 8009cd2:	b280      	uxth	r0, r0
 8009cd4:	b292      	uxth	r2, r2
 8009cd6:	1a12      	subs	r2, r2, r0
 8009cd8:	445a      	add	r2, fp
 8009cda:	f8de 0000 	ldr.w	r0, [lr]
 8009cde:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ce2:	b29b      	uxth	r3, r3
 8009ce4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009ce8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009cec:	b292      	uxth	r2, r2
 8009cee:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009cf2:	45e1      	cmp	r9, ip
 8009cf4:	f84e 2b04 	str.w	r2, [lr], #4
 8009cf8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009cfc:	d2de      	bcs.n	8009cbc <quorem+0x42>
 8009cfe:	9b00      	ldr	r3, [sp, #0]
 8009d00:	58eb      	ldr	r3, [r5, r3]
 8009d02:	b92b      	cbnz	r3, 8009d10 <quorem+0x96>
 8009d04:	9b01      	ldr	r3, [sp, #4]
 8009d06:	3b04      	subs	r3, #4
 8009d08:	429d      	cmp	r5, r3
 8009d0a:	461a      	mov	r2, r3
 8009d0c:	d32f      	bcc.n	8009d6e <quorem+0xf4>
 8009d0e:	613c      	str	r4, [r7, #16]
 8009d10:	4638      	mov	r0, r7
 8009d12:	f001 f97b 	bl	800b00c <__mcmp>
 8009d16:	2800      	cmp	r0, #0
 8009d18:	db25      	blt.n	8009d66 <quorem+0xec>
 8009d1a:	4629      	mov	r1, r5
 8009d1c:	2000      	movs	r0, #0
 8009d1e:	f858 2b04 	ldr.w	r2, [r8], #4
 8009d22:	f8d1 c000 	ldr.w	ip, [r1]
 8009d26:	fa1f fe82 	uxth.w	lr, r2
 8009d2a:	fa1f f38c 	uxth.w	r3, ip
 8009d2e:	eba3 030e 	sub.w	r3, r3, lr
 8009d32:	4403      	add	r3, r0
 8009d34:	0c12      	lsrs	r2, r2, #16
 8009d36:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009d3a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009d3e:	b29b      	uxth	r3, r3
 8009d40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d44:	45c1      	cmp	r9, r8
 8009d46:	f841 3b04 	str.w	r3, [r1], #4
 8009d4a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009d4e:	d2e6      	bcs.n	8009d1e <quorem+0xa4>
 8009d50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d54:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d58:	b922      	cbnz	r2, 8009d64 <quorem+0xea>
 8009d5a:	3b04      	subs	r3, #4
 8009d5c:	429d      	cmp	r5, r3
 8009d5e:	461a      	mov	r2, r3
 8009d60:	d30b      	bcc.n	8009d7a <quorem+0x100>
 8009d62:	613c      	str	r4, [r7, #16]
 8009d64:	3601      	adds	r6, #1
 8009d66:	4630      	mov	r0, r6
 8009d68:	b003      	add	sp, #12
 8009d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d6e:	6812      	ldr	r2, [r2, #0]
 8009d70:	3b04      	subs	r3, #4
 8009d72:	2a00      	cmp	r2, #0
 8009d74:	d1cb      	bne.n	8009d0e <quorem+0x94>
 8009d76:	3c01      	subs	r4, #1
 8009d78:	e7c6      	b.n	8009d08 <quorem+0x8e>
 8009d7a:	6812      	ldr	r2, [r2, #0]
 8009d7c:	3b04      	subs	r3, #4
 8009d7e:	2a00      	cmp	r2, #0
 8009d80:	d1ef      	bne.n	8009d62 <quorem+0xe8>
 8009d82:	3c01      	subs	r4, #1
 8009d84:	e7ea      	b.n	8009d5c <quorem+0xe2>
 8009d86:	2000      	movs	r0, #0
 8009d88:	e7ee      	b.n	8009d68 <quorem+0xee>
 8009d8a:	0000      	movs	r0, r0
 8009d8c:	0000      	movs	r0, r0
	...

08009d90 <_dtoa_r>:
 8009d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d94:	69c7      	ldr	r7, [r0, #28]
 8009d96:	b099      	sub	sp, #100	@ 0x64
 8009d98:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009d9c:	ec55 4b10 	vmov	r4, r5, d0
 8009da0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009da2:	9109      	str	r1, [sp, #36]	@ 0x24
 8009da4:	4683      	mov	fp, r0
 8009da6:	920e      	str	r2, [sp, #56]	@ 0x38
 8009da8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009daa:	b97f      	cbnz	r7, 8009dcc <_dtoa_r+0x3c>
 8009dac:	2010      	movs	r0, #16
 8009dae:	f000 fdfd 	bl	800a9ac <malloc>
 8009db2:	4602      	mov	r2, r0
 8009db4:	f8cb 001c 	str.w	r0, [fp, #28]
 8009db8:	b920      	cbnz	r0, 8009dc4 <_dtoa_r+0x34>
 8009dba:	4ba7      	ldr	r3, [pc, #668]	@ (800a058 <_dtoa_r+0x2c8>)
 8009dbc:	21ef      	movs	r1, #239	@ 0xef
 8009dbe:	48a7      	ldr	r0, [pc, #668]	@ (800a05c <_dtoa_r+0x2cc>)
 8009dc0:	f001 fcbc 	bl	800b73c <__assert_func>
 8009dc4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009dc8:	6007      	str	r7, [r0, #0]
 8009dca:	60c7      	str	r7, [r0, #12]
 8009dcc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009dd0:	6819      	ldr	r1, [r3, #0]
 8009dd2:	b159      	cbz	r1, 8009dec <_dtoa_r+0x5c>
 8009dd4:	685a      	ldr	r2, [r3, #4]
 8009dd6:	604a      	str	r2, [r1, #4]
 8009dd8:	2301      	movs	r3, #1
 8009dda:	4093      	lsls	r3, r2
 8009ddc:	608b      	str	r3, [r1, #8]
 8009dde:	4658      	mov	r0, fp
 8009de0:	f000 feda 	bl	800ab98 <_Bfree>
 8009de4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009de8:	2200      	movs	r2, #0
 8009dea:	601a      	str	r2, [r3, #0]
 8009dec:	1e2b      	subs	r3, r5, #0
 8009dee:	bfb9      	ittee	lt
 8009df0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009df4:	9303      	strlt	r3, [sp, #12]
 8009df6:	2300      	movge	r3, #0
 8009df8:	6033      	strge	r3, [r6, #0]
 8009dfa:	9f03      	ldr	r7, [sp, #12]
 8009dfc:	4b98      	ldr	r3, [pc, #608]	@ (800a060 <_dtoa_r+0x2d0>)
 8009dfe:	bfbc      	itt	lt
 8009e00:	2201      	movlt	r2, #1
 8009e02:	6032      	strlt	r2, [r6, #0]
 8009e04:	43bb      	bics	r3, r7
 8009e06:	d112      	bne.n	8009e2e <_dtoa_r+0x9e>
 8009e08:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009e0a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009e0e:	6013      	str	r3, [r2, #0]
 8009e10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009e14:	4323      	orrs	r3, r4
 8009e16:	f000 854d 	beq.w	800a8b4 <_dtoa_r+0xb24>
 8009e1a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009e1c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a074 <_dtoa_r+0x2e4>
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	f000 854f 	beq.w	800a8c4 <_dtoa_r+0xb34>
 8009e26:	f10a 0303 	add.w	r3, sl, #3
 8009e2a:	f000 bd49 	b.w	800a8c0 <_dtoa_r+0xb30>
 8009e2e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009e32:	2200      	movs	r2, #0
 8009e34:	ec51 0b17 	vmov	r0, r1, d7
 8009e38:	2300      	movs	r3, #0
 8009e3a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009e3e:	f7f6 fe6b 	bl	8000b18 <__aeabi_dcmpeq>
 8009e42:	4680      	mov	r8, r0
 8009e44:	b158      	cbz	r0, 8009e5e <_dtoa_r+0xce>
 8009e46:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009e48:	2301      	movs	r3, #1
 8009e4a:	6013      	str	r3, [r2, #0]
 8009e4c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009e4e:	b113      	cbz	r3, 8009e56 <_dtoa_r+0xc6>
 8009e50:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009e52:	4b84      	ldr	r3, [pc, #528]	@ (800a064 <_dtoa_r+0x2d4>)
 8009e54:	6013      	str	r3, [r2, #0]
 8009e56:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a078 <_dtoa_r+0x2e8>
 8009e5a:	f000 bd33 	b.w	800a8c4 <_dtoa_r+0xb34>
 8009e5e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009e62:	aa16      	add	r2, sp, #88	@ 0x58
 8009e64:	a917      	add	r1, sp, #92	@ 0x5c
 8009e66:	4658      	mov	r0, fp
 8009e68:	f001 f980 	bl	800b16c <__d2b>
 8009e6c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009e70:	4681      	mov	r9, r0
 8009e72:	2e00      	cmp	r6, #0
 8009e74:	d077      	beq.n	8009f66 <_dtoa_r+0x1d6>
 8009e76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e78:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009e7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e84:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009e88:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009e8c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009e90:	4619      	mov	r1, r3
 8009e92:	2200      	movs	r2, #0
 8009e94:	4b74      	ldr	r3, [pc, #464]	@ (800a068 <_dtoa_r+0x2d8>)
 8009e96:	f7f6 fa1f 	bl	80002d8 <__aeabi_dsub>
 8009e9a:	a369      	add	r3, pc, #420	@ (adr r3, 800a040 <_dtoa_r+0x2b0>)
 8009e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ea0:	f7f6 fbd2 	bl	8000648 <__aeabi_dmul>
 8009ea4:	a368      	add	r3, pc, #416	@ (adr r3, 800a048 <_dtoa_r+0x2b8>)
 8009ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eaa:	f7f6 fa17 	bl	80002dc <__adddf3>
 8009eae:	4604      	mov	r4, r0
 8009eb0:	4630      	mov	r0, r6
 8009eb2:	460d      	mov	r5, r1
 8009eb4:	f7f6 fb5e 	bl	8000574 <__aeabi_i2d>
 8009eb8:	a365      	add	r3, pc, #404	@ (adr r3, 800a050 <_dtoa_r+0x2c0>)
 8009eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ebe:	f7f6 fbc3 	bl	8000648 <__aeabi_dmul>
 8009ec2:	4602      	mov	r2, r0
 8009ec4:	460b      	mov	r3, r1
 8009ec6:	4620      	mov	r0, r4
 8009ec8:	4629      	mov	r1, r5
 8009eca:	f7f6 fa07 	bl	80002dc <__adddf3>
 8009ece:	4604      	mov	r4, r0
 8009ed0:	460d      	mov	r5, r1
 8009ed2:	f7f6 fe69 	bl	8000ba8 <__aeabi_d2iz>
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	4607      	mov	r7, r0
 8009eda:	2300      	movs	r3, #0
 8009edc:	4620      	mov	r0, r4
 8009ede:	4629      	mov	r1, r5
 8009ee0:	f7f6 fe24 	bl	8000b2c <__aeabi_dcmplt>
 8009ee4:	b140      	cbz	r0, 8009ef8 <_dtoa_r+0x168>
 8009ee6:	4638      	mov	r0, r7
 8009ee8:	f7f6 fb44 	bl	8000574 <__aeabi_i2d>
 8009eec:	4622      	mov	r2, r4
 8009eee:	462b      	mov	r3, r5
 8009ef0:	f7f6 fe12 	bl	8000b18 <__aeabi_dcmpeq>
 8009ef4:	b900      	cbnz	r0, 8009ef8 <_dtoa_r+0x168>
 8009ef6:	3f01      	subs	r7, #1
 8009ef8:	2f16      	cmp	r7, #22
 8009efa:	d851      	bhi.n	8009fa0 <_dtoa_r+0x210>
 8009efc:	4b5b      	ldr	r3, [pc, #364]	@ (800a06c <_dtoa_r+0x2dc>)
 8009efe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f0a:	f7f6 fe0f 	bl	8000b2c <__aeabi_dcmplt>
 8009f0e:	2800      	cmp	r0, #0
 8009f10:	d048      	beq.n	8009fa4 <_dtoa_r+0x214>
 8009f12:	3f01      	subs	r7, #1
 8009f14:	2300      	movs	r3, #0
 8009f16:	9312      	str	r3, [sp, #72]	@ 0x48
 8009f18:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009f1a:	1b9b      	subs	r3, r3, r6
 8009f1c:	1e5a      	subs	r2, r3, #1
 8009f1e:	bf44      	itt	mi
 8009f20:	f1c3 0801 	rsbmi	r8, r3, #1
 8009f24:	2300      	movmi	r3, #0
 8009f26:	9208      	str	r2, [sp, #32]
 8009f28:	bf54      	ite	pl
 8009f2a:	f04f 0800 	movpl.w	r8, #0
 8009f2e:	9308      	strmi	r3, [sp, #32]
 8009f30:	2f00      	cmp	r7, #0
 8009f32:	db39      	blt.n	8009fa8 <_dtoa_r+0x218>
 8009f34:	9b08      	ldr	r3, [sp, #32]
 8009f36:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009f38:	443b      	add	r3, r7
 8009f3a:	9308      	str	r3, [sp, #32]
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009f40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f42:	2b09      	cmp	r3, #9
 8009f44:	d864      	bhi.n	800a010 <_dtoa_r+0x280>
 8009f46:	2b05      	cmp	r3, #5
 8009f48:	bfc4      	itt	gt
 8009f4a:	3b04      	subgt	r3, #4
 8009f4c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009f4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f50:	f1a3 0302 	sub.w	r3, r3, #2
 8009f54:	bfcc      	ite	gt
 8009f56:	2400      	movgt	r4, #0
 8009f58:	2401      	movle	r4, #1
 8009f5a:	2b03      	cmp	r3, #3
 8009f5c:	d863      	bhi.n	800a026 <_dtoa_r+0x296>
 8009f5e:	e8df f003 	tbb	[pc, r3]
 8009f62:	372a      	.short	0x372a
 8009f64:	5535      	.short	0x5535
 8009f66:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009f6a:	441e      	add	r6, r3
 8009f6c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009f70:	2b20      	cmp	r3, #32
 8009f72:	bfc1      	itttt	gt
 8009f74:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009f78:	409f      	lslgt	r7, r3
 8009f7a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009f7e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009f82:	bfd6      	itet	le
 8009f84:	f1c3 0320 	rsble	r3, r3, #32
 8009f88:	ea47 0003 	orrgt.w	r0, r7, r3
 8009f8c:	fa04 f003 	lslle.w	r0, r4, r3
 8009f90:	f7f6 fae0 	bl	8000554 <__aeabi_ui2d>
 8009f94:	2201      	movs	r2, #1
 8009f96:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009f9a:	3e01      	subs	r6, #1
 8009f9c:	9214      	str	r2, [sp, #80]	@ 0x50
 8009f9e:	e777      	b.n	8009e90 <_dtoa_r+0x100>
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	e7b8      	b.n	8009f16 <_dtoa_r+0x186>
 8009fa4:	9012      	str	r0, [sp, #72]	@ 0x48
 8009fa6:	e7b7      	b.n	8009f18 <_dtoa_r+0x188>
 8009fa8:	427b      	negs	r3, r7
 8009faa:	930a      	str	r3, [sp, #40]	@ 0x28
 8009fac:	2300      	movs	r3, #0
 8009fae:	eba8 0807 	sub.w	r8, r8, r7
 8009fb2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009fb4:	e7c4      	b.n	8009f40 <_dtoa_r+0x1b0>
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009fba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	dc35      	bgt.n	800a02c <_dtoa_r+0x29c>
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	9300      	str	r3, [sp, #0]
 8009fc4:	9307      	str	r3, [sp, #28]
 8009fc6:	461a      	mov	r2, r3
 8009fc8:	920e      	str	r2, [sp, #56]	@ 0x38
 8009fca:	e00b      	b.n	8009fe4 <_dtoa_r+0x254>
 8009fcc:	2301      	movs	r3, #1
 8009fce:	e7f3      	b.n	8009fb8 <_dtoa_r+0x228>
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009fd4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009fd6:	18fb      	adds	r3, r7, r3
 8009fd8:	9300      	str	r3, [sp, #0]
 8009fda:	3301      	adds	r3, #1
 8009fdc:	2b01      	cmp	r3, #1
 8009fde:	9307      	str	r3, [sp, #28]
 8009fe0:	bfb8      	it	lt
 8009fe2:	2301      	movlt	r3, #1
 8009fe4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009fe8:	2100      	movs	r1, #0
 8009fea:	2204      	movs	r2, #4
 8009fec:	f102 0514 	add.w	r5, r2, #20
 8009ff0:	429d      	cmp	r5, r3
 8009ff2:	d91f      	bls.n	800a034 <_dtoa_r+0x2a4>
 8009ff4:	6041      	str	r1, [r0, #4]
 8009ff6:	4658      	mov	r0, fp
 8009ff8:	f000 fd8e 	bl	800ab18 <_Balloc>
 8009ffc:	4682      	mov	sl, r0
 8009ffe:	2800      	cmp	r0, #0
 800a000:	d13c      	bne.n	800a07c <_dtoa_r+0x2ec>
 800a002:	4b1b      	ldr	r3, [pc, #108]	@ (800a070 <_dtoa_r+0x2e0>)
 800a004:	4602      	mov	r2, r0
 800a006:	f240 11af 	movw	r1, #431	@ 0x1af
 800a00a:	e6d8      	b.n	8009dbe <_dtoa_r+0x2e>
 800a00c:	2301      	movs	r3, #1
 800a00e:	e7e0      	b.n	8009fd2 <_dtoa_r+0x242>
 800a010:	2401      	movs	r4, #1
 800a012:	2300      	movs	r3, #0
 800a014:	9309      	str	r3, [sp, #36]	@ 0x24
 800a016:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a018:	f04f 33ff 	mov.w	r3, #4294967295
 800a01c:	9300      	str	r3, [sp, #0]
 800a01e:	9307      	str	r3, [sp, #28]
 800a020:	2200      	movs	r2, #0
 800a022:	2312      	movs	r3, #18
 800a024:	e7d0      	b.n	8009fc8 <_dtoa_r+0x238>
 800a026:	2301      	movs	r3, #1
 800a028:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a02a:	e7f5      	b.n	800a018 <_dtoa_r+0x288>
 800a02c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a02e:	9300      	str	r3, [sp, #0]
 800a030:	9307      	str	r3, [sp, #28]
 800a032:	e7d7      	b.n	8009fe4 <_dtoa_r+0x254>
 800a034:	3101      	adds	r1, #1
 800a036:	0052      	lsls	r2, r2, #1
 800a038:	e7d8      	b.n	8009fec <_dtoa_r+0x25c>
 800a03a:	bf00      	nop
 800a03c:	f3af 8000 	nop.w
 800a040:	636f4361 	.word	0x636f4361
 800a044:	3fd287a7 	.word	0x3fd287a7
 800a048:	8b60c8b3 	.word	0x8b60c8b3
 800a04c:	3fc68a28 	.word	0x3fc68a28
 800a050:	509f79fb 	.word	0x509f79fb
 800a054:	3fd34413 	.word	0x3fd34413
 800a058:	0800c1a2 	.word	0x0800c1a2
 800a05c:	0800c1b9 	.word	0x0800c1b9
 800a060:	7ff00000 	.word	0x7ff00000
 800a064:	0800c172 	.word	0x0800c172
 800a068:	3ff80000 	.word	0x3ff80000
 800a06c:	0800c2b0 	.word	0x0800c2b0
 800a070:	0800c211 	.word	0x0800c211
 800a074:	0800c19e 	.word	0x0800c19e
 800a078:	0800c171 	.word	0x0800c171
 800a07c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a080:	6018      	str	r0, [r3, #0]
 800a082:	9b07      	ldr	r3, [sp, #28]
 800a084:	2b0e      	cmp	r3, #14
 800a086:	f200 80a4 	bhi.w	800a1d2 <_dtoa_r+0x442>
 800a08a:	2c00      	cmp	r4, #0
 800a08c:	f000 80a1 	beq.w	800a1d2 <_dtoa_r+0x442>
 800a090:	2f00      	cmp	r7, #0
 800a092:	dd33      	ble.n	800a0fc <_dtoa_r+0x36c>
 800a094:	4bad      	ldr	r3, [pc, #692]	@ (800a34c <_dtoa_r+0x5bc>)
 800a096:	f007 020f 	and.w	r2, r7, #15
 800a09a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a09e:	ed93 7b00 	vldr	d7, [r3]
 800a0a2:	05f8      	lsls	r0, r7, #23
 800a0a4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a0a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a0ac:	d516      	bpl.n	800a0dc <_dtoa_r+0x34c>
 800a0ae:	4ba8      	ldr	r3, [pc, #672]	@ (800a350 <_dtoa_r+0x5c0>)
 800a0b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a0b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a0b8:	f7f6 fbf0 	bl	800089c <__aeabi_ddiv>
 800a0bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0c0:	f004 040f 	and.w	r4, r4, #15
 800a0c4:	2603      	movs	r6, #3
 800a0c6:	4da2      	ldr	r5, [pc, #648]	@ (800a350 <_dtoa_r+0x5c0>)
 800a0c8:	b954      	cbnz	r4, 800a0e0 <_dtoa_r+0x350>
 800a0ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a0d2:	f7f6 fbe3 	bl	800089c <__aeabi_ddiv>
 800a0d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0da:	e028      	b.n	800a12e <_dtoa_r+0x39e>
 800a0dc:	2602      	movs	r6, #2
 800a0de:	e7f2      	b.n	800a0c6 <_dtoa_r+0x336>
 800a0e0:	07e1      	lsls	r1, r4, #31
 800a0e2:	d508      	bpl.n	800a0f6 <_dtoa_r+0x366>
 800a0e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a0e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a0ec:	f7f6 faac 	bl	8000648 <__aeabi_dmul>
 800a0f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a0f4:	3601      	adds	r6, #1
 800a0f6:	1064      	asrs	r4, r4, #1
 800a0f8:	3508      	adds	r5, #8
 800a0fa:	e7e5      	b.n	800a0c8 <_dtoa_r+0x338>
 800a0fc:	f000 80d2 	beq.w	800a2a4 <_dtoa_r+0x514>
 800a100:	427c      	negs	r4, r7
 800a102:	4b92      	ldr	r3, [pc, #584]	@ (800a34c <_dtoa_r+0x5bc>)
 800a104:	4d92      	ldr	r5, [pc, #584]	@ (800a350 <_dtoa_r+0x5c0>)
 800a106:	f004 020f 	and.w	r2, r4, #15
 800a10a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a10e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a112:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a116:	f7f6 fa97 	bl	8000648 <__aeabi_dmul>
 800a11a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a11e:	1124      	asrs	r4, r4, #4
 800a120:	2300      	movs	r3, #0
 800a122:	2602      	movs	r6, #2
 800a124:	2c00      	cmp	r4, #0
 800a126:	f040 80b2 	bne.w	800a28e <_dtoa_r+0x4fe>
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d1d3      	bne.n	800a0d6 <_dtoa_r+0x346>
 800a12e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a130:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a134:	2b00      	cmp	r3, #0
 800a136:	f000 80b7 	beq.w	800a2a8 <_dtoa_r+0x518>
 800a13a:	4b86      	ldr	r3, [pc, #536]	@ (800a354 <_dtoa_r+0x5c4>)
 800a13c:	2200      	movs	r2, #0
 800a13e:	4620      	mov	r0, r4
 800a140:	4629      	mov	r1, r5
 800a142:	f7f6 fcf3 	bl	8000b2c <__aeabi_dcmplt>
 800a146:	2800      	cmp	r0, #0
 800a148:	f000 80ae 	beq.w	800a2a8 <_dtoa_r+0x518>
 800a14c:	9b07      	ldr	r3, [sp, #28]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	f000 80aa 	beq.w	800a2a8 <_dtoa_r+0x518>
 800a154:	9b00      	ldr	r3, [sp, #0]
 800a156:	2b00      	cmp	r3, #0
 800a158:	dd37      	ble.n	800a1ca <_dtoa_r+0x43a>
 800a15a:	1e7b      	subs	r3, r7, #1
 800a15c:	9304      	str	r3, [sp, #16]
 800a15e:	4620      	mov	r0, r4
 800a160:	4b7d      	ldr	r3, [pc, #500]	@ (800a358 <_dtoa_r+0x5c8>)
 800a162:	2200      	movs	r2, #0
 800a164:	4629      	mov	r1, r5
 800a166:	f7f6 fa6f 	bl	8000648 <__aeabi_dmul>
 800a16a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a16e:	9c00      	ldr	r4, [sp, #0]
 800a170:	3601      	adds	r6, #1
 800a172:	4630      	mov	r0, r6
 800a174:	f7f6 f9fe 	bl	8000574 <__aeabi_i2d>
 800a178:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a17c:	f7f6 fa64 	bl	8000648 <__aeabi_dmul>
 800a180:	4b76      	ldr	r3, [pc, #472]	@ (800a35c <_dtoa_r+0x5cc>)
 800a182:	2200      	movs	r2, #0
 800a184:	f7f6 f8aa 	bl	80002dc <__adddf3>
 800a188:	4605      	mov	r5, r0
 800a18a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a18e:	2c00      	cmp	r4, #0
 800a190:	f040 808d 	bne.w	800a2ae <_dtoa_r+0x51e>
 800a194:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a198:	4b71      	ldr	r3, [pc, #452]	@ (800a360 <_dtoa_r+0x5d0>)
 800a19a:	2200      	movs	r2, #0
 800a19c:	f7f6 f89c 	bl	80002d8 <__aeabi_dsub>
 800a1a0:	4602      	mov	r2, r0
 800a1a2:	460b      	mov	r3, r1
 800a1a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a1a8:	462a      	mov	r2, r5
 800a1aa:	4633      	mov	r3, r6
 800a1ac:	f7f6 fcdc 	bl	8000b68 <__aeabi_dcmpgt>
 800a1b0:	2800      	cmp	r0, #0
 800a1b2:	f040 828b 	bne.w	800a6cc <_dtoa_r+0x93c>
 800a1b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1ba:	462a      	mov	r2, r5
 800a1bc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a1c0:	f7f6 fcb4 	bl	8000b2c <__aeabi_dcmplt>
 800a1c4:	2800      	cmp	r0, #0
 800a1c6:	f040 8128 	bne.w	800a41a <_dtoa_r+0x68a>
 800a1ca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a1ce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a1d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	f2c0 815a 	blt.w	800a48e <_dtoa_r+0x6fe>
 800a1da:	2f0e      	cmp	r7, #14
 800a1dc:	f300 8157 	bgt.w	800a48e <_dtoa_r+0x6fe>
 800a1e0:	4b5a      	ldr	r3, [pc, #360]	@ (800a34c <_dtoa_r+0x5bc>)
 800a1e2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a1e6:	ed93 7b00 	vldr	d7, [r3]
 800a1ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	ed8d 7b00 	vstr	d7, [sp]
 800a1f2:	da03      	bge.n	800a1fc <_dtoa_r+0x46c>
 800a1f4:	9b07      	ldr	r3, [sp, #28]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	f340 8101 	ble.w	800a3fe <_dtoa_r+0x66e>
 800a1fc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a200:	4656      	mov	r6, sl
 800a202:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a206:	4620      	mov	r0, r4
 800a208:	4629      	mov	r1, r5
 800a20a:	f7f6 fb47 	bl	800089c <__aeabi_ddiv>
 800a20e:	f7f6 fccb 	bl	8000ba8 <__aeabi_d2iz>
 800a212:	4680      	mov	r8, r0
 800a214:	f7f6 f9ae 	bl	8000574 <__aeabi_i2d>
 800a218:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a21c:	f7f6 fa14 	bl	8000648 <__aeabi_dmul>
 800a220:	4602      	mov	r2, r0
 800a222:	460b      	mov	r3, r1
 800a224:	4620      	mov	r0, r4
 800a226:	4629      	mov	r1, r5
 800a228:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a22c:	f7f6 f854 	bl	80002d8 <__aeabi_dsub>
 800a230:	f806 4b01 	strb.w	r4, [r6], #1
 800a234:	9d07      	ldr	r5, [sp, #28]
 800a236:	eba6 040a 	sub.w	r4, r6, sl
 800a23a:	42a5      	cmp	r5, r4
 800a23c:	4602      	mov	r2, r0
 800a23e:	460b      	mov	r3, r1
 800a240:	f040 8117 	bne.w	800a472 <_dtoa_r+0x6e2>
 800a244:	f7f6 f84a 	bl	80002dc <__adddf3>
 800a248:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a24c:	4604      	mov	r4, r0
 800a24e:	460d      	mov	r5, r1
 800a250:	f7f6 fc8a 	bl	8000b68 <__aeabi_dcmpgt>
 800a254:	2800      	cmp	r0, #0
 800a256:	f040 80f9 	bne.w	800a44c <_dtoa_r+0x6bc>
 800a25a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a25e:	4620      	mov	r0, r4
 800a260:	4629      	mov	r1, r5
 800a262:	f7f6 fc59 	bl	8000b18 <__aeabi_dcmpeq>
 800a266:	b118      	cbz	r0, 800a270 <_dtoa_r+0x4e0>
 800a268:	f018 0f01 	tst.w	r8, #1
 800a26c:	f040 80ee 	bne.w	800a44c <_dtoa_r+0x6bc>
 800a270:	4649      	mov	r1, r9
 800a272:	4658      	mov	r0, fp
 800a274:	f000 fc90 	bl	800ab98 <_Bfree>
 800a278:	2300      	movs	r3, #0
 800a27a:	7033      	strb	r3, [r6, #0]
 800a27c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a27e:	3701      	adds	r7, #1
 800a280:	601f      	str	r7, [r3, #0]
 800a282:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a284:	2b00      	cmp	r3, #0
 800a286:	f000 831d 	beq.w	800a8c4 <_dtoa_r+0xb34>
 800a28a:	601e      	str	r6, [r3, #0]
 800a28c:	e31a      	b.n	800a8c4 <_dtoa_r+0xb34>
 800a28e:	07e2      	lsls	r2, r4, #31
 800a290:	d505      	bpl.n	800a29e <_dtoa_r+0x50e>
 800a292:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a296:	f7f6 f9d7 	bl	8000648 <__aeabi_dmul>
 800a29a:	3601      	adds	r6, #1
 800a29c:	2301      	movs	r3, #1
 800a29e:	1064      	asrs	r4, r4, #1
 800a2a0:	3508      	adds	r5, #8
 800a2a2:	e73f      	b.n	800a124 <_dtoa_r+0x394>
 800a2a4:	2602      	movs	r6, #2
 800a2a6:	e742      	b.n	800a12e <_dtoa_r+0x39e>
 800a2a8:	9c07      	ldr	r4, [sp, #28]
 800a2aa:	9704      	str	r7, [sp, #16]
 800a2ac:	e761      	b.n	800a172 <_dtoa_r+0x3e2>
 800a2ae:	4b27      	ldr	r3, [pc, #156]	@ (800a34c <_dtoa_r+0x5bc>)
 800a2b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a2b2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a2b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a2ba:	4454      	add	r4, sl
 800a2bc:	2900      	cmp	r1, #0
 800a2be:	d053      	beq.n	800a368 <_dtoa_r+0x5d8>
 800a2c0:	4928      	ldr	r1, [pc, #160]	@ (800a364 <_dtoa_r+0x5d4>)
 800a2c2:	2000      	movs	r0, #0
 800a2c4:	f7f6 faea 	bl	800089c <__aeabi_ddiv>
 800a2c8:	4633      	mov	r3, r6
 800a2ca:	462a      	mov	r2, r5
 800a2cc:	f7f6 f804 	bl	80002d8 <__aeabi_dsub>
 800a2d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a2d4:	4656      	mov	r6, sl
 800a2d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2da:	f7f6 fc65 	bl	8000ba8 <__aeabi_d2iz>
 800a2de:	4605      	mov	r5, r0
 800a2e0:	f7f6 f948 	bl	8000574 <__aeabi_i2d>
 800a2e4:	4602      	mov	r2, r0
 800a2e6:	460b      	mov	r3, r1
 800a2e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2ec:	f7f5 fff4 	bl	80002d8 <__aeabi_dsub>
 800a2f0:	3530      	adds	r5, #48	@ 0x30
 800a2f2:	4602      	mov	r2, r0
 800a2f4:	460b      	mov	r3, r1
 800a2f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a2fa:	f806 5b01 	strb.w	r5, [r6], #1
 800a2fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a302:	f7f6 fc13 	bl	8000b2c <__aeabi_dcmplt>
 800a306:	2800      	cmp	r0, #0
 800a308:	d171      	bne.n	800a3ee <_dtoa_r+0x65e>
 800a30a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a30e:	4911      	ldr	r1, [pc, #68]	@ (800a354 <_dtoa_r+0x5c4>)
 800a310:	2000      	movs	r0, #0
 800a312:	f7f5 ffe1 	bl	80002d8 <__aeabi_dsub>
 800a316:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a31a:	f7f6 fc07 	bl	8000b2c <__aeabi_dcmplt>
 800a31e:	2800      	cmp	r0, #0
 800a320:	f040 8095 	bne.w	800a44e <_dtoa_r+0x6be>
 800a324:	42a6      	cmp	r6, r4
 800a326:	f43f af50 	beq.w	800a1ca <_dtoa_r+0x43a>
 800a32a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a32e:	4b0a      	ldr	r3, [pc, #40]	@ (800a358 <_dtoa_r+0x5c8>)
 800a330:	2200      	movs	r2, #0
 800a332:	f7f6 f989 	bl	8000648 <__aeabi_dmul>
 800a336:	4b08      	ldr	r3, [pc, #32]	@ (800a358 <_dtoa_r+0x5c8>)
 800a338:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a33c:	2200      	movs	r2, #0
 800a33e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a342:	f7f6 f981 	bl	8000648 <__aeabi_dmul>
 800a346:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a34a:	e7c4      	b.n	800a2d6 <_dtoa_r+0x546>
 800a34c:	0800c2b0 	.word	0x0800c2b0
 800a350:	0800c288 	.word	0x0800c288
 800a354:	3ff00000 	.word	0x3ff00000
 800a358:	40240000 	.word	0x40240000
 800a35c:	401c0000 	.word	0x401c0000
 800a360:	40140000 	.word	0x40140000
 800a364:	3fe00000 	.word	0x3fe00000
 800a368:	4631      	mov	r1, r6
 800a36a:	4628      	mov	r0, r5
 800a36c:	f7f6 f96c 	bl	8000648 <__aeabi_dmul>
 800a370:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a374:	9415      	str	r4, [sp, #84]	@ 0x54
 800a376:	4656      	mov	r6, sl
 800a378:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a37c:	f7f6 fc14 	bl	8000ba8 <__aeabi_d2iz>
 800a380:	4605      	mov	r5, r0
 800a382:	f7f6 f8f7 	bl	8000574 <__aeabi_i2d>
 800a386:	4602      	mov	r2, r0
 800a388:	460b      	mov	r3, r1
 800a38a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a38e:	f7f5 ffa3 	bl	80002d8 <__aeabi_dsub>
 800a392:	3530      	adds	r5, #48	@ 0x30
 800a394:	f806 5b01 	strb.w	r5, [r6], #1
 800a398:	4602      	mov	r2, r0
 800a39a:	460b      	mov	r3, r1
 800a39c:	42a6      	cmp	r6, r4
 800a39e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a3a2:	f04f 0200 	mov.w	r2, #0
 800a3a6:	d124      	bne.n	800a3f2 <_dtoa_r+0x662>
 800a3a8:	4bac      	ldr	r3, [pc, #688]	@ (800a65c <_dtoa_r+0x8cc>)
 800a3aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a3ae:	f7f5 ff95 	bl	80002dc <__adddf3>
 800a3b2:	4602      	mov	r2, r0
 800a3b4:	460b      	mov	r3, r1
 800a3b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3ba:	f7f6 fbd5 	bl	8000b68 <__aeabi_dcmpgt>
 800a3be:	2800      	cmp	r0, #0
 800a3c0:	d145      	bne.n	800a44e <_dtoa_r+0x6be>
 800a3c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a3c6:	49a5      	ldr	r1, [pc, #660]	@ (800a65c <_dtoa_r+0x8cc>)
 800a3c8:	2000      	movs	r0, #0
 800a3ca:	f7f5 ff85 	bl	80002d8 <__aeabi_dsub>
 800a3ce:	4602      	mov	r2, r0
 800a3d0:	460b      	mov	r3, r1
 800a3d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3d6:	f7f6 fba9 	bl	8000b2c <__aeabi_dcmplt>
 800a3da:	2800      	cmp	r0, #0
 800a3dc:	f43f aef5 	beq.w	800a1ca <_dtoa_r+0x43a>
 800a3e0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a3e2:	1e73      	subs	r3, r6, #1
 800a3e4:	9315      	str	r3, [sp, #84]	@ 0x54
 800a3e6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a3ea:	2b30      	cmp	r3, #48	@ 0x30
 800a3ec:	d0f8      	beq.n	800a3e0 <_dtoa_r+0x650>
 800a3ee:	9f04      	ldr	r7, [sp, #16]
 800a3f0:	e73e      	b.n	800a270 <_dtoa_r+0x4e0>
 800a3f2:	4b9b      	ldr	r3, [pc, #620]	@ (800a660 <_dtoa_r+0x8d0>)
 800a3f4:	f7f6 f928 	bl	8000648 <__aeabi_dmul>
 800a3f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a3fc:	e7bc      	b.n	800a378 <_dtoa_r+0x5e8>
 800a3fe:	d10c      	bne.n	800a41a <_dtoa_r+0x68a>
 800a400:	4b98      	ldr	r3, [pc, #608]	@ (800a664 <_dtoa_r+0x8d4>)
 800a402:	2200      	movs	r2, #0
 800a404:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a408:	f7f6 f91e 	bl	8000648 <__aeabi_dmul>
 800a40c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a410:	f7f6 fba0 	bl	8000b54 <__aeabi_dcmpge>
 800a414:	2800      	cmp	r0, #0
 800a416:	f000 8157 	beq.w	800a6c8 <_dtoa_r+0x938>
 800a41a:	2400      	movs	r4, #0
 800a41c:	4625      	mov	r5, r4
 800a41e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a420:	43db      	mvns	r3, r3
 800a422:	9304      	str	r3, [sp, #16]
 800a424:	4656      	mov	r6, sl
 800a426:	2700      	movs	r7, #0
 800a428:	4621      	mov	r1, r4
 800a42a:	4658      	mov	r0, fp
 800a42c:	f000 fbb4 	bl	800ab98 <_Bfree>
 800a430:	2d00      	cmp	r5, #0
 800a432:	d0dc      	beq.n	800a3ee <_dtoa_r+0x65e>
 800a434:	b12f      	cbz	r7, 800a442 <_dtoa_r+0x6b2>
 800a436:	42af      	cmp	r7, r5
 800a438:	d003      	beq.n	800a442 <_dtoa_r+0x6b2>
 800a43a:	4639      	mov	r1, r7
 800a43c:	4658      	mov	r0, fp
 800a43e:	f000 fbab 	bl	800ab98 <_Bfree>
 800a442:	4629      	mov	r1, r5
 800a444:	4658      	mov	r0, fp
 800a446:	f000 fba7 	bl	800ab98 <_Bfree>
 800a44a:	e7d0      	b.n	800a3ee <_dtoa_r+0x65e>
 800a44c:	9704      	str	r7, [sp, #16]
 800a44e:	4633      	mov	r3, r6
 800a450:	461e      	mov	r6, r3
 800a452:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a456:	2a39      	cmp	r2, #57	@ 0x39
 800a458:	d107      	bne.n	800a46a <_dtoa_r+0x6da>
 800a45a:	459a      	cmp	sl, r3
 800a45c:	d1f8      	bne.n	800a450 <_dtoa_r+0x6c0>
 800a45e:	9a04      	ldr	r2, [sp, #16]
 800a460:	3201      	adds	r2, #1
 800a462:	9204      	str	r2, [sp, #16]
 800a464:	2230      	movs	r2, #48	@ 0x30
 800a466:	f88a 2000 	strb.w	r2, [sl]
 800a46a:	781a      	ldrb	r2, [r3, #0]
 800a46c:	3201      	adds	r2, #1
 800a46e:	701a      	strb	r2, [r3, #0]
 800a470:	e7bd      	b.n	800a3ee <_dtoa_r+0x65e>
 800a472:	4b7b      	ldr	r3, [pc, #492]	@ (800a660 <_dtoa_r+0x8d0>)
 800a474:	2200      	movs	r2, #0
 800a476:	f7f6 f8e7 	bl	8000648 <__aeabi_dmul>
 800a47a:	2200      	movs	r2, #0
 800a47c:	2300      	movs	r3, #0
 800a47e:	4604      	mov	r4, r0
 800a480:	460d      	mov	r5, r1
 800a482:	f7f6 fb49 	bl	8000b18 <__aeabi_dcmpeq>
 800a486:	2800      	cmp	r0, #0
 800a488:	f43f aebb 	beq.w	800a202 <_dtoa_r+0x472>
 800a48c:	e6f0      	b.n	800a270 <_dtoa_r+0x4e0>
 800a48e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a490:	2a00      	cmp	r2, #0
 800a492:	f000 80db 	beq.w	800a64c <_dtoa_r+0x8bc>
 800a496:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a498:	2a01      	cmp	r2, #1
 800a49a:	f300 80bf 	bgt.w	800a61c <_dtoa_r+0x88c>
 800a49e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a4a0:	2a00      	cmp	r2, #0
 800a4a2:	f000 80b7 	beq.w	800a614 <_dtoa_r+0x884>
 800a4a6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a4aa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a4ac:	4646      	mov	r6, r8
 800a4ae:	9a08      	ldr	r2, [sp, #32]
 800a4b0:	2101      	movs	r1, #1
 800a4b2:	441a      	add	r2, r3
 800a4b4:	4658      	mov	r0, fp
 800a4b6:	4498      	add	r8, r3
 800a4b8:	9208      	str	r2, [sp, #32]
 800a4ba:	f000 fc21 	bl	800ad00 <__i2b>
 800a4be:	4605      	mov	r5, r0
 800a4c0:	b15e      	cbz	r6, 800a4da <_dtoa_r+0x74a>
 800a4c2:	9b08      	ldr	r3, [sp, #32]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	dd08      	ble.n	800a4da <_dtoa_r+0x74a>
 800a4c8:	42b3      	cmp	r3, r6
 800a4ca:	9a08      	ldr	r2, [sp, #32]
 800a4cc:	bfa8      	it	ge
 800a4ce:	4633      	movge	r3, r6
 800a4d0:	eba8 0803 	sub.w	r8, r8, r3
 800a4d4:	1af6      	subs	r6, r6, r3
 800a4d6:	1ad3      	subs	r3, r2, r3
 800a4d8:	9308      	str	r3, [sp, #32]
 800a4da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a4dc:	b1f3      	cbz	r3, 800a51c <_dtoa_r+0x78c>
 800a4de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	f000 80b7 	beq.w	800a654 <_dtoa_r+0x8c4>
 800a4e6:	b18c      	cbz	r4, 800a50c <_dtoa_r+0x77c>
 800a4e8:	4629      	mov	r1, r5
 800a4ea:	4622      	mov	r2, r4
 800a4ec:	4658      	mov	r0, fp
 800a4ee:	f000 fcc7 	bl	800ae80 <__pow5mult>
 800a4f2:	464a      	mov	r2, r9
 800a4f4:	4601      	mov	r1, r0
 800a4f6:	4605      	mov	r5, r0
 800a4f8:	4658      	mov	r0, fp
 800a4fa:	f000 fc17 	bl	800ad2c <__multiply>
 800a4fe:	4649      	mov	r1, r9
 800a500:	9004      	str	r0, [sp, #16]
 800a502:	4658      	mov	r0, fp
 800a504:	f000 fb48 	bl	800ab98 <_Bfree>
 800a508:	9b04      	ldr	r3, [sp, #16]
 800a50a:	4699      	mov	r9, r3
 800a50c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a50e:	1b1a      	subs	r2, r3, r4
 800a510:	d004      	beq.n	800a51c <_dtoa_r+0x78c>
 800a512:	4649      	mov	r1, r9
 800a514:	4658      	mov	r0, fp
 800a516:	f000 fcb3 	bl	800ae80 <__pow5mult>
 800a51a:	4681      	mov	r9, r0
 800a51c:	2101      	movs	r1, #1
 800a51e:	4658      	mov	r0, fp
 800a520:	f000 fbee 	bl	800ad00 <__i2b>
 800a524:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a526:	4604      	mov	r4, r0
 800a528:	2b00      	cmp	r3, #0
 800a52a:	f000 81cf 	beq.w	800a8cc <_dtoa_r+0xb3c>
 800a52e:	461a      	mov	r2, r3
 800a530:	4601      	mov	r1, r0
 800a532:	4658      	mov	r0, fp
 800a534:	f000 fca4 	bl	800ae80 <__pow5mult>
 800a538:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a53a:	2b01      	cmp	r3, #1
 800a53c:	4604      	mov	r4, r0
 800a53e:	f300 8095 	bgt.w	800a66c <_dtoa_r+0x8dc>
 800a542:	9b02      	ldr	r3, [sp, #8]
 800a544:	2b00      	cmp	r3, #0
 800a546:	f040 8087 	bne.w	800a658 <_dtoa_r+0x8c8>
 800a54a:	9b03      	ldr	r3, [sp, #12]
 800a54c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a550:	2b00      	cmp	r3, #0
 800a552:	f040 8089 	bne.w	800a668 <_dtoa_r+0x8d8>
 800a556:	9b03      	ldr	r3, [sp, #12]
 800a558:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a55c:	0d1b      	lsrs	r3, r3, #20
 800a55e:	051b      	lsls	r3, r3, #20
 800a560:	b12b      	cbz	r3, 800a56e <_dtoa_r+0x7de>
 800a562:	9b08      	ldr	r3, [sp, #32]
 800a564:	3301      	adds	r3, #1
 800a566:	9308      	str	r3, [sp, #32]
 800a568:	f108 0801 	add.w	r8, r8, #1
 800a56c:	2301      	movs	r3, #1
 800a56e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a570:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a572:	2b00      	cmp	r3, #0
 800a574:	f000 81b0 	beq.w	800a8d8 <_dtoa_r+0xb48>
 800a578:	6923      	ldr	r3, [r4, #16]
 800a57a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a57e:	6918      	ldr	r0, [r3, #16]
 800a580:	f000 fb72 	bl	800ac68 <__hi0bits>
 800a584:	f1c0 0020 	rsb	r0, r0, #32
 800a588:	9b08      	ldr	r3, [sp, #32]
 800a58a:	4418      	add	r0, r3
 800a58c:	f010 001f 	ands.w	r0, r0, #31
 800a590:	d077      	beq.n	800a682 <_dtoa_r+0x8f2>
 800a592:	f1c0 0320 	rsb	r3, r0, #32
 800a596:	2b04      	cmp	r3, #4
 800a598:	dd6b      	ble.n	800a672 <_dtoa_r+0x8e2>
 800a59a:	9b08      	ldr	r3, [sp, #32]
 800a59c:	f1c0 001c 	rsb	r0, r0, #28
 800a5a0:	4403      	add	r3, r0
 800a5a2:	4480      	add	r8, r0
 800a5a4:	4406      	add	r6, r0
 800a5a6:	9308      	str	r3, [sp, #32]
 800a5a8:	f1b8 0f00 	cmp.w	r8, #0
 800a5ac:	dd05      	ble.n	800a5ba <_dtoa_r+0x82a>
 800a5ae:	4649      	mov	r1, r9
 800a5b0:	4642      	mov	r2, r8
 800a5b2:	4658      	mov	r0, fp
 800a5b4:	f000 fcbe 	bl	800af34 <__lshift>
 800a5b8:	4681      	mov	r9, r0
 800a5ba:	9b08      	ldr	r3, [sp, #32]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	dd05      	ble.n	800a5cc <_dtoa_r+0x83c>
 800a5c0:	4621      	mov	r1, r4
 800a5c2:	461a      	mov	r2, r3
 800a5c4:	4658      	mov	r0, fp
 800a5c6:	f000 fcb5 	bl	800af34 <__lshift>
 800a5ca:	4604      	mov	r4, r0
 800a5cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d059      	beq.n	800a686 <_dtoa_r+0x8f6>
 800a5d2:	4621      	mov	r1, r4
 800a5d4:	4648      	mov	r0, r9
 800a5d6:	f000 fd19 	bl	800b00c <__mcmp>
 800a5da:	2800      	cmp	r0, #0
 800a5dc:	da53      	bge.n	800a686 <_dtoa_r+0x8f6>
 800a5de:	1e7b      	subs	r3, r7, #1
 800a5e0:	9304      	str	r3, [sp, #16]
 800a5e2:	4649      	mov	r1, r9
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	220a      	movs	r2, #10
 800a5e8:	4658      	mov	r0, fp
 800a5ea:	f000 faf7 	bl	800abdc <__multadd>
 800a5ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5f0:	4681      	mov	r9, r0
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	f000 8172 	beq.w	800a8dc <_dtoa_r+0xb4c>
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	4629      	mov	r1, r5
 800a5fc:	220a      	movs	r2, #10
 800a5fe:	4658      	mov	r0, fp
 800a600:	f000 faec 	bl	800abdc <__multadd>
 800a604:	9b00      	ldr	r3, [sp, #0]
 800a606:	2b00      	cmp	r3, #0
 800a608:	4605      	mov	r5, r0
 800a60a:	dc67      	bgt.n	800a6dc <_dtoa_r+0x94c>
 800a60c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a60e:	2b02      	cmp	r3, #2
 800a610:	dc41      	bgt.n	800a696 <_dtoa_r+0x906>
 800a612:	e063      	b.n	800a6dc <_dtoa_r+0x94c>
 800a614:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a616:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a61a:	e746      	b.n	800a4aa <_dtoa_r+0x71a>
 800a61c:	9b07      	ldr	r3, [sp, #28]
 800a61e:	1e5c      	subs	r4, r3, #1
 800a620:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a622:	42a3      	cmp	r3, r4
 800a624:	bfbf      	itttt	lt
 800a626:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a628:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a62a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a62c:	1ae3      	sublt	r3, r4, r3
 800a62e:	bfb4      	ite	lt
 800a630:	18d2      	addlt	r2, r2, r3
 800a632:	1b1c      	subge	r4, r3, r4
 800a634:	9b07      	ldr	r3, [sp, #28]
 800a636:	bfbc      	itt	lt
 800a638:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a63a:	2400      	movlt	r4, #0
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	bfb5      	itete	lt
 800a640:	eba8 0603 	sublt.w	r6, r8, r3
 800a644:	9b07      	ldrge	r3, [sp, #28]
 800a646:	2300      	movlt	r3, #0
 800a648:	4646      	movge	r6, r8
 800a64a:	e730      	b.n	800a4ae <_dtoa_r+0x71e>
 800a64c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a64e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a650:	4646      	mov	r6, r8
 800a652:	e735      	b.n	800a4c0 <_dtoa_r+0x730>
 800a654:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a656:	e75c      	b.n	800a512 <_dtoa_r+0x782>
 800a658:	2300      	movs	r3, #0
 800a65a:	e788      	b.n	800a56e <_dtoa_r+0x7de>
 800a65c:	3fe00000 	.word	0x3fe00000
 800a660:	40240000 	.word	0x40240000
 800a664:	40140000 	.word	0x40140000
 800a668:	9b02      	ldr	r3, [sp, #8]
 800a66a:	e780      	b.n	800a56e <_dtoa_r+0x7de>
 800a66c:	2300      	movs	r3, #0
 800a66e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a670:	e782      	b.n	800a578 <_dtoa_r+0x7e8>
 800a672:	d099      	beq.n	800a5a8 <_dtoa_r+0x818>
 800a674:	9a08      	ldr	r2, [sp, #32]
 800a676:	331c      	adds	r3, #28
 800a678:	441a      	add	r2, r3
 800a67a:	4498      	add	r8, r3
 800a67c:	441e      	add	r6, r3
 800a67e:	9208      	str	r2, [sp, #32]
 800a680:	e792      	b.n	800a5a8 <_dtoa_r+0x818>
 800a682:	4603      	mov	r3, r0
 800a684:	e7f6      	b.n	800a674 <_dtoa_r+0x8e4>
 800a686:	9b07      	ldr	r3, [sp, #28]
 800a688:	9704      	str	r7, [sp, #16]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	dc20      	bgt.n	800a6d0 <_dtoa_r+0x940>
 800a68e:	9300      	str	r3, [sp, #0]
 800a690:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a692:	2b02      	cmp	r3, #2
 800a694:	dd1e      	ble.n	800a6d4 <_dtoa_r+0x944>
 800a696:	9b00      	ldr	r3, [sp, #0]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	f47f aec0 	bne.w	800a41e <_dtoa_r+0x68e>
 800a69e:	4621      	mov	r1, r4
 800a6a0:	2205      	movs	r2, #5
 800a6a2:	4658      	mov	r0, fp
 800a6a4:	f000 fa9a 	bl	800abdc <__multadd>
 800a6a8:	4601      	mov	r1, r0
 800a6aa:	4604      	mov	r4, r0
 800a6ac:	4648      	mov	r0, r9
 800a6ae:	f000 fcad 	bl	800b00c <__mcmp>
 800a6b2:	2800      	cmp	r0, #0
 800a6b4:	f77f aeb3 	ble.w	800a41e <_dtoa_r+0x68e>
 800a6b8:	4656      	mov	r6, sl
 800a6ba:	2331      	movs	r3, #49	@ 0x31
 800a6bc:	f806 3b01 	strb.w	r3, [r6], #1
 800a6c0:	9b04      	ldr	r3, [sp, #16]
 800a6c2:	3301      	adds	r3, #1
 800a6c4:	9304      	str	r3, [sp, #16]
 800a6c6:	e6ae      	b.n	800a426 <_dtoa_r+0x696>
 800a6c8:	9c07      	ldr	r4, [sp, #28]
 800a6ca:	9704      	str	r7, [sp, #16]
 800a6cc:	4625      	mov	r5, r4
 800a6ce:	e7f3      	b.n	800a6b8 <_dtoa_r+0x928>
 800a6d0:	9b07      	ldr	r3, [sp, #28]
 800a6d2:	9300      	str	r3, [sp, #0]
 800a6d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	f000 8104 	beq.w	800a8e4 <_dtoa_r+0xb54>
 800a6dc:	2e00      	cmp	r6, #0
 800a6de:	dd05      	ble.n	800a6ec <_dtoa_r+0x95c>
 800a6e0:	4629      	mov	r1, r5
 800a6e2:	4632      	mov	r2, r6
 800a6e4:	4658      	mov	r0, fp
 800a6e6:	f000 fc25 	bl	800af34 <__lshift>
 800a6ea:	4605      	mov	r5, r0
 800a6ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d05a      	beq.n	800a7a8 <_dtoa_r+0xa18>
 800a6f2:	6869      	ldr	r1, [r5, #4]
 800a6f4:	4658      	mov	r0, fp
 800a6f6:	f000 fa0f 	bl	800ab18 <_Balloc>
 800a6fa:	4606      	mov	r6, r0
 800a6fc:	b928      	cbnz	r0, 800a70a <_dtoa_r+0x97a>
 800a6fe:	4b84      	ldr	r3, [pc, #528]	@ (800a910 <_dtoa_r+0xb80>)
 800a700:	4602      	mov	r2, r0
 800a702:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a706:	f7ff bb5a 	b.w	8009dbe <_dtoa_r+0x2e>
 800a70a:	692a      	ldr	r2, [r5, #16]
 800a70c:	3202      	adds	r2, #2
 800a70e:	0092      	lsls	r2, r2, #2
 800a710:	f105 010c 	add.w	r1, r5, #12
 800a714:	300c      	adds	r0, #12
 800a716:	f001 f803 	bl	800b720 <memcpy>
 800a71a:	2201      	movs	r2, #1
 800a71c:	4631      	mov	r1, r6
 800a71e:	4658      	mov	r0, fp
 800a720:	f000 fc08 	bl	800af34 <__lshift>
 800a724:	f10a 0301 	add.w	r3, sl, #1
 800a728:	9307      	str	r3, [sp, #28]
 800a72a:	9b00      	ldr	r3, [sp, #0]
 800a72c:	4453      	add	r3, sl
 800a72e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a730:	9b02      	ldr	r3, [sp, #8]
 800a732:	f003 0301 	and.w	r3, r3, #1
 800a736:	462f      	mov	r7, r5
 800a738:	930a      	str	r3, [sp, #40]	@ 0x28
 800a73a:	4605      	mov	r5, r0
 800a73c:	9b07      	ldr	r3, [sp, #28]
 800a73e:	4621      	mov	r1, r4
 800a740:	3b01      	subs	r3, #1
 800a742:	4648      	mov	r0, r9
 800a744:	9300      	str	r3, [sp, #0]
 800a746:	f7ff fa98 	bl	8009c7a <quorem>
 800a74a:	4639      	mov	r1, r7
 800a74c:	9002      	str	r0, [sp, #8]
 800a74e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a752:	4648      	mov	r0, r9
 800a754:	f000 fc5a 	bl	800b00c <__mcmp>
 800a758:	462a      	mov	r2, r5
 800a75a:	9008      	str	r0, [sp, #32]
 800a75c:	4621      	mov	r1, r4
 800a75e:	4658      	mov	r0, fp
 800a760:	f000 fc70 	bl	800b044 <__mdiff>
 800a764:	68c2      	ldr	r2, [r0, #12]
 800a766:	4606      	mov	r6, r0
 800a768:	bb02      	cbnz	r2, 800a7ac <_dtoa_r+0xa1c>
 800a76a:	4601      	mov	r1, r0
 800a76c:	4648      	mov	r0, r9
 800a76e:	f000 fc4d 	bl	800b00c <__mcmp>
 800a772:	4602      	mov	r2, r0
 800a774:	4631      	mov	r1, r6
 800a776:	4658      	mov	r0, fp
 800a778:	920e      	str	r2, [sp, #56]	@ 0x38
 800a77a:	f000 fa0d 	bl	800ab98 <_Bfree>
 800a77e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a780:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a782:	9e07      	ldr	r6, [sp, #28]
 800a784:	ea43 0102 	orr.w	r1, r3, r2
 800a788:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a78a:	4319      	orrs	r1, r3
 800a78c:	d110      	bne.n	800a7b0 <_dtoa_r+0xa20>
 800a78e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a792:	d029      	beq.n	800a7e8 <_dtoa_r+0xa58>
 800a794:	9b08      	ldr	r3, [sp, #32]
 800a796:	2b00      	cmp	r3, #0
 800a798:	dd02      	ble.n	800a7a0 <_dtoa_r+0xa10>
 800a79a:	9b02      	ldr	r3, [sp, #8]
 800a79c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a7a0:	9b00      	ldr	r3, [sp, #0]
 800a7a2:	f883 8000 	strb.w	r8, [r3]
 800a7a6:	e63f      	b.n	800a428 <_dtoa_r+0x698>
 800a7a8:	4628      	mov	r0, r5
 800a7aa:	e7bb      	b.n	800a724 <_dtoa_r+0x994>
 800a7ac:	2201      	movs	r2, #1
 800a7ae:	e7e1      	b.n	800a774 <_dtoa_r+0x9e4>
 800a7b0:	9b08      	ldr	r3, [sp, #32]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	db04      	blt.n	800a7c0 <_dtoa_r+0xa30>
 800a7b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a7b8:	430b      	orrs	r3, r1
 800a7ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a7bc:	430b      	orrs	r3, r1
 800a7be:	d120      	bne.n	800a802 <_dtoa_r+0xa72>
 800a7c0:	2a00      	cmp	r2, #0
 800a7c2:	dded      	ble.n	800a7a0 <_dtoa_r+0xa10>
 800a7c4:	4649      	mov	r1, r9
 800a7c6:	2201      	movs	r2, #1
 800a7c8:	4658      	mov	r0, fp
 800a7ca:	f000 fbb3 	bl	800af34 <__lshift>
 800a7ce:	4621      	mov	r1, r4
 800a7d0:	4681      	mov	r9, r0
 800a7d2:	f000 fc1b 	bl	800b00c <__mcmp>
 800a7d6:	2800      	cmp	r0, #0
 800a7d8:	dc03      	bgt.n	800a7e2 <_dtoa_r+0xa52>
 800a7da:	d1e1      	bne.n	800a7a0 <_dtoa_r+0xa10>
 800a7dc:	f018 0f01 	tst.w	r8, #1
 800a7e0:	d0de      	beq.n	800a7a0 <_dtoa_r+0xa10>
 800a7e2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a7e6:	d1d8      	bne.n	800a79a <_dtoa_r+0xa0a>
 800a7e8:	9a00      	ldr	r2, [sp, #0]
 800a7ea:	2339      	movs	r3, #57	@ 0x39
 800a7ec:	7013      	strb	r3, [r2, #0]
 800a7ee:	4633      	mov	r3, r6
 800a7f0:	461e      	mov	r6, r3
 800a7f2:	3b01      	subs	r3, #1
 800a7f4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a7f8:	2a39      	cmp	r2, #57	@ 0x39
 800a7fa:	d052      	beq.n	800a8a2 <_dtoa_r+0xb12>
 800a7fc:	3201      	adds	r2, #1
 800a7fe:	701a      	strb	r2, [r3, #0]
 800a800:	e612      	b.n	800a428 <_dtoa_r+0x698>
 800a802:	2a00      	cmp	r2, #0
 800a804:	dd07      	ble.n	800a816 <_dtoa_r+0xa86>
 800a806:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a80a:	d0ed      	beq.n	800a7e8 <_dtoa_r+0xa58>
 800a80c:	9a00      	ldr	r2, [sp, #0]
 800a80e:	f108 0301 	add.w	r3, r8, #1
 800a812:	7013      	strb	r3, [r2, #0]
 800a814:	e608      	b.n	800a428 <_dtoa_r+0x698>
 800a816:	9b07      	ldr	r3, [sp, #28]
 800a818:	9a07      	ldr	r2, [sp, #28]
 800a81a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a81e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a820:	4293      	cmp	r3, r2
 800a822:	d028      	beq.n	800a876 <_dtoa_r+0xae6>
 800a824:	4649      	mov	r1, r9
 800a826:	2300      	movs	r3, #0
 800a828:	220a      	movs	r2, #10
 800a82a:	4658      	mov	r0, fp
 800a82c:	f000 f9d6 	bl	800abdc <__multadd>
 800a830:	42af      	cmp	r7, r5
 800a832:	4681      	mov	r9, r0
 800a834:	f04f 0300 	mov.w	r3, #0
 800a838:	f04f 020a 	mov.w	r2, #10
 800a83c:	4639      	mov	r1, r7
 800a83e:	4658      	mov	r0, fp
 800a840:	d107      	bne.n	800a852 <_dtoa_r+0xac2>
 800a842:	f000 f9cb 	bl	800abdc <__multadd>
 800a846:	4607      	mov	r7, r0
 800a848:	4605      	mov	r5, r0
 800a84a:	9b07      	ldr	r3, [sp, #28]
 800a84c:	3301      	adds	r3, #1
 800a84e:	9307      	str	r3, [sp, #28]
 800a850:	e774      	b.n	800a73c <_dtoa_r+0x9ac>
 800a852:	f000 f9c3 	bl	800abdc <__multadd>
 800a856:	4629      	mov	r1, r5
 800a858:	4607      	mov	r7, r0
 800a85a:	2300      	movs	r3, #0
 800a85c:	220a      	movs	r2, #10
 800a85e:	4658      	mov	r0, fp
 800a860:	f000 f9bc 	bl	800abdc <__multadd>
 800a864:	4605      	mov	r5, r0
 800a866:	e7f0      	b.n	800a84a <_dtoa_r+0xaba>
 800a868:	9b00      	ldr	r3, [sp, #0]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	bfcc      	ite	gt
 800a86e:	461e      	movgt	r6, r3
 800a870:	2601      	movle	r6, #1
 800a872:	4456      	add	r6, sl
 800a874:	2700      	movs	r7, #0
 800a876:	4649      	mov	r1, r9
 800a878:	2201      	movs	r2, #1
 800a87a:	4658      	mov	r0, fp
 800a87c:	f000 fb5a 	bl	800af34 <__lshift>
 800a880:	4621      	mov	r1, r4
 800a882:	4681      	mov	r9, r0
 800a884:	f000 fbc2 	bl	800b00c <__mcmp>
 800a888:	2800      	cmp	r0, #0
 800a88a:	dcb0      	bgt.n	800a7ee <_dtoa_r+0xa5e>
 800a88c:	d102      	bne.n	800a894 <_dtoa_r+0xb04>
 800a88e:	f018 0f01 	tst.w	r8, #1
 800a892:	d1ac      	bne.n	800a7ee <_dtoa_r+0xa5e>
 800a894:	4633      	mov	r3, r6
 800a896:	461e      	mov	r6, r3
 800a898:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a89c:	2a30      	cmp	r2, #48	@ 0x30
 800a89e:	d0fa      	beq.n	800a896 <_dtoa_r+0xb06>
 800a8a0:	e5c2      	b.n	800a428 <_dtoa_r+0x698>
 800a8a2:	459a      	cmp	sl, r3
 800a8a4:	d1a4      	bne.n	800a7f0 <_dtoa_r+0xa60>
 800a8a6:	9b04      	ldr	r3, [sp, #16]
 800a8a8:	3301      	adds	r3, #1
 800a8aa:	9304      	str	r3, [sp, #16]
 800a8ac:	2331      	movs	r3, #49	@ 0x31
 800a8ae:	f88a 3000 	strb.w	r3, [sl]
 800a8b2:	e5b9      	b.n	800a428 <_dtoa_r+0x698>
 800a8b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a8b6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a914 <_dtoa_r+0xb84>
 800a8ba:	b11b      	cbz	r3, 800a8c4 <_dtoa_r+0xb34>
 800a8bc:	f10a 0308 	add.w	r3, sl, #8
 800a8c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a8c2:	6013      	str	r3, [r2, #0]
 800a8c4:	4650      	mov	r0, sl
 800a8c6:	b019      	add	sp, #100	@ 0x64
 800a8c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8ce:	2b01      	cmp	r3, #1
 800a8d0:	f77f ae37 	ble.w	800a542 <_dtoa_r+0x7b2>
 800a8d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a8d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8d8:	2001      	movs	r0, #1
 800a8da:	e655      	b.n	800a588 <_dtoa_r+0x7f8>
 800a8dc:	9b00      	ldr	r3, [sp, #0]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	f77f aed6 	ble.w	800a690 <_dtoa_r+0x900>
 800a8e4:	4656      	mov	r6, sl
 800a8e6:	4621      	mov	r1, r4
 800a8e8:	4648      	mov	r0, r9
 800a8ea:	f7ff f9c6 	bl	8009c7a <quorem>
 800a8ee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a8f2:	f806 8b01 	strb.w	r8, [r6], #1
 800a8f6:	9b00      	ldr	r3, [sp, #0]
 800a8f8:	eba6 020a 	sub.w	r2, r6, sl
 800a8fc:	4293      	cmp	r3, r2
 800a8fe:	ddb3      	ble.n	800a868 <_dtoa_r+0xad8>
 800a900:	4649      	mov	r1, r9
 800a902:	2300      	movs	r3, #0
 800a904:	220a      	movs	r2, #10
 800a906:	4658      	mov	r0, fp
 800a908:	f000 f968 	bl	800abdc <__multadd>
 800a90c:	4681      	mov	r9, r0
 800a90e:	e7ea      	b.n	800a8e6 <_dtoa_r+0xb56>
 800a910:	0800c211 	.word	0x0800c211
 800a914:	0800c195 	.word	0x0800c195

0800a918 <_free_r>:
 800a918:	b538      	push	{r3, r4, r5, lr}
 800a91a:	4605      	mov	r5, r0
 800a91c:	2900      	cmp	r1, #0
 800a91e:	d041      	beq.n	800a9a4 <_free_r+0x8c>
 800a920:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a924:	1f0c      	subs	r4, r1, #4
 800a926:	2b00      	cmp	r3, #0
 800a928:	bfb8      	it	lt
 800a92a:	18e4      	addlt	r4, r4, r3
 800a92c:	f000 f8e8 	bl	800ab00 <__malloc_lock>
 800a930:	4a1d      	ldr	r2, [pc, #116]	@ (800a9a8 <_free_r+0x90>)
 800a932:	6813      	ldr	r3, [r2, #0]
 800a934:	b933      	cbnz	r3, 800a944 <_free_r+0x2c>
 800a936:	6063      	str	r3, [r4, #4]
 800a938:	6014      	str	r4, [r2, #0]
 800a93a:	4628      	mov	r0, r5
 800a93c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a940:	f000 b8e4 	b.w	800ab0c <__malloc_unlock>
 800a944:	42a3      	cmp	r3, r4
 800a946:	d908      	bls.n	800a95a <_free_r+0x42>
 800a948:	6820      	ldr	r0, [r4, #0]
 800a94a:	1821      	adds	r1, r4, r0
 800a94c:	428b      	cmp	r3, r1
 800a94e:	bf01      	itttt	eq
 800a950:	6819      	ldreq	r1, [r3, #0]
 800a952:	685b      	ldreq	r3, [r3, #4]
 800a954:	1809      	addeq	r1, r1, r0
 800a956:	6021      	streq	r1, [r4, #0]
 800a958:	e7ed      	b.n	800a936 <_free_r+0x1e>
 800a95a:	461a      	mov	r2, r3
 800a95c:	685b      	ldr	r3, [r3, #4]
 800a95e:	b10b      	cbz	r3, 800a964 <_free_r+0x4c>
 800a960:	42a3      	cmp	r3, r4
 800a962:	d9fa      	bls.n	800a95a <_free_r+0x42>
 800a964:	6811      	ldr	r1, [r2, #0]
 800a966:	1850      	adds	r0, r2, r1
 800a968:	42a0      	cmp	r0, r4
 800a96a:	d10b      	bne.n	800a984 <_free_r+0x6c>
 800a96c:	6820      	ldr	r0, [r4, #0]
 800a96e:	4401      	add	r1, r0
 800a970:	1850      	adds	r0, r2, r1
 800a972:	4283      	cmp	r3, r0
 800a974:	6011      	str	r1, [r2, #0]
 800a976:	d1e0      	bne.n	800a93a <_free_r+0x22>
 800a978:	6818      	ldr	r0, [r3, #0]
 800a97a:	685b      	ldr	r3, [r3, #4]
 800a97c:	6053      	str	r3, [r2, #4]
 800a97e:	4408      	add	r0, r1
 800a980:	6010      	str	r0, [r2, #0]
 800a982:	e7da      	b.n	800a93a <_free_r+0x22>
 800a984:	d902      	bls.n	800a98c <_free_r+0x74>
 800a986:	230c      	movs	r3, #12
 800a988:	602b      	str	r3, [r5, #0]
 800a98a:	e7d6      	b.n	800a93a <_free_r+0x22>
 800a98c:	6820      	ldr	r0, [r4, #0]
 800a98e:	1821      	adds	r1, r4, r0
 800a990:	428b      	cmp	r3, r1
 800a992:	bf04      	itt	eq
 800a994:	6819      	ldreq	r1, [r3, #0]
 800a996:	685b      	ldreq	r3, [r3, #4]
 800a998:	6063      	str	r3, [r4, #4]
 800a99a:	bf04      	itt	eq
 800a99c:	1809      	addeq	r1, r1, r0
 800a99e:	6021      	streq	r1, [r4, #0]
 800a9a0:	6054      	str	r4, [r2, #4]
 800a9a2:	e7ca      	b.n	800a93a <_free_r+0x22>
 800a9a4:	bd38      	pop	{r3, r4, r5, pc}
 800a9a6:	bf00      	nop
 800a9a8:	200007a0 	.word	0x200007a0

0800a9ac <malloc>:
 800a9ac:	4b02      	ldr	r3, [pc, #8]	@ (800a9b8 <malloc+0xc>)
 800a9ae:	4601      	mov	r1, r0
 800a9b0:	6818      	ldr	r0, [r3, #0]
 800a9b2:	f000 b825 	b.w	800aa00 <_malloc_r>
 800a9b6:	bf00      	nop
 800a9b8:	20000098 	.word	0x20000098

0800a9bc <sbrk_aligned>:
 800a9bc:	b570      	push	{r4, r5, r6, lr}
 800a9be:	4e0f      	ldr	r6, [pc, #60]	@ (800a9fc <sbrk_aligned+0x40>)
 800a9c0:	460c      	mov	r4, r1
 800a9c2:	6831      	ldr	r1, [r6, #0]
 800a9c4:	4605      	mov	r5, r0
 800a9c6:	b911      	cbnz	r1, 800a9ce <sbrk_aligned+0x12>
 800a9c8:	f000 fe9a 	bl	800b700 <_sbrk_r>
 800a9cc:	6030      	str	r0, [r6, #0]
 800a9ce:	4621      	mov	r1, r4
 800a9d0:	4628      	mov	r0, r5
 800a9d2:	f000 fe95 	bl	800b700 <_sbrk_r>
 800a9d6:	1c43      	adds	r3, r0, #1
 800a9d8:	d103      	bne.n	800a9e2 <sbrk_aligned+0x26>
 800a9da:	f04f 34ff 	mov.w	r4, #4294967295
 800a9de:	4620      	mov	r0, r4
 800a9e0:	bd70      	pop	{r4, r5, r6, pc}
 800a9e2:	1cc4      	adds	r4, r0, #3
 800a9e4:	f024 0403 	bic.w	r4, r4, #3
 800a9e8:	42a0      	cmp	r0, r4
 800a9ea:	d0f8      	beq.n	800a9de <sbrk_aligned+0x22>
 800a9ec:	1a21      	subs	r1, r4, r0
 800a9ee:	4628      	mov	r0, r5
 800a9f0:	f000 fe86 	bl	800b700 <_sbrk_r>
 800a9f4:	3001      	adds	r0, #1
 800a9f6:	d1f2      	bne.n	800a9de <sbrk_aligned+0x22>
 800a9f8:	e7ef      	b.n	800a9da <sbrk_aligned+0x1e>
 800a9fa:	bf00      	nop
 800a9fc:	2000079c 	.word	0x2000079c

0800aa00 <_malloc_r>:
 800aa00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa04:	1ccd      	adds	r5, r1, #3
 800aa06:	f025 0503 	bic.w	r5, r5, #3
 800aa0a:	3508      	adds	r5, #8
 800aa0c:	2d0c      	cmp	r5, #12
 800aa0e:	bf38      	it	cc
 800aa10:	250c      	movcc	r5, #12
 800aa12:	2d00      	cmp	r5, #0
 800aa14:	4606      	mov	r6, r0
 800aa16:	db01      	blt.n	800aa1c <_malloc_r+0x1c>
 800aa18:	42a9      	cmp	r1, r5
 800aa1a:	d904      	bls.n	800aa26 <_malloc_r+0x26>
 800aa1c:	230c      	movs	r3, #12
 800aa1e:	6033      	str	r3, [r6, #0]
 800aa20:	2000      	movs	r0, #0
 800aa22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aafc <_malloc_r+0xfc>
 800aa2a:	f000 f869 	bl	800ab00 <__malloc_lock>
 800aa2e:	f8d8 3000 	ldr.w	r3, [r8]
 800aa32:	461c      	mov	r4, r3
 800aa34:	bb44      	cbnz	r4, 800aa88 <_malloc_r+0x88>
 800aa36:	4629      	mov	r1, r5
 800aa38:	4630      	mov	r0, r6
 800aa3a:	f7ff ffbf 	bl	800a9bc <sbrk_aligned>
 800aa3e:	1c43      	adds	r3, r0, #1
 800aa40:	4604      	mov	r4, r0
 800aa42:	d158      	bne.n	800aaf6 <_malloc_r+0xf6>
 800aa44:	f8d8 4000 	ldr.w	r4, [r8]
 800aa48:	4627      	mov	r7, r4
 800aa4a:	2f00      	cmp	r7, #0
 800aa4c:	d143      	bne.n	800aad6 <_malloc_r+0xd6>
 800aa4e:	2c00      	cmp	r4, #0
 800aa50:	d04b      	beq.n	800aaea <_malloc_r+0xea>
 800aa52:	6823      	ldr	r3, [r4, #0]
 800aa54:	4639      	mov	r1, r7
 800aa56:	4630      	mov	r0, r6
 800aa58:	eb04 0903 	add.w	r9, r4, r3
 800aa5c:	f000 fe50 	bl	800b700 <_sbrk_r>
 800aa60:	4581      	cmp	r9, r0
 800aa62:	d142      	bne.n	800aaea <_malloc_r+0xea>
 800aa64:	6821      	ldr	r1, [r4, #0]
 800aa66:	1a6d      	subs	r5, r5, r1
 800aa68:	4629      	mov	r1, r5
 800aa6a:	4630      	mov	r0, r6
 800aa6c:	f7ff ffa6 	bl	800a9bc <sbrk_aligned>
 800aa70:	3001      	adds	r0, #1
 800aa72:	d03a      	beq.n	800aaea <_malloc_r+0xea>
 800aa74:	6823      	ldr	r3, [r4, #0]
 800aa76:	442b      	add	r3, r5
 800aa78:	6023      	str	r3, [r4, #0]
 800aa7a:	f8d8 3000 	ldr.w	r3, [r8]
 800aa7e:	685a      	ldr	r2, [r3, #4]
 800aa80:	bb62      	cbnz	r2, 800aadc <_malloc_r+0xdc>
 800aa82:	f8c8 7000 	str.w	r7, [r8]
 800aa86:	e00f      	b.n	800aaa8 <_malloc_r+0xa8>
 800aa88:	6822      	ldr	r2, [r4, #0]
 800aa8a:	1b52      	subs	r2, r2, r5
 800aa8c:	d420      	bmi.n	800aad0 <_malloc_r+0xd0>
 800aa8e:	2a0b      	cmp	r2, #11
 800aa90:	d917      	bls.n	800aac2 <_malloc_r+0xc2>
 800aa92:	1961      	adds	r1, r4, r5
 800aa94:	42a3      	cmp	r3, r4
 800aa96:	6025      	str	r5, [r4, #0]
 800aa98:	bf18      	it	ne
 800aa9a:	6059      	strne	r1, [r3, #4]
 800aa9c:	6863      	ldr	r3, [r4, #4]
 800aa9e:	bf08      	it	eq
 800aaa0:	f8c8 1000 	streq.w	r1, [r8]
 800aaa4:	5162      	str	r2, [r4, r5]
 800aaa6:	604b      	str	r3, [r1, #4]
 800aaa8:	4630      	mov	r0, r6
 800aaaa:	f000 f82f 	bl	800ab0c <__malloc_unlock>
 800aaae:	f104 000b 	add.w	r0, r4, #11
 800aab2:	1d23      	adds	r3, r4, #4
 800aab4:	f020 0007 	bic.w	r0, r0, #7
 800aab8:	1ac2      	subs	r2, r0, r3
 800aaba:	bf1c      	itt	ne
 800aabc:	1a1b      	subne	r3, r3, r0
 800aabe:	50a3      	strne	r3, [r4, r2]
 800aac0:	e7af      	b.n	800aa22 <_malloc_r+0x22>
 800aac2:	6862      	ldr	r2, [r4, #4]
 800aac4:	42a3      	cmp	r3, r4
 800aac6:	bf0c      	ite	eq
 800aac8:	f8c8 2000 	streq.w	r2, [r8]
 800aacc:	605a      	strne	r2, [r3, #4]
 800aace:	e7eb      	b.n	800aaa8 <_malloc_r+0xa8>
 800aad0:	4623      	mov	r3, r4
 800aad2:	6864      	ldr	r4, [r4, #4]
 800aad4:	e7ae      	b.n	800aa34 <_malloc_r+0x34>
 800aad6:	463c      	mov	r4, r7
 800aad8:	687f      	ldr	r7, [r7, #4]
 800aada:	e7b6      	b.n	800aa4a <_malloc_r+0x4a>
 800aadc:	461a      	mov	r2, r3
 800aade:	685b      	ldr	r3, [r3, #4]
 800aae0:	42a3      	cmp	r3, r4
 800aae2:	d1fb      	bne.n	800aadc <_malloc_r+0xdc>
 800aae4:	2300      	movs	r3, #0
 800aae6:	6053      	str	r3, [r2, #4]
 800aae8:	e7de      	b.n	800aaa8 <_malloc_r+0xa8>
 800aaea:	230c      	movs	r3, #12
 800aaec:	6033      	str	r3, [r6, #0]
 800aaee:	4630      	mov	r0, r6
 800aaf0:	f000 f80c 	bl	800ab0c <__malloc_unlock>
 800aaf4:	e794      	b.n	800aa20 <_malloc_r+0x20>
 800aaf6:	6005      	str	r5, [r0, #0]
 800aaf8:	e7d6      	b.n	800aaa8 <_malloc_r+0xa8>
 800aafa:	bf00      	nop
 800aafc:	200007a0 	.word	0x200007a0

0800ab00 <__malloc_lock>:
 800ab00:	4801      	ldr	r0, [pc, #4]	@ (800ab08 <__malloc_lock+0x8>)
 800ab02:	f7ff b8b0 	b.w	8009c66 <__retarget_lock_acquire_recursive>
 800ab06:	bf00      	nop
 800ab08:	20000798 	.word	0x20000798

0800ab0c <__malloc_unlock>:
 800ab0c:	4801      	ldr	r0, [pc, #4]	@ (800ab14 <__malloc_unlock+0x8>)
 800ab0e:	f7ff b8ab 	b.w	8009c68 <__retarget_lock_release_recursive>
 800ab12:	bf00      	nop
 800ab14:	20000798 	.word	0x20000798

0800ab18 <_Balloc>:
 800ab18:	b570      	push	{r4, r5, r6, lr}
 800ab1a:	69c6      	ldr	r6, [r0, #28]
 800ab1c:	4604      	mov	r4, r0
 800ab1e:	460d      	mov	r5, r1
 800ab20:	b976      	cbnz	r6, 800ab40 <_Balloc+0x28>
 800ab22:	2010      	movs	r0, #16
 800ab24:	f7ff ff42 	bl	800a9ac <malloc>
 800ab28:	4602      	mov	r2, r0
 800ab2a:	61e0      	str	r0, [r4, #28]
 800ab2c:	b920      	cbnz	r0, 800ab38 <_Balloc+0x20>
 800ab2e:	4b18      	ldr	r3, [pc, #96]	@ (800ab90 <_Balloc+0x78>)
 800ab30:	4818      	ldr	r0, [pc, #96]	@ (800ab94 <_Balloc+0x7c>)
 800ab32:	216b      	movs	r1, #107	@ 0x6b
 800ab34:	f000 fe02 	bl	800b73c <__assert_func>
 800ab38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ab3c:	6006      	str	r6, [r0, #0]
 800ab3e:	60c6      	str	r6, [r0, #12]
 800ab40:	69e6      	ldr	r6, [r4, #28]
 800ab42:	68f3      	ldr	r3, [r6, #12]
 800ab44:	b183      	cbz	r3, 800ab68 <_Balloc+0x50>
 800ab46:	69e3      	ldr	r3, [r4, #28]
 800ab48:	68db      	ldr	r3, [r3, #12]
 800ab4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ab4e:	b9b8      	cbnz	r0, 800ab80 <_Balloc+0x68>
 800ab50:	2101      	movs	r1, #1
 800ab52:	fa01 f605 	lsl.w	r6, r1, r5
 800ab56:	1d72      	adds	r2, r6, #5
 800ab58:	0092      	lsls	r2, r2, #2
 800ab5a:	4620      	mov	r0, r4
 800ab5c:	f000 fe0c 	bl	800b778 <_calloc_r>
 800ab60:	b160      	cbz	r0, 800ab7c <_Balloc+0x64>
 800ab62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ab66:	e00e      	b.n	800ab86 <_Balloc+0x6e>
 800ab68:	2221      	movs	r2, #33	@ 0x21
 800ab6a:	2104      	movs	r1, #4
 800ab6c:	4620      	mov	r0, r4
 800ab6e:	f000 fe03 	bl	800b778 <_calloc_r>
 800ab72:	69e3      	ldr	r3, [r4, #28]
 800ab74:	60f0      	str	r0, [r6, #12]
 800ab76:	68db      	ldr	r3, [r3, #12]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d1e4      	bne.n	800ab46 <_Balloc+0x2e>
 800ab7c:	2000      	movs	r0, #0
 800ab7e:	bd70      	pop	{r4, r5, r6, pc}
 800ab80:	6802      	ldr	r2, [r0, #0]
 800ab82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ab86:	2300      	movs	r3, #0
 800ab88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ab8c:	e7f7      	b.n	800ab7e <_Balloc+0x66>
 800ab8e:	bf00      	nop
 800ab90:	0800c1a2 	.word	0x0800c1a2
 800ab94:	0800c222 	.word	0x0800c222

0800ab98 <_Bfree>:
 800ab98:	b570      	push	{r4, r5, r6, lr}
 800ab9a:	69c6      	ldr	r6, [r0, #28]
 800ab9c:	4605      	mov	r5, r0
 800ab9e:	460c      	mov	r4, r1
 800aba0:	b976      	cbnz	r6, 800abc0 <_Bfree+0x28>
 800aba2:	2010      	movs	r0, #16
 800aba4:	f7ff ff02 	bl	800a9ac <malloc>
 800aba8:	4602      	mov	r2, r0
 800abaa:	61e8      	str	r0, [r5, #28]
 800abac:	b920      	cbnz	r0, 800abb8 <_Bfree+0x20>
 800abae:	4b09      	ldr	r3, [pc, #36]	@ (800abd4 <_Bfree+0x3c>)
 800abb0:	4809      	ldr	r0, [pc, #36]	@ (800abd8 <_Bfree+0x40>)
 800abb2:	218f      	movs	r1, #143	@ 0x8f
 800abb4:	f000 fdc2 	bl	800b73c <__assert_func>
 800abb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800abbc:	6006      	str	r6, [r0, #0]
 800abbe:	60c6      	str	r6, [r0, #12]
 800abc0:	b13c      	cbz	r4, 800abd2 <_Bfree+0x3a>
 800abc2:	69eb      	ldr	r3, [r5, #28]
 800abc4:	6862      	ldr	r2, [r4, #4]
 800abc6:	68db      	ldr	r3, [r3, #12]
 800abc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800abcc:	6021      	str	r1, [r4, #0]
 800abce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800abd2:	bd70      	pop	{r4, r5, r6, pc}
 800abd4:	0800c1a2 	.word	0x0800c1a2
 800abd8:	0800c222 	.word	0x0800c222

0800abdc <__multadd>:
 800abdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abe0:	690d      	ldr	r5, [r1, #16]
 800abe2:	4607      	mov	r7, r0
 800abe4:	460c      	mov	r4, r1
 800abe6:	461e      	mov	r6, r3
 800abe8:	f101 0c14 	add.w	ip, r1, #20
 800abec:	2000      	movs	r0, #0
 800abee:	f8dc 3000 	ldr.w	r3, [ip]
 800abf2:	b299      	uxth	r1, r3
 800abf4:	fb02 6101 	mla	r1, r2, r1, r6
 800abf8:	0c1e      	lsrs	r6, r3, #16
 800abfa:	0c0b      	lsrs	r3, r1, #16
 800abfc:	fb02 3306 	mla	r3, r2, r6, r3
 800ac00:	b289      	uxth	r1, r1
 800ac02:	3001      	adds	r0, #1
 800ac04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ac08:	4285      	cmp	r5, r0
 800ac0a:	f84c 1b04 	str.w	r1, [ip], #4
 800ac0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ac12:	dcec      	bgt.n	800abee <__multadd+0x12>
 800ac14:	b30e      	cbz	r6, 800ac5a <__multadd+0x7e>
 800ac16:	68a3      	ldr	r3, [r4, #8]
 800ac18:	42ab      	cmp	r3, r5
 800ac1a:	dc19      	bgt.n	800ac50 <__multadd+0x74>
 800ac1c:	6861      	ldr	r1, [r4, #4]
 800ac1e:	4638      	mov	r0, r7
 800ac20:	3101      	adds	r1, #1
 800ac22:	f7ff ff79 	bl	800ab18 <_Balloc>
 800ac26:	4680      	mov	r8, r0
 800ac28:	b928      	cbnz	r0, 800ac36 <__multadd+0x5a>
 800ac2a:	4602      	mov	r2, r0
 800ac2c:	4b0c      	ldr	r3, [pc, #48]	@ (800ac60 <__multadd+0x84>)
 800ac2e:	480d      	ldr	r0, [pc, #52]	@ (800ac64 <__multadd+0x88>)
 800ac30:	21ba      	movs	r1, #186	@ 0xba
 800ac32:	f000 fd83 	bl	800b73c <__assert_func>
 800ac36:	6922      	ldr	r2, [r4, #16]
 800ac38:	3202      	adds	r2, #2
 800ac3a:	f104 010c 	add.w	r1, r4, #12
 800ac3e:	0092      	lsls	r2, r2, #2
 800ac40:	300c      	adds	r0, #12
 800ac42:	f000 fd6d 	bl	800b720 <memcpy>
 800ac46:	4621      	mov	r1, r4
 800ac48:	4638      	mov	r0, r7
 800ac4a:	f7ff ffa5 	bl	800ab98 <_Bfree>
 800ac4e:	4644      	mov	r4, r8
 800ac50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ac54:	3501      	adds	r5, #1
 800ac56:	615e      	str	r6, [r3, #20]
 800ac58:	6125      	str	r5, [r4, #16]
 800ac5a:	4620      	mov	r0, r4
 800ac5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac60:	0800c211 	.word	0x0800c211
 800ac64:	0800c222 	.word	0x0800c222

0800ac68 <__hi0bits>:
 800ac68:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	bf36      	itet	cc
 800ac70:	0403      	lslcc	r3, r0, #16
 800ac72:	2000      	movcs	r0, #0
 800ac74:	2010      	movcc	r0, #16
 800ac76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ac7a:	bf3c      	itt	cc
 800ac7c:	021b      	lslcc	r3, r3, #8
 800ac7e:	3008      	addcc	r0, #8
 800ac80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ac84:	bf3c      	itt	cc
 800ac86:	011b      	lslcc	r3, r3, #4
 800ac88:	3004      	addcc	r0, #4
 800ac8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac8e:	bf3c      	itt	cc
 800ac90:	009b      	lslcc	r3, r3, #2
 800ac92:	3002      	addcc	r0, #2
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	db05      	blt.n	800aca4 <__hi0bits+0x3c>
 800ac98:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ac9c:	f100 0001 	add.w	r0, r0, #1
 800aca0:	bf08      	it	eq
 800aca2:	2020      	moveq	r0, #32
 800aca4:	4770      	bx	lr

0800aca6 <__lo0bits>:
 800aca6:	6803      	ldr	r3, [r0, #0]
 800aca8:	4602      	mov	r2, r0
 800acaa:	f013 0007 	ands.w	r0, r3, #7
 800acae:	d00b      	beq.n	800acc8 <__lo0bits+0x22>
 800acb0:	07d9      	lsls	r1, r3, #31
 800acb2:	d421      	bmi.n	800acf8 <__lo0bits+0x52>
 800acb4:	0798      	lsls	r0, r3, #30
 800acb6:	bf49      	itett	mi
 800acb8:	085b      	lsrmi	r3, r3, #1
 800acba:	089b      	lsrpl	r3, r3, #2
 800acbc:	2001      	movmi	r0, #1
 800acbe:	6013      	strmi	r3, [r2, #0]
 800acc0:	bf5c      	itt	pl
 800acc2:	6013      	strpl	r3, [r2, #0]
 800acc4:	2002      	movpl	r0, #2
 800acc6:	4770      	bx	lr
 800acc8:	b299      	uxth	r1, r3
 800acca:	b909      	cbnz	r1, 800acd0 <__lo0bits+0x2a>
 800accc:	0c1b      	lsrs	r3, r3, #16
 800acce:	2010      	movs	r0, #16
 800acd0:	b2d9      	uxtb	r1, r3
 800acd2:	b909      	cbnz	r1, 800acd8 <__lo0bits+0x32>
 800acd4:	3008      	adds	r0, #8
 800acd6:	0a1b      	lsrs	r3, r3, #8
 800acd8:	0719      	lsls	r1, r3, #28
 800acda:	bf04      	itt	eq
 800acdc:	091b      	lsreq	r3, r3, #4
 800acde:	3004      	addeq	r0, #4
 800ace0:	0799      	lsls	r1, r3, #30
 800ace2:	bf04      	itt	eq
 800ace4:	089b      	lsreq	r3, r3, #2
 800ace6:	3002      	addeq	r0, #2
 800ace8:	07d9      	lsls	r1, r3, #31
 800acea:	d403      	bmi.n	800acf4 <__lo0bits+0x4e>
 800acec:	085b      	lsrs	r3, r3, #1
 800acee:	f100 0001 	add.w	r0, r0, #1
 800acf2:	d003      	beq.n	800acfc <__lo0bits+0x56>
 800acf4:	6013      	str	r3, [r2, #0]
 800acf6:	4770      	bx	lr
 800acf8:	2000      	movs	r0, #0
 800acfa:	4770      	bx	lr
 800acfc:	2020      	movs	r0, #32
 800acfe:	4770      	bx	lr

0800ad00 <__i2b>:
 800ad00:	b510      	push	{r4, lr}
 800ad02:	460c      	mov	r4, r1
 800ad04:	2101      	movs	r1, #1
 800ad06:	f7ff ff07 	bl	800ab18 <_Balloc>
 800ad0a:	4602      	mov	r2, r0
 800ad0c:	b928      	cbnz	r0, 800ad1a <__i2b+0x1a>
 800ad0e:	4b05      	ldr	r3, [pc, #20]	@ (800ad24 <__i2b+0x24>)
 800ad10:	4805      	ldr	r0, [pc, #20]	@ (800ad28 <__i2b+0x28>)
 800ad12:	f240 1145 	movw	r1, #325	@ 0x145
 800ad16:	f000 fd11 	bl	800b73c <__assert_func>
 800ad1a:	2301      	movs	r3, #1
 800ad1c:	6144      	str	r4, [r0, #20]
 800ad1e:	6103      	str	r3, [r0, #16]
 800ad20:	bd10      	pop	{r4, pc}
 800ad22:	bf00      	nop
 800ad24:	0800c211 	.word	0x0800c211
 800ad28:	0800c222 	.word	0x0800c222

0800ad2c <__multiply>:
 800ad2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad30:	4614      	mov	r4, r2
 800ad32:	690a      	ldr	r2, [r1, #16]
 800ad34:	6923      	ldr	r3, [r4, #16]
 800ad36:	429a      	cmp	r2, r3
 800ad38:	bfa8      	it	ge
 800ad3a:	4623      	movge	r3, r4
 800ad3c:	460f      	mov	r7, r1
 800ad3e:	bfa4      	itt	ge
 800ad40:	460c      	movge	r4, r1
 800ad42:	461f      	movge	r7, r3
 800ad44:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ad48:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ad4c:	68a3      	ldr	r3, [r4, #8]
 800ad4e:	6861      	ldr	r1, [r4, #4]
 800ad50:	eb0a 0609 	add.w	r6, sl, r9
 800ad54:	42b3      	cmp	r3, r6
 800ad56:	b085      	sub	sp, #20
 800ad58:	bfb8      	it	lt
 800ad5a:	3101      	addlt	r1, #1
 800ad5c:	f7ff fedc 	bl	800ab18 <_Balloc>
 800ad60:	b930      	cbnz	r0, 800ad70 <__multiply+0x44>
 800ad62:	4602      	mov	r2, r0
 800ad64:	4b44      	ldr	r3, [pc, #272]	@ (800ae78 <__multiply+0x14c>)
 800ad66:	4845      	ldr	r0, [pc, #276]	@ (800ae7c <__multiply+0x150>)
 800ad68:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ad6c:	f000 fce6 	bl	800b73c <__assert_func>
 800ad70:	f100 0514 	add.w	r5, r0, #20
 800ad74:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ad78:	462b      	mov	r3, r5
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	4543      	cmp	r3, r8
 800ad7e:	d321      	bcc.n	800adc4 <__multiply+0x98>
 800ad80:	f107 0114 	add.w	r1, r7, #20
 800ad84:	f104 0214 	add.w	r2, r4, #20
 800ad88:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ad8c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ad90:	9302      	str	r3, [sp, #8]
 800ad92:	1b13      	subs	r3, r2, r4
 800ad94:	3b15      	subs	r3, #21
 800ad96:	f023 0303 	bic.w	r3, r3, #3
 800ad9a:	3304      	adds	r3, #4
 800ad9c:	f104 0715 	add.w	r7, r4, #21
 800ada0:	42ba      	cmp	r2, r7
 800ada2:	bf38      	it	cc
 800ada4:	2304      	movcc	r3, #4
 800ada6:	9301      	str	r3, [sp, #4]
 800ada8:	9b02      	ldr	r3, [sp, #8]
 800adaa:	9103      	str	r1, [sp, #12]
 800adac:	428b      	cmp	r3, r1
 800adae:	d80c      	bhi.n	800adca <__multiply+0x9e>
 800adb0:	2e00      	cmp	r6, #0
 800adb2:	dd03      	ble.n	800adbc <__multiply+0x90>
 800adb4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d05b      	beq.n	800ae74 <__multiply+0x148>
 800adbc:	6106      	str	r6, [r0, #16]
 800adbe:	b005      	add	sp, #20
 800adc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adc4:	f843 2b04 	str.w	r2, [r3], #4
 800adc8:	e7d8      	b.n	800ad7c <__multiply+0x50>
 800adca:	f8b1 a000 	ldrh.w	sl, [r1]
 800adce:	f1ba 0f00 	cmp.w	sl, #0
 800add2:	d024      	beq.n	800ae1e <__multiply+0xf2>
 800add4:	f104 0e14 	add.w	lr, r4, #20
 800add8:	46a9      	mov	r9, r5
 800adda:	f04f 0c00 	mov.w	ip, #0
 800adde:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ade2:	f8d9 3000 	ldr.w	r3, [r9]
 800ade6:	fa1f fb87 	uxth.w	fp, r7
 800adea:	b29b      	uxth	r3, r3
 800adec:	fb0a 330b 	mla	r3, sl, fp, r3
 800adf0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800adf4:	f8d9 7000 	ldr.w	r7, [r9]
 800adf8:	4463      	add	r3, ip
 800adfa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800adfe:	fb0a c70b 	mla	r7, sl, fp, ip
 800ae02:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ae06:	b29b      	uxth	r3, r3
 800ae08:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ae0c:	4572      	cmp	r2, lr
 800ae0e:	f849 3b04 	str.w	r3, [r9], #4
 800ae12:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ae16:	d8e2      	bhi.n	800adde <__multiply+0xb2>
 800ae18:	9b01      	ldr	r3, [sp, #4]
 800ae1a:	f845 c003 	str.w	ip, [r5, r3]
 800ae1e:	9b03      	ldr	r3, [sp, #12]
 800ae20:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ae24:	3104      	adds	r1, #4
 800ae26:	f1b9 0f00 	cmp.w	r9, #0
 800ae2a:	d021      	beq.n	800ae70 <__multiply+0x144>
 800ae2c:	682b      	ldr	r3, [r5, #0]
 800ae2e:	f104 0c14 	add.w	ip, r4, #20
 800ae32:	46ae      	mov	lr, r5
 800ae34:	f04f 0a00 	mov.w	sl, #0
 800ae38:	f8bc b000 	ldrh.w	fp, [ip]
 800ae3c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ae40:	fb09 770b 	mla	r7, r9, fp, r7
 800ae44:	4457      	add	r7, sl
 800ae46:	b29b      	uxth	r3, r3
 800ae48:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ae4c:	f84e 3b04 	str.w	r3, [lr], #4
 800ae50:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ae54:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae58:	f8be 3000 	ldrh.w	r3, [lr]
 800ae5c:	fb09 330a 	mla	r3, r9, sl, r3
 800ae60:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ae64:	4562      	cmp	r2, ip
 800ae66:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae6a:	d8e5      	bhi.n	800ae38 <__multiply+0x10c>
 800ae6c:	9f01      	ldr	r7, [sp, #4]
 800ae6e:	51eb      	str	r3, [r5, r7]
 800ae70:	3504      	adds	r5, #4
 800ae72:	e799      	b.n	800ada8 <__multiply+0x7c>
 800ae74:	3e01      	subs	r6, #1
 800ae76:	e79b      	b.n	800adb0 <__multiply+0x84>
 800ae78:	0800c211 	.word	0x0800c211
 800ae7c:	0800c222 	.word	0x0800c222

0800ae80 <__pow5mult>:
 800ae80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae84:	4615      	mov	r5, r2
 800ae86:	f012 0203 	ands.w	r2, r2, #3
 800ae8a:	4607      	mov	r7, r0
 800ae8c:	460e      	mov	r6, r1
 800ae8e:	d007      	beq.n	800aea0 <__pow5mult+0x20>
 800ae90:	4c25      	ldr	r4, [pc, #148]	@ (800af28 <__pow5mult+0xa8>)
 800ae92:	3a01      	subs	r2, #1
 800ae94:	2300      	movs	r3, #0
 800ae96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ae9a:	f7ff fe9f 	bl	800abdc <__multadd>
 800ae9e:	4606      	mov	r6, r0
 800aea0:	10ad      	asrs	r5, r5, #2
 800aea2:	d03d      	beq.n	800af20 <__pow5mult+0xa0>
 800aea4:	69fc      	ldr	r4, [r7, #28]
 800aea6:	b97c      	cbnz	r4, 800aec8 <__pow5mult+0x48>
 800aea8:	2010      	movs	r0, #16
 800aeaa:	f7ff fd7f 	bl	800a9ac <malloc>
 800aeae:	4602      	mov	r2, r0
 800aeb0:	61f8      	str	r0, [r7, #28]
 800aeb2:	b928      	cbnz	r0, 800aec0 <__pow5mult+0x40>
 800aeb4:	4b1d      	ldr	r3, [pc, #116]	@ (800af2c <__pow5mult+0xac>)
 800aeb6:	481e      	ldr	r0, [pc, #120]	@ (800af30 <__pow5mult+0xb0>)
 800aeb8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800aebc:	f000 fc3e 	bl	800b73c <__assert_func>
 800aec0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aec4:	6004      	str	r4, [r0, #0]
 800aec6:	60c4      	str	r4, [r0, #12]
 800aec8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800aecc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aed0:	b94c      	cbnz	r4, 800aee6 <__pow5mult+0x66>
 800aed2:	f240 2171 	movw	r1, #625	@ 0x271
 800aed6:	4638      	mov	r0, r7
 800aed8:	f7ff ff12 	bl	800ad00 <__i2b>
 800aedc:	2300      	movs	r3, #0
 800aede:	f8c8 0008 	str.w	r0, [r8, #8]
 800aee2:	4604      	mov	r4, r0
 800aee4:	6003      	str	r3, [r0, #0]
 800aee6:	f04f 0900 	mov.w	r9, #0
 800aeea:	07eb      	lsls	r3, r5, #31
 800aeec:	d50a      	bpl.n	800af04 <__pow5mult+0x84>
 800aeee:	4631      	mov	r1, r6
 800aef0:	4622      	mov	r2, r4
 800aef2:	4638      	mov	r0, r7
 800aef4:	f7ff ff1a 	bl	800ad2c <__multiply>
 800aef8:	4631      	mov	r1, r6
 800aefa:	4680      	mov	r8, r0
 800aefc:	4638      	mov	r0, r7
 800aefe:	f7ff fe4b 	bl	800ab98 <_Bfree>
 800af02:	4646      	mov	r6, r8
 800af04:	106d      	asrs	r5, r5, #1
 800af06:	d00b      	beq.n	800af20 <__pow5mult+0xa0>
 800af08:	6820      	ldr	r0, [r4, #0]
 800af0a:	b938      	cbnz	r0, 800af1c <__pow5mult+0x9c>
 800af0c:	4622      	mov	r2, r4
 800af0e:	4621      	mov	r1, r4
 800af10:	4638      	mov	r0, r7
 800af12:	f7ff ff0b 	bl	800ad2c <__multiply>
 800af16:	6020      	str	r0, [r4, #0]
 800af18:	f8c0 9000 	str.w	r9, [r0]
 800af1c:	4604      	mov	r4, r0
 800af1e:	e7e4      	b.n	800aeea <__pow5mult+0x6a>
 800af20:	4630      	mov	r0, r6
 800af22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af26:	bf00      	nop
 800af28:	0800c27c 	.word	0x0800c27c
 800af2c:	0800c1a2 	.word	0x0800c1a2
 800af30:	0800c222 	.word	0x0800c222

0800af34 <__lshift>:
 800af34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af38:	460c      	mov	r4, r1
 800af3a:	6849      	ldr	r1, [r1, #4]
 800af3c:	6923      	ldr	r3, [r4, #16]
 800af3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800af42:	68a3      	ldr	r3, [r4, #8]
 800af44:	4607      	mov	r7, r0
 800af46:	4691      	mov	r9, r2
 800af48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800af4c:	f108 0601 	add.w	r6, r8, #1
 800af50:	42b3      	cmp	r3, r6
 800af52:	db0b      	blt.n	800af6c <__lshift+0x38>
 800af54:	4638      	mov	r0, r7
 800af56:	f7ff fddf 	bl	800ab18 <_Balloc>
 800af5a:	4605      	mov	r5, r0
 800af5c:	b948      	cbnz	r0, 800af72 <__lshift+0x3e>
 800af5e:	4602      	mov	r2, r0
 800af60:	4b28      	ldr	r3, [pc, #160]	@ (800b004 <__lshift+0xd0>)
 800af62:	4829      	ldr	r0, [pc, #164]	@ (800b008 <__lshift+0xd4>)
 800af64:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800af68:	f000 fbe8 	bl	800b73c <__assert_func>
 800af6c:	3101      	adds	r1, #1
 800af6e:	005b      	lsls	r3, r3, #1
 800af70:	e7ee      	b.n	800af50 <__lshift+0x1c>
 800af72:	2300      	movs	r3, #0
 800af74:	f100 0114 	add.w	r1, r0, #20
 800af78:	f100 0210 	add.w	r2, r0, #16
 800af7c:	4618      	mov	r0, r3
 800af7e:	4553      	cmp	r3, sl
 800af80:	db33      	blt.n	800afea <__lshift+0xb6>
 800af82:	6920      	ldr	r0, [r4, #16]
 800af84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800af88:	f104 0314 	add.w	r3, r4, #20
 800af8c:	f019 091f 	ands.w	r9, r9, #31
 800af90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800af94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800af98:	d02b      	beq.n	800aff2 <__lshift+0xbe>
 800af9a:	f1c9 0e20 	rsb	lr, r9, #32
 800af9e:	468a      	mov	sl, r1
 800afa0:	2200      	movs	r2, #0
 800afa2:	6818      	ldr	r0, [r3, #0]
 800afa4:	fa00 f009 	lsl.w	r0, r0, r9
 800afa8:	4310      	orrs	r0, r2
 800afaa:	f84a 0b04 	str.w	r0, [sl], #4
 800afae:	f853 2b04 	ldr.w	r2, [r3], #4
 800afb2:	459c      	cmp	ip, r3
 800afb4:	fa22 f20e 	lsr.w	r2, r2, lr
 800afb8:	d8f3      	bhi.n	800afa2 <__lshift+0x6e>
 800afba:	ebac 0304 	sub.w	r3, ip, r4
 800afbe:	3b15      	subs	r3, #21
 800afc0:	f023 0303 	bic.w	r3, r3, #3
 800afc4:	3304      	adds	r3, #4
 800afc6:	f104 0015 	add.w	r0, r4, #21
 800afca:	4584      	cmp	ip, r0
 800afcc:	bf38      	it	cc
 800afce:	2304      	movcc	r3, #4
 800afd0:	50ca      	str	r2, [r1, r3]
 800afd2:	b10a      	cbz	r2, 800afd8 <__lshift+0xa4>
 800afd4:	f108 0602 	add.w	r6, r8, #2
 800afd8:	3e01      	subs	r6, #1
 800afda:	4638      	mov	r0, r7
 800afdc:	612e      	str	r6, [r5, #16]
 800afde:	4621      	mov	r1, r4
 800afe0:	f7ff fdda 	bl	800ab98 <_Bfree>
 800afe4:	4628      	mov	r0, r5
 800afe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afea:	f842 0f04 	str.w	r0, [r2, #4]!
 800afee:	3301      	adds	r3, #1
 800aff0:	e7c5      	b.n	800af7e <__lshift+0x4a>
 800aff2:	3904      	subs	r1, #4
 800aff4:	f853 2b04 	ldr.w	r2, [r3], #4
 800aff8:	f841 2f04 	str.w	r2, [r1, #4]!
 800affc:	459c      	cmp	ip, r3
 800affe:	d8f9      	bhi.n	800aff4 <__lshift+0xc0>
 800b000:	e7ea      	b.n	800afd8 <__lshift+0xa4>
 800b002:	bf00      	nop
 800b004:	0800c211 	.word	0x0800c211
 800b008:	0800c222 	.word	0x0800c222

0800b00c <__mcmp>:
 800b00c:	690a      	ldr	r2, [r1, #16]
 800b00e:	4603      	mov	r3, r0
 800b010:	6900      	ldr	r0, [r0, #16]
 800b012:	1a80      	subs	r0, r0, r2
 800b014:	b530      	push	{r4, r5, lr}
 800b016:	d10e      	bne.n	800b036 <__mcmp+0x2a>
 800b018:	3314      	adds	r3, #20
 800b01a:	3114      	adds	r1, #20
 800b01c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b020:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b024:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b028:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b02c:	4295      	cmp	r5, r2
 800b02e:	d003      	beq.n	800b038 <__mcmp+0x2c>
 800b030:	d205      	bcs.n	800b03e <__mcmp+0x32>
 800b032:	f04f 30ff 	mov.w	r0, #4294967295
 800b036:	bd30      	pop	{r4, r5, pc}
 800b038:	42a3      	cmp	r3, r4
 800b03a:	d3f3      	bcc.n	800b024 <__mcmp+0x18>
 800b03c:	e7fb      	b.n	800b036 <__mcmp+0x2a>
 800b03e:	2001      	movs	r0, #1
 800b040:	e7f9      	b.n	800b036 <__mcmp+0x2a>
	...

0800b044 <__mdiff>:
 800b044:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b048:	4689      	mov	r9, r1
 800b04a:	4606      	mov	r6, r0
 800b04c:	4611      	mov	r1, r2
 800b04e:	4648      	mov	r0, r9
 800b050:	4614      	mov	r4, r2
 800b052:	f7ff ffdb 	bl	800b00c <__mcmp>
 800b056:	1e05      	subs	r5, r0, #0
 800b058:	d112      	bne.n	800b080 <__mdiff+0x3c>
 800b05a:	4629      	mov	r1, r5
 800b05c:	4630      	mov	r0, r6
 800b05e:	f7ff fd5b 	bl	800ab18 <_Balloc>
 800b062:	4602      	mov	r2, r0
 800b064:	b928      	cbnz	r0, 800b072 <__mdiff+0x2e>
 800b066:	4b3f      	ldr	r3, [pc, #252]	@ (800b164 <__mdiff+0x120>)
 800b068:	f240 2137 	movw	r1, #567	@ 0x237
 800b06c:	483e      	ldr	r0, [pc, #248]	@ (800b168 <__mdiff+0x124>)
 800b06e:	f000 fb65 	bl	800b73c <__assert_func>
 800b072:	2301      	movs	r3, #1
 800b074:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b078:	4610      	mov	r0, r2
 800b07a:	b003      	add	sp, #12
 800b07c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b080:	bfbc      	itt	lt
 800b082:	464b      	movlt	r3, r9
 800b084:	46a1      	movlt	r9, r4
 800b086:	4630      	mov	r0, r6
 800b088:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b08c:	bfba      	itte	lt
 800b08e:	461c      	movlt	r4, r3
 800b090:	2501      	movlt	r5, #1
 800b092:	2500      	movge	r5, #0
 800b094:	f7ff fd40 	bl	800ab18 <_Balloc>
 800b098:	4602      	mov	r2, r0
 800b09a:	b918      	cbnz	r0, 800b0a4 <__mdiff+0x60>
 800b09c:	4b31      	ldr	r3, [pc, #196]	@ (800b164 <__mdiff+0x120>)
 800b09e:	f240 2145 	movw	r1, #581	@ 0x245
 800b0a2:	e7e3      	b.n	800b06c <__mdiff+0x28>
 800b0a4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b0a8:	6926      	ldr	r6, [r4, #16]
 800b0aa:	60c5      	str	r5, [r0, #12]
 800b0ac:	f109 0310 	add.w	r3, r9, #16
 800b0b0:	f109 0514 	add.w	r5, r9, #20
 800b0b4:	f104 0e14 	add.w	lr, r4, #20
 800b0b8:	f100 0b14 	add.w	fp, r0, #20
 800b0bc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b0c0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b0c4:	9301      	str	r3, [sp, #4]
 800b0c6:	46d9      	mov	r9, fp
 800b0c8:	f04f 0c00 	mov.w	ip, #0
 800b0cc:	9b01      	ldr	r3, [sp, #4]
 800b0ce:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b0d2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b0d6:	9301      	str	r3, [sp, #4]
 800b0d8:	fa1f f38a 	uxth.w	r3, sl
 800b0dc:	4619      	mov	r1, r3
 800b0de:	b283      	uxth	r3, r0
 800b0e0:	1acb      	subs	r3, r1, r3
 800b0e2:	0c00      	lsrs	r0, r0, #16
 800b0e4:	4463      	add	r3, ip
 800b0e6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b0ea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b0f4:	4576      	cmp	r6, lr
 800b0f6:	f849 3b04 	str.w	r3, [r9], #4
 800b0fa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b0fe:	d8e5      	bhi.n	800b0cc <__mdiff+0x88>
 800b100:	1b33      	subs	r3, r6, r4
 800b102:	3b15      	subs	r3, #21
 800b104:	f023 0303 	bic.w	r3, r3, #3
 800b108:	3415      	adds	r4, #21
 800b10a:	3304      	adds	r3, #4
 800b10c:	42a6      	cmp	r6, r4
 800b10e:	bf38      	it	cc
 800b110:	2304      	movcc	r3, #4
 800b112:	441d      	add	r5, r3
 800b114:	445b      	add	r3, fp
 800b116:	461e      	mov	r6, r3
 800b118:	462c      	mov	r4, r5
 800b11a:	4544      	cmp	r4, r8
 800b11c:	d30e      	bcc.n	800b13c <__mdiff+0xf8>
 800b11e:	f108 0103 	add.w	r1, r8, #3
 800b122:	1b49      	subs	r1, r1, r5
 800b124:	f021 0103 	bic.w	r1, r1, #3
 800b128:	3d03      	subs	r5, #3
 800b12a:	45a8      	cmp	r8, r5
 800b12c:	bf38      	it	cc
 800b12e:	2100      	movcc	r1, #0
 800b130:	440b      	add	r3, r1
 800b132:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b136:	b191      	cbz	r1, 800b15e <__mdiff+0x11a>
 800b138:	6117      	str	r7, [r2, #16]
 800b13a:	e79d      	b.n	800b078 <__mdiff+0x34>
 800b13c:	f854 1b04 	ldr.w	r1, [r4], #4
 800b140:	46e6      	mov	lr, ip
 800b142:	0c08      	lsrs	r0, r1, #16
 800b144:	fa1c fc81 	uxtah	ip, ip, r1
 800b148:	4471      	add	r1, lr
 800b14a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b14e:	b289      	uxth	r1, r1
 800b150:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b154:	f846 1b04 	str.w	r1, [r6], #4
 800b158:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b15c:	e7dd      	b.n	800b11a <__mdiff+0xd6>
 800b15e:	3f01      	subs	r7, #1
 800b160:	e7e7      	b.n	800b132 <__mdiff+0xee>
 800b162:	bf00      	nop
 800b164:	0800c211 	.word	0x0800c211
 800b168:	0800c222 	.word	0x0800c222

0800b16c <__d2b>:
 800b16c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b170:	460f      	mov	r7, r1
 800b172:	2101      	movs	r1, #1
 800b174:	ec59 8b10 	vmov	r8, r9, d0
 800b178:	4616      	mov	r6, r2
 800b17a:	f7ff fccd 	bl	800ab18 <_Balloc>
 800b17e:	4604      	mov	r4, r0
 800b180:	b930      	cbnz	r0, 800b190 <__d2b+0x24>
 800b182:	4602      	mov	r2, r0
 800b184:	4b23      	ldr	r3, [pc, #140]	@ (800b214 <__d2b+0xa8>)
 800b186:	4824      	ldr	r0, [pc, #144]	@ (800b218 <__d2b+0xac>)
 800b188:	f240 310f 	movw	r1, #783	@ 0x30f
 800b18c:	f000 fad6 	bl	800b73c <__assert_func>
 800b190:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b194:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b198:	b10d      	cbz	r5, 800b19e <__d2b+0x32>
 800b19a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b19e:	9301      	str	r3, [sp, #4]
 800b1a0:	f1b8 0300 	subs.w	r3, r8, #0
 800b1a4:	d023      	beq.n	800b1ee <__d2b+0x82>
 800b1a6:	4668      	mov	r0, sp
 800b1a8:	9300      	str	r3, [sp, #0]
 800b1aa:	f7ff fd7c 	bl	800aca6 <__lo0bits>
 800b1ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b1b2:	b1d0      	cbz	r0, 800b1ea <__d2b+0x7e>
 800b1b4:	f1c0 0320 	rsb	r3, r0, #32
 800b1b8:	fa02 f303 	lsl.w	r3, r2, r3
 800b1bc:	430b      	orrs	r3, r1
 800b1be:	40c2      	lsrs	r2, r0
 800b1c0:	6163      	str	r3, [r4, #20]
 800b1c2:	9201      	str	r2, [sp, #4]
 800b1c4:	9b01      	ldr	r3, [sp, #4]
 800b1c6:	61a3      	str	r3, [r4, #24]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	bf0c      	ite	eq
 800b1cc:	2201      	moveq	r2, #1
 800b1ce:	2202      	movne	r2, #2
 800b1d0:	6122      	str	r2, [r4, #16]
 800b1d2:	b1a5      	cbz	r5, 800b1fe <__d2b+0x92>
 800b1d4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b1d8:	4405      	add	r5, r0
 800b1da:	603d      	str	r5, [r7, #0]
 800b1dc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b1e0:	6030      	str	r0, [r6, #0]
 800b1e2:	4620      	mov	r0, r4
 800b1e4:	b003      	add	sp, #12
 800b1e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b1ea:	6161      	str	r1, [r4, #20]
 800b1ec:	e7ea      	b.n	800b1c4 <__d2b+0x58>
 800b1ee:	a801      	add	r0, sp, #4
 800b1f0:	f7ff fd59 	bl	800aca6 <__lo0bits>
 800b1f4:	9b01      	ldr	r3, [sp, #4]
 800b1f6:	6163      	str	r3, [r4, #20]
 800b1f8:	3020      	adds	r0, #32
 800b1fa:	2201      	movs	r2, #1
 800b1fc:	e7e8      	b.n	800b1d0 <__d2b+0x64>
 800b1fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b202:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b206:	6038      	str	r0, [r7, #0]
 800b208:	6918      	ldr	r0, [r3, #16]
 800b20a:	f7ff fd2d 	bl	800ac68 <__hi0bits>
 800b20e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b212:	e7e5      	b.n	800b1e0 <__d2b+0x74>
 800b214:	0800c211 	.word	0x0800c211
 800b218:	0800c222 	.word	0x0800c222

0800b21c <__sfputc_r>:
 800b21c:	6893      	ldr	r3, [r2, #8]
 800b21e:	3b01      	subs	r3, #1
 800b220:	2b00      	cmp	r3, #0
 800b222:	b410      	push	{r4}
 800b224:	6093      	str	r3, [r2, #8]
 800b226:	da08      	bge.n	800b23a <__sfputc_r+0x1e>
 800b228:	6994      	ldr	r4, [r2, #24]
 800b22a:	42a3      	cmp	r3, r4
 800b22c:	db01      	blt.n	800b232 <__sfputc_r+0x16>
 800b22e:	290a      	cmp	r1, #10
 800b230:	d103      	bne.n	800b23a <__sfputc_r+0x1e>
 800b232:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b236:	f7fe bc04 	b.w	8009a42 <__swbuf_r>
 800b23a:	6813      	ldr	r3, [r2, #0]
 800b23c:	1c58      	adds	r0, r3, #1
 800b23e:	6010      	str	r0, [r2, #0]
 800b240:	7019      	strb	r1, [r3, #0]
 800b242:	4608      	mov	r0, r1
 800b244:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b248:	4770      	bx	lr

0800b24a <__sfputs_r>:
 800b24a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b24c:	4606      	mov	r6, r0
 800b24e:	460f      	mov	r7, r1
 800b250:	4614      	mov	r4, r2
 800b252:	18d5      	adds	r5, r2, r3
 800b254:	42ac      	cmp	r4, r5
 800b256:	d101      	bne.n	800b25c <__sfputs_r+0x12>
 800b258:	2000      	movs	r0, #0
 800b25a:	e007      	b.n	800b26c <__sfputs_r+0x22>
 800b25c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b260:	463a      	mov	r2, r7
 800b262:	4630      	mov	r0, r6
 800b264:	f7ff ffda 	bl	800b21c <__sfputc_r>
 800b268:	1c43      	adds	r3, r0, #1
 800b26a:	d1f3      	bne.n	800b254 <__sfputs_r+0xa>
 800b26c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b270 <_vfiprintf_r>:
 800b270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b274:	460d      	mov	r5, r1
 800b276:	b09d      	sub	sp, #116	@ 0x74
 800b278:	4614      	mov	r4, r2
 800b27a:	4698      	mov	r8, r3
 800b27c:	4606      	mov	r6, r0
 800b27e:	b118      	cbz	r0, 800b288 <_vfiprintf_r+0x18>
 800b280:	6a03      	ldr	r3, [r0, #32]
 800b282:	b90b      	cbnz	r3, 800b288 <_vfiprintf_r+0x18>
 800b284:	f7fe faf4 	bl	8009870 <__sinit>
 800b288:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b28a:	07d9      	lsls	r1, r3, #31
 800b28c:	d405      	bmi.n	800b29a <_vfiprintf_r+0x2a>
 800b28e:	89ab      	ldrh	r3, [r5, #12]
 800b290:	059a      	lsls	r2, r3, #22
 800b292:	d402      	bmi.n	800b29a <_vfiprintf_r+0x2a>
 800b294:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b296:	f7fe fce6 	bl	8009c66 <__retarget_lock_acquire_recursive>
 800b29a:	89ab      	ldrh	r3, [r5, #12]
 800b29c:	071b      	lsls	r3, r3, #28
 800b29e:	d501      	bpl.n	800b2a4 <_vfiprintf_r+0x34>
 800b2a0:	692b      	ldr	r3, [r5, #16]
 800b2a2:	b99b      	cbnz	r3, 800b2cc <_vfiprintf_r+0x5c>
 800b2a4:	4629      	mov	r1, r5
 800b2a6:	4630      	mov	r0, r6
 800b2a8:	f7fe fc0a 	bl	8009ac0 <__swsetup_r>
 800b2ac:	b170      	cbz	r0, 800b2cc <_vfiprintf_r+0x5c>
 800b2ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b2b0:	07dc      	lsls	r4, r3, #31
 800b2b2:	d504      	bpl.n	800b2be <_vfiprintf_r+0x4e>
 800b2b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2b8:	b01d      	add	sp, #116	@ 0x74
 800b2ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2be:	89ab      	ldrh	r3, [r5, #12]
 800b2c0:	0598      	lsls	r0, r3, #22
 800b2c2:	d4f7      	bmi.n	800b2b4 <_vfiprintf_r+0x44>
 800b2c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b2c6:	f7fe fccf 	bl	8009c68 <__retarget_lock_release_recursive>
 800b2ca:	e7f3      	b.n	800b2b4 <_vfiprintf_r+0x44>
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2d0:	2320      	movs	r3, #32
 800b2d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b2d6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b2da:	2330      	movs	r3, #48	@ 0x30
 800b2dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b48c <_vfiprintf_r+0x21c>
 800b2e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b2e4:	f04f 0901 	mov.w	r9, #1
 800b2e8:	4623      	mov	r3, r4
 800b2ea:	469a      	mov	sl, r3
 800b2ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2f0:	b10a      	cbz	r2, 800b2f6 <_vfiprintf_r+0x86>
 800b2f2:	2a25      	cmp	r2, #37	@ 0x25
 800b2f4:	d1f9      	bne.n	800b2ea <_vfiprintf_r+0x7a>
 800b2f6:	ebba 0b04 	subs.w	fp, sl, r4
 800b2fa:	d00b      	beq.n	800b314 <_vfiprintf_r+0xa4>
 800b2fc:	465b      	mov	r3, fp
 800b2fe:	4622      	mov	r2, r4
 800b300:	4629      	mov	r1, r5
 800b302:	4630      	mov	r0, r6
 800b304:	f7ff ffa1 	bl	800b24a <__sfputs_r>
 800b308:	3001      	adds	r0, #1
 800b30a:	f000 80a7 	beq.w	800b45c <_vfiprintf_r+0x1ec>
 800b30e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b310:	445a      	add	r2, fp
 800b312:	9209      	str	r2, [sp, #36]	@ 0x24
 800b314:	f89a 3000 	ldrb.w	r3, [sl]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	f000 809f 	beq.w	800b45c <_vfiprintf_r+0x1ec>
 800b31e:	2300      	movs	r3, #0
 800b320:	f04f 32ff 	mov.w	r2, #4294967295
 800b324:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b328:	f10a 0a01 	add.w	sl, sl, #1
 800b32c:	9304      	str	r3, [sp, #16]
 800b32e:	9307      	str	r3, [sp, #28]
 800b330:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b334:	931a      	str	r3, [sp, #104]	@ 0x68
 800b336:	4654      	mov	r4, sl
 800b338:	2205      	movs	r2, #5
 800b33a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b33e:	4853      	ldr	r0, [pc, #332]	@ (800b48c <_vfiprintf_r+0x21c>)
 800b340:	f7f4 ff6e 	bl	8000220 <memchr>
 800b344:	9a04      	ldr	r2, [sp, #16]
 800b346:	b9d8      	cbnz	r0, 800b380 <_vfiprintf_r+0x110>
 800b348:	06d1      	lsls	r1, r2, #27
 800b34a:	bf44      	itt	mi
 800b34c:	2320      	movmi	r3, #32
 800b34e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b352:	0713      	lsls	r3, r2, #28
 800b354:	bf44      	itt	mi
 800b356:	232b      	movmi	r3, #43	@ 0x2b
 800b358:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b35c:	f89a 3000 	ldrb.w	r3, [sl]
 800b360:	2b2a      	cmp	r3, #42	@ 0x2a
 800b362:	d015      	beq.n	800b390 <_vfiprintf_r+0x120>
 800b364:	9a07      	ldr	r2, [sp, #28]
 800b366:	4654      	mov	r4, sl
 800b368:	2000      	movs	r0, #0
 800b36a:	f04f 0c0a 	mov.w	ip, #10
 800b36e:	4621      	mov	r1, r4
 800b370:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b374:	3b30      	subs	r3, #48	@ 0x30
 800b376:	2b09      	cmp	r3, #9
 800b378:	d94b      	bls.n	800b412 <_vfiprintf_r+0x1a2>
 800b37a:	b1b0      	cbz	r0, 800b3aa <_vfiprintf_r+0x13a>
 800b37c:	9207      	str	r2, [sp, #28]
 800b37e:	e014      	b.n	800b3aa <_vfiprintf_r+0x13a>
 800b380:	eba0 0308 	sub.w	r3, r0, r8
 800b384:	fa09 f303 	lsl.w	r3, r9, r3
 800b388:	4313      	orrs	r3, r2
 800b38a:	9304      	str	r3, [sp, #16]
 800b38c:	46a2      	mov	sl, r4
 800b38e:	e7d2      	b.n	800b336 <_vfiprintf_r+0xc6>
 800b390:	9b03      	ldr	r3, [sp, #12]
 800b392:	1d19      	adds	r1, r3, #4
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	9103      	str	r1, [sp, #12]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	bfbb      	ittet	lt
 800b39c:	425b      	neglt	r3, r3
 800b39e:	f042 0202 	orrlt.w	r2, r2, #2
 800b3a2:	9307      	strge	r3, [sp, #28]
 800b3a4:	9307      	strlt	r3, [sp, #28]
 800b3a6:	bfb8      	it	lt
 800b3a8:	9204      	strlt	r2, [sp, #16]
 800b3aa:	7823      	ldrb	r3, [r4, #0]
 800b3ac:	2b2e      	cmp	r3, #46	@ 0x2e
 800b3ae:	d10a      	bne.n	800b3c6 <_vfiprintf_r+0x156>
 800b3b0:	7863      	ldrb	r3, [r4, #1]
 800b3b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3b4:	d132      	bne.n	800b41c <_vfiprintf_r+0x1ac>
 800b3b6:	9b03      	ldr	r3, [sp, #12]
 800b3b8:	1d1a      	adds	r2, r3, #4
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	9203      	str	r2, [sp, #12]
 800b3be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b3c2:	3402      	adds	r4, #2
 800b3c4:	9305      	str	r3, [sp, #20]
 800b3c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b49c <_vfiprintf_r+0x22c>
 800b3ca:	7821      	ldrb	r1, [r4, #0]
 800b3cc:	2203      	movs	r2, #3
 800b3ce:	4650      	mov	r0, sl
 800b3d0:	f7f4 ff26 	bl	8000220 <memchr>
 800b3d4:	b138      	cbz	r0, 800b3e6 <_vfiprintf_r+0x176>
 800b3d6:	9b04      	ldr	r3, [sp, #16]
 800b3d8:	eba0 000a 	sub.w	r0, r0, sl
 800b3dc:	2240      	movs	r2, #64	@ 0x40
 800b3de:	4082      	lsls	r2, r0
 800b3e0:	4313      	orrs	r3, r2
 800b3e2:	3401      	adds	r4, #1
 800b3e4:	9304      	str	r3, [sp, #16]
 800b3e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3ea:	4829      	ldr	r0, [pc, #164]	@ (800b490 <_vfiprintf_r+0x220>)
 800b3ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b3f0:	2206      	movs	r2, #6
 800b3f2:	f7f4 ff15 	bl	8000220 <memchr>
 800b3f6:	2800      	cmp	r0, #0
 800b3f8:	d03f      	beq.n	800b47a <_vfiprintf_r+0x20a>
 800b3fa:	4b26      	ldr	r3, [pc, #152]	@ (800b494 <_vfiprintf_r+0x224>)
 800b3fc:	bb1b      	cbnz	r3, 800b446 <_vfiprintf_r+0x1d6>
 800b3fe:	9b03      	ldr	r3, [sp, #12]
 800b400:	3307      	adds	r3, #7
 800b402:	f023 0307 	bic.w	r3, r3, #7
 800b406:	3308      	adds	r3, #8
 800b408:	9303      	str	r3, [sp, #12]
 800b40a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b40c:	443b      	add	r3, r7
 800b40e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b410:	e76a      	b.n	800b2e8 <_vfiprintf_r+0x78>
 800b412:	fb0c 3202 	mla	r2, ip, r2, r3
 800b416:	460c      	mov	r4, r1
 800b418:	2001      	movs	r0, #1
 800b41a:	e7a8      	b.n	800b36e <_vfiprintf_r+0xfe>
 800b41c:	2300      	movs	r3, #0
 800b41e:	3401      	adds	r4, #1
 800b420:	9305      	str	r3, [sp, #20]
 800b422:	4619      	mov	r1, r3
 800b424:	f04f 0c0a 	mov.w	ip, #10
 800b428:	4620      	mov	r0, r4
 800b42a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b42e:	3a30      	subs	r2, #48	@ 0x30
 800b430:	2a09      	cmp	r2, #9
 800b432:	d903      	bls.n	800b43c <_vfiprintf_r+0x1cc>
 800b434:	2b00      	cmp	r3, #0
 800b436:	d0c6      	beq.n	800b3c6 <_vfiprintf_r+0x156>
 800b438:	9105      	str	r1, [sp, #20]
 800b43a:	e7c4      	b.n	800b3c6 <_vfiprintf_r+0x156>
 800b43c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b440:	4604      	mov	r4, r0
 800b442:	2301      	movs	r3, #1
 800b444:	e7f0      	b.n	800b428 <_vfiprintf_r+0x1b8>
 800b446:	ab03      	add	r3, sp, #12
 800b448:	9300      	str	r3, [sp, #0]
 800b44a:	462a      	mov	r2, r5
 800b44c:	4b12      	ldr	r3, [pc, #72]	@ (800b498 <_vfiprintf_r+0x228>)
 800b44e:	a904      	add	r1, sp, #16
 800b450:	4630      	mov	r0, r6
 800b452:	f7fd fdc9 	bl	8008fe8 <_printf_float>
 800b456:	4607      	mov	r7, r0
 800b458:	1c78      	adds	r0, r7, #1
 800b45a:	d1d6      	bne.n	800b40a <_vfiprintf_r+0x19a>
 800b45c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b45e:	07d9      	lsls	r1, r3, #31
 800b460:	d405      	bmi.n	800b46e <_vfiprintf_r+0x1fe>
 800b462:	89ab      	ldrh	r3, [r5, #12]
 800b464:	059a      	lsls	r2, r3, #22
 800b466:	d402      	bmi.n	800b46e <_vfiprintf_r+0x1fe>
 800b468:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b46a:	f7fe fbfd 	bl	8009c68 <__retarget_lock_release_recursive>
 800b46e:	89ab      	ldrh	r3, [r5, #12]
 800b470:	065b      	lsls	r3, r3, #25
 800b472:	f53f af1f 	bmi.w	800b2b4 <_vfiprintf_r+0x44>
 800b476:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b478:	e71e      	b.n	800b2b8 <_vfiprintf_r+0x48>
 800b47a:	ab03      	add	r3, sp, #12
 800b47c:	9300      	str	r3, [sp, #0]
 800b47e:	462a      	mov	r2, r5
 800b480:	4b05      	ldr	r3, [pc, #20]	@ (800b498 <_vfiprintf_r+0x228>)
 800b482:	a904      	add	r1, sp, #16
 800b484:	4630      	mov	r0, r6
 800b486:	f7fe f847 	bl	8009518 <_printf_i>
 800b48a:	e7e4      	b.n	800b456 <_vfiprintf_r+0x1e6>
 800b48c:	0800c378 	.word	0x0800c378
 800b490:	0800c382 	.word	0x0800c382
 800b494:	08008fe9 	.word	0x08008fe9
 800b498:	0800b24b 	.word	0x0800b24b
 800b49c:	0800c37e 	.word	0x0800c37e

0800b4a0 <__sflush_r>:
 800b4a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b4a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4a8:	0716      	lsls	r6, r2, #28
 800b4aa:	4605      	mov	r5, r0
 800b4ac:	460c      	mov	r4, r1
 800b4ae:	d454      	bmi.n	800b55a <__sflush_r+0xba>
 800b4b0:	684b      	ldr	r3, [r1, #4]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	dc02      	bgt.n	800b4bc <__sflush_r+0x1c>
 800b4b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	dd48      	ble.n	800b54e <__sflush_r+0xae>
 800b4bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b4be:	2e00      	cmp	r6, #0
 800b4c0:	d045      	beq.n	800b54e <__sflush_r+0xae>
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b4c8:	682f      	ldr	r7, [r5, #0]
 800b4ca:	6a21      	ldr	r1, [r4, #32]
 800b4cc:	602b      	str	r3, [r5, #0]
 800b4ce:	d030      	beq.n	800b532 <__sflush_r+0x92>
 800b4d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b4d2:	89a3      	ldrh	r3, [r4, #12]
 800b4d4:	0759      	lsls	r1, r3, #29
 800b4d6:	d505      	bpl.n	800b4e4 <__sflush_r+0x44>
 800b4d8:	6863      	ldr	r3, [r4, #4]
 800b4da:	1ad2      	subs	r2, r2, r3
 800b4dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b4de:	b10b      	cbz	r3, 800b4e4 <__sflush_r+0x44>
 800b4e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b4e2:	1ad2      	subs	r2, r2, r3
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b4e8:	6a21      	ldr	r1, [r4, #32]
 800b4ea:	4628      	mov	r0, r5
 800b4ec:	47b0      	blx	r6
 800b4ee:	1c43      	adds	r3, r0, #1
 800b4f0:	89a3      	ldrh	r3, [r4, #12]
 800b4f2:	d106      	bne.n	800b502 <__sflush_r+0x62>
 800b4f4:	6829      	ldr	r1, [r5, #0]
 800b4f6:	291d      	cmp	r1, #29
 800b4f8:	d82b      	bhi.n	800b552 <__sflush_r+0xb2>
 800b4fa:	4a2a      	ldr	r2, [pc, #168]	@ (800b5a4 <__sflush_r+0x104>)
 800b4fc:	410a      	asrs	r2, r1
 800b4fe:	07d6      	lsls	r6, r2, #31
 800b500:	d427      	bmi.n	800b552 <__sflush_r+0xb2>
 800b502:	2200      	movs	r2, #0
 800b504:	6062      	str	r2, [r4, #4]
 800b506:	04d9      	lsls	r1, r3, #19
 800b508:	6922      	ldr	r2, [r4, #16]
 800b50a:	6022      	str	r2, [r4, #0]
 800b50c:	d504      	bpl.n	800b518 <__sflush_r+0x78>
 800b50e:	1c42      	adds	r2, r0, #1
 800b510:	d101      	bne.n	800b516 <__sflush_r+0x76>
 800b512:	682b      	ldr	r3, [r5, #0]
 800b514:	b903      	cbnz	r3, 800b518 <__sflush_r+0x78>
 800b516:	6560      	str	r0, [r4, #84]	@ 0x54
 800b518:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b51a:	602f      	str	r7, [r5, #0]
 800b51c:	b1b9      	cbz	r1, 800b54e <__sflush_r+0xae>
 800b51e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b522:	4299      	cmp	r1, r3
 800b524:	d002      	beq.n	800b52c <__sflush_r+0x8c>
 800b526:	4628      	mov	r0, r5
 800b528:	f7ff f9f6 	bl	800a918 <_free_r>
 800b52c:	2300      	movs	r3, #0
 800b52e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b530:	e00d      	b.n	800b54e <__sflush_r+0xae>
 800b532:	2301      	movs	r3, #1
 800b534:	4628      	mov	r0, r5
 800b536:	47b0      	blx	r6
 800b538:	4602      	mov	r2, r0
 800b53a:	1c50      	adds	r0, r2, #1
 800b53c:	d1c9      	bne.n	800b4d2 <__sflush_r+0x32>
 800b53e:	682b      	ldr	r3, [r5, #0]
 800b540:	2b00      	cmp	r3, #0
 800b542:	d0c6      	beq.n	800b4d2 <__sflush_r+0x32>
 800b544:	2b1d      	cmp	r3, #29
 800b546:	d001      	beq.n	800b54c <__sflush_r+0xac>
 800b548:	2b16      	cmp	r3, #22
 800b54a:	d11e      	bne.n	800b58a <__sflush_r+0xea>
 800b54c:	602f      	str	r7, [r5, #0]
 800b54e:	2000      	movs	r0, #0
 800b550:	e022      	b.n	800b598 <__sflush_r+0xf8>
 800b552:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b556:	b21b      	sxth	r3, r3
 800b558:	e01b      	b.n	800b592 <__sflush_r+0xf2>
 800b55a:	690f      	ldr	r7, [r1, #16]
 800b55c:	2f00      	cmp	r7, #0
 800b55e:	d0f6      	beq.n	800b54e <__sflush_r+0xae>
 800b560:	0793      	lsls	r3, r2, #30
 800b562:	680e      	ldr	r6, [r1, #0]
 800b564:	bf08      	it	eq
 800b566:	694b      	ldreq	r3, [r1, #20]
 800b568:	600f      	str	r7, [r1, #0]
 800b56a:	bf18      	it	ne
 800b56c:	2300      	movne	r3, #0
 800b56e:	eba6 0807 	sub.w	r8, r6, r7
 800b572:	608b      	str	r3, [r1, #8]
 800b574:	f1b8 0f00 	cmp.w	r8, #0
 800b578:	dde9      	ble.n	800b54e <__sflush_r+0xae>
 800b57a:	6a21      	ldr	r1, [r4, #32]
 800b57c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b57e:	4643      	mov	r3, r8
 800b580:	463a      	mov	r2, r7
 800b582:	4628      	mov	r0, r5
 800b584:	47b0      	blx	r6
 800b586:	2800      	cmp	r0, #0
 800b588:	dc08      	bgt.n	800b59c <__sflush_r+0xfc>
 800b58a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b58e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b592:	81a3      	strh	r3, [r4, #12]
 800b594:	f04f 30ff 	mov.w	r0, #4294967295
 800b598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b59c:	4407      	add	r7, r0
 800b59e:	eba8 0800 	sub.w	r8, r8, r0
 800b5a2:	e7e7      	b.n	800b574 <__sflush_r+0xd4>
 800b5a4:	dfbffffe 	.word	0xdfbffffe

0800b5a8 <_fflush_r>:
 800b5a8:	b538      	push	{r3, r4, r5, lr}
 800b5aa:	690b      	ldr	r3, [r1, #16]
 800b5ac:	4605      	mov	r5, r0
 800b5ae:	460c      	mov	r4, r1
 800b5b0:	b913      	cbnz	r3, 800b5b8 <_fflush_r+0x10>
 800b5b2:	2500      	movs	r5, #0
 800b5b4:	4628      	mov	r0, r5
 800b5b6:	bd38      	pop	{r3, r4, r5, pc}
 800b5b8:	b118      	cbz	r0, 800b5c2 <_fflush_r+0x1a>
 800b5ba:	6a03      	ldr	r3, [r0, #32]
 800b5bc:	b90b      	cbnz	r3, 800b5c2 <_fflush_r+0x1a>
 800b5be:	f7fe f957 	bl	8009870 <__sinit>
 800b5c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d0f3      	beq.n	800b5b2 <_fflush_r+0xa>
 800b5ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b5cc:	07d0      	lsls	r0, r2, #31
 800b5ce:	d404      	bmi.n	800b5da <_fflush_r+0x32>
 800b5d0:	0599      	lsls	r1, r3, #22
 800b5d2:	d402      	bmi.n	800b5da <_fflush_r+0x32>
 800b5d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b5d6:	f7fe fb46 	bl	8009c66 <__retarget_lock_acquire_recursive>
 800b5da:	4628      	mov	r0, r5
 800b5dc:	4621      	mov	r1, r4
 800b5de:	f7ff ff5f 	bl	800b4a0 <__sflush_r>
 800b5e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b5e4:	07da      	lsls	r2, r3, #31
 800b5e6:	4605      	mov	r5, r0
 800b5e8:	d4e4      	bmi.n	800b5b4 <_fflush_r+0xc>
 800b5ea:	89a3      	ldrh	r3, [r4, #12]
 800b5ec:	059b      	lsls	r3, r3, #22
 800b5ee:	d4e1      	bmi.n	800b5b4 <_fflush_r+0xc>
 800b5f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b5f2:	f7fe fb39 	bl	8009c68 <__retarget_lock_release_recursive>
 800b5f6:	e7dd      	b.n	800b5b4 <_fflush_r+0xc>

0800b5f8 <__swhatbuf_r>:
 800b5f8:	b570      	push	{r4, r5, r6, lr}
 800b5fa:	460c      	mov	r4, r1
 800b5fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b600:	2900      	cmp	r1, #0
 800b602:	b096      	sub	sp, #88	@ 0x58
 800b604:	4615      	mov	r5, r2
 800b606:	461e      	mov	r6, r3
 800b608:	da0d      	bge.n	800b626 <__swhatbuf_r+0x2e>
 800b60a:	89a3      	ldrh	r3, [r4, #12]
 800b60c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b610:	f04f 0100 	mov.w	r1, #0
 800b614:	bf14      	ite	ne
 800b616:	2340      	movne	r3, #64	@ 0x40
 800b618:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b61c:	2000      	movs	r0, #0
 800b61e:	6031      	str	r1, [r6, #0]
 800b620:	602b      	str	r3, [r5, #0]
 800b622:	b016      	add	sp, #88	@ 0x58
 800b624:	bd70      	pop	{r4, r5, r6, pc}
 800b626:	466a      	mov	r2, sp
 800b628:	f000 f848 	bl	800b6bc <_fstat_r>
 800b62c:	2800      	cmp	r0, #0
 800b62e:	dbec      	blt.n	800b60a <__swhatbuf_r+0x12>
 800b630:	9901      	ldr	r1, [sp, #4]
 800b632:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b636:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b63a:	4259      	negs	r1, r3
 800b63c:	4159      	adcs	r1, r3
 800b63e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b642:	e7eb      	b.n	800b61c <__swhatbuf_r+0x24>

0800b644 <__smakebuf_r>:
 800b644:	898b      	ldrh	r3, [r1, #12]
 800b646:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b648:	079d      	lsls	r5, r3, #30
 800b64a:	4606      	mov	r6, r0
 800b64c:	460c      	mov	r4, r1
 800b64e:	d507      	bpl.n	800b660 <__smakebuf_r+0x1c>
 800b650:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b654:	6023      	str	r3, [r4, #0]
 800b656:	6123      	str	r3, [r4, #16]
 800b658:	2301      	movs	r3, #1
 800b65a:	6163      	str	r3, [r4, #20]
 800b65c:	b003      	add	sp, #12
 800b65e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b660:	ab01      	add	r3, sp, #4
 800b662:	466a      	mov	r2, sp
 800b664:	f7ff ffc8 	bl	800b5f8 <__swhatbuf_r>
 800b668:	9f00      	ldr	r7, [sp, #0]
 800b66a:	4605      	mov	r5, r0
 800b66c:	4639      	mov	r1, r7
 800b66e:	4630      	mov	r0, r6
 800b670:	f7ff f9c6 	bl	800aa00 <_malloc_r>
 800b674:	b948      	cbnz	r0, 800b68a <__smakebuf_r+0x46>
 800b676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b67a:	059a      	lsls	r2, r3, #22
 800b67c:	d4ee      	bmi.n	800b65c <__smakebuf_r+0x18>
 800b67e:	f023 0303 	bic.w	r3, r3, #3
 800b682:	f043 0302 	orr.w	r3, r3, #2
 800b686:	81a3      	strh	r3, [r4, #12]
 800b688:	e7e2      	b.n	800b650 <__smakebuf_r+0xc>
 800b68a:	89a3      	ldrh	r3, [r4, #12]
 800b68c:	6020      	str	r0, [r4, #0]
 800b68e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b692:	81a3      	strh	r3, [r4, #12]
 800b694:	9b01      	ldr	r3, [sp, #4]
 800b696:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b69a:	b15b      	cbz	r3, 800b6b4 <__smakebuf_r+0x70>
 800b69c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b6a0:	4630      	mov	r0, r6
 800b6a2:	f000 f81d 	bl	800b6e0 <_isatty_r>
 800b6a6:	b128      	cbz	r0, 800b6b4 <__smakebuf_r+0x70>
 800b6a8:	89a3      	ldrh	r3, [r4, #12]
 800b6aa:	f023 0303 	bic.w	r3, r3, #3
 800b6ae:	f043 0301 	orr.w	r3, r3, #1
 800b6b2:	81a3      	strh	r3, [r4, #12]
 800b6b4:	89a3      	ldrh	r3, [r4, #12]
 800b6b6:	431d      	orrs	r5, r3
 800b6b8:	81a5      	strh	r5, [r4, #12]
 800b6ba:	e7cf      	b.n	800b65c <__smakebuf_r+0x18>

0800b6bc <_fstat_r>:
 800b6bc:	b538      	push	{r3, r4, r5, lr}
 800b6be:	4d07      	ldr	r5, [pc, #28]	@ (800b6dc <_fstat_r+0x20>)
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	4604      	mov	r4, r0
 800b6c4:	4608      	mov	r0, r1
 800b6c6:	4611      	mov	r1, r2
 800b6c8:	602b      	str	r3, [r5, #0]
 800b6ca:	f7f7 facd 	bl	8002c68 <_fstat>
 800b6ce:	1c43      	adds	r3, r0, #1
 800b6d0:	d102      	bne.n	800b6d8 <_fstat_r+0x1c>
 800b6d2:	682b      	ldr	r3, [r5, #0]
 800b6d4:	b103      	cbz	r3, 800b6d8 <_fstat_r+0x1c>
 800b6d6:	6023      	str	r3, [r4, #0]
 800b6d8:	bd38      	pop	{r3, r4, r5, pc}
 800b6da:	bf00      	nop
 800b6dc:	20000794 	.word	0x20000794

0800b6e0 <_isatty_r>:
 800b6e0:	b538      	push	{r3, r4, r5, lr}
 800b6e2:	4d06      	ldr	r5, [pc, #24]	@ (800b6fc <_isatty_r+0x1c>)
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	4604      	mov	r4, r0
 800b6e8:	4608      	mov	r0, r1
 800b6ea:	602b      	str	r3, [r5, #0]
 800b6ec:	f7f7 facc 	bl	8002c88 <_isatty>
 800b6f0:	1c43      	adds	r3, r0, #1
 800b6f2:	d102      	bne.n	800b6fa <_isatty_r+0x1a>
 800b6f4:	682b      	ldr	r3, [r5, #0]
 800b6f6:	b103      	cbz	r3, 800b6fa <_isatty_r+0x1a>
 800b6f8:	6023      	str	r3, [r4, #0]
 800b6fa:	bd38      	pop	{r3, r4, r5, pc}
 800b6fc:	20000794 	.word	0x20000794

0800b700 <_sbrk_r>:
 800b700:	b538      	push	{r3, r4, r5, lr}
 800b702:	4d06      	ldr	r5, [pc, #24]	@ (800b71c <_sbrk_r+0x1c>)
 800b704:	2300      	movs	r3, #0
 800b706:	4604      	mov	r4, r0
 800b708:	4608      	mov	r0, r1
 800b70a:	602b      	str	r3, [r5, #0]
 800b70c:	f7f7 fad4 	bl	8002cb8 <_sbrk>
 800b710:	1c43      	adds	r3, r0, #1
 800b712:	d102      	bne.n	800b71a <_sbrk_r+0x1a>
 800b714:	682b      	ldr	r3, [r5, #0]
 800b716:	b103      	cbz	r3, 800b71a <_sbrk_r+0x1a>
 800b718:	6023      	str	r3, [r4, #0]
 800b71a:	bd38      	pop	{r3, r4, r5, pc}
 800b71c:	20000794 	.word	0x20000794

0800b720 <memcpy>:
 800b720:	440a      	add	r2, r1
 800b722:	4291      	cmp	r1, r2
 800b724:	f100 33ff 	add.w	r3, r0, #4294967295
 800b728:	d100      	bne.n	800b72c <memcpy+0xc>
 800b72a:	4770      	bx	lr
 800b72c:	b510      	push	{r4, lr}
 800b72e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b732:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b736:	4291      	cmp	r1, r2
 800b738:	d1f9      	bne.n	800b72e <memcpy+0xe>
 800b73a:	bd10      	pop	{r4, pc}

0800b73c <__assert_func>:
 800b73c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b73e:	4614      	mov	r4, r2
 800b740:	461a      	mov	r2, r3
 800b742:	4b09      	ldr	r3, [pc, #36]	@ (800b768 <__assert_func+0x2c>)
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	4605      	mov	r5, r0
 800b748:	68d8      	ldr	r0, [r3, #12]
 800b74a:	b954      	cbnz	r4, 800b762 <__assert_func+0x26>
 800b74c:	4b07      	ldr	r3, [pc, #28]	@ (800b76c <__assert_func+0x30>)
 800b74e:	461c      	mov	r4, r3
 800b750:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b754:	9100      	str	r1, [sp, #0]
 800b756:	462b      	mov	r3, r5
 800b758:	4905      	ldr	r1, [pc, #20]	@ (800b770 <__assert_func+0x34>)
 800b75a:	f000 f841 	bl	800b7e0 <fiprintf>
 800b75e:	f000 f851 	bl	800b804 <abort>
 800b762:	4b04      	ldr	r3, [pc, #16]	@ (800b774 <__assert_func+0x38>)
 800b764:	e7f4      	b.n	800b750 <__assert_func+0x14>
 800b766:	bf00      	nop
 800b768:	20000098 	.word	0x20000098
 800b76c:	0800c3ce 	.word	0x0800c3ce
 800b770:	0800c3a0 	.word	0x0800c3a0
 800b774:	0800c393 	.word	0x0800c393

0800b778 <_calloc_r>:
 800b778:	b570      	push	{r4, r5, r6, lr}
 800b77a:	fba1 5402 	umull	r5, r4, r1, r2
 800b77e:	b93c      	cbnz	r4, 800b790 <_calloc_r+0x18>
 800b780:	4629      	mov	r1, r5
 800b782:	f7ff f93d 	bl	800aa00 <_malloc_r>
 800b786:	4606      	mov	r6, r0
 800b788:	b928      	cbnz	r0, 800b796 <_calloc_r+0x1e>
 800b78a:	2600      	movs	r6, #0
 800b78c:	4630      	mov	r0, r6
 800b78e:	bd70      	pop	{r4, r5, r6, pc}
 800b790:	220c      	movs	r2, #12
 800b792:	6002      	str	r2, [r0, #0]
 800b794:	e7f9      	b.n	800b78a <_calloc_r+0x12>
 800b796:	462a      	mov	r2, r5
 800b798:	4621      	mov	r1, r4
 800b79a:	f7fe f9e7 	bl	8009b6c <memset>
 800b79e:	e7f5      	b.n	800b78c <_calloc_r+0x14>

0800b7a0 <__ascii_mbtowc>:
 800b7a0:	b082      	sub	sp, #8
 800b7a2:	b901      	cbnz	r1, 800b7a6 <__ascii_mbtowc+0x6>
 800b7a4:	a901      	add	r1, sp, #4
 800b7a6:	b142      	cbz	r2, 800b7ba <__ascii_mbtowc+0x1a>
 800b7a8:	b14b      	cbz	r3, 800b7be <__ascii_mbtowc+0x1e>
 800b7aa:	7813      	ldrb	r3, [r2, #0]
 800b7ac:	600b      	str	r3, [r1, #0]
 800b7ae:	7812      	ldrb	r2, [r2, #0]
 800b7b0:	1e10      	subs	r0, r2, #0
 800b7b2:	bf18      	it	ne
 800b7b4:	2001      	movne	r0, #1
 800b7b6:	b002      	add	sp, #8
 800b7b8:	4770      	bx	lr
 800b7ba:	4610      	mov	r0, r2
 800b7bc:	e7fb      	b.n	800b7b6 <__ascii_mbtowc+0x16>
 800b7be:	f06f 0001 	mvn.w	r0, #1
 800b7c2:	e7f8      	b.n	800b7b6 <__ascii_mbtowc+0x16>

0800b7c4 <__ascii_wctomb>:
 800b7c4:	4603      	mov	r3, r0
 800b7c6:	4608      	mov	r0, r1
 800b7c8:	b141      	cbz	r1, 800b7dc <__ascii_wctomb+0x18>
 800b7ca:	2aff      	cmp	r2, #255	@ 0xff
 800b7cc:	d904      	bls.n	800b7d8 <__ascii_wctomb+0x14>
 800b7ce:	228a      	movs	r2, #138	@ 0x8a
 800b7d0:	601a      	str	r2, [r3, #0]
 800b7d2:	f04f 30ff 	mov.w	r0, #4294967295
 800b7d6:	4770      	bx	lr
 800b7d8:	700a      	strb	r2, [r1, #0]
 800b7da:	2001      	movs	r0, #1
 800b7dc:	4770      	bx	lr
	...

0800b7e0 <fiprintf>:
 800b7e0:	b40e      	push	{r1, r2, r3}
 800b7e2:	b503      	push	{r0, r1, lr}
 800b7e4:	4601      	mov	r1, r0
 800b7e6:	ab03      	add	r3, sp, #12
 800b7e8:	4805      	ldr	r0, [pc, #20]	@ (800b800 <fiprintf+0x20>)
 800b7ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7ee:	6800      	ldr	r0, [r0, #0]
 800b7f0:	9301      	str	r3, [sp, #4]
 800b7f2:	f7ff fd3d 	bl	800b270 <_vfiprintf_r>
 800b7f6:	b002      	add	sp, #8
 800b7f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b7fc:	b003      	add	sp, #12
 800b7fe:	4770      	bx	lr
 800b800:	20000098 	.word	0x20000098

0800b804 <abort>:
 800b804:	b508      	push	{r3, lr}
 800b806:	2006      	movs	r0, #6
 800b808:	f000 f82c 	bl	800b864 <raise>
 800b80c:	2001      	movs	r0, #1
 800b80e:	f7f7 f9db 	bl	8002bc8 <_exit>

0800b812 <_raise_r>:
 800b812:	291f      	cmp	r1, #31
 800b814:	b538      	push	{r3, r4, r5, lr}
 800b816:	4605      	mov	r5, r0
 800b818:	460c      	mov	r4, r1
 800b81a:	d904      	bls.n	800b826 <_raise_r+0x14>
 800b81c:	2316      	movs	r3, #22
 800b81e:	6003      	str	r3, [r0, #0]
 800b820:	f04f 30ff 	mov.w	r0, #4294967295
 800b824:	bd38      	pop	{r3, r4, r5, pc}
 800b826:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b828:	b112      	cbz	r2, 800b830 <_raise_r+0x1e>
 800b82a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b82e:	b94b      	cbnz	r3, 800b844 <_raise_r+0x32>
 800b830:	4628      	mov	r0, r5
 800b832:	f000 f831 	bl	800b898 <_getpid_r>
 800b836:	4622      	mov	r2, r4
 800b838:	4601      	mov	r1, r0
 800b83a:	4628      	mov	r0, r5
 800b83c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b840:	f000 b818 	b.w	800b874 <_kill_r>
 800b844:	2b01      	cmp	r3, #1
 800b846:	d00a      	beq.n	800b85e <_raise_r+0x4c>
 800b848:	1c59      	adds	r1, r3, #1
 800b84a:	d103      	bne.n	800b854 <_raise_r+0x42>
 800b84c:	2316      	movs	r3, #22
 800b84e:	6003      	str	r3, [r0, #0]
 800b850:	2001      	movs	r0, #1
 800b852:	e7e7      	b.n	800b824 <_raise_r+0x12>
 800b854:	2100      	movs	r1, #0
 800b856:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b85a:	4620      	mov	r0, r4
 800b85c:	4798      	blx	r3
 800b85e:	2000      	movs	r0, #0
 800b860:	e7e0      	b.n	800b824 <_raise_r+0x12>
	...

0800b864 <raise>:
 800b864:	4b02      	ldr	r3, [pc, #8]	@ (800b870 <raise+0xc>)
 800b866:	4601      	mov	r1, r0
 800b868:	6818      	ldr	r0, [r3, #0]
 800b86a:	f7ff bfd2 	b.w	800b812 <_raise_r>
 800b86e:	bf00      	nop
 800b870:	20000098 	.word	0x20000098

0800b874 <_kill_r>:
 800b874:	b538      	push	{r3, r4, r5, lr}
 800b876:	4d07      	ldr	r5, [pc, #28]	@ (800b894 <_kill_r+0x20>)
 800b878:	2300      	movs	r3, #0
 800b87a:	4604      	mov	r4, r0
 800b87c:	4608      	mov	r0, r1
 800b87e:	4611      	mov	r1, r2
 800b880:	602b      	str	r3, [r5, #0]
 800b882:	f7f7 f991 	bl	8002ba8 <_kill>
 800b886:	1c43      	adds	r3, r0, #1
 800b888:	d102      	bne.n	800b890 <_kill_r+0x1c>
 800b88a:	682b      	ldr	r3, [r5, #0]
 800b88c:	b103      	cbz	r3, 800b890 <_kill_r+0x1c>
 800b88e:	6023      	str	r3, [r4, #0]
 800b890:	bd38      	pop	{r3, r4, r5, pc}
 800b892:	bf00      	nop
 800b894:	20000794 	.word	0x20000794

0800b898 <_getpid_r>:
 800b898:	f7f7 b97e 	b.w	8002b98 <_getpid>

0800b89c <_init>:
 800b89c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b89e:	bf00      	nop
 800b8a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8a2:	bc08      	pop	{r3}
 800b8a4:	469e      	mov	lr, r3
 800b8a6:	4770      	bx	lr

0800b8a8 <_fini>:
 800b8a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8aa:	bf00      	nop
 800b8ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8ae:	bc08      	pop	{r3}
 800b8b0:	469e      	mov	lr, r3
 800b8b2:	4770      	bx	lr
