// Seed: 1876689138
module module_0;
  assign module_3.id_3 = 0;
endmodule
module module_1 (
    id_1
);
  inout logic [7:0] id_1;
  module_0 modCall_1 ();
  for (id_2 = id_1; 1; id_1[(1'b0)] = 1) begin : LABEL_0
    assign id_2 = -1;
  end
endmodule
module module_2 (
    input tri1  id_0,
    input uwire id_1
);
  logic id_3;
  ;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output tri0 id_0,
    input  wire id_1,
    input  tri1 id_2,
    input  wire id_3,
    input  wand id_4
    , id_6
);
  always_latch id_6 <= id_6 ? id_4 : -1;
  module_0 modCall_1 ();
endmodule
