vhdl xil_defaultlib  \
"../../../../SABER.gen/sources_1/bd/SABER/ip/SABER_axi_gpio_0_0/sim/SABER_axi_gpio_0_0.vhd" \
"../../../../SABER.gen/sources_1/bd/SABER/ip/SABER_proc_sys_reset_0_0/sim/SABER_proc_sys_reset_0_0.vhd" \
"../../../../SABER.gen/sources_1/bd/SABER/ip/SABER_axi_smc_0/bd_0/ip/ip_1/sim/bd_2119_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
