INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/IP/IP_RAM/RAM/RAM.srcs/sources_1/ip/ram_256x8/sim/ram_256x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_256x8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/IP/IP_RAM/RAM/RAM.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/IP/IP_RAM/RAM/RAM.srcs/sim_1/new/tb_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ram
