---
title: "gf180-inkjet-driver"
description: "Documentation for GF180-based inkjet printhead driver IC exploration"
---

# Documentation ‚Äì gf180-inkjet-driver

This directory contains **layout- and GDS-oriented design notes**
for the **GF180-based inkjet printhead driver IC exploration**.

The documents focus on **architecture definition**, **high-voltage device usage**,
and **layout-driven mixed-signal design**, with the explicit goal of
supporting **manual GDS generation** using the GF180MCU open PDK.

These materials function as **design rationale and layout justification**.
In addition to documenting viable structures, they explicitly record
**architectural limits identified through GDS-level exploration**,
rather than serving as a complete IC specification.

---

## üîó Links

| Language | GitHub Pages üåê | GitHub üíª |
|----------|----------------|-----------|
| üá∫üá∏ English | [![GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/gf180-inkjet-driver/docs/) | [![GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/gf180-inkjet-driver/tree/main/docs) |

---

## üó∫ Layout Map (GDS-Oriented Overview)

```mermaid
flowchart LR
  A[docs/ : GDS-oriented design notes] --> B[Core Architecture Docs]
  A --> C[HV Layout Rule Chain]
  A --> D[Status / Outcome]

  B --> B1[architecture.md\nSystem partitioning / floorplanning]
  B --> B2[hv-devices.md\nHV MOS options & layout constraints]
  B --> B3[driver-topology.md\nLayout-feasible driver blocks]
  B --> B4[layout-notes.md\nGuard ring / spacing / substrate]
  B --> B5[roadmap.md\nPath toward actual GDS]

  C --> C1[DesignRules_HV.md\nHV domain & isolation rules]
  C --> C2[HV_SW_UNIT_Definition.md\nMinimum scalable HV cell]
  C --> C3[HV_SW_UNIT_Floorplan.md\nDNWELL & GR continuity]
  C --> C4[HV_SW_UNIT_LW_Proposal.md\nConservative L/W sizing]
  C --> C5[HV_SW_UNIT_Layout_Checklist.md\nActual layout order]
  C --> C6[HV_SW_UNIT_IV_Expectations.md\nV‚ÄìI sanity checks]
  C --> C7[HV_SW_UNIT_400dpi_Pitch_Analysis.md\n~63.5 ¬µm pitch limit]

  D --> D1[Digital flow feasibility: completed]
  D --> D2[Manual HV layout exploration: completed]
  D --> D3[400 dpi array feasibility: evaluated and concluded]
```

---

## Representative GDS Artifact

The following image shows a **representative HV switch unit GDS**
generated during this exploration.

It demonstrates:
- DNWELL enclosure
- Continuous P+ guard ring
- Central HV device structure
- Explicit D / G / S / B pin exposure

<img
  src="https://samizo-aitl.github.io/gf180-inkjet-driver/docs/images/02_hv_sw_unit_gds.png"
  alt="HV_SW_UNIT ‚Äì DNWELL and Guard Ring GDS"
  width="80%"
/>

This GDS serves as a **visual anchor**
for the unit- and array-level documents listed below.

---

## Document Index (GDS-Oriented)

Each document in this directory is written with a **clear downstream GDS target**
in mind. Conceptual discussion is intentionally limited to what directly
influences layout decisions.

### Core Architecture Documents

- **architecture.md**  
  System-level partitioning and block definition for
  **manual layout boundaries**, with emphasis on:
  - High-voltage domain separation
  - Logic vs HV interaction points
  - Floorplanning implications for mixed-signal ICs

- **hv-devices.md**  
  High-voltage MOS devices available in GF180MCU and their
  layout-related constraints.
  This document directly supports:
  - **Single-device GDS cell generation**
  - Guard ring and substrate isolation experiments
  - Device-level spacing and topology comparison

- **driver-topology.md**  
  Minimal inkjet driver stage concepts focused on
  **layout feasibility rather than schematic completeness**.

- **layout-notes.md**  
  Practical layout observations derived from GF180MCU rules and
  mixed-signal constraints, including:
  - Guard ring placement and continuity
  - Substrate noise awareness and mitigation

- **roadmap.md**  
  A stepwise exploration plan documenting the transition from
  architectural concepts to **actual GDS artifacts**.

---

## High-Voltage Layout Rule Set (Inkjet-Focused)

The following documents define a **complete, layout-first rule chain**
for high-voltage MOS usage in inkjet driver ICs.
They are intended to be read **in order**.

- **DesignRules_HV.md**  
  HV domain separation, device classes, DNWELL and guard ring policy

- **HV_SW_UNIT_Definition.md**  
  Definition of the minimum scalable HV switch unit

- **HV_SW_UNIT_Floorplan.md**  
  DNWELL enclosure and guard ring continuity rules

- **HV_SW_UNIT_LW_Proposal.md**  
  Conservative channel length and width assumptions

- **HV_SW_UNIT_Layout_Checklist.md**  
  Practical checklist for manual HV layout execution

- **HV_SW_UNIT_IV_Expectations.md**  
  Pre-SPICE V‚ÄìI (Id‚ÄìVd / Id‚ÄìVg) sanity expectations

- **HV_SW_UNIT_400dpi_Pitch_Analysis.md**  
  Feasibility study for **400 dpi nozzle pitch (~63.5 ¬µm)**

Together, these documents capture both
**feasible layout structures** and
**architectural limits identified at the GDS level**.

---

## Design Philosophy

This documentation prioritizes:

- **Layout-first decision making**
- GDS-level understanding over schematic or RTL completeness
- Minimal structures that can be **directly translated into layout**
- Explicit recording of **why certain approaches fail**

The intent is not to demonstrate a finished inkjet driver IC,
but to preserve **design reasoning grounded in physical layout reality**.

---

## Status

- ‚úÖ Automated digital flow feasibility evaluation completed
- ‚úÖ Manual HV device and unit layout completed
- ‚úÖ HV_SW_UNIT array and guard ring sharing studies completed
- ‚ùå 400 dpi (63.5 ¬µm) array feasibility: **structurally infeasible under GF180 DNWELL assumptions**

---

## Disclaimer

This documentation is provided **for educational and exploratory purposes only**.

No guarantees are made regarding manufacturability, electrical performance,
reliability, or suitability for any commercial application.

---

## Layout Design Environment

<img
  src="https://samizo-aitl.github.io/gf180-inkjet-driver/docs/images/01_gf180_inkjet_env_klayout.png"
  alt="GF180 Inkjet Driver ‚Äì KLayout Environment"
  width="80%"
/>

---

## Outcome

This repository documents a **complete layout-driven exploration loop**:

- Single HV MOS device  
- ‚Üí HV switch unit  
- ‚Üí Array construction  
- ‚Üí Guard ring sharing  
- ‚Üí **Architectural feasibility conclusion**

The recorded artifacts ensure that
future work does not repeat the same infeasible design path.
