Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Oct 24 14:21:12 2023
| Host         : c111-17.EECS.Berkeley.EDU running 64-bit Red Hat Enterprise Linux release 8.8 (Ootpa)
| Command      : report_timing_summary -warn_on_violation -file post_route_timing_summary.rpt
| Design       : z1top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (216)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (216)
--------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: bp/button_debouncer/saturating_counter_reg[3][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: bp/button_debouncer/saturating_counter_reg[3][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: bp/button_debouncer/saturating_counter_reg[3][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: bp/button_debouncer/saturating_counter_reg[3][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: bp/button_debouncer/saturating_counter_reg[3][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: bp/button_debouncer/saturating_counter_reg[3][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: bp/button_debouncer/saturating_counter_reg[3][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: bp/button_debouncer/saturating_counter_reg[3][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: bp/button_edge_detector/temp_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.914        0.000                      0                  680        0.106        0.000                      0                  680        3.500        0.000                       0                   300  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk_125mhz_fpga  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_125mhz_fpga        0.914        0.000                      0                  680        0.106        0.000                      0                  680        3.500        0.000                       0                   300  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_fpga
  To Clock:  clk_125mhz_fpga

Setup :            0  Failing Endpoints,  Worst Slack        0.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 bp/button_debouncer/saturating_counter_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm/notes/ram_reg[1][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_fpga rise@8.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 1.418ns (20.727%)  route 5.423ns (79.273%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns = ( 13.360 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.714     5.788    bp/button_debouncer/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  bp/button_debouncer/saturating_counter_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.456     6.244 r  bp/button_debouncer/saturating_counter_reg[3][0]/Q
                         net (fo=8, routed)           1.023     7.267    bp/button_debouncer/saturating_counter_reg[3]_3[0]
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.152     7.419 r  bp/button_debouncer/temp[3]_i_2/O
                         net (fo=2, routed)           0.603     8.022    bp/button_debouncer/temp[3]_i_2_n_0
    SLICE_X58Y54         LUT6 (Prop_lut6_I0_O)        0.332     8.354 f  bp/button_debouncer/buttons_pressed_BUFG[3]_inst_i_1/O
                         net (fo=16, routed)          2.461    10.815    fsm/notes/buttons_pressed[3]
    SLICE_X98Y85         LUT3 (Prop_lut3_I0_O)        0.150    10.965 f  fsm/notes/ram[0][23]_i_2/O
                         net (fo=4, routed)           0.473    11.438    fsm/notes/ram[0][23]_i_2_n_0
    SLICE_X101Y85        LUT6 (Prop_lut6_I0_O)        0.328    11.766 r  fsm/notes/ram[1][23]_i_1/O
                         net (fo=24, routed)          0.863    12.629    fsm/notes/ram[1][23]_i_1_n_0
    SLICE_X95Y78         FDRE                                         r  fsm/notes/ram_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.596    13.360    fsm/notes/CLK
    SLICE_X95Y78         FDRE                                         r  fsm/notes/ram_reg[1][5]/C
                         clock pessimism              0.423    13.784    
                         clock uncertainty           -0.035    13.748    
    SLICE_X95Y78         FDRE (Setup_fdre_C_CE)      -0.205    13.543    fsm/notes/ram_reg[1][5]
  -------------------------------------------------------------------
                         required time                         13.543    
                         arrival time                         -12.629    
  -------------------------------------------------------------------
                         slack                                  0.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fsm/notes/ram_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm/notes/d_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_fpga rise@0.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.598     1.684    fsm/notes/CLK
    SLICE_X95Y79         FDRE                                         r  fsm/notes/ram_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y79         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  fsm/notes/ram_reg[0][5]/Q
                         net (fo=1, routed)           0.054     1.879    fsm/notes/ram_reg[0][5]
    SLICE_X94Y79         LUT6 (Prop_lut6_I2_O)        0.045     1.924 r  fsm/notes/d_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.924    fsm/notes/d_out[5]_i_1_n_0
    SLICE_X94Y79         FDRE                                         r  fsm/notes/d_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.866     2.208    fsm/notes/CLK
    SLICE_X94Y79         FDRE                                         r  fsm/notes/d_out_reg[5]/C
                         clock pessimism             -0.511     1.697    
    SLICE_X94Y79         FDRE (Hold_fdre_C_D)         0.121     1.818    fsm/notes/d_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_fpga
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y34   sel/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y71   bp/button_debouncer/wrapping_counter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y78  bp/button_debouncer/saturating_counter_reg[2][5]/C



