src/macsim.cc:149: (I=0  C=0):  initialize knobs
number of cores8
src/macsim.cc:395: (I=0  C=0):  initialize simulation
src/memory.cc:1330: (I=0  C=0):  Memory system(no_cache) has been initialized.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_DRAM_SIZE_PER_CONTROLLER" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_NUM_STREAMS" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_TRAIN" not found. unable to set value.
Ruby Timing Mode
Creating event queue...
Creating event queue done
Creating system...
  Processors: 8
CONTROL_MESSAGE_SIZE=8
DATA_MESSAGE_SIZE=32
Creating system done
Ruby initialization complete

================ Begin System Configuration Print ================

Ruby Configuration
------------------
protocol: Fusion
compiled_at: 19:31:35, Nov 22 2014
RUBY_DEBUG: false
hostname: cs-amoeba-n4
g_RANDOM_SEED: 1
g_YAO_DRIVER: 2
g_DEADLOCK_THRESHOLD: 500000
RANDOMIZATION: false
g_SYNTHETIC_DRIVER: false
g_DETERMINISTIC_DRIVER: false
g_FILTERING_ENABLED: false
g_DISTRIBUTED_PERSISTENT_ENABLED: true
g_DYNAMIC_TIMEOUT_ENABLED: true
g_RETRY_THRESHOLD: 1
g_FIXED_TIMEOUT_LATENCY: 300
g_trace_warmup_length: 1000000
g_bash_bandwidth_adaptive_threshold: 0.75
g_tester_length: 0
g_synthetic_locks: 2048
g_deterministic_addrs: 1
g_SpecifiedGenerator: DetermInvGenerator
g_callback_counter: 0
g_NUM_COMPLETIONS_BEFORE_PASS: 0
g_NUM_SMT_THREADS: 1
g_think_time: 5
g_hold_time: 5
g_wait_time: 5
PROTOCOL_DEBUG_TRACE: true
DEBUG_FILTER_STRING: lq
DEBUG_VERBOSITY_STRING: high
DEBUG_START_TIME: 1
DEBUG_OUTPUT_FILENAME: /dev/null
SIMICS_RUBY_MULTIPLIER: 4
OPAL_RUBY_MULTIPLIER: 1
TRANSACTION_TRACE_ENABLED: true
USER_MODE_DATA_ONLY: false
PROFILE_HOT_LINES: false
PROFILE_ALL_INSTRUCTIONS: false
PRINT_INSTRUCTION_TRACE: false
g_DEBUG_CYCLE: 0
BLOCK_STC: false
PERFECT_MEMORY_SYSTEM: false
PERFECT_MEMORY_SYSTEM_LATENCY: 0
DATA_BLOCK: false
REMOVE_SINGLE_CYCLE_DCACHE_FAST_PATH: true
g_SIMICS: false
L1_CACHE_ASSOC: 8
L1_CACHE_NUM_SETS_BITS: 8
L2_CACHE_ASSOC: 16
L2_CACHE_NUM_SETS_BITS: 14
L2_DIRECTORY_ASSOC: 8
L2_DIRECTORY_NUM_SETS_BITS: 9
L1T_CACHE_NUM_SETS_BITS: 2
L1T_CACHE_ASSOC: 32
L2T_CACHE_NUM_SETS_BITS: 16
L2T_CACHE_ASSOC: 32
g_MEMORY_SIZE_BYTES: 281474976710656
g_DATA_BLOCK_BYTES: 32
g_PAGE_SIZE_BYTES: 4096
g_REPLACEMENT_POLICY: LRU
g_DATA_MESSAGE_SIZE: 32
g_NUM_PROCESSORS: 8
g_NUM_L2_BANKS: 4
g_NUM_MEMORIES: 4
g_PROCS_PER_CHIP: 8
g_PROC_NUM_ACC: 2
g_DMA_PROC: 1
g_NUM_ACCS: 8
g_ACCS_PER_CHIP: 8
g_NUM_L2T_BANKS: 4
g_NUM_CHIPS: 1
g_NUM_CHIP_BITS: 0
g_MEMORY_SIZE_BITS: 48
g_DATA_BLOCK_BITS: 5
g_PAGE_SIZE_BITS: 12
g_NUM_PROCESSORS_BITS: 3
g_PROCS_PER_CHIP_BITS: 3
g_NUM_L2_BANKS_BITS: 2
g_NUM_L2_BANKS_PER_CHIP_BITS: 2
g_NUM_L2_BANKS_PER_CHIP: 4
g_NUM_MEMORIES_BITS: 2
g_NUM_MEMORIES_PER_CHIP: 4
g_MEMORY_MODULE_BITS: 41
g_MEMORY_MODULE_BLOCKS: 2199023255552
g_NUM_ACCS_BITS: 3
g_ACCS_PER_CHIP_BITS: 3
g_NUM_L2T_BANKS_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP: 4
MAP_L2BANKS_TO_LOWEST_BITS: false
L1_to_L2_MSG_LATENCY: 2
L1_to_L2_DATA_LATENCY: 2
L2_to_L1_MSG_LATENCY: 2
L2_to_L1_DATA_LATENCY: 8
L2T_to_L1T_DATA_LATENCY: 4
L2_to_MEM_MSG_LATENCY: 100
L2_to_MEM_DATA_LATENCY: 100
MEM_to_L2_MSG_LATENCY: 200
MEM_to_L2_DATA_LATENCY: 200
DIRECTORY_CACHE_LATENCY: 6
NULL_LATENCY: 1
ISSUE_LATENCY: 2
CACHE_RESPONSE_LATENCY: 12
L2_RESPONSE_LATENCY: 6
L2_TAG_LATENCY: 6
L1_RESPONSE_LATENCY: 3
MEMORY_RESPONSE_LATENCY_MINUS_2: 1
DIRECTORY_LATENCY: 80
NETWORK_LINK_LATENCY: 1
COPY_HEAD_LATENCY: 4
ON_CHIP_LINK_LATENCY: 1
RECYCLE_LATENCY: 10
L2_RECYCLE_LATENCY: 5
TIMER_LATENCY: 10000
TBE_RESPONSE_LATENCY: 1
PERIODIC_TIMER_WAKEUPS: true
PROFILE_EXCEPTIONS: false
PROFILE_XACT: true
PROFILE_NONXACT: false
XACT_DEBUG: true
XACT_DEBUG_LEVEL: 1
XACT_MEMORY: false
XACT_ENABLE_TOURMALINE: false
XACT_NUM_CURRENT: 0
XACT_LAST_UPDATE: 0
XACT_ISOLATION_CHECK: false
PERFECT_FILTER: true
READ_WRITE_FILTER: Perfect_
PERFECT_VIRTUAL_FILTER: true
VIRTUAL_READ_WRITE_FILTER: Perfect_
PERFECT_SUMMARY_FILTER: true
SUMMARY_READ_WRITE_FILTER: Perfect_
XACT_EAGER_CD: true
XACT_LAZY_VM: false
XACT_CONFLICT_RES: BASE
XACT_VISUALIZER: false
XACT_COMMIT_TOKEN_LATENCY: 0
XACT_NO_BACKOFF: false
XACT_LOG_BUFFER_SIZE: 0
XACT_STORE_PREDICTOR_HISTORY: 256
XACT_STORE_PREDICTOR_ENTRIES: 256
XACT_STORE_PREDICTOR_THRESHOLD: 4
XACT_FIRST_ACCESS_COST: 0
XACT_FIRST_PAGE_ACCESS_COST: 0
ENABLE_MAGIC_WAITING: false
ENABLE_WATCHPOINT: false
XACT_ENABLE_VIRTUALIZATION_LOGTM_SE: false
ATMTP_ENABLED: false
ATMTP_ABORT_ON_NON_XACT_INST: false
ATMTP_ALLOW_SAVE_RESTORE_IN_XACT: false
ATMTP_XACT_MAX_STORES: 32
ATMTP_DEBUG_LEVEL: 0
L1_REQUEST_LATENCY: 2
L2_REQUEST_LATENCY: 4
SINGLE_ACCESS_L2_BANKS: true
SEQUENCER_TO_CONTROLLER_LATENCY: 4
L1CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
L2CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
DIRECTORY_TRANSITIONS_PER_RUBY_CYCLE: 32
g_SEQUENCER_OUTSTANDING_REQUESTS: 256
NUMBER_OF_TBES: 128
NUMBER_OF_L1_TBES: 128
NUMBER_OF_L2_TBES: 256
FINITE_BUFFERING: false
FINITE_BUFFER_SIZE: 3
PROCESSOR_BUFFER_SIZE: 10
PROTOCOL_BUFFER_SIZE: 32
TSO: false
g_NETWORK_TOPOLOGY: ACC_NETWORK
g_CACHE_DESIGN: FUSION
g_endpoint_bandwidth: 10000
g_adaptive_routing: false
NUMBER_OF_VIRTUAL_NETWORKS: 8
FAN_OUT_DEGREE: 4
g_PRINT_TOPOLOGY: true
g_PROCS_PER_CLUSTER: 4
XACT_LENGTH: 0
XACT_SIZE: 0
ABORT_RETRY_TIME: 0
g_GARNET_NETWORK: true
g_DETAIL_NETWORK: true
g_NETWORK_TESTING: false
g_FLIT_SIZE: 8
g_NUM_PIPE_STAGES: 4
g_VCS_PER_CLASS: 4
g_BUFFER_SIZE: 4
MEM_BUS_CYCLE_MULTIPLIER: 10
BANKS_PER_RANK: 8
RANKS_PER_DIMM: 2
DIMMS_PER_CHANNEL: 2
BANK_BIT_0: 8
RANK_BIT_0: 11
DIMM_BIT_0: 12
BANK_QUEUE_SIZE: 12
BANK_BUSY_TIME: 11
RANK_RANK_DELAY: 1
READ_WRITE_DELAY: 2
BASIC_BUS_BUSY_TIME: 2
MEM_CTL_LATENCY: 12
REFRESH_PERIOD: 1560
TFAW: 0
MEM_RANDOM_ARBITRATE: 0
MEM_FIXED_DELAY: 0
g_GMEM_SKIP_L1D: false
WRITES_STALL_AT_MSHR: true
CL_FIXED_LEASE: 1000
CL_PREDICTOR_TYPE: 0
CL_PREDICTOR_TYPE_FIXED: 0
CL_PREDICTOR_TYPE_GLOBAL: 1
CL_PREDICTOR_TYPE_PERL2: 2
CL_PREDICTOR_TYPE_PCFIXED: 3
CL_PREDICTOR_TYPE_PCADAPTIVE: 4
CL_PREDICTOR_TYPE_ADDRFIXED: 5
CL_PREDICTOR_TYPE_ORACLE: 6
CL_PREDICTOR_TYPE_PCSAMPLER: 7
CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_GLOBAL_L2EVICT_PENALTY: 0
CL_PRED_GLOBAL_EXPIREHIT_CREDIT: 0
CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PERL2_L2EVICT_PENALTY: 0
CL_PRED_PERL2_EXPIREHIT_CREDIT: 0
CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PCADAPTIVE_L2EVICT_PENALTY: 0
CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT: 0
CL_PRED_PCFIXED_INFILE: DUMMY
CL_PRED_ADDRFIXED_INFILE: DUMMY
LIFETIME_PROFILER_PERPC_OUTMODE: 0
LIFETIME_PROFILER_PERPC_OUTFILE: DUMMY
LIFETIME_PROFILER_PERADDR_OUTMODE: 0
LIFETIME_PROFILER_PERADDR_OUTFILE: DUMMY
LIFETIMETRACE_ENABLED: false
LIFETIMETRACE_OUTFILE: DUMMY
BENCHMARK_CONTAINS_MEMBAR: false

Chip Config
-----------
Total_Chips: 1

L1TCache_mandatoryQueue numberPerChip: 8

L1TCache_sequencerT numberPerChip: 8
SequencerT: SequencerT - SC
  max_outstanding_requests: 256

L1TCache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1TCache_L1DcacheMemory numberPerChip: 8
Cache config: L1TCache_0_L1D
  cache_associativity: 32
  num_cache_sets_bits: 2
  num_cache_sets: 4
  cache_set_size_bytes: 128
  cache_set_size_Kbytes: 0.125
  cache_set_size_Mbytes: 0.00012207
  cache_size_bytes: 4096
  cache_size_Kbytes: 4
  cache_size_Mbytes: 0.00390625

L2TCache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2TCache_L2cacheMemory numberPerChip: 4
Cache config: L2TCache_0
  cache_associativity: 32
  num_cache_sets_bits: 16
  num_cache_sets: 65536
  cache_set_size_bytes: 2097152
  cache_set_size_Kbytes: 2048
  cache_set_size_Mbytes: 2
  cache_size_bytes: 67108864
  cache_size_Kbytes: 65536
  cache_size_Mbytes: 64

L2TCache_L2ExpireTriggerQueue numberPerChip: 4

L2Cache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2Cache_L2cacheMemory numberPerChip: 4
Cache config: L2Cache_0
  cache_associativity: 16
  num_cache_sets_bits: 14
  num_cache_sets: 16384
  cache_set_size_bytes: 524288
  cache_set_size_Kbytes: 512
  cache_set_size_Mbytes: 0.5
  cache_size_bytes: 8388608
  cache_size_Kbytes: 8192
  cache_size_Mbytes: 8

L1Cache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1Cache_L1IcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1I
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_L1DcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1D
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_mandatoryQueue numberPerChip: 8

L1Cache_sequencer numberPerChip: 8
sequencer: Sequencer - SC
  max_outstanding_requests: 256

Directory_directory numberPerChip: 4
Memory config:
  memory_bits: 48
  memory_size_bytes: 281474976710656
  memory_size_Kbytes: 2.74878e+11
  memory_size_Mbytes: 2.68435e+08
  memory_size_Gbytes: 262144
  module_bits: 41
  module_size_lines: 2199023255552
  module_size_bytes: 70368744177664
  module_size_Kbytes: 6.87195e+10
  module_size_Mbytes: 6.71089e+07


Network Configuration
---------------------
network: GarnetNetwork_d
topology: ACC_NETWORK

virtual_net_0: active, unordered
virtual_net_1: active, unordered
virtual_net_2: active, unordered
virtual_net_3: active, unordered
virtual_net_4: active, unordered
virtual_net_5: active, ordered
virtual_net_6: active, ordered
virtual_net_7: inactive

[Network Interface 0] - [inLink 53] - [outLink 0]
[Network Interface 1] - [inLink 54] - [outLink 1]
[Network Interface 2] - [inLink 55] - [outLink 2]
[Network Interface 3] - [inLink 56] - [outLink 3]
[Network Interface 4] - [inLink 57] - [outLink 4]
[Network Interface 5] - [inLink 58] - [outLink 5]
[Network Interface 6] - [inLink 59] - [outLink 6]
[Network Interface 7] - [inLink 60] - [outLink 7]
[Network Interface 8] - [inLink 61] - [outLink 8]
[Network Interface 9] - [inLink 62] - [outLink 9]
[Network Interface 10] - [inLink 63] - [outLink 10]
[Network Interface 11] - [inLink 64] - [outLink 11]
[Network Interface 12] - [inLink 28] - [outLink 12]
[Network Interface 13] - [inLink 33] - [outLink 13]
[Network Interface 14] - [inLink 38] - [outLink 14]
[Network Interface 15] - [inLink 43] - [outLink 15]
[Network Interface 16] - [inLink 29] - [outLink 16]
[Network Interface 17] - [inLink 34] - [outLink 17]
[Network Interface 18] - [inLink 39] - [outLink 18]
[Network Interface 19] - [inLink 44] - [outLink 19]
[Network Interface 20] - [inLink 30] - [outLink 20]
[Network Interface 21] - [inLink 35] - [outLink 21]
[Network Interface 22] - [inLink 40] - [outLink 22]
[Network Interface 23] - [inLink 45] - [outLink 23]
[Network Interface 24] - [inLink 31] - [outLink 24]
[Network Interface 25] - [inLink 36] - [outLink 25]
[Network Interface 26] - [inLink 41] - [outLink 26]
[Network Interface 27] - [inLink 46] - [outLink 27]
[Router 0] :: 
[inLink - 12 - 16 - 20 - 24 - 48 - ]
[outLink - 28 - 29 - 30 - 31 - 32 - ]
[Router 1] :: 
[inLink - 13 - 17 - 21 - 25 - 49 - ]
[outLink - 33 - 34 - 35 - 36 - 37 - ]
[Router 2] :: 
[inLink - 14 - 18 - 22 - 26 - 50 - ]
[outLink - 38 - 39 - 40 - 41 - 42 - ]
[Router 3] :: 
[inLink - 15 - 19 - 23 - 27 - 51 - ]
[outLink - 43 - 44 - 45 - 46 - 47 - ]
[Router 4] :: 
[inLink - 32 - 37 - 42 - 47 - 65 - ]
[outLink - 48 - 49 - 50 - 51 - 52 - ]
[Router 5] :: 
[inLink - 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 52 - ]
[outLink - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - ]
--- Begin Topology Print ---

Topology print ONLY indicates the _NETWORK_ latency between two machines
It does NOT include the latency within the machines

L1TCache-0 Network Latencies
  L1TCache-0 -> L1TCache-1 net_lat: 3
  L1TCache-0 -> L1TCache-2 net_lat: 3
  L1TCache-0 -> L1TCache-3 net_lat: 3
  L1TCache-0 -> L1TCache-4 net_lat: 3
  L1TCache-0 -> L1TCache-5 net_lat: 3
  L1TCache-0 -> L1TCache-6 net_lat: 3
  L1TCache-0 -> L1TCache-7 net_lat: 3
  L1TCache-0 -> L2TCache-0 net_lat: 3
  L1TCache-0 -> L2TCache-1 net_lat: 3
  L1TCache-0 -> L2TCache-2 net_lat: 3
  L1TCache-0 -> L2TCache-3 net_lat: 3
  L1TCache-0 -> L2Cache-0 net_lat: 18
  L1TCache-0 -> L2Cache-1 net_lat: 18
  L1TCache-0 -> L2Cache-2 net_lat: 18
  L1TCache-0 -> L2Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-0 net_lat: 18
  L1TCache-0 -> L1Cache-1 net_lat: 16
  L1TCache-0 -> L1Cache-2 net_lat: 18
  L1TCache-0 -> L1Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-4 net_lat: 18
  L1TCache-0 -> L1Cache-5 net_lat: 18
  L1TCache-0 -> L1Cache-6 net_lat: 18
  L1TCache-0 -> L1Cache-7 net_lat: 18
  L1TCache-0 -> Directory-0 net_lat: 16
  L1TCache-0 -> Directory-1 net_lat: 16
  L1TCache-0 -> Directory-2 net_lat: 16
  L1TCache-0 -> Directory-3 net_lat: 16

L1TCache-1 Network Latencies
  L1TCache-1 -> L1TCache-0 net_lat: 3
  L1TCache-1 -> L1TCache-2 net_lat: 3
  L1TCache-1 -> L1TCache-3 net_lat: 3
  L1TCache-1 -> L1TCache-4 net_lat: 3
  L1TCache-1 -> L1TCache-5 net_lat: 3
  L1TCache-1 -> L1TCache-6 net_lat: 3
  L1TCache-1 -> L1TCache-7 net_lat: 3
  L1TCache-1 -> L2TCache-0 net_lat: 3
  L1TCache-1 -> L2TCache-1 net_lat: 3
  L1TCache-1 -> L2TCache-2 net_lat: 3
  L1TCache-1 -> L2TCache-3 net_lat: 3
  L1TCache-1 -> L2Cache-0 net_lat: 18
  L1TCache-1 -> L2Cache-1 net_lat: 18
  L1TCache-1 -> L2Cache-2 net_lat: 18
  L1TCache-1 -> L2Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-0 net_lat: 18
  L1TCache-1 -> L1Cache-1 net_lat: 16
  L1TCache-1 -> L1Cache-2 net_lat: 18
  L1TCache-1 -> L1Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-4 net_lat: 18
  L1TCache-1 -> L1Cache-5 net_lat: 18
  L1TCache-1 -> L1Cache-6 net_lat: 18
  L1TCache-1 -> L1Cache-7 net_lat: 18
  L1TCache-1 -> Directory-0 net_lat: 16
  L1TCache-1 -> Directory-1 net_lat: 16
  L1TCache-1 -> Directory-2 net_lat: 16
  L1TCache-1 -> Directory-3 net_lat: 16

L1TCache-2 Network Latencies
  L1TCache-2 -> L1TCache-0 net_lat: 3
  L1TCache-2 -> L1TCache-1 net_lat: 3
  L1TCache-2 -> L1TCache-3 net_lat: 3
  L1TCache-2 -> L1TCache-4 net_lat: 3
  L1TCache-2 -> L1TCache-5 net_lat: 3
  L1TCache-2 -> L1TCache-6 net_lat: 3
  L1TCache-2 -> L1TCache-7 net_lat: 3
  L1TCache-2 -> L2TCache-0 net_lat: 3
  L1TCache-2 -> L2TCache-1 net_lat: 3
  L1TCache-2 -> L2TCache-2 net_lat: 3
  L1TCache-2 -> L2TCache-3 net_lat: 3
  L1TCache-2 -> L2Cache-0 net_lat: 18
  L1TCache-2 -> L2Cache-1 net_lat: 18
  L1TCache-2 -> L2Cache-2 net_lat: 18
  L1TCache-2 -> L2Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-0 net_lat: 18
  L1TCache-2 -> L1Cache-1 net_lat: 16
  L1TCache-2 -> L1Cache-2 net_lat: 18
  L1TCache-2 -> L1Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-4 net_lat: 18
  L1TCache-2 -> L1Cache-5 net_lat: 18
  L1TCache-2 -> L1Cache-6 net_lat: 18
  L1TCache-2 -> L1Cache-7 net_lat: 18
  L1TCache-2 -> Directory-0 net_lat: 16
  L1TCache-2 -> Directory-1 net_lat: 16
  L1TCache-2 -> Directory-2 net_lat: 16
  L1TCache-2 -> Directory-3 net_lat: 16

L1TCache-3 Network Latencies
  L1TCache-3 -> L1TCache-0 net_lat: 3
  L1TCache-3 -> L1TCache-1 net_lat: 3
  L1TCache-3 -> L1TCache-2 net_lat: 3
  L1TCache-3 -> L1TCache-4 net_lat: 3
  L1TCache-3 -> L1TCache-5 net_lat: 3
  L1TCache-3 -> L1TCache-6 net_lat: 3
  L1TCache-3 -> L1TCache-7 net_lat: 3
  L1TCache-3 -> L2TCache-0 net_lat: 3
  L1TCache-3 -> L2TCache-1 net_lat: 3
  L1TCache-3 -> L2TCache-2 net_lat: 3
  L1TCache-3 -> L2TCache-3 net_lat: 3
  L1TCache-3 -> L2Cache-0 net_lat: 18
  L1TCache-3 -> L2Cache-1 net_lat: 18
  L1TCache-3 -> L2Cache-2 net_lat: 18
  L1TCache-3 -> L2Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-0 net_lat: 18
  L1TCache-3 -> L1Cache-1 net_lat: 16
  L1TCache-3 -> L1Cache-2 net_lat: 18
  L1TCache-3 -> L1Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-4 net_lat: 18
  L1TCache-3 -> L1Cache-5 net_lat: 18
  L1TCache-3 -> L1Cache-6 net_lat: 18
  L1TCache-3 -> L1Cache-7 net_lat: 18
  L1TCache-3 -> Directory-0 net_lat: 16
  L1TCache-3 -> Directory-1 net_lat: 16
  L1TCache-3 -> Directory-2 net_lat: 16
  L1TCache-3 -> Directory-3 net_lat: 16

L1TCache-4 Network Latencies
  L1TCache-4 -> L1TCache-0 net_lat: 3
  L1TCache-4 -> L1TCache-1 net_lat: 3
  L1TCache-4 -> L1TCache-2 net_lat: 3
  L1TCache-4 -> L1TCache-3 net_lat: 3
  L1TCache-4 -> L1TCache-5 net_lat: 3
  L1TCache-4 -> L1TCache-6 net_lat: 3
  L1TCache-4 -> L1TCache-7 net_lat: 3
  L1TCache-4 -> L2TCache-0 net_lat: 3
  L1TCache-4 -> L2TCache-1 net_lat: 3
  L1TCache-4 -> L2TCache-2 net_lat: 3
  L1TCache-4 -> L2TCache-3 net_lat: 3
  L1TCache-4 -> L2Cache-0 net_lat: 18
  L1TCache-4 -> L2Cache-1 net_lat: 18
  L1TCache-4 -> L2Cache-2 net_lat: 18
  L1TCache-4 -> L2Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-0 net_lat: 18
  L1TCache-4 -> L1Cache-1 net_lat: 16
  L1TCache-4 -> L1Cache-2 net_lat: 18
  L1TCache-4 -> L1Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-4 net_lat: 18
  L1TCache-4 -> L1Cache-5 net_lat: 18
  L1TCache-4 -> L1Cache-6 net_lat: 18
  L1TCache-4 -> L1Cache-7 net_lat: 18
  L1TCache-4 -> Directory-0 net_lat: 16
  L1TCache-4 -> Directory-1 net_lat: 16
  L1TCache-4 -> Directory-2 net_lat: 16
  L1TCache-4 -> Directory-3 net_lat: 16

L1TCache-5 Network Latencies
  L1TCache-5 -> L1TCache-0 net_lat: 3
  L1TCache-5 -> L1TCache-1 net_lat: 3
  L1TCache-5 -> L1TCache-2 net_lat: 3
  L1TCache-5 -> L1TCache-3 net_lat: 3
  L1TCache-5 -> L1TCache-4 net_lat: 3
  L1TCache-5 -> L1TCache-6 net_lat: 3
  L1TCache-5 -> L1TCache-7 net_lat: 3
  L1TCache-5 -> L2TCache-0 net_lat: 3
  L1TCache-5 -> L2TCache-1 net_lat: 3
  L1TCache-5 -> L2TCache-2 net_lat: 3
  L1TCache-5 -> L2TCache-3 net_lat: 3
  L1TCache-5 -> L2Cache-0 net_lat: 18
  L1TCache-5 -> L2Cache-1 net_lat: 18
  L1TCache-5 -> L2Cache-2 net_lat: 18
  L1TCache-5 -> L2Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-0 net_lat: 18
  L1TCache-5 -> L1Cache-1 net_lat: 16
  L1TCache-5 -> L1Cache-2 net_lat: 18
  L1TCache-5 -> L1Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-4 net_lat: 18
  L1TCache-5 -> L1Cache-5 net_lat: 18
  L1TCache-5 -> L1Cache-6 net_lat: 18
  L1TCache-5 -> L1Cache-7 net_lat: 18
  L1TCache-5 -> Directory-0 net_lat: 16
  L1TCache-5 -> Directory-1 net_lat: 16
  L1TCache-5 -> Directory-2 net_lat: 16
  L1TCache-5 -> Directory-3 net_lat: 16

L1TCache-6 Network Latencies
  L1TCache-6 -> L1TCache-0 net_lat: 3
  L1TCache-6 -> L1TCache-1 net_lat: 3
  L1TCache-6 -> L1TCache-2 net_lat: 3
  L1TCache-6 -> L1TCache-3 net_lat: 3
  L1TCache-6 -> L1TCache-4 net_lat: 3
  L1TCache-6 -> L1TCache-5 net_lat: 3
  L1TCache-6 -> L1TCache-7 net_lat: 3
  L1TCache-6 -> L2TCache-0 net_lat: 3
  L1TCache-6 -> L2TCache-1 net_lat: 3
  L1TCache-6 -> L2TCache-2 net_lat: 3
  L1TCache-6 -> L2TCache-3 net_lat: 3
  L1TCache-6 -> L2Cache-0 net_lat: 18
  L1TCache-6 -> L2Cache-1 net_lat: 18
  L1TCache-6 -> L2Cache-2 net_lat: 18
  L1TCache-6 -> L2Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-0 net_lat: 18
  L1TCache-6 -> L1Cache-1 net_lat: 16
  L1TCache-6 -> L1Cache-2 net_lat: 18
  L1TCache-6 -> L1Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-4 net_lat: 18
  L1TCache-6 -> L1Cache-5 net_lat: 18
  L1TCache-6 -> L1Cache-6 net_lat: 18
  L1TCache-6 -> L1Cache-7 net_lat: 18
  L1TCache-6 -> Directory-0 net_lat: 16
  L1TCache-6 -> Directory-1 net_lat: 16
  L1TCache-6 -> Directory-2 net_lat: 16
  L1TCache-6 -> Directory-3 net_lat: 16

L1TCache-7 Network Latencies
  L1TCache-7 -> L1TCache-0 net_lat: 3
  L1TCache-7 -> L1TCache-1 net_lat: 3
  L1TCache-7 -> L1TCache-2 net_lat: 3
  L1TCache-7 -> L1TCache-3 net_lat: 3
  L1TCache-7 -> L1TCache-4 net_lat: 3
  L1TCache-7 -> L1TCache-5 net_lat: 3
  L1TCache-7 -> L1TCache-6 net_lat: 3
  L1TCache-7 -> L2TCache-0 net_lat: 3
  L1TCache-7 -> L2TCache-1 net_lat: 3
  L1TCache-7 -> L2TCache-2 net_lat: 3
  L1TCache-7 -> L2TCache-3 net_lat: 3
  L1TCache-7 -> L2Cache-0 net_lat: 18
  L1TCache-7 -> L2Cache-1 net_lat: 18
  L1TCache-7 -> L2Cache-2 net_lat: 18
  L1TCache-7 -> L2Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-0 net_lat: 18
  L1TCache-7 -> L1Cache-1 net_lat: 16
  L1TCache-7 -> L1Cache-2 net_lat: 18
  L1TCache-7 -> L1Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-4 net_lat: 18
  L1TCache-7 -> L1Cache-5 net_lat: 18
  L1TCache-7 -> L1Cache-6 net_lat: 18
  L1TCache-7 -> L1Cache-7 net_lat: 18
  L1TCache-7 -> Directory-0 net_lat: 16
  L1TCache-7 -> Directory-1 net_lat: 16
  L1TCache-7 -> Directory-2 net_lat: 16
  L1TCache-7 -> Directory-3 net_lat: 16

L2TCache-0 Network Latencies
  L2TCache-0 -> L1TCache-0 net_lat: 3
  L2TCache-0 -> L1TCache-1 net_lat: 3
  L2TCache-0 -> L1TCache-2 net_lat: 3
  L2TCache-0 -> L1TCache-3 net_lat: 3
  L2TCache-0 -> L1TCache-4 net_lat: 3
  L2TCache-0 -> L1TCache-5 net_lat: 3
  L2TCache-0 -> L1TCache-6 net_lat: 3
  L2TCache-0 -> L1TCache-7 net_lat: 3
  L2TCache-0 -> L2TCache-1 net_lat: 3
  L2TCache-0 -> L2TCache-2 net_lat: 3
  L2TCache-0 -> L2TCache-3 net_lat: 3
  L2TCache-0 -> L2Cache-0 net_lat: 18
  L2TCache-0 -> L2Cache-1 net_lat: 18
  L2TCache-0 -> L2Cache-2 net_lat: 18
  L2TCache-0 -> L2Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-0 net_lat: 18
  L2TCache-0 -> L1Cache-1 net_lat: 16
  L2TCache-0 -> L1Cache-2 net_lat: 18
  L2TCache-0 -> L1Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-4 net_lat: 18
  L2TCache-0 -> L1Cache-5 net_lat: 18
  L2TCache-0 -> L1Cache-6 net_lat: 18
  L2TCache-0 -> L1Cache-7 net_lat: 18
  L2TCache-0 -> Directory-0 net_lat: 16
  L2TCache-0 -> Directory-1 net_lat: 16
  L2TCache-0 -> Directory-2 net_lat: 16
  L2TCache-0 -> Directory-3 net_lat: 16

L2TCache-1 Network Latencies
  L2TCache-1 -> L1TCache-0 net_lat: 3
  L2TCache-1 -> L1TCache-1 net_lat: 3
  L2TCache-1 -> L1TCache-2 net_lat: 3
  L2TCache-1 -> L1TCache-3 net_lat: 3
  L2TCache-1 -> L1TCache-4 net_lat: 3
  L2TCache-1 -> L1TCache-5 net_lat: 3
  L2TCache-1 -> L1TCache-6 net_lat: 3
  L2TCache-1 -> L1TCache-7 net_lat: 3
  L2TCache-1 -> L2TCache-0 net_lat: 3
  L2TCache-1 -> L2TCache-2 net_lat: 3
  L2TCache-1 -> L2TCache-3 net_lat: 3
  L2TCache-1 -> L2Cache-0 net_lat: 18
  L2TCache-1 -> L2Cache-1 net_lat: 18
  L2TCache-1 -> L2Cache-2 net_lat: 18
  L2TCache-1 -> L2Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-0 net_lat: 18
  L2TCache-1 -> L1Cache-1 net_lat: 16
  L2TCache-1 -> L1Cache-2 net_lat: 18
  L2TCache-1 -> L1Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-4 net_lat: 18
  L2TCache-1 -> L1Cache-5 net_lat: 18
  L2TCache-1 -> L1Cache-6 net_lat: 18
  L2TCache-1 -> L1Cache-7 net_lat: 18
  L2TCache-1 -> Directory-0 net_lat: 16
  L2TCache-1 -> Directory-1 net_lat: 16
  L2TCache-1 -> Directory-2 net_lat: 16
  L2TCache-1 -> Directory-3 net_lat: 16

L2TCache-2 Network Latencies
  L2TCache-2 -> L1TCache-0 net_lat: 3
  L2TCache-2 -> L1TCache-1 net_lat: 3
  L2TCache-2 -> L1TCache-2 net_lat: 3
  L2TCache-2 -> L1TCache-3 net_lat: 3
  L2TCache-2 -> L1TCache-4 net_lat: 3
  L2TCache-2 -> L1TCache-5 net_lat: 3
  L2TCache-2 -> L1TCache-6 net_lat: 3
  L2TCache-2 -> L1TCache-7 net_lat: 3
  L2TCache-2 -> L2TCache-0 net_lat: 3
  L2TCache-2 -> L2TCache-1 net_lat: 3
  L2TCache-2 -> L2TCache-3 net_lat: 3
  L2TCache-2 -> L2Cache-0 net_lat: 18
  L2TCache-2 -> L2Cache-1 net_lat: 18
  L2TCache-2 -> L2Cache-2 net_lat: 18
  L2TCache-2 -> L2Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-0 net_lat: 18
  L2TCache-2 -> L1Cache-1 net_lat: 16
  L2TCache-2 -> L1Cache-2 net_lat: 18
  L2TCache-2 -> L1Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-4 net_lat: 18
  L2TCache-2 -> L1Cache-5 net_lat: 18
  L2TCache-2 -> L1Cache-6 net_lat: 18
  L2TCache-2 -> L1Cache-7 net_lat: 18
  L2TCache-2 -> Directory-0 net_lat: 16
  L2TCache-2 -> Directory-1 net_lat: 16
  L2TCache-2 -> Directory-2 net_lat: 16
  L2TCache-2 -> Directory-3 net_lat: 16

L2TCache-3 Network Latencies
  L2TCache-3 -> L1TCache-0 net_lat: 3
  L2TCache-3 -> L1TCache-1 net_lat: 3
  L2TCache-3 -> L1TCache-2 net_lat: 3
  L2TCache-3 -> L1TCache-3 net_lat: 3
  L2TCache-3 -> L1TCache-4 net_lat: 3
  L2TCache-3 -> L1TCache-5 net_lat: 3
  L2TCache-3 -> L1TCache-6 net_lat: 3
  L2TCache-3 -> L1TCache-7 net_lat: 3
  L2TCache-3 -> L2TCache-0 net_lat: 3
  L2TCache-3 -> L2TCache-1 net_lat: 3
  L2TCache-3 -> L2TCache-2 net_lat: 3
  L2TCache-3 -> L2Cache-0 net_lat: 18
  L2TCache-3 -> L2Cache-1 net_lat: 18
  L2TCache-3 -> L2Cache-2 net_lat: 18
  L2TCache-3 -> L2Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-0 net_lat: 18
  L2TCache-3 -> L1Cache-1 net_lat: 16
  L2TCache-3 -> L1Cache-2 net_lat: 18
  L2TCache-3 -> L1Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-4 net_lat: 18
  L2TCache-3 -> L1Cache-5 net_lat: 18
  L2TCache-3 -> L1Cache-6 net_lat: 18
  L2TCache-3 -> L1Cache-7 net_lat: 18
  L2TCache-3 -> Directory-0 net_lat: 16
  L2TCache-3 -> Directory-1 net_lat: 16
  L2TCache-3 -> Directory-2 net_lat: 16
  L2TCache-3 -> Directory-3 net_lat: 16

L2Cache-0 Network Latencies
  L2Cache-0 -> L1TCache-0 net_lat: 18
  L2Cache-0 -> L1TCache-1 net_lat: 18
  L2Cache-0 -> L1TCache-2 net_lat: 18
  L2Cache-0 -> L1TCache-3 net_lat: 18
  L2Cache-0 -> L1TCache-4 net_lat: 18
  L2Cache-0 -> L1TCache-5 net_lat: 18
  L2Cache-0 -> L1TCache-6 net_lat: 18
  L2Cache-0 -> L1TCache-7 net_lat: 18
  L2Cache-0 -> L2TCache-0 net_lat: 18
  L2Cache-0 -> L2TCache-1 net_lat: 18
  L2Cache-0 -> L2TCache-2 net_lat: 18
  L2Cache-0 -> L2TCache-3 net_lat: 18
  L2Cache-0 -> L2Cache-1 net_lat: 11
  L2Cache-0 -> L2Cache-2 net_lat: 11
  L2Cache-0 -> L2Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-0 net_lat: 7
  L2Cache-0 -> L1Cache-1 net_lat: 9
  L2Cache-0 -> L1Cache-2 net_lat: 11
  L2Cache-0 -> L1Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-4 net_lat: 7
  L2Cache-0 -> L1Cache-5 net_lat: 11
  L2Cache-0 -> L1Cache-6 net_lat: 11
  L2Cache-0 -> L1Cache-7 net_lat: 11
  L2Cache-0 -> Directory-0 net_lat: 5
  L2Cache-0 -> Directory-1 net_lat: 9
  L2Cache-0 -> Directory-2 net_lat: 9
  L2Cache-0 -> Directory-3 net_lat: 9

L2Cache-1 Network Latencies
  L2Cache-1 -> L1TCache-0 net_lat: 18
  L2Cache-1 -> L1TCache-1 net_lat: 18
  L2Cache-1 -> L1TCache-2 net_lat: 18
  L2Cache-1 -> L1TCache-3 net_lat: 18
  L2Cache-1 -> L1TCache-4 net_lat: 18
  L2Cache-1 -> L1TCache-5 net_lat: 18
  L2Cache-1 -> L1TCache-6 net_lat: 18
  L2Cache-1 -> L1TCache-7 net_lat: 18
  L2Cache-1 -> L2TCache-0 net_lat: 18
  L2Cache-1 -> L2TCache-1 net_lat: 18
  L2Cache-1 -> L2TCache-2 net_lat: 18
  L2Cache-1 -> L2TCache-3 net_lat: 18
  L2Cache-1 -> L2Cache-0 net_lat: 11
  L2Cache-1 -> L2Cache-2 net_lat: 11
  L2Cache-1 -> L2Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-0 net_lat: 11
  L2Cache-1 -> L1Cache-1 net_lat: 5
  L2Cache-1 -> L1Cache-2 net_lat: 11
  L2Cache-1 -> L1Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-4 net_lat: 11
  L2Cache-1 -> L1Cache-5 net_lat: 7
  L2Cache-1 -> L1Cache-6 net_lat: 11
  L2Cache-1 -> L1Cache-7 net_lat: 11
  L2Cache-1 -> Directory-0 net_lat: 9
  L2Cache-1 -> Directory-1 net_lat: 5
  L2Cache-1 -> Directory-2 net_lat: 9
  L2Cache-1 -> Directory-3 net_lat: 9

L2Cache-2 Network Latencies
  L2Cache-2 -> L1TCache-0 net_lat: 18
  L2Cache-2 -> L1TCache-1 net_lat: 18
  L2Cache-2 -> L1TCache-2 net_lat: 18
  L2Cache-2 -> L1TCache-3 net_lat: 18
  L2Cache-2 -> L1TCache-4 net_lat: 18
  L2Cache-2 -> L1TCache-5 net_lat: 18
  L2Cache-2 -> L1TCache-6 net_lat: 18
  L2Cache-2 -> L1TCache-7 net_lat: 18
  L2Cache-2 -> L2TCache-0 net_lat: 18
  L2Cache-2 -> L2TCache-1 net_lat: 18
  L2Cache-2 -> L2TCache-2 net_lat: 18
  L2Cache-2 -> L2TCache-3 net_lat: 18
  L2Cache-2 -> L2Cache-0 net_lat: 11
  L2Cache-2 -> L2Cache-1 net_lat: 11
  L2Cache-2 -> L2Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-0 net_lat: 11
  L2Cache-2 -> L1Cache-1 net_lat: 9
  L2Cache-2 -> L1Cache-2 net_lat: 7
  L2Cache-2 -> L1Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-4 net_lat: 11
  L2Cache-2 -> L1Cache-5 net_lat: 11
  L2Cache-2 -> L1Cache-6 net_lat: 7
  L2Cache-2 -> L1Cache-7 net_lat: 11
  L2Cache-2 -> Directory-0 net_lat: 9
  L2Cache-2 -> Directory-1 net_lat: 9
  L2Cache-2 -> Directory-2 net_lat: 5
  L2Cache-2 -> Directory-3 net_lat: 9

L2Cache-3 Network Latencies
  L2Cache-3 -> L1TCache-0 net_lat: 18
  L2Cache-3 -> L1TCache-1 net_lat: 18
  L2Cache-3 -> L1TCache-2 net_lat: 18
  L2Cache-3 -> L1TCache-3 net_lat: 18
  L2Cache-3 -> L1TCache-4 net_lat: 18
  L2Cache-3 -> L1TCache-5 net_lat: 18
  L2Cache-3 -> L1TCache-6 net_lat: 18
  L2Cache-3 -> L1TCache-7 net_lat: 18
  L2Cache-3 -> L2TCache-0 net_lat: 18
  L2Cache-3 -> L2TCache-1 net_lat: 18
  L2Cache-3 -> L2TCache-2 net_lat: 18
  L2Cache-3 -> L2TCache-3 net_lat: 18
  L2Cache-3 -> L2Cache-0 net_lat: 11
  L2Cache-3 -> L2Cache-1 net_lat: 11
  L2Cache-3 -> L2Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-0 net_lat: 11
  L2Cache-3 -> L1Cache-1 net_lat: 9
  L2Cache-3 -> L1Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-3 net_lat: 7
  L2Cache-3 -> L1Cache-4 net_lat: 11
  L2Cache-3 -> L1Cache-5 net_lat: 11
  L2Cache-3 -> L1Cache-6 net_lat: 11
  L2Cache-3 -> L1Cache-7 net_lat: 7
  L2Cache-3 -> Directory-0 net_lat: 9
  L2Cache-3 -> Directory-1 net_lat: 9
  L2Cache-3 -> Directory-2 net_lat: 9
  L2Cache-3 -> Directory-3 net_lat: 5

L1Cache-0 Network Latencies
  L1Cache-0 -> L1TCache-0 net_lat: 18
  L1Cache-0 -> L1TCache-1 net_lat: 18
  L1Cache-0 -> L1TCache-2 net_lat: 18
  L1Cache-0 -> L1TCache-3 net_lat: 18
  L1Cache-0 -> L1TCache-4 net_lat: 18
  L1Cache-0 -> L1TCache-5 net_lat: 18
  L1Cache-0 -> L1TCache-6 net_lat: 18
  L1Cache-0 -> L1TCache-7 net_lat: 18
  L1Cache-0 -> L2TCache-0 net_lat: 18
  L1Cache-0 -> L2TCache-1 net_lat: 18
  L1Cache-0 -> L2TCache-2 net_lat: 18
  L1Cache-0 -> L2TCache-3 net_lat: 18
  L1Cache-0 -> L2Cache-0 net_lat: 7
  L1Cache-0 -> L2Cache-1 net_lat: 11
  L1Cache-0 -> L2Cache-2 net_lat: 11
  L1Cache-0 -> L2Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-1 net_lat: 9
  L1Cache-0 -> L1Cache-2 net_lat: 11
  L1Cache-0 -> L1Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-4 net_lat: 7
  L1Cache-0 -> L1Cache-5 net_lat: 11
  L1Cache-0 -> L1Cache-6 net_lat: 11
  L1Cache-0 -> L1Cache-7 net_lat: 11
  L1Cache-0 -> Directory-0 net_lat: 5
  L1Cache-0 -> Directory-1 net_lat: 9
  L1Cache-0 -> Directory-2 net_lat: 9
  L1Cache-0 -> Directory-3 net_lat: 9

L1Cache-1 Network Latencies
  L1Cache-1 -> L1TCache-0 net_lat: 16
  L1Cache-1 -> L1TCache-1 net_lat: 16
  L1Cache-1 -> L1TCache-2 net_lat: 16
  L1Cache-1 -> L1TCache-3 net_lat: 16
  L1Cache-1 -> L1TCache-4 net_lat: 16
  L1Cache-1 -> L1TCache-5 net_lat: 16
  L1Cache-1 -> L1TCache-6 net_lat: 16
  L1Cache-1 -> L1TCache-7 net_lat: 16
  L1Cache-1 -> L2TCache-0 net_lat: 16
  L1Cache-1 -> L2TCache-1 net_lat: 16
  L1Cache-1 -> L2TCache-2 net_lat: 16
  L1Cache-1 -> L2TCache-3 net_lat: 16
  L1Cache-1 -> L2Cache-0 net_lat: 9
  L1Cache-1 -> L2Cache-1 net_lat: 5
  L1Cache-1 -> L2Cache-2 net_lat: 9
  L1Cache-1 -> L2Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-0 net_lat: 9
  L1Cache-1 -> L1Cache-2 net_lat: 9
  L1Cache-1 -> L1Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-4 net_lat: 9
  L1Cache-1 -> L1Cache-5 net_lat: 5
  L1Cache-1 -> L1Cache-6 net_lat: 9
  L1Cache-1 -> L1Cache-7 net_lat: 9
  L1Cache-1 -> Directory-0 net_lat: 7
  L1Cache-1 -> Directory-1 net_lat: 3
  L1Cache-1 -> Directory-2 net_lat: 7
  L1Cache-1 -> Directory-3 net_lat: 7

L1Cache-2 Network Latencies
  L1Cache-2 -> L1TCache-0 net_lat: 18
  L1Cache-2 -> L1TCache-1 net_lat: 18
  L1Cache-2 -> L1TCache-2 net_lat: 18
  L1Cache-2 -> L1TCache-3 net_lat: 18
  L1Cache-2 -> L1TCache-4 net_lat: 18
  L1Cache-2 -> L1TCache-5 net_lat: 18
  L1Cache-2 -> L1TCache-6 net_lat: 18
  L1Cache-2 -> L1TCache-7 net_lat: 18
  L1Cache-2 -> L2TCache-0 net_lat: 18
  L1Cache-2 -> L2TCache-1 net_lat: 18
  L1Cache-2 -> L2TCache-2 net_lat: 18
  L1Cache-2 -> L2TCache-3 net_lat: 18
  L1Cache-2 -> L2Cache-0 net_lat: 11
  L1Cache-2 -> L2Cache-1 net_lat: 11
  L1Cache-2 -> L2Cache-2 net_lat: 7
  L1Cache-2 -> L2Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-0 net_lat: 11
  L1Cache-2 -> L1Cache-1 net_lat: 9
  L1Cache-2 -> L1Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-4 net_lat: 11
  L1Cache-2 -> L1Cache-5 net_lat: 11
  L1Cache-2 -> L1Cache-6 net_lat: 7
  L1Cache-2 -> L1Cache-7 net_lat: 11
  L1Cache-2 -> Directory-0 net_lat: 9
  L1Cache-2 -> Directory-1 net_lat: 9
  L1Cache-2 -> Directory-2 net_lat: 5
  L1Cache-2 -> Directory-3 net_lat: 9

L1Cache-3 Network Latencies
  L1Cache-3 -> L1TCache-0 net_lat: 18
  L1Cache-3 -> L1TCache-1 net_lat: 18
  L1Cache-3 -> L1TCache-2 net_lat: 18
  L1Cache-3 -> L1TCache-3 net_lat: 18
  L1Cache-3 -> L1TCache-4 net_lat: 18
  L1Cache-3 -> L1TCache-5 net_lat: 18
  L1Cache-3 -> L1TCache-6 net_lat: 18
  L1Cache-3 -> L1TCache-7 net_lat: 18
  L1Cache-3 -> L2TCache-0 net_lat: 18
  L1Cache-3 -> L2TCache-1 net_lat: 18
  L1Cache-3 -> L2TCache-2 net_lat: 18
  L1Cache-3 -> L2TCache-3 net_lat: 18
  L1Cache-3 -> L2Cache-0 net_lat: 11
  L1Cache-3 -> L2Cache-1 net_lat: 11
  L1Cache-3 -> L2Cache-2 net_lat: 11
  L1Cache-3 -> L2Cache-3 net_lat: 7
  L1Cache-3 -> L1Cache-0 net_lat: 11
  L1Cache-3 -> L1Cache-1 net_lat: 9
  L1Cache-3 -> L1Cache-2 net_lat: 11
  L1Cache-3 -> L1Cache-4 net_lat: 11
  L1Cache-3 -> L1Cache-5 net_lat: 11
  L1Cache-3 -> L1Cache-6 net_lat: 11
  L1Cache-3 -> L1Cache-7 net_lat: 7
  L1Cache-3 -> Directory-0 net_lat: 9
  L1Cache-3 -> Directory-1 net_lat: 9
  L1Cache-3 -> Directory-2 net_lat: 9
  L1Cache-3 -> Directory-3 net_lat: 5

L1Cache-4 Network Latencies
  L1Cache-4 -> L1TCache-0 net_lat: 18
  L1Cache-4 -> L1TCache-1 net_lat: 18
  L1Cache-4 -> L1TCache-2 net_lat: 18
  L1Cache-4 -> L1TCache-3 net_lat: 18
  L1Cache-4 -> L1TCache-4 net_lat: 18
  L1Cache-4 -> L1TCache-5 net_lat: 18
  L1Cache-4 -> L1TCache-6 net_lat: 18
  L1Cache-4 -> L1TCache-7 net_lat: 18
  L1Cache-4 -> L2TCache-0 net_lat: 18
  L1Cache-4 -> L2TCache-1 net_lat: 18
  L1Cache-4 -> L2TCache-2 net_lat: 18
  L1Cache-4 -> L2TCache-3 net_lat: 18
  L1Cache-4 -> L2Cache-0 net_lat: 7
  L1Cache-4 -> L2Cache-1 net_lat: 11
  L1Cache-4 -> L2Cache-2 net_lat: 11
  L1Cache-4 -> L2Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-0 net_lat: 7
  L1Cache-4 -> L1Cache-1 net_lat: 9
  L1Cache-4 -> L1Cache-2 net_lat: 11
  L1Cache-4 -> L1Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-5 net_lat: 11
  L1Cache-4 -> L1Cache-6 net_lat: 11
  L1Cache-4 -> L1Cache-7 net_lat: 11
  L1Cache-4 -> Directory-0 net_lat: 5
  L1Cache-4 -> Directory-1 net_lat: 9
  L1Cache-4 -> Directory-2 net_lat: 9
  L1Cache-4 -> Directory-3 net_lat: 9

L1Cache-5 Network Latencies
  L1Cache-5 -> L1TCache-0 net_lat: 18
  L1Cache-5 -> L1TCache-1 net_lat: 18
  L1Cache-5 -> L1TCache-2 net_lat: 18
  L1Cache-5 -> L1TCache-3 net_lat: 18
  L1Cache-5 -> L1TCache-4 net_lat: 18
  L1Cache-5 -> L1TCache-5 net_lat: 18
  L1Cache-5 -> L1TCache-6 net_lat: 18
  L1Cache-5 -> L1TCache-7 net_lat: 18
  L1Cache-5 -> L2TCache-0 net_lat: 18
  L1Cache-5 -> L2TCache-1 net_lat: 18
  L1Cache-5 -> L2TCache-2 net_lat: 18
  L1Cache-5 -> L2TCache-3 net_lat: 18
  L1Cache-5 -> L2Cache-0 net_lat: 11
  L1Cache-5 -> L2Cache-1 net_lat: 7
  L1Cache-5 -> L2Cache-2 net_lat: 11
  L1Cache-5 -> L2Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-0 net_lat: 11
  L1Cache-5 -> L1Cache-1 net_lat: 5
  L1Cache-5 -> L1Cache-2 net_lat: 11
  L1Cache-5 -> L1Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-4 net_lat: 11
  L1Cache-5 -> L1Cache-6 net_lat: 11
  L1Cache-5 -> L1Cache-7 net_lat: 11
  L1Cache-5 -> Directory-0 net_lat: 9
  L1Cache-5 -> Directory-1 net_lat: 5
  L1Cache-5 -> Directory-2 net_lat: 9
  L1Cache-5 -> Directory-3 net_lat: 9

L1Cache-6 Network Latencies
  L1Cache-6 -> L1TCache-0 net_lat: 18
  L1Cache-6 -> L1TCache-1 net_lat: 18
  L1Cache-6 -> L1TCache-2 net_lat: 18
  L1Cache-6 -> L1TCache-3 net_lat: 18
  L1Cache-6 -> L1TCache-4 net_lat: 18
  L1Cache-6 -> L1TCache-5 net_lat: 18
  L1Cache-6 -> L1TCache-6 net_lat: 18
  L1Cache-6 -> L1TCache-7 net_lat: 18
  L1Cache-6 -> L2TCache-0 net_lat: 18
  L1Cache-6 -> L2TCache-1 net_lat: 18
  L1Cache-6 -> L2TCache-2 net_lat: 18
  L1Cache-6 -> L2TCache-3 net_lat: 18
  L1Cache-6 -> L2Cache-0 net_lat: 11
  L1Cache-6 -> L2Cache-1 net_lat: 11
  L1Cache-6 -> L2Cache-2 net_lat: 7
  L1Cache-6 -> L2Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-0 net_lat: 11
  L1Cache-6 -> L1Cache-1 net_lat: 9
  L1Cache-6 -> L1Cache-2 net_lat: 7
  L1Cache-6 -> L1Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-4 net_lat: 11
  L1Cache-6 -> L1Cache-5 net_lat: 11
  L1Cache-6 -> L1Cache-7 net_lat: 11
  L1Cache-6 -> Directory-0 net_lat: 9
  L1Cache-6 -> Directory-1 net_lat: 9
  L1Cache-6 -> Directory-2 net_lat: 5
  L1Cache-6 -> Directory-3 net_lat: 9

L1Cache-7 Network Latencies
  L1Cache-7 -> L1TCache-0 net_lat: 18
  L1Cache-7 -> L1TCache-1 net_lat: 18
  L1Cache-7 -> L1TCache-2 net_lat: 18
  L1Cache-7 -> L1TCache-3 net_lat: 18
  L1Cache-7 -> L1TCache-4 net_lat: 18
  L1Cache-7 -> L1TCache-5 net_lat: 18
  L1Cache-7 -> L1TCache-6 net_lat: 18
  L1Cache-7 -> L1TCache-7 net_lat: 18
  L1Cache-7 -> L2TCache-0 net_lat: 18
  L1Cache-7 -> L2TCache-1 net_lat: 18
  L1Cache-7 -> L2TCache-2 net_lat: 18
  L1Cache-7 -> L2TCache-3 net_lat: 18
  L1Cache-7 -> L2Cache-0 net_lat: 11
  L1Cache-7 -> L2Cache-1 net_lat: 11
  L1Cache-7 -> L2Cache-2 net_lat: 11
  L1Cache-7 -> L2Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-0 net_lat: 11
  L1Cache-7 -> L1Cache-1 net_lat: 9
  L1Cache-7 -> L1Cache-2 net_lat: 11
  L1Cache-7 -> L1Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-4 net_lat: 11
  L1Cache-7 -> L1Cache-5 net_lat: 11
  L1Cache-7 -> L1Cache-6 net_lat: 11
  L1Cache-7 -> Directory-0 net_lat: 9
  L1Cache-7 -> Directory-1 net_lat: 9
  L1Cache-7 -> Directory-2 net_lat: 9
  L1Cache-7 -> Directory-3 net_lat: 5

Directory-0 Network Latencies
  Directory-0 -> L1TCache-0 net_lat: 16
  Directory-0 -> L1TCache-1 net_lat: 16
  Directory-0 -> L1TCache-2 net_lat: 16
  Directory-0 -> L1TCache-3 net_lat: 16
  Directory-0 -> L1TCache-4 net_lat: 16
  Directory-0 -> L1TCache-5 net_lat: 16
  Directory-0 -> L1TCache-6 net_lat: 16
  Directory-0 -> L1TCache-7 net_lat: 16
  Directory-0 -> L2TCache-0 net_lat: 16
  Directory-0 -> L2TCache-1 net_lat: 16
  Directory-0 -> L2TCache-2 net_lat: 16
  Directory-0 -> L2TCache-3 net_lat: 16
  Directory-0 -> L2Cache-0 net_lat: 5
  Directory-0 -> L2Cache-1 net_lat: 9
  Directory-0 -> L2Cache-2 net_lat: 9
  Directory-0 -> L2Cache-3 net_lat: 9
  Directory-0 -> L1Cache-0 net_lat: 5
  Directory-0 -> L1Cache-1 net_lat: 7
  Directory-0 -> L1Cache-2 net_lat: 9
  Directory-0 -> L1Cache-3 net_lat: 9
  Directory-0 -> L1Cache-4 net_lat: 5
  Directory-0 -> L1Cache-5 net_lat: 9
  Directory-0 -> L1Cache-6 net_lat: 9
  Directory-0 -> L1Cache-7 net_lat: 9
  Directory-0 -> Directory-1 net_lat: 7
  Directory-0 -> Directory-2 net_lat: 7
  Directory-0 -> Directory-3 net_lat: 7

Directory-1 Network Latencies
  Directory-1 -> L1TCache-0 net_lat: 16
  Directory-1 -> L1TCache-1 net_lat: 16
  Directory-1 -> L1TCache-2 net_lat: 16
  Directory-1 -> L1TCache-3 net_lat: 16
  Directory-1 -> L1TCache-4 net_lat: 16
  Directory-1 -> L1TCache-5 net_lat: 16
  Directory-1 -> L1TCache-6 net_lat: 16
  Directory-1 -> L1TCache-7 net_lat: 16
  Directory-1 -> L2TCache-0 net_lat: 16
  Directory-1 -> L2TCache-1 net_lat: 16
  Directory-1 -> L2TCache-2 net_lat: 16
  Directory-1 -> L2TCache-3 net_lat: 16
  Directory-1 -> L2Cache-0 net_lat: 9
  Directory-1 -> L2Cache-1 net_lat: 5
  Directory-1 -> L2Cache-2 net_lat: 9
  Directory-1 -> L2Cache-3 net_lat: 9
  Directory-1 -> L1Cache-0 net_lat: 9
  Directory-1 -> L1Cache-1 net_lat: 3
  Directory-1 -> L1Cache-2 net_lat: 9
  Directory-1 -> L1Cache-3 net_lat: 9
  Directory-1 -> L1Cache-4 net_lat: 9
  Directory-1 -> L1Cache-5 net_lat: 5
  Directory-1 -> L1Cache-6 net_lat: 9
  Directory-1 -> L1Cache-7 net_lat: 9
  Directory-1 -> Directory-0 net_lat: 7
  Directory-1 -> Directory-2 net_lat: 7
  Directory-1 -> Directory-3 net_lat: 7

Directory-2 Network Latencies
  Directory-2 -> L1TCache-0 net_lat: 16
  Directory-2 -> L1TCache-1 net_lat: 16
  Directory-2 -> L1TCache-2 net_lat: 16
  Directory-2 -> L1TCache-3 net_lat: 16
  Directory-2 -> L1TCache-4 net_lat: 16
  Directory-2 -> L1TCache-5 net_lat: 16
  Directory-2 -> L1TCache-6 net_lat: 16
  Directory-2 -> L1TCache-7 net_lat: 16
  Directory-2 -> L2TCache-0 net_lat: 16
  Directory-2 -> L2TCache-1 net_lat: 16
  Directory-2 -> L2TCache-2 net_lat: 16
  Directory-2 -> L2TCache-3 net_lat: 16
  Directory-2 -> L2Cache-0 net_lat: 9
  Directory-2 -> L2Cache-1 net_lat: 9
  Directory-2 -> L2Cache-2 net_lat: 5
  Directory-2 -> L2Cache-3 net_lat: 9
  Directory-2 -> L1Cache-0 net_lat: 9
  Directory-2 -> L1Cache-1 net_lat: 7
  Directory-2 -> L1Cache-2 net_lat: 5
  Directory-2 -> L1Cache-3 net_lat: 9
  Directory-2 -> L1Cache-4 net_lat: 9
  Directory-2 -> L1Cache-5 net_lat: 9
  Directory-2 -> L1Cache-6 net_lat: 5
  Directory-2 -> L1Cache-7 net_lat: 9
  Directory-2 -> Directory-0 net_lat: 7
  Directory-2 -> Directory-1 net_lat: 7
  Directory-2 -> Directory-3 net_lat: 7

Directory-3 Network Latencies
  Directory-3 -> L1TCache-0 net_lat: 16
  Directory-3 -> L1TCache-1 net_lat: 16
  Directory-3 -> L1TCache-2 net_lat: 16
  Directory-3 -> L1TCache-3 net_lat: 16
  Directory-3 -> L1TCache-4 net_lat: 16
  Directory-3 -> L1TCache-5 net_lat: 16
  Directory-3 -> L1TCache-6 net_lat: 16
  Directory-3 -> L1TCache-7 net_lat: 16
  Directory-3 -> L2TCache-0 net_lat: 16
  Directory-3 -> L2TCache-1 net_lat: 16
  Directory-3 -> L2TCache-2 net_lat: 16
  Directory-3 -> L2TCache-3 net_lat: 16
  Directory-3 -> L2Cache-0 net_lat: 9
  Directory-3 -> L2Cache-1 net_lat: 9
  Directory-3 -> L2Cache-2 net_lat: 9
  Directory-3 -> L2Cache-3 net_lat: 5
  Directory-3 -> L1Cache-0 net_lat: 9
  Directory-3 -> L1Cache-1 net_lat: 7
  Directory-3 -> L1Cache-2 net_lat: 9
  Directory-3 -> L1Cache-3 net_lat: 5
  Directory-3 -> L1Cache-4 net_lat: 9
  Directory-3 -> L1Cache-5 net_lat: 9
  Directory-3 -> L1Cache-6 net_lat: 9
  Directory-3 -> L1Cache-7 net_lat: 5
  Directory-3 -> Directory-0 net_lat: 7
  Directory-3 -> Directory-1 net_lat: 7
  Directory-3 -> Directory-2 net_lat: 7

--- End Topology Print ---
O3sim_ruby_multiplier: 1


Profiler Configuration
----------------------
periodic_stats_period: 1000000
LifetimeTrace Configuration
----------------------
----------------------

================ End System Configuration Print ================

Testing clear stats...Done.
src/macsim.cc:316: (I=0  C=0):  initialize cores (1/7/0)
src/macsim.cc:638: (I=0  C=0):  Clock LCM           : 2
src/macsim.cc:639: (I=0  C=0):  CPU clock frequency : 2 GHz 1
src/macsim.cc:640: (I=0  C=0):  GPU clock frequency : 2 GHz 1
src/macsim.cc:641: (I=0  C=0):  L3  clock frequency : 2 GHz 1
src/macsim.cc:642: (I=0  C=0):  NOC clock frequency : 2 GHz 1
src/macsim.cc:643: (I=0  C=0):  MC  clock frequency : 2 GHz 1
src/macsim.cc:644: (I=0  C=0):  ACC  clock frequency : 2 GHz 1
src/process_manager.cc:434: (I=0  C=0):  setup_process:0 ../../../../Traces/small/b1/adpcm/trace.txt current_index:0 (1)
src/process_manager.cc:496: (I=0  C=0):  thread_count:8
src/trace_read.cc:1435: (I=0  C=2):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=0  C=2):  CPU halted after 2 cycles
src/trace_read.cc:1447: (I=0  C=2):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=29952):  DMA Done Activating 2
src/core.cc:425: (I=0  C=29952):  DMA halted after 29950 cycles
src/trace_read.cc:1447: (I=0  C=831968):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=833522):  ACC 2 halted after 803570 cycles
src/trace_read.cc:1447: (I=0  C=833523):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=862571):  DMA Done Activating 2
src/core.cc:425: (I=0  C=862571):  DMA halted after 29049 cycles
src/trace_read.cc:1447: (I=0  C=1694909):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=1696784):  ACC 2 halted after 834214 cycles
src/trace_read.cc:1447: (I=0  C=1696785):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=1726093):  DMA Done Activating 2
src/core.cc:425: (I=0  C=1726093):  DMA halted after 29309 cycles
src/trace_read.cc:1447: (I=0  C=2570713):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=2572961):  ACC 2 halted after 846869 cycles
src/trace_read.cc:1447: (I=0  C=2572962):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=2602337):  DMA Done Activating 2
src/core.cc:425: (I=0  C=2602337):  DMA halted after 29376 cycles
src/trace_read.cc:1447: (I=0  C=3441802):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=3443239):  ACC 2 halted after 840903 cycles
src/trace_read.cc:1447: (I=0  C=3443240):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=3472934):  DMA Done Activating 2
src/core.cc:425: (I=0  C=3472934):  DMA halted after 29695 cycles
src/trace_read.cc:1447: (I=0  C=4314581):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=4316296):  ACC 2 halted after 843363 cycles
src/trace_read.cc:1447: (I=0  C=4316297):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=4345826):  DMA Done Activating 2
src/core.cc:425: (I=0  C=4345826):  DMA halted after 29530 cycles
src/trace_read.cc:1447: (I=0  C=5185797):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=5187510):  ACC 2 halted after 841685 cycles
src/trace_read.cc:1447: (I=0  C=5187511):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=5216798):  DMA Done Activating 2
src/core.cc:425: (I=0  C=5216798):  DMA halted after 29288 cycles
src/trace_read.cc:1447: (I=0  C=6055385):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=6056977):  ACC 2 halted after 840180 cycles
src/trace_read.cc:1447: (I=0  C=6056978):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=6068416):  DMA Done Activating 2
src/core.cc:425: (I=0  C=6068416):  DMA halted after 11439 cycles
src/trace_read.cc:1435: (I=0  C=6367201):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=0  C=6368877):  ACC 2 halted after 300462 cycles
src/trace_read.cc:1447: (I=0  C=6368878):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=6369073):  DMA Done Activating 0
src/core.cc:425: (I=0  C=6369073):  DMA halted after 196 cycles
src/trace_read.cc:1435: (I=56369  C=6544162):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=56369  C=6544162):  CPU halted after 175089 cycles
src/trace_read.cc:1447: (I=56369  C=6544162):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=6547229):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=6547229):  DMA halted after 3068 cycles
src/trace_read.cc:1447: (I=56369  C=6766798):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=6767144):  ACC 3 halted after 219915 cycles
src/trace_read.cc:1447: (I=56369  C=6767145):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=6770235):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=6770235):  DMA halted after 3091 cycles
src/trace_read.cc:1447: (I=56369  C=6930331):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=6930683):  ACC 3 halted after 160449 cycles
src/trace_read.cc:1447: (I=56369  C=6930684):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=6933013):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=6933013):  DMA halted after 2330 cycles
src/trace_read.cc:1447: (I=56369  C=7094270):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7094704):  ACC 3 halted after 161692 cycles
src/trace_read.cc:1447: (I=56369  C=7094705):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7096997):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7096997):  DMA halted after 2293 cycles
src/trace_read.cc:1447: (I=56369  C=7256660):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7257182):  ACC 3 halted after 160186 cycles
src/trace_read.cc:1447: (I=56369  C=7257183):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7259340):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7259340):  DMA halted after 2158 cycles
src/trace_read.cc:1447: (I=56369  C=7422106):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7422423):  ACC 3 halted after 163084 cycles
src/trace_read.cc:1447: (I=56369  C=7422424):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7424958):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7424958):  DMA halted after 2535 cycles
src/trace_read.cc:1447: (I=56369  C=7586187):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7586566):  ACC 3 halted after 161609 cycles
src/trace_read.cc:1447: (I=56369  C=7586567):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7588830):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7588830):  DMA halted after 2264 cycles
src/trace_read.cc:1447: (I=56369  C=7749850):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7750289):  ACC 3 halted after 161460 cycles
src/trace_read.cc:1447: (I=56369  C=7750290):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7751331):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7751331):  DMA halted after 1042 cycles
src/trace_read.cc:1435: (I=56369  C=7803375):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=56369  C=7803718):  ACC 3 halted after 52388 cycles
src/trace_read.cc:1447: (I=56369  C=7803719):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7804071):  DMA Done Activating 0
src/core.cc:425: (I=56369  C=7804071):  DMA halted after 353 cycles
src/trace_read.cc:1435: (I=56372  C=7804077):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=56395  C=7804240):  CPU halted after 169 cycles
src/trace_read.cc:1447: (I=56395  C=7804240):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=7805273):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=7805273):  DMA halted after 1034 cycles
src/trace_read.cc:1447: (I=56395  C=8138691):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=8139395):  ACC 2 halted after 334123 cycles
src/trace_read.cc:1447: (I=56395  C=8139396):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=8139915):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=8139915):  DMA halted after 520 cycles
** Heartbeat for core[2]:        insts:1000000     cycles:8178908     seconds:190   -- 0.12 IPC (0.12 IPC) -- 0.00 KIPS (5.26 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:1000000     cycles:8178908     seconds:190   -- 0.12 IPC (0.12 IPC) -- 0.00 KIPS (5.26 KIPS)
src/trace_read.cc:1447: (I=56395  C=8491739):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=8492388):  ACC 2 halted after 352474 cycles
src/trace_read.cc:1447: (I=56395  C=8492389):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=8492908):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=8492908):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=56395  C=8844354):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=8844946):  ACC 2 halted after 352039 cycles
src/trace_read.cc:1447: (I=56395  C=8844947):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=8845466):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=8845466):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=56395  C=9194992):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=9195577):  ACC 2 halted after 350112 cycles
src/trace_read.cc:1447: (I=56395  C=9195578):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=9196097):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=9196097):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=56395  C=9546635):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=9547390):  ACC 2 halted after 351294 cycles
src/trace_read.cc:1447: (I=56395  C=9547391):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=9547910):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=9547910):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=56395  C=9898072):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=9898687):  ACC 2 halted after 350778 cycles
src/trace_read.cc:1447: (I=56395  C=9898688):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=9899207):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=9899207):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=56395  C=10250789):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=10251405):  ACC 2 halted after 352199 cycles
src/trace_read.cc:1447: (I=56395  C=10251406):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=10251625):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=10251625):  DMA halted after 220 cycles
src/trace_read.cc:1435: (I=56395  C=10385671):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=56395  C=10386164):  ACC 2 halted after 134540 cycles
src/trace_read.cc:1447: (I=56395  C=10386165):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=10386249):  DMA Done Activating 0
src/core.cc:425: (I=56395  C=10386249):  DMA halted after 85 cycles
src/trace_read.cc:1435: (I=112750  C=10560991):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=112750  C=10560991):  CPU halted after 174742 cycles
src/trace_read.cc:1447: (I=112750  C=10560991):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=10563656):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=10563656):  DMA halted after 2666 cycles
src/trace_read.cc:1447: (I=112750  C=11066097):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=11067717):  ACC 3 halted after 504062 cycles
src/trace_read.cc:1447: (I=112750  C=11067718):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=11070714):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=11070714):  DMA halted after 2997 cycles
src/trace_read.cc:1447: (I=112750  C=11629755):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=11631199):  ACC 3 halted after 560486 cycles
src/trace_read.cc:1447: (I=112750  C=11631200):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=11634493):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=11634493):  DMA halted after 3294 cycles
src/trace_read.cc:1447: (I=112750  C=12201161):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=12202982):  ACC 3 halted after 568490 cycles
src/trace_read.cc:1447: (I=112750  C=12202983):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=12206320):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=12206320):  DMA halted after 3338 cycles
** Heartbeat for core[3]:        insts:1000000     cycles:12194226    seconds:304   -- 0.08 IPC (0.08 IPC) -- 0.00 KIPS (3.29 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:1000000     cycles:12194226    seconds:304   -- 0.08 IPC (0.08 IPC) -- 0.00 KIPS (3.29 KIPS)
src/trace_read.cc:1447: (I=112750  C=12768177):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=12769861):  ACC 3 halted after 563542 cycles
src/trace_read.cc:1447: (I=112750  C=12769862):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=12773019):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=12773019):  DMA halted after 3158 cycles
src/trace_read.cc:1447: (I=112750  C=13339381):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=13340906):  ACC 3 halted after 567888 cycles
src/trace_read.cc:1447: (I=112750  C=13340907):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=13344261):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=13344261):  DMA halted after 3355 cycles
src/trace_read.cc:1447: (I=112750  C=13911775):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=13913275):  ACC 3 halted after 569015 cycles
src/trace_read.cc:1447: (I=112750  C=13913276):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=13916173):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=13916173):  DMA halted after 2898 cycles
src/trace_read.cc:1447: (I=112750  C=14484370):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=14486144):  ACC 3 halted after 569972 cycles
src/trace_read.cc:1447: (I=112750  C=14486145):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=14487958):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=14487958):  DMA halted after 1814 cycles
src/trace_read.cc:1435: (I=112750  C=14669815):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=112750  C=14671430):  ACC 3 halted after 183473 cycles
src/trace_read.cc:1447: (I=112750  C=14671431):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=14671828):  DMA Done Activating 0
src/core.cc:425: (I=112750  C=14671828):  DMA halted after 398 cycles
src/trace_read.cc:1435: (I=112753  C=14671834):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=112775  C=14672212):  CPU halted after 384 cycles
src/trace_read.cc:1447: (I=112775  C=14672212):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=14674119):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=14674119):  DMA halted after 1908 cycles
src/trace_read.cc:1447: (I=112775  C=15006832):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=15007390):  ACC 2 halted after 333272 cycles
src/trace_read.cc:1447: (I=112775  C=15007391):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=15007910):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=15007910):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=112775  C=15360808):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=15361540):  ACC 2 halted after 353631 cycles
src/trace_read.cc:1447: (I=112775  C=15361541):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=15362060):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=15362060):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=112775  C=15715645):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=15716291):  ACC 2 halted after 354232 cycles
src/trace_read.cc:1447: (I=112775  C=15716292):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=15716811):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=15716811):  DMA halted after 520 cycles
** Heartbeat for core[2]:        insts:2000000     cycles:15427205    seconds:359   -- 0.14 IPC (0.13 IPC) -- 5.92 KIPS (5.57 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:2000000     cycles:15427205    seconds:359   -- 0.14 IPC (0.13 IPC) -- 5.92 KIPS (5.57 KIPS)
src/trace_read.cc:1447: (I=112775  C=16071295):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=16072171):  ACC 2 halted after 355361 cycles
src/trace_read.cc:1447: (I=112775  C=16072172):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=16072691):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=16072691):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=112775  C=16424657):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=16425327):  ACC 2 halted after 352637 cycles
src/trace_read.cc:1447: (I=112775  C=16425328):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=16425847):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=16425847):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=112775  C=16773365):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=16774042):  ACC 2 halted after 348196 cycles
src/trace_read.cc:1447: (I=112775  C=16774043):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=16774562):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=16774562):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=112775  C=17124859):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=17125565):  ACC 2 halted after 351004 cycles
src/trace_read.cc:1447: (I=112775  C=17125566):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=17125850):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=17125850):  DMA halted after 285 cycles
src/trace_read.cc:1435: (I=112775  C=17262034):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=112775  C=17262628):  ACC 2 halted after 136779 cycles
src/trace_read.cc:1447: (I=112775  C=17262629):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=17262797):  DMA Done Activating 0
src/core.cc:425: (I=112775  C=17262797):  DMA halted after 169 cycles
src/trace_read.cc:1435: (I=169128  C=17437544):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=169128  C=17437544):  CPU halted after 174747 cycles
src/trace_read.cc:1447: (I=169128  C=17437544):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=17439554):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=17439554):  DMA halted after 2011 cycles
src/trace_read.cc:1447: (I=169128  C=17953446):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=17955157):  ACC 3 halted after 515604 cycles
src/trace_read.cc:1447: (I=169128  C=17955158):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=17957879):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=17957879):  DMA halted after 2722 cycles
src/trace_read.cc:1447: (I=169128  C=18526618):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=18528148):  ACC 3 halted after 570270 cycles
src/trace_read.cc:1447: (I=169128  C=18528149):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=18530895):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=18530895):  DMA halted after 2747 cycles
src/trace_read.cc:1447: (I=169128  C=19100352):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=19102136):  ACC 3 halted after 571242 cycles
src/trace_read.cc:1447: (I=169128  C=19102137):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=19105509):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=19105509):  DMA halted after 3373 cycles
src/trace_read.cc:1447: (I=169128  C=19665967):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=19667406):  ACC 3 halted after 561898 cycles
src/trace_read.cc:1447: (I=169128  C=19667407):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=19670671):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=19670671):  DMA halted after 3265 cycles
src/trace_read.cc:1447: (I=169128  C=20236876):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=20238683):  ACC 3 halted after 568013 cycles
src/trace_read.cc:1447: (I=169128  C=20238684):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=20241466):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=20241466):  DMA halted after 2783 cycles
src/trace_read.cc:1447: (I=169128  C=20809168):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=20810587):  ACC 3 halted after 569122 cycles
src/trace_read.cc:1447: (I=169128  C=20810588):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=20813890):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=20813890):  DMA halted after 3303 cycles
src/trace_read.cc:1447: (I=169128  C=21376088):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=21377565):  ACC 3 halted after 563676 cycles
src/trace_read.cc:1447: (I=169128  C=21377566):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=21379173):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=21379173):  DMA halted after 1608 cycles
** Heartbeat for core[3]:        insts:2000000     cycles:20892961    seconds:455   -- 0.11 IPC (0.10 IPC) -- 6.62 KIPS (4.40 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:2000000     cycles:20892961    seconds:455   -- 0.11 IPC (0.10 IPC) -- 6.62 KIPS (4.40 KIPS)
src/trace_read.cc:1435: (I=169128  C=21553165):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=169128  C=21554728):  ACC 3 halted after 175556 cycles
src/trace_read.cc:1447: (I=169128  C=21554729):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=21555113):  DMA Done Activating 0
src/core.cc:425: (I=169128  C=21555113):  DMA halted after 385 cycles
src/trace_read.cc:1435: (I=169130  C=21555119):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=169152  C=21555281):  CPU halted after 168 cycles
src/trace_read.cc:1447: (I=169152  C=21555281):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=21557176):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=21557176):  DMA halted after 1896 cycles
src/trace_read.cc:1447: (I=169152  C=21882632):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=21883276):  ACC 2 halted after 326101 cycles
src/trace_read.cc:1447: (I=169152  C=21883277):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=21883801):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=21883801):  DMA halted after 525 cycles
src/trace_read.cc:1447: (I=169152  C=22227769):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=22228558):  ACC 2 halted after 344758 cycles
src/trace_read.cc:1447: (I=169152  C=22228559):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=22229078):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=22229078):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=169152  C=22572878):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=22573638):  ACC 2 halted after 344561 cycles
src/trace_read.cc:1447: (I=169152  C=22573639):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=22574158):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=22574158):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=169152  C=22923244):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=22923858):  ACC 2 halted after 349701 cycles
src/trace_read.cc:1447: (I=169152  C=22923859):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=22924383):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=22924383):  DMA halted after 525 cycles
** Heartbeat for core[2]:        insts:3000000     cycles:22672023    seconds:483   -- 0.14 IPC (0.13 IPC) -- 8.06 KIPS (6.21 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:3000000     cycles:22672023    seconds:483   -- 0.14 IPC (0.13 IPC) -- 8.06 KIPS (6.21 KIPS)
src/trace_read.cc:1447: (I=169152  C=23268481):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=23269237):  ACC 2 halted after 344855 cycles
src/trace_read.cc:1447: (I=169152  C=23269238):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=23269757):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=23269757):  DMA halted after 520 cycles
src/trace_read.cc:1447: (I=169152  C=23616129):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=23617091):  ACC 2 halted after 347335 cycles
src/trace_read.cc:1447: (I=169152  C=23617092):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=23617616):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=23617616):  DMA halted after 525 cycles
src/trace_read.cc:1447: (I=169152  C=23954765):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=23955638):  ACC 2 halted after 338023 cycles
src/trace_read.cc:1447: (I=169152  C=23955639):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=23955928):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=23955928):  DMA halted after 290 cycles
src/trace_read.cc:1435: (I=169152  C=24134045):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=169152  C=24134596):  ACC 2 halted after 178669 cycles
src/trace_read.cc:1447: (I=169152  C=24134597):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=24134783):  DMA Done Activating 0
src/core.cc:425: (I=169152  C=24134783):  DMA halted after 187 cycles
src/trace_read.cc:1435: (I=225505  C=24309561):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=225505  C=24309561):  CPU halted after 174778 cycles
src/trace_read.cc:1447: (I=225505  C=24309561):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=24311390):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=24311390):  DMA halted after 1830 cycles
src/trace_read.cc:1447: (I=225505  C=24824886):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=24826788):  ACC 3 halted after 515399 cycles
src/trace_read.cc:1447: (I=225505  C=24826789):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=24829651):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=24829651):  DMA halted after 2863 cycles
src/trace_read.cc:1447: (I=225505  C=25388149):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=25389792):  ACC 3 halted after 560142 cycles
src/trace_read.cc:1447: (I=225505  C=25389793):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=25393151):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=25393151):  DMA halted after 3359 cycles
src/trace_read.cc:1447: (I=225505  C=25953379):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=25955209):  ACC 3 halted after 562059 cycles
src/trace_read.cc:1447: (I=225505  C=25955210):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=25958151):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=25958151):  DMA halted after 2942 cycles
src/trace_read.cc:1447: (I=225505  C=26520776):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=26522857):  ACC 3 halted after 564707 cycles
src/trace_read.cc:1447: (I=225505  C=26522858):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=26526050):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=26526050):  DMA halted after 3193 cycles
src/trace_read.cc:1447: (I=225505  C=27086737):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=27088434):  ACC 3 halted after 562385 cycles
src/trace_read.cc:1447: (I=225505  C=27088435):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=27091336):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=27091336):  DMA halted after 2902 cycles
src/trace_read.cc:1447: (I=225505  C=27655658):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=27657356):  ACC 3 halted after 566021 cycles
src/trace_read.cc:1447: (I=225505  C=27657357):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=27660309):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=27660309):  DMA halted after 2953 cycles
src/trace_read.cc:1447: (I=225505  C=28219544):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=28221362):  ACC 3 halted after 561054 cycles
src/trace_read.cc:1447: (I=225505  C=28221363):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=28223611):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=28223611):  DMA halted after 2249 cycles
src/trace_read.cc:1435: (I=225505  C=28426278):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=225505  C=28427500):  ACC 3 halted after 203890 cycles
src/trace_read.cc:1447: (I=225505  C=28427501):  Core 1 got acc_window_delim marker
**Core 1 Thread 0 Finished:   insts:7659        cycles:27727859    seconds:573   -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.01 KHz) 
src/core.cc:421: (I=225505  C=28427930):  DMA Done Activating 0
src/core.cc:425: (I=225505  C=28427930):  DMA halted after 430 cycles
**Core 1 Core_Total  Finished:   insts:7659        cycles:27727859    seconds:573   -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.01 KHz)
**Core 0 Thread 0 Finished:   insts:225516      cycles:28428082    seconds:573   -- 0.01 IPC (0.01 IPC) --  N/A  KHz (0.39 KHz) 
**Core 0 Core_Total  Finished:   insts:225516      cycles:28428082    seconds:573   -- 0.01 IPC (0.01 IPC) --  N/A  KHz (0.39 KHz)
Deleting system...
Deleting system done
Deleting event queue...
Deleting event queue done
src/macsim.cc:496: (I=225516  C=28428083):  finalize simulation
src/macsim.cc:502: (I=225516  C=28428083):  elapsed time:580.7 seconds
