Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,17
design__inferred_latch__count,0
design__instance__count,1298
design__instance__area,9430.29
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,8
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005011653993278742
power__switching__total,0.00015513758989982307
power__leakage__total,9.945853030046692E-9
power__total,0.0006563129718415439
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.26281680353681536
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.26269662189100074
timing__hold__ws__corner:nom_tt_025C_1v80,0.2985626830272097
timing__setup__ws__corner:nom_tt_025C_1v80,11.6329953407269
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.298563
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,4
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,8
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.26807465339668857
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.26795608157430517
timing__hold__ws__corner:nom_ss_100C_1v60,0.8603142886040377
timing__setup__ws__corner:nom_ss_100C_1v60,8.086125775615704
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.860314
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,12.596506
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,8
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.26015793033994256
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.26003780420528066
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11014800494582166
timing__setup__ws__corner:nom_ff_n40C_1v95,13.037260529050153
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110148
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,7
design__max_fanout_violation__count,8
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25875216590640443
clock__skew__worst_setup,0.25871594487920163
timing__hold__ws,0.10820411539702854
timing__setup__ws,8.032070347285543
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108204
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.567699
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1298
design__instance__area__stdcell,9430.29
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.571765
design__instance__utilization__stdcell,0.571765
design__instance__count__class:buffer,242
design__instance__count__class:inverter,28
design__instance__count__class:sequential_cell,147
design__instance__count__class:multi_input_combinational_cell,526
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1198
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,17043.2
design__violations,0
design__instance__count__class:timing_repair_buffer,99
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,13
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,53
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1078
route__net__special,2
route__drc_errors__iter:1,376
route__wirelength__iter:1,19340
route__drc_errors__iter:2,165
route__wirelength__iter:2,19097
route__drc_errors__iter:3,97
route__wirelength__iter:3,19057
route__drc_errors__iter:4,0
route__wirelength__iter:4,18995
route__drc_errors,0
route__wirelength,18995
route__vias,6475
route__vias__singlecut,6475
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,316.15
timing__unannotated_net__count__corner:nom_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,8
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2611136103465683
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2610767509411083
timing__hold__ws__corner:min_tt_025C_1v80,0.2956836525983272
timing__setup__ws__corner:min_tt_025C_1v80,11.668904395250955
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.295684
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,4
design__max_fanout_violation__count__corner:min_ss_100C_1v60,8
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2659094963928298
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2658718598312306
timing__hold__ws__corner:min_ss_100C_1v60,0.8505130174208431
timing__setup__ws__corner:min_ss_100C_1v60,8.130631509307166
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.850513
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,12.635813
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,8
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25875216590640443
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25871594487920163
timing__hold__ws__corner:min_ff_n40C_1v95,0.10820411539702854
timing__setup__ws__corner:min_ff_n40C_1v95,13.065525031699643
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108204
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,8
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.26503869293883703
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26449784777709473
timing__hold__ws__corner:max_tt_025C_1v80,0.300641409166157
timing__setup__ws__corner:max_tt_025C_1v80,11.600530642211858
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.300641
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,7
design__max_fanout_violation__count__corner:max_ss_100C_1v60,8
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2706908940282101
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2701635380765985
timing__hold__ws__corner:max_ss_100C_1v60,0.8647405258837958
timing__setup__ws__corner:max_ss_100C_1v60,8.032070347285543
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.864741
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,12.567699
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,8
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2621023472446873
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.26155867101415214
timing__hold__ws__corner:max_ff_n40C_1v95,0.11159284923093184
timing__setup__ws__corner:max_ff_n40C_1v95,13.013650969629959
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.111593
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,34
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000620145
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000647247
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000110915
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000647247
design_powergrid__voltage__worst,0.0000647247
design_powergrid__voltage__worst__net:VPWR,1.79994
design_powergrid__drop__worst,0.0000647247
design_powergrid__drop__worst__net:VPWR,0.0000620145
design_powergrid__voltage__worst__net:VGND,0.0000647247
design_powergrid__drop__worst__net:VGND,0.0000647247
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000011100000000000000450616106928425352862177533097565174102783203125
ir__drop__worst,0.000062000000000000002700097090357900242452160455286502838134765625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
