<stg><name>run_head_group</name>


<trans_list>

<trans id="764" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln10"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="46" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i46 %head_ctx_ref, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="46">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i46 %head_ctx_ref

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="140">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i140 %res

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="140" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i140 %res, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_idx, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %group_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_idx, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %reset_resources

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %reset_resources, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_ready, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dma_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dma_done, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_ready, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_done, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_ready, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_done, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_start, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_addr_sel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_addr_sel, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_layer

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_layer, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_head

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_head, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_tile

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_tile, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_start, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compute_op

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compute_op, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_start, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %requant_op

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %requant_op, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:42 %compute_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_done

]]></Node>
<StgValue><ssdm name="compute_done_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:43 %compute_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_ready

]]></Node>
<StgValue><ssdm name="compute_ready_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:44 %reset_resources_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %reset_resources

]]></Node>
<StgValue><ssdm name="reset_resources_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %group_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %group_idx

]]></Node>
<StgValue><ssdm name="group_idx_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx

]]></Node>
<StgValue><ssdm name="layer_idx_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
entry:47 %res_read = read i140 @_ssdm_op_Read.ap_auto.i140P0A, i140 %res

]]></Node>
<StgValue><ssdm name="res_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
entry:48 %select_ln40 = select i1 %reset_resources_read, i140 5444517869467364834075230244500712456190, i140 %res_read

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:49 %br_ln46 = br i1 %compute_done_read, void %if.end19_ifconv, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
land.lhs.true:0 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %select_ln40, i32 41

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true:1 %br_ln46 = br i1 %tmp, void %if.end19_ifconv, void %if.then9

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9:0 %trunc_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i140.i32.i32, i140 %select_ln40, i32 42, i32 48

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="7">
<![CDATA[
if.then9:1 %zext_ln47 = zext i7 %trunc_ln1

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="46" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then9:2 %head_ctx_ref_addr = getelementptr i46 %head_ctx_ref, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="head_ctx_ref_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="46" op_0_bw="3">
<![CDATA[
if.then9:3 %head_ctx_ref_load = load i3 %head_ctx_ref_addr

]]></Node>
<StgValue><ssdm name="head_ctx_ref_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="46" op_0_bw="3">
<![CDATA[
if.then9:3 %head_ctx_ref_load = load i3 %head_ctx_ref_addr

]]></Node>
<StgValue><ssdm name="head_ctx_ref_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then9:4 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %head_ctx_ref_load, i32 45

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="44" op_0_bw="46">
<![CDATA[
if.then9:5 %trunc_ln48 = trunc i46 %head_ctx_ref_load

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="46" op_0_bw="46" op_1_bw="1" op_2_bw="1" op_3_bw="44">
<![CDATA[
if.then9:6 %or_ln = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i44, i1 %tmp_1, i1 1, i44 %trunc_ln48

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then9:7 %store_ln48 = store i46 %or_ln, i3 %head_ctx_ref_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then9:8 %add_ln50 = add i7 %trunc_ln1, i7 90

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="98" op_0_bw="7">
<![CDATA[
if.then9:9 %zext_ln50 = zext i7 %add_ln50

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
if.then9:10 %shl_ln50 = shl i98 1, i98 %zext_ln50

]]></Node>
<StgValue><ssdm name="shl_ln50"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="98" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9:11 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i98.i32.i32, i98 %shl_ln50, i32 82, i32 97

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="41" op_0_bw="98">
<![CDATA[
if.then9:12 %trunc_ln52 = trunc i98 %shl_ln50

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="98" op_0_bw="98" op_1_bw="16" op_2_bw="41" op_3_bw="41">
<![CDATA[
if.then9:13 %and_ln = bitconcatenate i98 @_ssdm_op_BitConcatenate.i98.i16.i41.i41, i16 %tmp_2, i41 0, i41 %trunc_ln52

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="100" op_0_bw="98">
<![CDATA[
if.then9:14 %zext_ln52 = zext i98 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
if.then9:15 %xor_ln52 = xor i100 %zext_ln52, i100 950733114467893594804851834879

]]></Node>
<StgValue><ssdm name="xor_ln52"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="140" op_0_bw="100">
<![CDATA[
if.then9:16 %sext_ln52 = sext i100 %xor_ln52

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then9:17 %and_ln52 = and i140 %sext_ln52, i140 %select_ln40

]]></Node>
<StgValue><ssdm name="and_ln52"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="66" op_0_bw="66" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9:18 %tmp_4 = partselect i66 @_ssdm_op_PartSelect.i66.i140.i32.i32, i140 %and_ln52, i32 74, i32 139

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="42" op_0_bw="140">
<![CDATA[
if.then9:19 %trunc_ln52_1 = trunc i140 %and_ln52

]]></Node>
<StgValue><ssdm name="trunc_ln52_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="140" op_0_bw="140" op_1_bw="66" op_2_bw="32" op_3_bw="42">
<![CDATA[
if.then9:20 %or_ln1 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i66.i32.i42, i66 %tmp_4, i32 4294967295, i42 %trunc_ln52_1

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute_done_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
if.then9:21 %br_ln54 = br void %if.end19_ifconv

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="31" op_0_bw="32">
<![CDATA[
if.end19_ifconv:3 %trunc_ln56 = trunc i32 %group_idx_read

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end19_ifconv:4 %head_base = shl i32 %group_idx_read, i32 1

]]></Node>
<StgValue><ssdm name="head_base"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end19_ifconv:6 %tmp_5 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %group_idx_read, i32 2, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
if.end19_ifconv:7 %icmp_ln63 = icmp_sgt  i29 %tmp_5, i29 0

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="33" op_0_bw="32">
<![CDATA[
if.end19_ifconv:10 %sext_ln67 = sext i32 %head_base

]]></Node>
<StgValue><ssdm name="sext_ln67"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end19_ifconv:11 %add_ln67 = add i33 %sext_ln67, i33 90

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="33">
<![CDATA[
if.end19_ifconv:12 %sext_ln67_1 = sext i33 %add_ln67

]]></Node>
<StgValue><ssdm name="sext_ln67_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="140" op_0_bw="64">
<![CDATA[
if.end19_ifconv:13 %zext_ln67_1 = zext i64 %sext_ln67_1

]]></Node>
<StgValue><ssdm name="zext_ln67_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end19_ifconv:14 %shl_ln67 = shl i140 1, i140 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="shl_ln67"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
if.end19_ifconv:20 %head_idx = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln56, i1 1

]]></Node>
<StgValue><ssdm name="head_idx"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="33" op_0_bw="32">
<![CDATA[
if.end19_ifconv:22 %sext_ln67_2 = sext i32 %head_idx

]]></Node>
<StgValue><ssdm name="sext_ln67_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end19_ifconv:23 %add_ln67_1 = add i33 %sext_ln67_2, i33 90

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="33">
<![CDATA[
if.end19_ifconv:24 %sext_ln67_3 = sext i33 %add_ln67_1

]]></Node>
<StgValue><ssdm name="sext_ln67_3"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="140" op_0_bw="64">
<![CDATA[
if.end19_ifconv:25 %zext_ln67_3 = zext i64 %sext_ln67_3

]]></Node>
<StgValue><ssdm name="zext_ln67_3"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end19_ifconv:26 %shl_ln67_1 = shl i140 1, i140 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="shl_ln67_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end19_ifconv:0 %res_flag_1 = phi i1 1, void %if.then9, i1 %reset_resources_read, void %land.lhs.true, i1 %reset_resources_read, void %entry

]]></Node>
<StgValue><ssdm name="res_flag_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="140" op_0_bw="140" op_1_bw="0" op_2_bw="140" op_3_bw="0" op_4_bw="140" op_5_bw="0">
<![CDATA[
if.end19_ifconv:1 %res_new_1 = phi i140 %or_ln1, void %if.then9, i140 5444517869467364834075230244500712456190, void %land.lhs.true, i140 5444517869467364834075230244500712456190, void %entry

]]></Node>
<StgValue><ssdm name="res_new_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="140" op_0_bw="140" op_1_bw="0" op_2_bw="140" op_3_bw="0" op_4_bw="140" op_5_bw="0">
<![CDATA[
if.end19_ifconv:2 %res_loc_1 = phi i140 %or_ln1, void %if.then9, i140 %select_ln40, void %land.lhs.true, i140 %select_ln40, void %entry

]]></Node>
<StgValue><ssdm name="res_loc_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.end19_ifconv:5 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %res_loc_1, i32 98

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:8 %or_ln63 = or i1 %icmp_ln63, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="or_ln63"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="32">
<![CDATA[
if.end19_ifconv:9 %zext_ln67 = zext i32 %head_base

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end19_ifconv:15 %xor_ln67 = xor i140 %shl_ln67, i140 1393796574908163946345982392040522594123775

]]></Node>
<StgValue><ssdm name="xor_ln67"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:16 %not_or_ln63 = xor i1 %or_ln63, i1 1

]]></Node>
<StgValue><ssdm name="not_or_ln63"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:17 %res_flag_2 = or i1 %res_flag_1, i1 %not_or_ln63

]]></Node>
<StgValue><ssdm name="res_flag_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.end19_ifconv:18 %and_ln67 = select i1 %or_ln63, i140 1393796574908163946345982392040522594123775, i140 %xor_ln67

]]></Node>
<StgValue><ssdm name="and_ln67"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end19_ifconv:19 %empty = and i140 %res_loc_1, i140 %and_ln67

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="32">
<![CDATA[
if.end19_ifconv:21 %zext_ln67_2 = zext i32 %head_idx

]]></Node>
<StgValue><ssdm name="zext_ln67_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end19_ifconv:27 %xor_ln67_1 = xor i140 %shl_ln67_1, i140 1393796574908163946345982392040522594123775

]]></Node>
<StgValue><ssdm name="xor_ln67_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end19_ifconv:28 %and_ln67_1 = and i140 %empty, i140 %xor_ln67_1

]]></Node>
<StgValue><ssdm name="and_ln67_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.end19_ifconv:29 %res_new_3 = select i1 %or_ln63, i140 %res_new_1, i140 %and_ln67_1

]]></Node>
<StgValue><ssdm name="res_new_3"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.end19_ifconv:30 %empty_13 = select i1 %or_ln63, i140 %res_loc_1, i140 %and_ln67_1

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.end19_ifconv:31 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_13, i32 41

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.end19_ifconv:32 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_13, i32 98

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:33 %xor_ln70 = xor i1 %tmp_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:34 %xor_ln70_1 = xor i1 %tmp_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:35 %xor_ln74 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln74"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:36 %or_ln74 = or i1 %tmp_6, i1 %xor_ln74

]]></Node>
<StgValue><ssdm name="or_ln74"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:37 %or_ln74_1 = or i1 %tmp_8, i1 %icmp_ln63

]]></Node>
<StgValue><ssdm name="or_ln74_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:38 %or_ln74_2 = or i1 %or_ln74_1, i1 %or_ln74

]]></Node>
<StgValue><ssdm name="or_ln74_2"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:39 %and_ln74_1 = and i1 %compute_ready_read, i1 %xor_ln70

]]></Node>
<StgValue><ssdm name="and_ln74_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:40 %and_ln74_2 = and i1 %icmp_ln63, i1 %xor_ln70_1

]]></Node>
<StgValue><ssdm name="and_ln74_2"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:41 %and_ln74 = and i1 %and_ln74_2, i1 %and_ln74_1

]]></Node>
<StgValue><ssdm name="and_ln74"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end19_ifconv:42 %add_ln78 = add i33 %sext_ln67, i33 82

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="33">
<![CDATA[
if.end19_ifconv:43 %sext_ln78 = sext i33 %add_ln78

]]></Node>
<StgValue><ssdm name="sext_ln78"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="140" op_0_bw="64">
<![CDATA[
if.end19_ifconv:44 %zext_ln78 = zext i64 %sext_ln78

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end19_ifconv:45 %lshr_ln78 = lshr i140 %empty_13, i140 %zext_ln78

]]></Node>
<StgValue><ssdm name="lshr_ln78"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="140">
<![CDATA[
if.end19_ifconv:46 %trunc_ln78 = trunc i140 %lshr_ln78

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end19_ifconv:47 %xor_ln80 = xor i140 %shl_ln67, i140 1393796574907847033695925334690148418322431

]]></Node>
<StgValue><ssdm name="xor_ln80"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end19_ifconv:48 %and_ln80 = and i140 %empty_13, i140 %xor_ln80

]]></Node>
<StgValue><ssdm name="and_ln80"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end19_ifconv:49 %or_ln80 = or i140 %and_ln80, i140 %shl_ln67

]]></Node>
<StgValue><ssdm name="or_ln80"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="41" op_0_bw="41" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end19_ifconv:50 %tmp_7 = partselect i41 @_ssdm_op_PartSelect.i41.i140.i32.i32, i140 %or_ln80, i32 99, i32 139

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="98" op_0_bw="140">
<![CDATA[
if.end19_ifconv:51 %trunc_ln80 = trunc i140 %or_ln80

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="140" op_0_bw="140" op_1_bw="41" op_2_bw="1" op_3_bw="98">
<![CDATA[
if.end19_ifconv:52 %or_ln80_1 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i41.i1.i98, i41 %tmp_7, i1 1, i98 %trunc_ln80

]]></Node>
<StgValue><ssdm name="or_ln80_1"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:53 %xor_ln78 = xor i1 %trunc_ln78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln78"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:54 %or_ln78 = or i1 %or_ln74_2, i1 %xor_ln78

]]></Node>
<StgValue><ssdm name="or_ln78"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:55 %or_ln74_2_not = xor i1 %or_ln74_2, i1 1

]]></Node>
<StgValue><ssdm name="or_ln74_2_not"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:56 %not_sel_tmp1 = and i1 %trunc_ln78, i1 %or_ln74_2_not

]]></Node>
<StgValue><ssdm name="not_sel_tmp1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:57 %res_flag_4 = or i1 %res_flag_2, i1 %not_sel_tmp1

]]></Node>
<StgValue><ssdm name="res_flag_4"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.end19_ifconv:58 %res_new_4 = select i1 %or_ln78, i140 %res_new_3, i140 %or_ln80_1

]]></Node>
<StgValue><ssdm name="res_new_4"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.end19_ifconv:59 %empty_14 = select i1 %or_ln78, i140 %empty_13, i140 %or_ln80_1

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.end19_ifconv:60 %sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %or_ln74_2, i1 %not_sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
if.end19_ifconv:61 %can_grant = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln74, i2 1, i1 0, i2 0, i1 1, i1 0, i2 %sel_tmp

]]></Node>
<StgValue><ssdm name="can_grant"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end19_ifconv:62 %add_ln78_1 = add i33 %sext_ln67_2, i33 82

]]></Node>
<StgValue><ssdm name="add_ln78_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="33">
<![CDATA[
if.end19_ifconv:63 %sext_ln78_1 = sext i33 %add_ln78_1

]]></Node>
<StgValue><ssdm name="sext_ln78_1"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="140" op_0_bw="64">
<![CDATA[
if.end19_ifconv:64 %zext_ln78_1 = zext i64 %sext_ln78_1

]]></Node>
<StgValue><ssdm name="zext_ln78_1"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end19_ifconv:65 %lshr_ln78_1 = lshr i140 %empty_14, i140 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="lshr_ln78_1"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="140">
<![CDATA[
if.end19_ifconv:66 %trunc_ln78_1 = trunc i140 %lshr_ln78_1

]]></Node>
<StgValue><ssdm name="trunc_ln78_1"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end19_ifconv:67 %xor_ln80_1 = xor i140 %shl_ln67_1, i140 1393796574907847033695925334690148418322431

]]></Node>
<StgValue><ssdm name="xor_ln80_1"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end19_ifconv:68 %and_ln80_1 = and i140 %empty_14, i140 %xor_ln80_1

]]></Node>
<StgValue><ssdm name="and_ln80_1"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end19_ifconv:69 %or_ln80_2 = or i140 %and_ln80_1, i140 %shl_ln67_1

]]></Node>
<StgValue><ssdm name="or_ln80_2"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="41" op_0_bw="41" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end19_ifconv:70 %tmp_9 = partselect i41 @_ssdm_op_PartSelect.i41.i140.i32.i32, i140 %or_ln80_2, i32 99, i32 139

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="98" op_0_bw="140">
<![CDATA[
if.end19_ifconv:71 %trunc_ln80_1 = trunc i140 %or_ln80_2

]]></Node>
<StgValue><ssdm name="trunc_ln80_1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="140" op_0_bw="140" op_1_bw="41" op_2_bw="1" op_3_bw="98">
<![CDATA[
if.end19_ifconv:72 %or_ln80_3 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i41.i1.i98, i41 %tmp_9, i1 1, i98 %trunc_ln80_1

]]></Node>
<StgValue><ssdm name="or_ln80_3"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:73 %and_ln78 = and i1 %can_grant, i1 %trunc_ln78_1

]]></Node>
<StgValue><ssdm name="and_ln78"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:74 %xor_ln78_1 = xor i1 %and_ln78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln78_1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:75 %or_ln78_1 = or i1 %icmp_ln63, i1 %xor_ln78_1

]]></Node>
<StgValue><ssdm name="or_ln78_1"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:76 %icmp_ln63_1_not = xor i1 %icmp_ln63, i1 1

]]></Node>
<StgValue><ssdm name="icmp_ln63_1_not"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:77 %not_sel_tmp14 = and i1 %and_ln78, i1 %icmp_ln63_1_not

]]></Node>
<StgValue><ssdm name="not_sel_tmp14"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:78 %res_flag_5 = or i1 %res_flag_4, i1 %not_sel_tmp14

]]></Node>
<StgValue><ssdm name="res_flag_5"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.end19_ifconv:79 %res_new_5 = select i1 %or_ln78_1, i140 %res_new_4, i140 %or_ln80_3

]]></Node>
<StgValue><ssdm name="res_new_5"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.end19_ifconv:80 %empty_15 = select i1 %or_ln78_1, i140 %empty_14, i140 %or_ln80_3

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.end19_ifconv:81 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_15, i32 41

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end19_ifconv:82 %resources_idle = xor i1 %tmp_10, i1 1

]]></Node>
<StgValue><ssdm name="resources_idle"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end19_ifconv:83 %br_ln92 = br i1 %icmp_ln63, void %if.end72, void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="46" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end72:0 %head_ctx_ref_addr_1 = getelementptr i46 %head_ctx_ref, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="head_ctx_ref_addr_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="169" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="46" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.end72:1 %head_ctx_ref_load_1 = load i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="170" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="46" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.end72:1 %head_ctx_ref_load_1 = load i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_load_1"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="46">
<![CDATA[
if.end72:2 %trunc_ln96 = trunc i46 %head_ctx_ref_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln96"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end72:3 %icmp_ln96 = icmp_eq  i32 %trunc_ln96, i32 %layer_idx_read

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end72:4 %br_ln96 = br i1 %icmp_ln96, void %if.then77, void %if.end78

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="46" op_0_bw="32">
<![CDATA[
if.then77:0 %zext_ln131 = zext i32 %layer_idx_read

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then77:1 %store_ln138 = store i46 %zext_ln131, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
if.then77:2 %br_ln98 = br void %if.end78

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="46" op_0_bw="46" op_1_bw="0" op_2_bw="46" op_3_bw="0">
<![CDATA[
if.end78:0 %empty_16 = phi i46 %zext_ln131, void %if.then77, i46 %head_ctx_ref_load_1, void %if.end72

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end78:1 %trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i46.i32.i32, i46 %empty_16, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end78:2 %icmp_ln100 = icmp_eq  i8 %trunc_ln7, i8 13

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="4" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end78:3 %tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i46.i32.i32, i46 %empty_16, i32 42, i32 45

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="41" op_0_bw="46">
<![CDATA[
if.end78:4 %trunc_ln173 = trunc i46 %empty_16

]]></Node>
<StgValue><ssdm name="trunc_ln173"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="46" op_0_bw="46" op_1_bw="4" op_2_bw="1" op_3_bw="41">
<![CDATA[
if.end78:5 %or_ln2 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i4.i1.i41, i4 %tmp_s, i1 1, i41 %trunc_ln173

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end78:6 %br_ln100 = br i1 %icmp_ln100, void %if.then80, void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0" op_20_bw="8" op_21_bw="0" op_22_bw="8" op_23_bw="0" op_24_bw="8" op_25_bw="0" op_26_bw="8" op_27_bw="0">
<![CDATA[
if.then80:0 %switch_ln169 = switch i8 %trunc_ln7, void %for.inc85, i8 0, void %sw.bb.i, i8 1, void %sw.bb9.i, i8 2, void %sw.bb24.i, i8 3, void %sw.bb26.i, i8 4, void %sw.bb28.i, i8 5, void %sw.bb43.i, i8 6, void %sw.bb45.i, i8 7, void %sw.bb47.i, i8 8, void %sw.bb49.i, i8 9, void %sw.bb64.i, i8 10, void %sw.bb79.i, i8 11, void %sw.bb94.i, i8 12, void %sw.bb109.i

]]></Node>
<StgValue><ssdm name="switch_ln169"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
sw.bb94.i:0 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 41

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb94.i:1 %br_ln268 = br i1 %tmp_22, void %if.then96.i_ifconv, void %if.else101.i

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then96.i_ifconv:0 %lshr_ln326_6 = lshr i140 %empty_15, i140 %zext_ln78

]]></Node>
<StgValue><ssdm name="lshr_ln326_6"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="140">
<![CDATA[
if.then96.i_ifconv:1 %trunc_ln326_6 = trunc i140 %lshr_ln326_6

]]></Node>
<StgValue><ssdm name="trunc_ln326_6"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then96.i_ifconv:2 %shl_ln327_6 = shl i140 1, i140 %zext_ln78

]]></Node>
<StgValue><ssdm name="shl_ln327_6"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then96.i_ifconv:3 %or_ln327_6 = or i140 %empty_15, i140 %shl_ln327_6

]]></Node>
<StgValue><ssdm name="or_ln327_6"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then96.i_ifconv:4 %not_trunc_ln326_6 = xor i1 %trunc_ln326_6, i1 1

]]></Node>
<StgValue><ssdm name="not_trunc_ln326_6"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then96.i_ifconv:5 %res_flag_12 = or i1 %res_flag_5, i1 %not_trunc_ln326_6

]]></Node>
<StgValue><ssdm name="res_flag_12"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then96.i_ifconv:6 %res_new_12 = select i1 %trunc_ln326_6, i140 %res_new_5, i140 %or_ln327_6

]]></Node>
<StgValue><ssdm name="res_new_12"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then96.i_ifconv:7 %empty_23 = select i1 %trunc_ln326_6, i140 %empty_15, i140 %or_ln327_6

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.then96.i_ifconv:8 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_23, i32 41

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then96.i_ifconv:9 %br_ln329 = br i1 %tmp_41, void %if.end5.i12.i, void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end5.i12.i:0 %lshr_ln331_6 = lshr i140 %empty_23, i140 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="lshr_ln331_6"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="140">
<![CDATA[
if.end5.i12.i:1 %trunc_ln331_6 = trunc i140 %lshr_ln331_6

]]></Node>
<StgValue><ssdm name="trunc_ln331_6"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end5.i12.i:2 %and_ln331_6 = and i1 %trunc_ln331_6, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln331_6"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end5.i12.i:3 %br_ln331 = br i1 %and_ln331_6, void %for.inc85, void %if.end11.i21.i

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.else101.i:0 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 44

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else101.i:1 %br_ln273 = br i1 %tmp_40, void %if.end107.i, void %if.then103.i

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
sw.bb79.i:0 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 41

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb79.i:1 %br_ln255 = br i1 %tmp_21, void %if.then81.i_ifconv, void %if.else86.i

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then81.i_ifconv:0 %lshr_ln326_5 = lshr i140 %empty_15, i140 %zext_ln78

]]></Node>
<StgValue><ssdm name="lshr_ln326_5"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="140">
<![CDATA[
if.then81.i_ifconv:1 %trunc_ln326_5 = trunc i140 %lshr_ln326_5

]]></Node>
<StgValue><ssdm name="trunc_ln326_5"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then81.i_ifconv:2 %shl_ln327_5 = shl i140 1, i140 %zext_ln78

]]></Node>
<StgValue><ssdm name="shl_ln327_5"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then81.i_ifconv:3 %or_ln327_5 = or i140 %empty_15, i140 %shl_ln327_5

]]></Node>
<StgValue><ssdm name="or_ln327_5"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then81.i_ifconv:4 %not_trunc_ln326_5 = xor i1 %trunc_ln326_5, i1 1

]]></Node>
<StgValue><ssdm name="not_trunc_ln326_5"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then81.i_ifconv:5 %res_flag_11 = or i1 %res_flag_5, i1 %not_trunc_ln326_5

]]></Node>
<StgValue><ssdm name="res_flag_11"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then81.i_ifconv:6 %res_new_11 = select i1 %trunc_ln326_5, i140 %res_new_5, i140 %or_ln327_5

]]></Node>
<StgValue><ssdm name="res_new_11"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then81.i_ifconv:7 %empty_22 = select i1 %trunc_ln326_5, i140 %empty_15, i140 %or_ln327_5

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.then81.i_ifconv:8 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_22, i32 41

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then81.i_ifconv:9 %br_ln329 = br i1 %tmp_39, void %if.end5.i35.i, void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end5.i35.i:0 %lshr_ln331_5 = lshr i140 %empty_22, i140 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="lshr_ln331_5"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="140">
<![CDATA[
if.end5.i35.i:1 %trunc_ln331_5 = trunc i140 %lshr_ln331_5

]]></Node>
<StgValue><ssdm name="trunc_ln331_5"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end5.i35.i:2 %and_ln331_5 = and i1 %trunc_ln331_5, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln331_5"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end5.i35.i:3 %br_ln331 = br i1 %and_ln331_5, void %for.inc85, void %if.end11.i44.i

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.else86.i:0 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 44

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else86.i:1 %br_ln260 = br i1 %tmp_37, void %if.end92.i, void %if.then88.i

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
sw.bb64.i:0 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 41

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb64.i:1 %br_ln242 = br i1 %tmp_20, void %if.then66.i_ifconv, void %if.else71.i

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then66.i_ifconv:0 %lshr_ln326_4 = lshr i140 %empty_15, i140 %zext_ln78

]]></Node>
<StgValue><ssdm name="lshr_ln326_4"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="140">
<![CDATA[
if.then66.i_ifconv:1 %trunc_ln326_4 = trunc i140 %lshr_ln326_4

]]></Node>
<StgValue><ssdm name="trunc_ln326_4"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then66.i_ifconv:2 %shl_ln327_4 = shl i140 1, i140 %zext_ln78

]]></Node>
<StgValue><ssdm name="shl_ln327_4"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then66.i_ifconv:3 %or_ln327_4 = or i140 %empty_15, i140 %shl_ln327_4

]]></Node>
<StgValue><ssdm name="or_ln327_4"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then66.i_ifconv:4 %not_trunc_ln326_4 = xor i1 %trunc_ln326_4, i1 1

]]></Node>
<StgValue><ssdm name="not_trunc_ln326_4"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then66.i_ifconv:5 %res_flag_10 = or i1 %res_flag_5, i1 %not_trunc_ln326_4

]]></Node>
<StgValue><ssdm name="res_flag_10"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then66.i_ifconv:6 %res_new_10 = select i1 %trunc_ln326_4, i140 %res_new_5, i140 %or_ln327_4

]]></Node>
<StgValue><ssdm name="res_new_10"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then66.i_ifconv:7 %empty_21 = select i1 %trunc_ln326_4, i140 %empty_15, i140 %or_ln327_4

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.then66.i_ifconv:8 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_21, i32 41

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then66.i_ifconv:9 %br_ln329 = br i1 %tmp_36, void %if.end5.i58.i, void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end5.i58.i:0 %lshr_ln331_4 = lshr i140 %empty_21, i140 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="lshr_ln331_4"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="140">
<![CDATA[
if.end5.i58.i:1 %trunc_ln331_4 = trunc i140 %lshr_ln331_4

]]></Node>
<StgValue><ssdm name="trunc_ln331_4"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end5.i58.i:2 %and_ln331_4 = and i1 %trunc_ln331_4, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln331_4"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end5.i58.i:3 %br_ln331 = br i1 %and_ln331_4, void %for.inc85, void %if.end11.i67.i

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.else71.i:0 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 44

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else71.i:1 %br_ln247 = br i1 %tmp_35, void %if.end77.i, void %if.then73.i

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
sw.bb49.i:0 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 41

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb49.i:1 %br_ln229 = br i1 %tmp_19, void %if.then51.i_ifconv, void %if.else56.i

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then51.i_ifconv:0 %lshr_ln326_3 = lshr i140 %empty_15, i140 %zext_ln78

]]></Node>
<StgValue><ssdm name="lshr_ln326_3"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="140">
<![CDATA[
if.then51.i_ifconv:1 %trunc_ln326_3 = trunc i140 %lshr_ln326_3

]]></Node>
<StgValue><ssdm name="trunc_ln326_3"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then51.i_ifconv:2 %shl_ln327_3 = shl i140 1, i140 %zext_ln78

]]></Node>
<StgValue><ssdm name="shl_ln327_3"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then51.i_ifconv:3 %or_ln327_3 = or i140 %empty_15, i140 %shl_ln327_3

]]></Node>
<StgValue><ssdm name="or_ln327_3"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then51.i_ifconv:4 %not_trunc_ln326_3 = xor i1 %trunc_ln326_3, i1 1

]]></Node>
<StgValue><ssdm name="not_trunc_ln326_3"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then51.i_ifconv:5 %res_flag_9 = or i1 %res_flag_5, i1 %not_trunc_ln326_3

]]></Node>
<StgValue><ssdm name="res_flag_9"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then51.i_ifconv:6 %res_new_9 = select i1 %trunc_ln326_3, i140 %res_new_5, i140 %or_ln327_3

]]></Node>
<StgValue><ssdm name="res_new_9"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then51.i_ifconv:7 %empty_20 = select i1 %trunc_ln326_3, i140 %empty_15, i140 %or_ln327_3

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.then51.i_ifconv:8 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_20, i32 41

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then51.i_ifconv:9 %br_ln329 = br i1 %tmp_33, void %if.end5.i81.i, void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end5.i81.i:0 %lshr_ln331_3 = lshr i140 %empty_20, i140 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="lshr_ln331_3"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="140">
<![CDATA[
if.end5.i81.i:1 %trunc_ln331_3 = trunc i140 %lshr_ln331_3

]]></Node>
<StgValue><ssdm name="trunc_ln331_3"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end5.i81.i:2 %and_ln331_3 = and i1 %trunc_ln331_3, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln331_3"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end5.i81.i:3 %br_ln331 = br i1 %and_ln331_3, void %for.inc85, void %if.end11.i90.i

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.else56.i:0 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 44

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else56.i:1 %br_ln234 = br i1 %tmp_32, void %if.end62.i, void %if.then58.i

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
sw.bb28.i:0 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 41

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb28.i:1 %br_ln204 = br i1 %tmp_15, void %if.then30.i_ifconv, void %if.else35.i

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then30.i_ifconv:0 %lshr_ln326_2 = lshr i140 %empty_15, i140 %zext_ln78

]]></Node>
<StgValue><ssdm name="lshr_ln326_2"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="140">
<![CDATA[
if.then30.i_ifconv:1 %trunc_ln326_2 = trunc i140 %lshr_ln326_2

]]></Node>
<StgValue><ssdm name="trunc_ln326_2"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then30.i_ifconv:2 %shl_ln327_2 = shl i140 1, i140 %zext_ln78

]]></Node>
<StgValue><ssdm name="shl_ln327_2"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then30.i_ifconv:3 %or_ln327_2 = or i140 %empty_15, i140 %shl_ln327_2

]]></Node>
<StgValue><ssdm name="or_ln327_2"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then30.i_ifconv:4 %not_trunc_ln326_2 = xor i1 %trunc_ln326_2, i1 1

]]></Node>
<StgValue><ssdm name="not_trunc_ln326_2"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then30.i_ifconv:5 %res_flag_8 = or i1 %res_flag_5, i1 %not_trunc_ln326_2

]]></Node>
<StgValue><ssdm name="res_flag_8"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then30.i_ifconv:6 %res_new_8 = select i1 %trunc_ln326_2, i140 %res_new_5, i140 %or_ln327_2

]]></Node>
<StgValue><ssdm name="res_new_8"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then30.i_ifconv:7 %empty_19 = select i1 %trunc_ln326_2, i140 %empty_15, i140 %or_ln327_2

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.then30.i_ifconv:8 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_19, i32 41

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then30.i_ifconv:9 %br_ln329 = br i1 %tmp_31, void %if.end5.i104.i, void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end5.i104.i:0 %lshr_ln331_2 = lshr i140 %empty_19, i140 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="lshr_ln331_2"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="140">
<![CDATA[
if.end5.i104.i:1 %trunc_ln331_2 = trunc i140 %lshr_ln331_2

]]></Node>
<StgValue><ssdm name="trunc_ln331_2"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end5.i104.i:2 %and_ln331_2 = and i1 %trunc_ln331_2, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln331_2"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end5.i104.i:3 %br_ln331 = br i1 %and_ln331_2, void %for.inc85, void %if.end11.i113.i

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.else35.i:0 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 44

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else35.i:1 %br_ln209 = br i1 %tmp_29, void %if.end41.i, void %if.then37.i

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
sw.bb9.i:0 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 41

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb9.i:1 %br_ln183 = br i1 %tmp_12, void %if.then11.i_ifconv, void %if.else16.i

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then11.i_ifconv:0 %lshr_ln326_1 = lshr i140 %empty_15, i140 %zext_ln78

]]></Node>
<StgValue><ssdm name="lshr_ln326_1"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="140">
<![CDATA[
if.then11.i_ifconv:1 %trunc_ln326_1 = trunc i140 %lshr_ln326_1

]]></Node>
<StgValue><ssdm name="trunc_ln326_1"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then11.i_ifconv:2 %shl_ln327_1 = shl i140 1, i140 %zext_ln78

]]></Node>
<StgValue><ssdm name="shl_ln327_1"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then11.i_ifconv:3 %or_ln327_1 = or i140 %empty_15, i140 %shl_ln327_1

]]></Node>
<StgValue><ssdm name="or_ln327_1"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then11.i_ifconv:4 %not_trunc_ln326_1 = xor i1 %trunc_ln326_1, i1 1

]]></Node>
<StgValue><ssdm name="not_trunc_ln326_1"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then11.i_ifconv:5 %res_flag_7 = or i1 %res_flag_5, i1 %not_trunc_ln326_1

]]></Node>
<StgValue><ssdm name="res_flag_7"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then11.i_ifconv:6 %res_new_7 = select i1 %trunc_ln326_1, i140 %res_new_5, i140 %or_ln327_1

]]></Node>
<StgValue><ssdm name="res_new_7"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then11.i_ifconv:7 %empty_18 = select i1 %trunc_ln326_1, i140 %empty_15, i140 %or_ln327_1

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.then11.i_ifconv:8 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_18, i32 41

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then11.i_ifconv:9 %br_ln329 = br i1 %tmp_28, void %if.end5.i127.i, void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end5.i127.i:0 %lshr_ln331_1 = lshr i140 %empty_18, i140 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="lshr_ln331_1"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="140">
<![CDATA[
if.end5.i127.i:1 %trunc_ln331_1 = trunc i140 %lshr_ln331_1

]]></Node>
<StgValue><ssdm name="trunc_ln331_1"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end5.i127.i:2 %and_ln331_1 = and i1 %trunc_ln331_1, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln331_1"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end5.i127.i:3 %br_ln331 = br i1 %and_ln331_1, void %for.inc85, void %if.end11.i136.i

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.else16.i:0 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 44

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else16.i:1 %br_ln188 = br i1 %tmp_27, void %if.end22.i, void %if.then18.i

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
sw.bb.i:0 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 41

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb.i:1 %br_ln171 = br i1 %tmp_11, void %if.then.i_ifconv, void %if.else.i

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then.i_ifconv:0 %lshr_ln326 = lshr i140 %empty_15, i140 %zext_ln78

]]></Node>
<StgValue><ssdm name="lshr_ln326"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="140">
<![CDATA[
if.then.i_ifconv:1 %trunc_ln326 = trunc i140 %lshr_ln326

]]></Node>
<StgValue><ssdm name="trunc_ln326"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then.i_ifconv:2 %shl_ln327 = shl i140 1, i140 %zext_ln78

]]></Node>
<StgValue><ssdm name="shl_ln327"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then.i_ifconv:3 %or_ln327 = or i140 %empty_15, i140 %shl_ln327

]]></Node>
<StgValue><ssdm name="or_ln327"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i_ifconv:4 %not_trunc_ln326 = xor i1 %trunc_ln326, i1 1

]]></Node>
<StgValue><ssdm name="not_trunc_ln326"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i_ifconv:5 %res_flag_6 = or i1 %res_flag_5, i1 %not_trunc_ln326

]]></Node>
<StgValue><ssdm name="res_flag_6"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then.i_ifconv:6 %res_new_6 = select i1 %trunc_ln326, i140 %res_new_5, i140 %or_ln327

]]></Node>
<StgValue><ssdm name="res_new_6"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then.i_ifconv:7 %empty_17 = select i1 %trunc_ln326, i140 %empty_15, i140 %or_ln327

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.then.i_ifconv:8 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_17, i32 41

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i_ifconv:9 %br_ln329 = br i1 %tmp_25, void %if.end5.i.i, void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end5.i.i:0 %lshr_ln331 = lshr i140 %empty_17, i140 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="lshr_ln331"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="140">
<![CDATA[
if.end5.i.i:1 %trunc_ln331 = trunc i140 %lshr_ln331

]]></Node>
<StgValue><ssdm name="trunc_ln331"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end5.i.i:2 %and_ln331 = and i1 %trunc_ln331, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln331"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end5.i.i:3 %br_ln331 = br i1 %and_ln331, void %for.inc85, void %if.end11.i.i

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.else.i:0 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 44

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:1 %br_ln175 = br i1 %tmp_24, void %if.end7.i, void %if.then3.i

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb109.i:0 %tmp_23 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_16, i32 40, i32 45

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="46">
<![CDATA[
sw.bb109.i:1 %trunc_ln281 = trunc i46 %empty_16

]]></Node>
<StgValue><ssdm name="trunc_ln281"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="46" op_0_bw="46" op_1_bw="6" op_2_bw="8" op_3_bw="32">
<![CDATA[
sw.bb109.i:2 %or_ln8 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_23, i8 13, i32 %trunc_ln281

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
sw.bb109.i:3 %store_ln281 = store i46 %or_ln8, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
sw.bb109.i:4 %br_ln282 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
<literal name="tmp_41" val="0"/>
<literal name="and_ln331_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="58" op_0_bw="58" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end11.i21.i:0 %tmp_65 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_23, i32 82, i32 139

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
<literal name="tmp_41" val="0"/>
<literal name="and_ln331_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="41" op_0_bw="140">
<![CDATA[
if.end11.i21.i:1 %trunc_ln342_6 = trunc i140 %empty_23

]]></Node>
<StgValue><ssdm name="trunc_ln342_6"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
<literal name="tmp_41" val="0"/>
<literal name="and_ln331_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="140" op_0_bw="140" op_1_bw="58" op_2_bw="8" op_3_bw="31" op_4_bw="2" op_5_bw="41">
<![CDATA[
if.end11.i21.i:2 %or_ln342_2 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_65, i8 7, i31 %trunc_ln56, i2 1, i41 %trunc_ln342_6

]]></Node>
<StgValue><ssdm name="or_ln342_2"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
<literal name="tmp_41" val="0"/>
<literal name="and_ln331_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i21.i:3 %xor_ln342_6 = xor i140 %shl_ln327_6, i140 1393796574908163946345982392040522594123775

]]></Node>
<StgValue><ssdm name="xor_ln342_6"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
<literal name="tmp_41" val="0"/>
<literal name="and_ln331_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i21.i:4 %and_ln342_6 = and i140 %or_ln342_2, i140 %xor_ln342_6

]]></Node>
<StgValue><ssdm name="and_ln342_6"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
<literal name="tmp_41" val="0"/>
<literal name="and_ln331_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end11.i21.i:5 %store_ln271 = store i46 %or_ln2, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="0"/>
<literal name="tmp_41" val="0"/>
<literal name="and_ln331_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
if.end11.i21.i:6 %br_ln272 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then103.i:0 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 45

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="2" op_0_bw="2" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then103.i:1 %tmp_50 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_16, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then103.i:2 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 40

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="46">
<![CDATA[
if.then103.i:3 %trunc_ln274 = trunc i46 %empty_16

]]></Node>
<StgValue><ssdm name="trunc_ln274"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="46" op_0_bw="46" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="32">
<![CDATA[
if.then103.i:4 %or_ln15 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_62, i1 0, i2 %tmp_50, i1 0, i1 %tmp_64, i8 12, i32 %trunc_ln274

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then103.i:5 %store_ln276 = store i46 %or_ln15, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
if.then103.i:6 %br_ln277 = br void %if.end107.i

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="11"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
if.end107.i:0 %br_ln0 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="and_ln331_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="58" op_0_bw="58" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end11.i44.i:0 %tmp_63 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_22, i32 82, i32 139

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="and_ln331_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="41" op_0_bw="140">
<![CDATA[
if.end11.i44.i:1 %trunc_ln342_5 = trunc i140 %empty_22

]]></Node>
<StgValue><ssdm name="trunc_ln342_5"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="and_ln331_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="140" op_0_bw="140" op_1_bw="58" op_2_bw="8" op_3_bw="31" op_4_bw="2" op_5_bw="41">
<![CDATA[
if.end11.i44.i:2 %or_ln342_s = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_63, i8 6, i31 %trunc_ln56, i2 1, i41 %trunc_ln342_5

]]></Node>
<StgValue><ssdm name="or_ln342_s"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="and_ln331_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i44.i:3 %xor_ln342_5 = xor i140 %shl_ln327_5, i140 1393796574908163946345982392040522594123775

]]></Node>
<StgValue><ssdm name="xor_ln342_5"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="and_ln331_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i44.i:4 %and_ln342_5 = and i140 %or_ln342_s, i140 %xor_ln342_5

]]></Node>
<StgValue><ssdm name="and_ln342_5"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="and_ln331_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end11.i44.i:5 %store_ln258 = store i46 %or_ln2, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_39" val="0"/>
<literal name="and_ln331_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
if.end11.i44.i:6 %br_ln259 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then88.i:0 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 45

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="2" op_0_bw="2" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then88.i:1 %tmp_46 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_16, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then88.i:2 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 40

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="46">
<![CDATA[
if.then88.i:3 %trunc_ln261 = trunc i46 %empty_16

]]></Node>
<StgValue><ssdm name="trunc_ln261"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="46" op_0_bw="46" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="32">
<![CDATA[
if.then88.i:4 %or_ln14 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_58, i1 0, i2 %tmp_46, i1 0, i1 %tmp_60, i8 11, i32 %trunc_ln261

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then88.i:5 %store_ln263 = store i46 %or_ln14, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
if.then88.i:6 %br_ln264 = br void %if.end92.i

]]></Node>
<StgValue><ssdm name="br_ln264"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="10"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
if.end92.i:0 %br_ln0 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="and_ln331_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="58" op_0_bw="58" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end11.i67.i:0 %tmp_61 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_21, i32 82, i32 139

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="and_ln331_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="41" op_0_bw="140">
<![CDATA[
if.end11.i67.i:1 %trunc_ln342_4 = trunc i140 %empty_21

]]></Node>
<StgValue><ssdm name="trunc_ln342_4"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="and_ln331_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="140" op_0_bw="140" op_1_bw="58" op_2_bw="8" op_3_bw="31" op_4_bw="2" op_5_bw="41">
<![CDATA[
if.end11.i67.i:2 %or_ln342_9 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_61, i8 5, i31 %trunc_ln56, i2 1, i41 %trunc_ln342_4

]]></Node>
<StgValue><ssdm name="or_ln342_9"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="and_ln331_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i67.i:3 %xor_ln342_4 = xor i140 %shl_ln327_4, i140 1393796574908163946345982392040522594123775

]]></Node>
<StgValue><ssdm name="xor_ln342_4"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="and_ln331_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i67.i:4 %and_ln342_4 = and i140 %or_ln342_9, i140 %xor_ln342_4

]]></Node>
<StgValue><ssdm name="and_ln342_4"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="and_ln331_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end11.i67.i:5 %store_ln245 = store i46 %or_ln2, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="and_ln331_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
if.end11.i67.i:6 %br_ln246 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then73.i:0 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 45

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="2" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then73.i:1 %tmp_42 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_16, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then73.i:2 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 40

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="46">
<![CDATA[
if.then73.i:3 %trunc_ln248 = trunc i46 %empty_16

]]></Node>
<StgValue><ssdm name="trunc_ln248"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="46" op_0_bw="46" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="32">
<![CDATA[
if.then73.i:4 %or_ln13 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_54, i1 0, i2 %tmp_42, i1 0, i1 %tmp_56, i8 10, i32 %trunc_ln248

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then73.i:5 %store_ln250 = store i46 %or_ln13, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
if.then73.i:6 %br_ln251 = br void %if.end77.i

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="9"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
if.end77.i:0 %br_ln0 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_33" val="0"/>
<literal name="and_ln331_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="58" op_0_bw="58" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end11.i90.i:0 %tmp_59 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_20, i32 82, i32 139

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_33" val="0"/>
<literal name="and_ln331_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="41" op_0_bw="140">
<![CDATA[
if.end11.i90.i:1 %trunc_ln342_3 = trunc i140 %empty_20

]]></Node>
<StgValue><ssdm name="trunc_ln342_3"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_33" val="0"/>
<literal name="and_ln331_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="140" op_0_bw="140" op_1_bw="58" op_2_bw="8" op_3_bw="31" op_4_bw="2" op_5_bw="41">
<![CDATA[
if.end11.i90.i:2 %or_ln342_7 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_59, i8 4, i31 %trunc_ln56, i2 1, i41 %trunc_ln342_3

]]></Node>
<StgValue><ssdm name="or_ln342_7"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_33" val="0"/>
<literal name="and_ln331_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i90.i:3 %xor_ln342_3 = xor i140 %shl_ln327_3, i140 1393796574908163946345982392040522594123775

]]></Node>
<StgValue><ssdm name="xor_ln342_3"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_33" val="0"/>
<literal name="and_ln331_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i90.i:4 %and_ln342_3 = and i140 %or_ln342_7, i140 %xor_ln342_3

]]></Node>
<StgValue><ssdm name="and_ln342_3"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_33" val="0"/>
<literal name="and_ln331_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end11.i90.i:5 %store_ln232 = store i46 %or_ln2, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="0"/>
<literal name="tmp_33" val="0"/>
<literal name="and_ln331_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
if.end11.i90.i:6 %br_ln233 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then58.i:0 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 45

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="2" op_0_bw="2" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then58.i:1 %tmp_38 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_16, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then58.i:2 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 40

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="46">
<![CDATA[
if.then58.i:3 %trunc_ln235 = trunc i46 %empty_16

]]></Node>
<StgValue><ssdm name="trunc_ln235"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="46" op_0_bw="46" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="32">
<![CDATA[
if.then58.i:4 %or_ln12 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_51, i1 0, i2 %tmp_38, i1 0, i1 %tmp_52, i8 9, i32 %trunc_ln235

]]></Node>
<StgValue><ssdm name="or_ln12"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then58.i:5 %store_ln237 = store i46 %or_ln12, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
if.then58.i:6 %br_ln238 = br void %if.end62.i

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="8"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
if.end62.i:0 %br_ln0 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="6" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb47.i:0 %tmp_18 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_16, i32 40, i32 45

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="46">
<![CDATA[
sw.bb47.i:1 %trunc_ln225 = trunc i46 %empty_16

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="46" op_0_bw="46" op_1_bw="6" op_2_bw="8" op_3_bw="32">
<![CDATA[
sw.bb47.i:2 %or_ln7 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_18, i8 8, i32 %trunc_ln225

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
sw.bb47.i:3 %store_ln225 = store i46 %or_ln7, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
sw.bb47.i:4 %br_ln226 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="6" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb45.i:0 %tmp_17 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_16, i32 40, i32 45

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="46">
<![CDATA[
sw.bb45.i:1 %trunc_ln221 = trunc i46 %empty_16

]]></Node>
<StgValue><ssdm name="trunc_ln221"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="46" op_0_bw="46" op_1_bw="6" op_2_bw="8" op_3_bw="32">
<![CDATA[
sw.bb45.i:2 %or_ln6 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_17, i8 7, i32 %trunc_ln221

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
sw.bb45.i:3 %store_ln221 = store i46 %or_ln6, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
sw.bb45.i:4 %br_ln222 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="6" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb43.i:0 %tmp_16 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_16, i32 40, i32 45

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="46">
<![CDATA[
sw.bb43.i:1 %trunc_ln217 = trunc i46 %empty_16

]]></Node>
<StgValue><ssdm name="trunc_ln217"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="46" op_0_bw="46" op_1_bw="6" op_2_bw="8" op_3_bw="32">
<![CDATA[
sw.bb43.i:2 %or_ln5 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_16, i8 6, i32 %trunc_ln217

]]></Node>
<StgValue><ssdm name="or_ln5"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
sw.bb43.i:3 %store_ln217 = store i46 %or_ln5, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
sw.bb43.i:4 %br_ln218 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_31" val="0"/>
<literal name="and_ln331_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="58" op_0_bw="58" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end11.i113.i:0 %tmp_57 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_19, i32 82, i32 139

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_31" val="0"/>
<literal name="and_ln331_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="41" op_0_bw="140">
<![CDATA[
if.end11.i113.i:1 %trunc_ln342_2 = trunc i140 %empty_19

]]></Node>
<StgValue><ssdm name="trunc_ln342_2"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_31" val="0"/>
<literal name="and_ln331_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="140" op_0_bw="140" op_1_bw="58" op_2_bw="8" op_3_bw="31" op_4_bw="2" op_5_bw="41">
<![CDATA[
if.end11.i113.i:2 %or_ln342_5 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_57, i8 3, i31 %trunc_ln56, i2 1, i41 %trunc_ln342_2

]]></Node>
<StgValue><ssdm name="or_ln342_5"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_31" val="0"/>
<literal name="and_ln331_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i113.i:3 %xor_ln342_2 = xor i140 %shl_ln327_2, i140 1393796574908163946345982392040522594123775

]]></Node>
<StgValue><ssdm name="xor_ln342_2"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_31" val="0"/>
<literal name="and_ln331_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i113.i:4 %and_ln342_2 = and i140 %or_ln342_5, i140 %xor_ln342_2

]]></Node>
<StgValue><ssdm name="and_ln342_2"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_31" val="0"/>
<literal name="and_ln331_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end11.i113.i:5 %store_ln207 = store i46 %or_ln2, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_31" val="0"/>
<literal name="and_ln331_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
if.end11.i113.i:6 %br_ln208 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then37.i:0 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 45

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="2" op_0_bw="2" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then37.i:1 %tmp_34 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_16, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then37.i:2 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 40

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="46">
<![CDATA[
if.then37.i:3 %trunc_ln210 = trunc i46 %empty_16

]]></Node>
<StgValue><ssdm name="trunc_ln210"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="46" op_0_bw="46" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="32">
<![CDATA[
if.then37.i:4 %or_ln11 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_48, i1 0, i2 %tmp_34, i1 0, i1 %tmp_49, i8 5, i32 %trunc_ln210

]]></Node>
<StgValue><ssdm name="or_ln11"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then37.i:5 %store_ln212 = store i46 %or_ln11, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
if.then37.i:6 %br_ln213 = br void %if.end41.i

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="4"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
if.end41.i:0 %br_ln0 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="6" op_0_bw="6" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb26.i:0 %tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_16, i32 40, i32 45

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="46">
<![CDATA[
sw.bb26.i:1 %trunc_ln200 = trunc i46 %empty_16

]]></Node>
<StgValue><ssdm name="trunc_ln200"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="46" op_0_bw="46" op_1_bw="6" op_2_bw="8" op_3_bw="32">
<![CDATA[
sw.bb26.i:2 %or_ln4 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_14, i8 4, i32 %trunc_ln200

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
sw.bb26.i:3 %store_ln200 = store i46 %or_ln4, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
sw.bb26.i:4 %br_ln201 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="6" op_0_bw="6" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb24.i:0 %tmp_13 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_16, i32 40, i32 45

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="46">
<![CDATA[
sw.bb24.i:1 %trunc_ln196 = trunc i46 %empty_16

]]></Node>
<StgValue><ssdm name="trunc_ln196"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="46" op_0_bw="46" op_1_bw="6" op_2_bw="8" op_3_bw="32">
<![CDATA[
sw.bb24.i:2 %or_ln3 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_13, i8 3, i32 %trunc_ln196

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
sw.bb24.i:3 %store_ln196 = store i46 %or_ln3, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
sw.bb24.i:4 %br_ln197 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="and_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="58" op_0_bw="58" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end11.i136.i:0 %tmp_55 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_18, i32 82, i32 139

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="and_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="41" op_0_bw="140">
<![CDATA[
if.end11.i136.i:1 %trunc_ln342_1 = trunc i140 %empty_18

]]></Node>
<StgValue><ssdm name="trunc_ln342_1"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="and_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="140" op_0_bw="140" op_1_bw="58" op_2_bw="8" op_3_bw="31" op_4_bw="2" op_5_bw="41">
<![CDATA[
if.end11.i136.i:2 %or_ln342_3 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_55, i8 2, i31 %trunc_ln56, i2 1, i41 %trunc_ln342_1

]]></Node>
<StgValue><ssdm name="or_ln342_3"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="and_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i136.i:3 %xor_ln342_1 = xor i140 %shl_ln327_1, i140 1393796574908163946345982392040522594123775

]]></Node>
<StgValue><ssdm name="xor_ln342_1"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="and_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i136.i:4 %and_ln342_1 = and i140 %or_ln342_3, i140 %xor_ln342_1

]]></Node>
<StgValue><ssdm name="and_ln342_1"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="and_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end11.i136.i:5 %store_ln186 = store i46 %or_ln2, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="and_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
if.end11.i136.i:6 %br_ln187 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then18.i:0 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 45

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="2" op_0_bw="2" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then18.i:1 %tmp_30 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_16, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then18.i:2 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 40

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="46">
<![CDATA[
if.then18.i:3 %trunc_ln189 = trunc i46 %empty_16

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="46" op_0_bw="46" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="32">
<![CDATA[
if.then18.i:4 %or_ln10 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_45, i1 0, i2 %tmp_30, i1 0, i1 %tmp_47, i8 2, i32 %trunc_ln189

]]></Node>
<StgValue><ssdm name="or_ln10"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then18.i:5 %store_ln191 = store i46 %or_ln10, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
if.then18.i:6 %br_ln192 = br void %if.end22.i

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
if.end22.i:0 %br_ln0 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="and_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="58" op_0_bw="58" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end11.i.i:0 %tmp_53 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_17, i32 82, i32 139

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="and_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="41" op_0_bw="140">
<![CDATA[
if.end11.i.i:1 %trunc_ln342 = trunc i140 %empty_17

]]></Node>
<StgValue><ssdm name="trunc_ln342"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="and_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="140" op_0_bw="140" op_1_bw="58" op_2_bw="8" op_3_bw="31" op_4_bw="2" op_5_bw="41">
<![CDATA[
if.end11.i.i:2 %or_ln342_1 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_53, i8 1, i31 %trunc_ln56, i2 1, i41 %trunc_ln342

]]></Node>
<StgValue><ssdm name="or_ln342_1"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="and_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i.i:3 %xor_ln342 = xor i140 %shl_ln327, i140 1393796574908163946345982392040522594123775

]]></Node>
<StgValue><ssdm name="xor_ln342"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="and_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i.i:4 %and_ln342 = and i140 %or_ln342_1, i140 %xor_ln342

]]></Node>
<StgValue><ssdm name="and_ln342"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="and_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end11.i.i:5 %store_ln173 = store i46 %or_ln2, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="and_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
if.end11.i.i:6 %br_ln174 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then3.i:0 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 45

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="2" op_0_bw="2" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then3.i:1 %tmp_26 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_16, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then3.i:2 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 40

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="46">
<![CDATA[
if.then3.i:3 %trunc_ln176 = trunc i46 %empty_16

]]></Node>
<StgValue><ssdm name="trunc_ln176"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="46" op_0_bw="46" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="32">
<![CDATA[
if.then3.i:4 %or_ln9 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_43, i1 0, i2 %tmp_26, i1 0, i1 %tmp_44, i8 1, i32 %trunc_ln176

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then3.i:5 %store_ln178 = store i46 %or_ln9, i3 %head_ctx_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
if.then3.i:6 %br_ln179 = br void %if.end7.i

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100" val="0"/>
<literal name="trunc_ln7" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
if.end7.i:0 %br_ln0 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0">
<![CDATA[
for.inc85:0 %compute_start_new_0 = phi i1 0, void %if.end19_ifconv, i1 0, void %if.end78, i1 0, void %if.then80, i1 0, void %sw.bb109.i, i1 0, void %if.end107.i, i1 0, void %if.then96.i_ifconv, i1 1, void %if.end11.i21.i, i1 0, void %if.end5.i12.i, i1 0, void %if.end92.i, i1 0, void %if.then81.i_ifconv, i1 1, void %if.end11.i44.i, i1 0, void %if.end5.i35.i, i1 0, void %if.end77.i, i1 0, void %if.then66.i_ifconv, i1 1, void %if.end11.i67.i, i1 0, void %if.end5.i58.i, i1 0, void %if.end62.i, i1 0, void %if.then51.i_ifconv, i1 1, void %if.end11.i90.i, i1 0, void %if.end5.i81.i, i1 0, void %sw.bb47.i, i1 0, void %sw.bb45.i, i1 0, void %sw.bb43.i, i1 0, void %if.end41.i, i1 0, void %if.then30.i_ifconv, i1 1, void %if.end11.i113.i, i1 0, void %if.end5.i104.i, i1 0, void %sw.bb26.i, i1 0, void %sw.bb24.i, i1 0, void %if.end22.i, i1 0, void %if.then11.i_ifconv, i1 1, void %if.end11.i136.i, i1 0, void %if.end5.i127.i, i1 0, void %if.end7.i, i1 0, void %if.then.i_ifconv, i1 1, void %if.end11.i.i, i1 0, void %if.end5.i.i

]]></Node>
<StgValue><ssdm name="compute_start_new_0"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0" op_18_bw="3" op_19_bw="0" op_20_bw="3" op_21_bw="0" op_22_bw="3" op_23_bw="0" op_24_bw="3" op_25_bw="0" op_26_bw="3" op_27_bw="0" op_28_bw="3" op_29_bw="0" op_30_bw="3" op_31_bw="0" op_32_bw="3" op_33_bw="0" op_34_bw="3" op_35_bw="0" op_36_bw="3" op_37_bw="0" op_38_bw="3" op_39_bw="0" op_40_bw="3" op_41_bw="0" op_42_bw="3" op_43_bw="0" op_44_bw="3" op_45_bw="0" op_46_bw="3" op_47_bw="0" op_48_bw="3" op_49_bw="0" op_50_bw="3" op_51_bw="0" op_52_bw="3" op_53_bw="0" op_54_bw="3" op_55_bw="0" op_56_bw="3" op_57_bw="0" op_58_bw="3" op_59_bw="0" op_60_bw="3" op_61_bw="0" op_62_bw="3" op_63_bw="0" op_64_bw="3" op_65_bw="0" op_66_bw="3" op_67_bw="0" op_68_bw="3" op_69_bw="0" op_70_bw="3" op_71_bw="0" op_72_bw="3" op_73_bw="0">
<![CDATA[
for.inc85:1 %compute_op_new_0 = phi i3 0, void %if.end19_ifconv, i3 0, void %if.end78, i3 0, void %if.then80, i3 0, void %sw.bb109.i, i3 0, void %if.end107.i, i3 0, void %if.then96.i_ifconv, i3 7, void %if.end11.i21.i, i3 0, void %if.end5.i12.i, i3 0, void %if.end92.i, i3 0, void %if.then81.i_ifconv, i3 6, void %if.end11.i44.i, i3 0, void %if.end5.i35.i, i3 0, void %if.end77.i, i3 0, void %if.then66.i_ifconv, i3 5, void %if.end11.i67.i, i3 0, void %if.end5.i58.i, i3 0, void %if.end62.i, i3 0, void %if.then51.i_ifconv, i3 4, void %if.end11.i90.i, i3 0, void %if.end5.i81.i, i3 0, void %sw.bb47.i, i3 0, void %sw.bb45.i, i3 0, void %sw.bb43.i, i3 0, void %if.end41.i, i3 0, void %if.then30.i_ifconv, i3 3, void %if.end11.i113.i, i3 0, void %if.end5.i104.i, i3 0, void %sw.bb26.i, i3 0, void %sw.bb24.i, i3 0, void %if.end22.i, i3 0, void %if.then11.i_ifconv, i3 2, void %if.end11.i136.i, i3 0, void %if.end5.i127.i, i3 0, void %if.end7.i, i3 0, void %if.then.i_ifconv, i3 1, void %if.end11.i.i, i3 0, void %if.end5.i.i

]]></Node>
<StgValue><ssdm name="compute_op_new_0"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0">
<![CDATA[
for.inc85:2 %res_flag_13 = phi i1 %res_flag_5, void %if.end19_ifconv, i1 %res_flag_5, void %if.end78, i1 %res_flag_5, void %if.then80, i1 %res_flag_5, void %sw.bb109.i, i1 %res_flag_5, void %if.end107.i, i1 %res_flag_12, void %if.then96.i_ifconv, i1 1, void %if.end11.i21.i, i1 %res_flag_12, void %if.end5.i12.i, i1 %res_flag_5, void %if.end92.i, i1 %res_flag_11, void %if.then81.i_ifconv, i1 1, void %if.end11.i44.i, i1 %res_flag_11, void %if.end5.i35.i, i1 %res_flag_5, void %if.end77.i, i1 %res_flag_10, void %if.then66.i_ifconv, i1 1, void %if.end11.i67.i, i1 %res_flag_10, void %if.end5.i58.i, i1 %res_flag_5, void %if.end62.i, i1 %res_flag_9, void %if.then51.i_ifconv, i1 1, void %if.end11.i90.i, i1 %res_flag_9, void %if.end5.i81.i, i1 %res_flag_5, void %sw.bb47.i, i1 %res_flag_5, void %sw.bb45.i, i1 %res_flag_5, void %sw.bb43.i, i1 %res_flag_5, void %if.end41.i, i1 %res_flag_8, void %if.then30.i_ifconv, i1 1, void %if.end11.i113.i, i1 %res_flag_8, void %if.end5.i104.i, i1 %res_flag_5, void %sw.bb26.i, i1 %res_flag_5, void %sw.bb24.i, i1 %res_flag_5, void %if.end22.i, i1 %res_flag_7, void %if.then11.i_ifconv, i1 1, void %if.end11.i136.i, i1 %res_flag_7, void %if.end5.i127.i, i1 %res_flag_5, void %if.end7.i, i1 %res_flag_6, void %if.then.i_ifconv, i1 1, void %if.end11.i.i, i1 %res_flag_6, void %if.end5.i.i

]]></Node>
<StgValue><ssdm name="res_flag_13"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="140" op_0_bw="140" op_1_bw="0" op_2_bw="140" op_3_bw="0" op_4_bw="140" op_5_bw="0" op_6_bw="140" op_7_bw="0" op_8_bw="140" op_9_bw="0" op_10_bw="140" op_11_bw="0" op_12_bw="140" op_13_bw="0" op_14_bw="140" op_15_bw="0" op_16_bw="140" op_17_bw="0" op_18_bw="140" op_19_bw="0" op_20_bw="140" op_21_bw="0" op_22_bw="140" op_23_bw="0" op_24_bw="140" op_25_bw="0" op_26_bw="140" op_27_bw="0" op_28_bw="140" op_29_bw="0" op_30_bw="140" op_31_bw="0" op_32_bw="140" op_33_bw="0" op_34_bw="140" op_35_bw="0" op_36_bw="140" op_37_bw="0" op_38_bw="140" op_39_bw="0" op_40_bw="140" op_41_bw="0" op_42_bw="140" op_43_bw="0" op_44_bw="140" op_45_bw="0" op_46_bw="140" op_47_bw="0" op_48_bw="140" op_49_bw="0" op_50_bw="140" op_51_bw="0" op_52_bw="140" op_53_bw="0" op_54_bw="140" op_55_bw="0" op_56_bw="140" op_57_bw="0" op_58_bw="140" op_59_bw="0" op_60_bw="140" op_61_bw="0" op_62_bw="140" op_63_bw="0" op_64_bw="140" op_65_bw="0" op_66_bw="140" op_67_bw="0" op_68_bw="140" op_69_bw="0" op_70_bw="140" op_71_bw="0" op_72_bw="140" op_73_bw="0">
<![CDATA[
for.inc85:3 %res_new_13 = phi i140 %res_new_5, void %if.end19_ifconv, i140 %res_new_5, void %if.end78, i140 %res_new_5, void %if.then80, i140 %res_new_5, void %sw.bb109.i, i140 %res_new_5, void %if.end107.i, i140 %res_new_12, void %if.then96.i_ifconv, i140 %and_ln342_6, void %if.end11.i21.i, i140 %res_new_12, void %if.end5.i12.i, i140 %res_new_5, void %if.end92.i, i140 %res_new_11, void %if.then81.i_ifconv, i140 %and_ln342_5, void %if.end11.i44.i, i140 %res_new_11, void %if.end5.i35.i, i140 %res_new_5, void %if.end77.i, i140 %res_new_10, void %if.then66.i_ifconv, i140 %and_ln342_4, void %if.end11.i67.i, i140 %res_new_10, void %if.end5.i58.i, i140 %res_new_5, void %if.end62.i, i140 %res_new_9, void %if.then51.i_ifconv, i140 %and_ln342_3, void %if.end11.i90.i, i140 %res_new_9, void %if.end5.i81.i, i140 %res_new_5, void %sw.bb47.i, i140 %res_new_5, void %sw.bb45.i, i140 %res_new_5, void %sw.bb43.i, i140 %res_new_5, void %if.end41.i, i140 %res_new_8, void %if.then30.i_ifconv, i140 %and_ln342_2, void %if.end11.i113.i, i140 %res_new_8, void %if.end5.i104.i, i140 %res_new_5, void %sw.bb26.i, i140 %res_new_5, void %sw.bb24.i, i140 %res_new_5, void %if.end22.i, i140 %res_new_7, void %if.then11.i_ifconv, i140 %and_ln342_1, void %if.end11.i136.i, i140 %res_new_7, void %if.end5.i127.i, i140 %res_new_5, void %if.end7.i, i140 %res_new_6, void %if.then.i_ifconv, i140 %and_ln342, void %if.end11.i.i, i140 %res_new_6, void %if.end5.i.i

]]></Node>
<StgValue><ssdm name="res_new_13"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0">
<![CDATA[
for.inc85:4 %wl_addr_sel_flag_0 = phi i1 0, void %if.end19_ifconv, i1 0, void %if.end78, i1 1, void %if.then80, i1 1, void %sw.bb109.i, i1 1, void %if.end107.i, i1 1, void %if.then96.i_ifconv, i1 1, void %if.end11.i21.i, i1 1, void %if.end5.i12.i, i1 1, void %if.end92.i, i1 1, void %if.then81.i_ifconv, i1 1, void %if.end11.i44.i, i1 1, void %if.end5.i35.i, i1 1, void %if.end77.i, i1 1, void %if.then66.i_ifconv, i1 1, void %if.end11.i67.i, i1 1, void %if.end5.i58.i, i1 1, void %if.end62.i, i1 1, void %if.then51.i_ifconv, i1 1, void %if.end11.i90.i, i1 1, void %if.end5.i81.i, i1 1, void %sw.bb47.i, i1 1, void %sw.bb45.i, i1 1, void %sw.bb43.i, i1 1, void %if.end41.i, i1 1, void %if.then30.i_ifconv, i1 1, void %if.end11.i113.i, i1 1, void %if.end5.i104.i, i1 1, void %sw.bb26.i, i1 1, void %sw.bb24.i, i1 1, void %if.end22.i, i1 1, void %if.then11.i_ifconv, i1 1, void %if.end11.i136.i, i1 1, void %if.end5.i127.i, i1 1, void %if.end7.i, i1 1, void %if.then.i_ifconv, i1 1, void %if.end11.i.i, i1 1, void %if.end5.i.i

]]></Node>
<StgValue><ssdm name="wl_addr_sel_flag_0"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="140" op_0_bw="140" op_1_bw="0" op_2_bw="140" op_3_bw="0" op_4_bw="140" op_5_bw="0" op_6_bw="140" op_7_bw="0" op_8_bw="140" op_9_bw="0" op_10_bw="140" op_11_bw="0" op_12_bw="140" op_13_bw="0" op_14_bw="140" op_15_bw="0" op_16_bw="140" op_17_bw="0" op_18_bw="140" op_19_bw="0" op_20_bw="140" op_21_bw="0" op_22_bw="140" op_23_bw="0" op_24_bw="140" op_25_bw="0" op_26_bw="140" op_27_bw="0" op_28_bw="140" op_29_bw="0" op_30_bw="140" op_31_bw="0" op_32_bw="140" op_33_bw="0" op_34_bw="140" op_35_bw="0" op_36_bw="140" op_37_bw="0" op_38_bw="140" op_39_bw="0" op_40_bw="140" op_41_bw="0" op_42_bw="140" op_43_bw="0" op_44_bw="140" op_45_bw="0" op_46_bw="140" op_47_bw="0" op_48_bw="140" op_49_bw="0" op_50_bw="140" op_51_bw="0" op_52_bw="140" op_53_bw="0" op_54_bw="140" op_55_bw="0" op_56_bw="140" op_57_bw="0" op_58_bw="140" op_59_bw="0" op_60_bw="140" op_61_bw="0" op_62_bw="140" op_63_bw="0" op_64_bw="140" op_65_bw="0" op_66_bw="140" op_67_bw="0" op_68_bw="140" op_69_bw="0" op_70_bw="140" op_71_bw="0" op_72_bw="140" op_73_bw="0">
<![CDATA[
for.inc85:5 %empty_24 = phi i140 %empty_15, void %if.end19_ifconv, i140 %empty_15, void %if.end78, i140 %empty_15, void %if.then80, i140 %empty_15, void %sw.bb109.i, i140 %empty_15, void %if.end107.i, i140 %empty_23, void %if.then96.i_ifconv, i140 %and_ln342_6, void %if.end11.i21.i, i140 %empty_23, void %if.end5.i12.i, i140 %empty_15, void %if.end92.i, i140 %empty_22, void %if.then81.i_ifconv, i140 %and_ln342_5, void %if.end11.i44.i, i140 %empty_22, void %if.end5.i35.i, i140 %empty_15, void %if.end77.i, i140 %empty_21, void %if.then66.i_ifconv, i140 %and_ln342_4, void %if.end11.i67.i, i140 %empty_21, void %if.end5.i58.i, i140 %empty_15, void %if.end62.i, i140 %empty_20, void %if.then51.i_ifconv, i140 %and_ln342_3, void %if.end11.i90.i, i140 %empty_20, void %if.end5.i81.i, i140 %empty_15, void %sw.bb47.i, i140 %empty_15, void %sw.bb45.i, i140 %empty_15, void %sw.bb43.i, i140 %empty_15, void %if.end41.i, i140 %empty_19, void %if.then30.i_ifconv, i140 %and_ln342_2, void %if.end11.i113.i, i140 %empty_19, void %if.end5.i104.i, i140 %empty_15, void %sw.bb26.i, i140 %empty_15, void %sw.bb24.i, i140 %empty_15, void %if.end22.i, i140 %empty_18, void %if.then11.i_ifconv, i140 %and_ln342_1, void %if.end11.i136.i, i140 %empty_18, void %if.end5.i127.i, i140 %empty_15, void %if.end7.i, i140 %empty_17, void %if.then.i_ifconv, i140 %and_ln342, void %if.end11.i.i, i140 %empty_17, void %if.end5.i.i

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0">
<![CDATA[
for.inc85:6 %group_finished = phi i1 1, void %if.end19_ifconv, i1 1, void %if.end78, i1 0, void %if.then80, i1 0, void %sw.bb109.i, i1 0, void %if.end107.i, i1 0, void %if.then96.i_ifconv, i1 0, void %if.end11.i21.i, i1 0, void %if.end5.i12.i, i1 0, void %if.end92.i, i1 0, void %if.then81.i_ifconv, i1 0, void %if.end11.i44.i, i1 0, void %if.end5.i35.i, i1 0, void %if.end77.i, i1 0, void %if.then66.i_ifconv, i1 0, void %if.end11.i67.i, i1 0, void %if.end5.i58.i, i1 0, void %if.end62.i, i1 0, void %if.then51.i_ifconv, i1 0, void %if.end11.i90.i, i1 0, void %if.end5.i81.i, i1 0, void %sw.bb47.i, i1 0, void %sw.bb45.i, i1 0, void %sw.bb43.i, i1 0, void %if.end41.i, i1 0, void %if.then30.i_ifconv, i1 0, void %if.end11.i113.i, i1 0, void %if.end5.i104.i, i1 0, void %sw.bb26.i, i1 0, void %sw.bb24.i, i1 0, void %if.end22.i, i1 0, void %if.then11.i_ifconv, i1 0, void %if.end11.i136.i, i1 0, void %if.end5.i127.i, i1 0, void %if.end7.i, i1 0, void %if.then.i_ifconv, i1 0, void %if.end11.i.i, i1 0, void %if.end5.i.i

]]></Node>
<StgValue><ssdm name="group_finished"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc85:7 %br_ln92 = br i1 %icmp_ln63, void %if.end72.1, void %for.end88

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="3" op_0_bw="46" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end72.1:0 %head_ctx_ref_addr_2 = getelementptr i46 %head_ctx_ref, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_addr_2"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="46" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.end72.1:1 %head_ctx_ref_load_2 = load i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="456" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="46" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.end72.1:1 %head_ctx_ref_load_2 = load i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_load_2"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="46">
<![CDATA[
if.end72.1:2 %trunc_ln96_1 = trunc i46 %head_ctx_ref_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln96_1"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end72.1:3 %icmp_ln96_1 = icmp_eq  i32 %trunc_ln96_1, i32 %layer_idx_read

]]></Node>
<StgValue><ssdm name="icmp_ln96_1"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end72.1:4 %br_ln96 = br i1 %icmp_ln96_1, void %if.then77.1, void %if.end78.1

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln96_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="46" op_0_bw="32">
<![CDATA[
if.then77.1:0 %zext_ln131_1 = zext i32 %layer_idx_read

]]></Node>
<StgValue><ssdm name="zext_ln131_1"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln96_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then77.1:1 %store_ln138 = store i46 %zext_ln131_1, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln96_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
if.then77.1:2 %br_ln98 = br void %if.end78.1

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="46" op_0_bw="46" op_1_bw="0" op_2_bw="46" op_3_bw="0">
<![CDATA[
if.end78.1:0 %empty_26 = phi i46 %zext_ln131_1, void %if.then77.1, i46 %head_ctx_ref_load_2, void %if.end72.1

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="8" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end78.1:1 %trunc_ln100_1 = partselect i8 @_ssdm_op_PartSelect.i8.i46.i32.i32, i46 %empty_26, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln100_1"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end78.1:2 %icmp_ln100_1 = icmp_eq  i8 %trunc_ln100_1, i8 13

]]></Node>
<StgValue><ssdm name="icmp_ln100_1"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="4" op_0_bw="4" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end78.1:3 %tmp_66 = partselect i4 @_ssdm_op_PartSelect.i4.i46.i32.i32, i46 %empty_26, i32 42, i32 45

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="41" op_0_bw="46">
<![CDATA[
if.end78.1:4 %trunc_ln271 = trunc i46 %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln271"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="46" op_0_bw="46" op_1_bw="4" op_2_bw="1" op_3_bw="41">
<![CDATA[
if.end78.1:5 %or_ln16 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i4.i1.i41, i4 %tmp_66, i1 1, i41 %trunc_ln271

]]></Node>
<StgValue><ssdm name="or_ln16"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end78.1:6 %br_ln100 = br i1 %icmp_ln100_1, void %if.then80.1, void %for.end88

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0" op_20_bw="8" op_21_bw="0" op_22_bw="8" op_23_bw="0" op_24_bw="8" op_25_bw="0" op_26_bw="8" op_27_bw="0">
<![CDATA[
if.then80.1:0 %switch_ln169 = switch i8 %trunc_ln100_1, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1, i8 0, void %sw.bb.i.1, i8 1, void %sw.bb9.i.1, i8 2, void %sw.bb24.i.1, i8 3, void %sw.bb26.i.1, i8 4, void %sw.bb28.i.1, i8 5, void %sw.bb43.i.1, i8 6, void %sw.bb45.i.1, i8 7, void %sw.bb47.i.1, i8 8, void %sw.bb49.i.1, i8 9, void %sw.bb64.i.1, i8 10, void %sw.bb79.i.1, i8 11, void %sw.bb94.i.1, i8 12, void %sw.bb109.i.1

]]></Node>
<StgValue><ssdm name="switch_ln169"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
sw.bb94.i.1:0 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 41

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb94.i.1:1 %br_ln268 = br i1 %tmp_78, void %if.then96.i.1_ifconv, void %if.else101.i.1

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then96.i.1_ifconv:0 %lshr_ln326_13 = lshr i140 %empty_24, i140 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="lshr_ln326_13"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="140">
<![CDATA[
if.then96.i.1_ifconv:1 %trunc_ln326_13 = trunc i140 %lshr_ln326_13

]]></Node>
<StgValue><ssdm name="trunc_ln326_13"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then96.i.1_ifconv:2 %shl_ln327_13 = shl i140 1, i140 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="shl_ln327_13"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then96.i.1_ifconv:3 %or_ln327_13 = or i140 %empty_24, i140 %shl_ln327_13

]]></Node>
<StgValue><ssdm name="or_ln327_13"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then96.i.1_ifconv:4 %not_trunc_ln326_13 = xor i1 %trunc_ln326_13, i1 1

]]></Node>
<StgValue><ssdm name="not_trunc_ln326_13"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then96.i.1_ifconv:5 %res_flag_15 = or i1 %res_flag_13, i1 %not_trunc_ln326_13

]]></Node>
<StgValue><ssdm name="res_flag_15"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then96.i.1_ifconv:6 %res_new_15 = select i1 %trunc_ln326_13, i140 %res_new_13, i140 %or_ln327_13

]]></Node>
<StgValue><ssdm name="res_new_15"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then96.i.1_ifconv:7 %empty_27 = select i1 %trunc_ln326_13, i140 %empty_24, i140 %or_ln327_13

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.then96.i.1_ifconv:8 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_27, i32 41

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then96.i.1_ifconv:9 %or_ln329_6 = or i1 %compute_start_new_0, i1 %tmp_97

]]></Node>
<StgValue><ssdm name="or_ln329_6"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then96.i.1_ifconv:10 %br_ln329 = br i1 %or_ln329_6, void %if.end5.i12.i.1, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
<literal name="or_ln329_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end5.i12.i.1:0 %lshr_ln331_13 = lshr i140 %empty_27, i140 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="lshr_ln331_13"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
<literal name="or_ln329_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="140">
<![CDATA[
if.end5.i12.i.1:1 %trunc_ln331_13 = trunc i140 %lshr_ln331_13

]]></Node>
<StgValue><ssdm name="trunc_ln331_13"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
<literal name="or_ln329_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end5.i12.i.1:2 %and_ln331_13 = and i1 %trunc_ln331_13, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln331_13"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
<literal name="or_ln329_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end5.i12.i.1:3 %br_ln331 = br i1 %and_ln331_13, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1, void %if.end11.i21.i.1

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
<literal name="or_ln329_6" val="0"/>
<literal name="and_ln331_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="58" op_0_bw="58" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end11.i21.i.1:0 %tmp_121 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_27, i32 82, i32 139

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
<literal name="or_ln329_6" val="0"/>
<literal name="and_ln331_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="41" op_0_bw="140">
<![CDATA[
if.end11.i21.i.1:1 %trunc_ln342_13 = trunc i140 %empty_27

]]></Node>
<StgValue><ssdm name="trunc_ln342_13"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
<literal name="or_ln329_6" val="0"/>
<literal name="and_ln331_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="140" op_0_bw="140" op_1_bw="58" op_2_bw="8" op_3_bw="31" op_4_bw="2" op_5_bw="41">
<![CDATA[
if.end11.i21.i.1:2 %or_ln342_13 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_121, i8 7, i31 %trunc_ln56, i2 3, i41 %trunc_ln342_13

]]></Node>
<StgValue><ssdm name="or_ln342_13"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
<literal name="or_ln329_6" val="0"/>
<literal name="and_ln331_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i21.i.1:3 %xor_ln342_13 = xor i140 %shl_ln327_13, i140 1393796574908163946345982392040522594123775

]]></Node>
<StgValue><ssdm name="xor_ln342_13"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
<literal name="or_ln329_6" val="0"/>
<literal name="and_ln331_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i21.i.1:4 %and_ln342_13 = and i140 %or_ln342_13, i140 %xor_ln342_13

]]></Node>
<StgValue><ssdm name="and_ln342_13"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.else101.i.1:0 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 44

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else101.i.1:1 %br_ln273 = br i1 %tmp_96, void %if.end107.i.1, void %if.then103.i.1

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
sw.bb79.i.1:0 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 41

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb79.i.1:1 %br_ln255 = br i1 %tmp_77, void %if.then81.i.1_ifconv, void %if.else86.i.1

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then81.i.1_ifconv:0 %lshr_ln326_12 = lshr i140 %empty_24, i140 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="lshr_ln326_12"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="140">
<![CDATA[
if.then81.i.1_ifconv:1 %trunc_ln326_12 = trunc i140 %lshr_ln326_12

]]></Node>
<StgValue><ssdm name="trunc_ln326_12"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then81.i.1_ifconv:2 %shl_ln327_12 = shl i140 1, i140 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="shl_ln327_12"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then81.i.1_ifconv:3 %or_ln327_12 = or i140 %empty_24, i140 %shl_ln327_12

]]></Node>
<StgValue><ssdm name="or_ln327_12"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then81.i.1_ifconv:4 %not_trunc_ln326_12 = xor i1 %trunc_ln326_12, i1 1

]]></Node>
<StgValue><ssdm name="not_trunc_ln326_12"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then81.i.1_ifconv:5 %res_flag_18 = or i1 %res_flag_13, i1 %not_trunc_ln326_12

]]></Node>
<StgValue><ssdm name="res_flag_18"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then81.i.1_ifconv:6 %res_new_18 = select i1 %trunc_ln326_12, i140 %res_new_13, i140 %or_ln327_12

]]></Node>
<StgValue><ssdm name="res_new_18"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then81.i.1_ifconv:7 %empty_28 = select i1 %trunc_ln326_12, i140 %empty_24, i140 %or_ln327_12

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.then81.i.1_ifconv:8 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_28, i32 41

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then81.i.1_ifconv:9 %or_ln329_5 = or i1 %compute_start_new_0, i1 %tmp_95

]]></Node>
<StgValue><ssdm name="or_ln329_5"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then81.i.1_ifconv:10 %br_ln329 = br i1 %or_ln329_5, void %if.end5.i35.i.1, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
<literal name="or_ln329_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end5.i35.i.1:0 %lshr_ln331_12 = lshr i140 %empty_28, i140 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="lshr_ln331_12"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
<literal name="or_ln329_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="140">
<![CDATA[
if.end5.i35.i.1:1 %trunc_ln331_12 = trunc i140 %lshr_ln331_12

]]></Node>
<StgValue><ssdm name="trunc_ln331_12"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
<literal name="or_ln329_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end5.i35.i.1:2 %and_ln331_12 = and i1 %trunc_ln331_12, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln331_12"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
<literal name="or_ln329_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end5.i35.i.1:3 %br_ln331 = br i1 %and_ln331_12, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1, void %if.end11.i44.i.1

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
<literal name="or_ln329_5" val="0"/>
<literal name="and_ln331_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="58" op_0_bw="58" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end11.i44.i.1:0 %tmp_119 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_28, i32 82, i32 139

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
<literal name="or_ln329_5" val="0"/>
<literal name="and_ln331_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="41" op_0_bw="140">
<![CDATA[
if.end11.i44.i.1:1 %trunc_ln342_12 = trunc i140 %empty_28

]]></Node>
<StgValue><ssdm name="trunc_ln342_12"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
<literal name="or_ln329_5" val="0"/>
<literal name="and_ln331_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="140" op_0_bw="140" op_1_bw="58" op_2_bw="8" op_3_bw="31" op_4_bw="2" op_5_bw="41">
<![CDATA[
if.end11.i44.i.1:2 %or_ln342_12 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_119, i8 6, i31 %trunc_ln56, i2 3, i41 %trunc_ln342_12

]]></Node>
<StgValue><ssdm name="or_ln342_12"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
<literal name="or_ln329_5" val="0"/>
<literal name="and_ln331_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i44.i.1:3 %xor_ln342_12 = xor i140 %shl_ln327_12, i140 1393796574908163946345982392040522594123775

]]></Node>
<StgValue><ssdm name="xor_ln342_12"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
<literal name="or_ln329_5" val="0"/>
<literal name="and_ln331_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i44.i.1:4 %and_ln342_12 = and i140 %or_ln342_12, i140 %xor_ln342_12

]]></Node>
<StgValue><ssdm name="and_ln342_12"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.else86.i.1:0 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 44

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else86.i.1:1 %br_ln260 = br i1 %tmp_93, void %if.end92.i.1, void %if.then88.i.1

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
sw.bb64.i.1:0 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 41

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb64.i.1:1 %br_ln242 = br i1 %tmp_76, void %if.then66.i.1_ifconv, void %if.else71.i.1

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then66.i.1_ifconv:0 %lshr_ln326_11 = lshr i140 %empty_24, i140 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="lshr_ln326_11"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="140">
<![CDATA[
if.then66.i.1_ifconv:1 %trunc_ln326_11 = trunc i140 %lshr_ln326_11

]]></Node>
<StgValue><ssdm name="trunc_ln326_11"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then66.i.1_ifconv:2 %shl_ln327_11 = shl i140 1, i140 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="shl_ln327_11"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then66.i.1_ifconv:3 %or_ln327_11 = or i140 %empty_24, i140 %shl_ln327_11

]]></Node>
<StgValue><ssdm name="or_ln327_11"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then66.i.1_ifconv:4 %not_trunc_ln326_11 = xor i1 %trunc_ln326_11, i1 1

]]></Node>
<StgValue><ssdm name="not_trunc_ln326_11"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then66.i.1_ifconv:5 %res_flag_21 = or i1 %res_flag_13, i1 %not_trunc_ln326_11

]]></Node>
<StgValue><ssdm name="res_flag_21"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then66.i.1_ifconv:6 %res_new_21 = select i1 %trunc_ln326_11, i140 %res_new_13, i140 %or_ln327_11

]]></Node>
<StgValue><ssdm name="res_new_21"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then66.i.1_ifconv:7 %empty_29 = select i1 %trunc_ln326_11, i140 %empty_24, i140 %or_ln327_11

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.then66.i.1_ifconv:8 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_29, i32 41

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then66.i.1_ifconv:9 %or_ln329_4 = or i1 %compute_start_new_0, i1 %tmp_92

]]></Node>
<StgValue><ssdm name="or_ln329_4"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then66.i.1_ifconv:10 %br_ln329 = br i1 %or_ln329_4, void %if.end5.i58.i.1, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
<literal name="or_ln329_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end5.i58.i.1:0 %lshr_ln331_11 = lshr i140 %empty_29, i140 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="lshr_ln331_11"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
<literal name="or_ln329_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="140">
<![CDATA[
if.end5.i58.i.1:1 %trunc_ln331_11 = trunc i140 %lshr_ln331_11

]]></Node>
<StgValue><ssdm name="trunc_ln331_11"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
<literal name="or_ln329_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end5.i58.i.1:2 %and_ln331_11 = and i1 %trunc_ln331_11, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln331_11"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
<literal name="or_ln329_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end5.i58.i.1:3 %br_ln331 = br i1 %and_ln331_11, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1, void %if.end11.i67.i.1

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
<literal name="or_ln329_4" val="0"/>
<literal name="and_ln331_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="58" op_0_bw="58" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end11.i67.i.1:0 %tmp_117 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_29, i32 82, i32 139

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
<literal name="or_ln329_4" val="0"/>
<literal name="and_ln331_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="41" op_0_bw="140">
<![CDATA[
if.end11.i67.i.1:1 %trunc_ln342_11 = trunc i140 %empty_29

]]></Node>
<StgValue><ssdm name="trunc_ln342_11"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
<literal name="or_ln329_4" val="0"/>
<literal name="and_ln331_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="140" op_0_bw="140" op_1_bw="58" op_2_bw="8" op_3_bw="31" op_4_bw="2" op_5_bw="41">
<![CDATA[
if.end11.i67.i.1:2 %or_ln342_11 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_117, i8 5, i31 %trunc_ln56, i2 3, i41 %trunc_ln342_11

]]></Node>
<StgValue><ssdm name="or_ln342_11"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
<literal name="or_ln329_4" val="0"/>
<literal name="and_ln331_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i67.i.1:3 %xor_ln342_11 = xor i140 %shl_ln327_11, i140 1393796574908163946345982392040522594123775

]]></Node>
<StgValue><ssdm name="xor_ln342_11"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
<literal name="or_ln329_4" val="0"/>
<literal name="and_ln331_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i67.i.1:4 %and_ln342_11 = and i140 %or_ln342_11, i140 %xor_ln342_11

]]></Node>
<StgValue><ssdm name="and_ln342_11"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.else71.i.1:0 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 44

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else71.i.1:1 %br_ln247 = br i1 %tmp_91, void %if.end77.i.1, void %if.then73.i.1

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
sw.bb49.i.1:0 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 41

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb49.i.1:1 %br_ln229 = br i1 %tmp_75, void %if.then51.i.1_ifconv, void %if.else56.i.1

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then51.i.1_ifconv:0 %lshr_ln326_10 = lshr i140 %empty_24, i140 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="lshr_ln326_10"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="140">
<![CDATA[
if.then51.i.1_ifconv:1 %trunc_ln326_10 = trunc i140 %lshr_ln326_10

]]></Node>
<StgValue><ssdm name="trunc_ln326_10"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then51.i.1_ifconv:2 %shl_ln327_10 = shl i140 1, i140 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="shl_ln327_10"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then51.i.1_ifconv:3 %or_ln327_10 = or i140 %empty_24, i140 %shl_ln327_10

]]></Node>
<StgValue><ssdm name="or_ln327_10"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then51.i.1_ifconv:4 %not_trunc_ln326_10 = xor i1 %trunc_ln326_10, i1 1

]]></Node>
<StgValue><ssdm name="not_trunc_ln326_10"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then51.i.1_ifconv:5 %res_flag_24 = or i1 %res_flag_13, i1 %not_trunc_ln326_10

]]></Node>
<StgValue><ssdm name="res_flag_24"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then51.i.1_ifconv:6 %res_new_24 = select i1 %trunc_ln326_10, i140 %res_new_13, i140 %or_ln327_10

]]></Node>
<StgValue><ssdm name="res_new_24"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then51.i.1_ifconv:7 %empty_30 = select i1 %trunc_ln326_10, i140 %empty_24, i140 %or_ln327_10

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.then51.i.1_ifconv:8 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_30, i32 41

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then51.i.1_ifconv:9 %or_ln329_3 = or i1 %compute_start_new_0, i1 %tmp_89

]]></Node>
<StgValue><ssdm name="or_ln329_3"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then51.i.1_ifconv:10 %br_ln329 = br i1 %or_ln329_3, void %if.end5.i81.i.1, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
<literal name="or_ln329_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end5.i81.i.1:0 %lshr_ln331_10 = lshr i140 %empty_30, i140 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="lshr_ln331_10"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
<literal name="or_ln329_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="140">
<![CDATA[
if.end5.i81.i.1:1 %trunc_ln331_10 = trunc i140 %lshr_ln331_10

]]></Node>
<StgValue><ssdm name="trunc_ln331_10"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
<literal name="or_ln329_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end5.i81.i.1:2 %and_ln331_10 = and i1 %trunc_ln331_10, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln331_10"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
<literal name="or_ln329_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end5.i81.i.1:3 %br_ln331 = br i1 %and_ln331_10, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1, void %if.end11.i90.i.1

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
<literal name="or_ln329_3" val="0"/>
<literal name="and_ln331_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="58" op_0_bw="58" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end11.i90.i.1:0 %tmp_115 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_30, i32 82, i32 139

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
<literal name="or_ln329_3" val="0"/>
<literal name="and_ln331_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="41" op_0_bw="140">
<![CDATA[
if.end11.i90.i.1:1 %trunc_ln342_10 = trunc i140 %empty_30

]]></Node>
<StgValue><ssdm name="trunc_ln342_10"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
<literal name="or_ln329_3" val="0"/>
<literal name="and_ln331_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="140" op_0_bw="140" op_1_bw="58" op_2_bw="8" op_3_bw="31" op_4_bw="2" op_5_bw="41">
<![CDATA[
if.end11.i90.i.1:2 %or_ln342_10 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_115, i8 4, i31 %trunc_ln56, i2 3, i41 %trunc_ln342_10

]]></Node>
<StgValue><ssdm name="or_ln342_10"/></StgValue>
</operation>

<operation id="563" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
<literal name="or_ln329_3" val="0"/>
<literal name="and_ln331_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i90.i.1:3 %xor_ln342_10 = xor i140 %shl_ln327_10, i140 1393796574908163946345982392040522594123775

]]></Node>
<StgValue><ssdm name="xor_ln342_10"/></StgValue>
</operation>

<operation id="564" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
<literal name="or_ln329_3" val="0"/>
<literal name="and_ln331_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i90.i.1:4 %and_ln342_10 = and i140 %or_ln342_10, i140 %xor_ln342_10

]]></Node>
<StgValue><ssdm name="and_ln342_10"/></StgValue>
</operation>

<operation id="565" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.else56.i.1:0 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 44

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="566" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else56.i.1:1 %br_ln234 = br i1 %tmp_88, void %if.end62.i.1, void %if.then58.i.1

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="567" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
sw.bb28.i.1:0 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 41

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="568" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb28.i.1:1 %br_ln204 = br i1 %tmp_71, void %if.then30.i.1_ifconv, void %if.else35.i.1

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="569" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then30.i.1_ifconv:0 %lshr_ln326_9 = lshr i140 %empty_24, i140 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="lshr_ln326_9"/></StgValue>
</operation>

<operation id="570" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="140">
<![CDATA[
if.then30.i.1_ifconv:1 %trunc_ln326_9 = trunc i140 %lshr_ln326_9

]]></Node>
<StgValue><ssdm name="trunc_ln326_9"/></StgValue>
</operation>

<operation id="571" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then30.i.1_ifconv:2 %shl_ln327_9 = shl i140 1, i140 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="shl_ln327_9"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then30.i.1_ifconv:3 %or_ln327_9 = or i140 %empty_24, i140 %shl_ln327_9

]]></Node>
<StgValue><ssdm name="or_ln327_9"/></StgValue>
</operation>

<operation id="573" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then30.i.1_ifconv:4 %not_trunc_ln326_9 = xor i1 %trunc_ln326_9, i1 1

]]></Node>
<StgValue><ssdm name="not_trunc_ln326_9"/></StgValue>
</operation>

<operation id="574" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then30.i.1_ifconv:5 %res_flag_27 = or i1 %res_flag_13, i1 %not_trunc_ln326_9

]]></Node>
<StgValue><ssdm name="res_flag_27"/></StgValue>
</operation>

<operation id="575" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then30.i.1_ifconv:6 %res_new_27 = select i1 %trunc_ln326_9, i140 %res_new_13, i140 %or_ln327_9

]]></Node>
<StgValue><ssdm name="res_new_27"/></StgValue>
</operation>

<operation id="576" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then30.i.1_ifconv:7 %empty_31 = select i1 %trunc_ln326_9, i140 %empty_24, i140 %or_ln327_9

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="577" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.then30.i.1_ifconv:8 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_31, i32 41

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="578" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then30.i.1_ifconv:9 %or_ln329_2 = or i1 %compute_start_new_0, i1 %tmp_87

]]></Node>
<StgValue><ssdm name="or_ln329_2"/></StgValue>
</operation>

<operation id="579" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then30.i.1_ifconv:10 %br_ln329 = br i1 %or_ln329_2, void %if.end5.i104.i.1, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="580" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
<literal name="or_ln329_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end5.i104.i.1:0 %lshr_ln331_9 = lshr i140 %empty_31, i140 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="lshr_ln331_9"/></StgValue>
</operation>

<operation id="581" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
<literal name="or_ln329_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="140">
<![CDATA[
if.end5.i104.i.1:1 %trunc_ln331_9 = trunc i140 %lshr_ln331_9

]]></Node>
<StgValue><ssdm name="trunc_ln331_9"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
<literal name="or_ln329_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end5.i104.i.1:2 %and_ln331_9 = and i1 %trunc_ln331_9, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln331_9"/></StgValue>
</operation>

<operation id="583" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
<literal name="or_ln329_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end5.i104.i.1:3 %br_ln331 = br i1 %and_ln331_9, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1, void %if.end11.i113.i.1

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="584" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
<literal name="or_ln329_2" val="0"/>
<literal name="and_ln331_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="58" op_0_bw="58" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end11.i113.i.1:0 %tmp_113 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_31, i32 82, i32 139

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
<literal name="or_ln329_2" val="0"/>
<literal name="and_ln331_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="41" op_0_bw="140">
<![CDATA[
if.end11.i113.i.1:1 %trunc_ln342_9 = trunc i140 %empty_31

]]></Node>
<StgValue><ssdm name="trunc_ln342_9"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
<literal name="or_ln329_2" val="0"/>
<literal name="and_ln331_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="140" op_0_bw="140" op_1_bw="58" op_2_bw="8" op_3_bw="31" op_4_bw="2" op_5_bw="41">
<![CDATA[
if.end11.i113.i.1:2 %or_ln342_8 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_113, i8 3, i31 %trunc_ln56, i2 3, i41 %trunc_ln342_9

]]></Node>
<StgValue><ssdm name="or_ln342_8"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
<literal name="or_ln329_2" val="0"/>
<literal name="and_ln331_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i113.i.1:3 %xor_ln342_9 = xor i140 %shl_ln327_9, i140 1393796574908163946345982392040522594123775

]]></Node>
<StgValue><ssdm name="xor_ln342_9"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
<literal name="or_ln329_2" val="0"/>
<literal name="and_ln331_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i113.i.1:4 %and_ln342_9 = and i140 %or_ln342_8, i140 %xor_ln342_9

]]></Node>
<StgValue><ssdm name="and_ln342_9"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.else35.i.1:0 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 44

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else35.i.1:1 %br_ln209 = br i1 %tmp_85, void %if.end41.i.1, void %if.then37.i.1

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="591" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
sw.bb9.i.1:0 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 41

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="592" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb9.i.1:1 %br_ln183 = br i1 %tmp_68, void %if.then11.i.1_ifconv, void %if.else16.i.1

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="593" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then11.i.1_ifconv:0 %lshr_ln326_8 = lshr i140 %empty_24, i140 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="lshr_ln326_8"/></StgValue>
</operation>

<operation id="594" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="140">
<![CDATA[
if.then11.i.1_ifconv:1 %trunc_ln326_8 = trunc i140 %lshr_ln326_8

]]></Node>
<StgValue><ssdm name="trunc_ln326_8"/></StgValue>
</operation>

<operation id="595" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then11.i.1_ifconv:2 %shl_ln327_8 = shl i140 1, i140 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="shl_ln327_8"/></StgValue>
</operation>

<operation id="596" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then11.i.1_ifconv:3 %or_ln327_8 = or i140 %empty_24, i140 %shl_ln327_8

]]></Node>
<StgValue><ssdm name="or_ln327_8"/></StgValue>
</operation>

<operation id="597" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then11.i.1_ifconv:4 %not_trunc_ln326_8 = xor i1 %trunc_ln326_8, i1 1

]]></Node>
<StgValue><ssdm name="not_trunc_ln326_8"/></StgValue>
</operation>

<operation id="598" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then11.i.1_ifconv:5 %res_flag_30 = or i1 %res_flag_13, i1 %not_trunc_ln326_8

]]></Node>
<StgValue><ssdm name="res_flag_30"/></StgValue>
</operation>

<operation id="599" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then11.i.1_ifconv:6 %res_new_30 = select i1 %trunc_ln326_8, i140 %res_new_13, i140 %or_ln327_8

]]></Node>
<StgValue><ssdm name="res_new_30"/></StgValue>
</operation>

<operation id="600" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then11.i.1_ifconv:7 %empty_32 = select i1 %trunc_ln326_8, i140 %empty_24, i140 %or_ln327_8

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="601" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.then11.i.1_ifconv:8 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_32, i32 41

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="602" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then11.i.1_ifconv:9 %or_ln329_1 = or i1 %compute_start_new_0, i1 %tmp_84

]]></Node>
<StgValue><ssdm name="or_ln329_1"/></StgValue>
</operation>

<operation id="603" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then11.i.1_ifconv:10 %br_ln329 = br i1 %or_ln329_1, void %if.end5.i127.i.1, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="604" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="or_ln329_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end5.i127.i.1:0 %lshr_ln331_8 = lshr i140 %empty_32, i140 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="lshr_ln331_8"/></StgValue>
</operation>

<operation id="605" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="or_ln329_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="140">
<![CDATA[
if.end5.i127.i.1:1 %trunc_ln331_8 = trunc i140 %lshr_ln331_8

]]></Node>
<StgValue><ssdm name="trunc_ln331_8"/></StgValue>
</operation>

<operation id="606" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="or_ln329_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end5.i127.i.1:2 %and_ln331_8 = and i1 %trunc_ln331_8, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln331_8"/></StgValue>
</operation>

<operation id="607" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="or_ln329_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end5.i127.i.1:3 %br_ln331 = br i1 %and_ln331_8, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1, void %if.end11.i136.i.1

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="608" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="or_ln329_1" val="0"/>
<literal name="and_ln331_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="58" op_0_bw="58" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end11.i136.i.1:0 %tmp_111 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_32, i32 82, i32 139

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="609" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="or_ln329_1" val="0"/>
<literal name="and_ln331_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="41" op_0_bw="140">
<![CDATA[
if.end11.i136.i.1:1 %trunc_ln342_8 = trunc i140 %empty_32

]]></Node>
<StgValue><ssdm name="trunc_ln342_8"/></StgValue>
</operation>

<operation id="610" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="or_ln329_1" val="0"/>
<literal name="and_ln331_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="140" op_0_bw="140" op_1_bw="58" op_2_bw="8" op_3_bw="31" op_4_bw="2" op_5_bw="41">
<![CDATA[
if.end11.i136.i.1:2 %or_ln342_6 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_111, i8 2, i31 %trunc_ln56, i2 3, i41 %trunc_ln342_8

]]></Node>
<StgValue><ssdm name="or_ln342_6"/></StgValue>
</operation>

<operation id="611" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="or_ln329_1" val="0"/>
<literal name="and_ln331_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i136.i.1:3 %xor_ln342_8 = xor i140 %shl_ln327_8, i140 1393796574908163946345982392040522594123775

]]></Node>
<StgValue><ssdm name="xor_ln342_8"/></StgValue>
</operation>

<operation id="612" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="or_ln329_1" val="0"/>
<literal name="and_ln331_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i136.i.1:4 %and_ln342_8 = and i140 %or_ln342_6, i140 %xor_ln342_8

]]></Node>
<StgValue><ssdm name="and_ln342_8"/></StgValue>
</operation>

<operation id="613" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.else16.i.1:0 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 44

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="614" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else16.i.1:1 %br_ln188 = br i1 %tmp_83, void %if.end22.i.1, void %if.then18.i.1

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="615" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
sw.bb.i.1:0 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 41

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="616" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb.i.1:1 %br_ln171 = br i1 %tmp_67, void %if.then.i.1_ifconv, void %if.else.i.1

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="617" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then.i.1_ifconv:0 %lshr_ln326_7 = lshr i140 %empty_24, i140 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="lshr_ln326_7"/></StgValue>
</operation>

<operation id="618" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="140">
<![CDATA[
if.then.i.1_ifconv:1 %trunc_ln326_7 = trunc i140 %lshr_ln326_7

]]></Node>
<StgValue><ssdm name="trunc_ln326_7"/></StgValue>
</operation>

<operation id="619" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then.i.1_ifconv:2 %shl_ln327_7 = shl i140 1, i140 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="shl_ln327_7"/></StgValue>
</operation>

<operation id="620" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.then.i.1_ifconv:3 %or_ln327_7 = or i140 %empty_24, i140 %shl_ln327_7

]]></Node>
<StgValue><ssdm name="or_ln327_7"/></StgValue>
</operation>

<operation id="621" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i.1_ifconv:4 %not_trunc_ln326_7 = xor i1 %trunc_ln326_7, i1 1

]]></Node>
<StgValue><ssdm name="not_trunc_ln326_7"/></StgValue>
</operation>

<operation id="622" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i.1_ifconv:5 %res_flag_33 = or i1 %res_flag_13, i1 %not_trunc_ln326_7

]]></Node>
<StgValue><ssdm name="res_flag_33"/></StgValue>
</operation>

<operation id="623" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then.i.1_ifconv:6 %res_new_33 = select i1 %trunc_ln326_7, i140 %res_new_13, i140 %or_ln327_7

]]></Node>
<StgValue><ssdm name="res_new_33"/></StgValue>
</operation>

<operation id="624" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="140" op_0_bw="1" op_1_bw="140" op_2_bw="140">
<![CDATA[
if.then.i.1_ifconv:7 %empty_33 = select i1 %trunc_ln326_7, i140 %empty_24, i140 %or_ln327_7

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="625" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="140" op_2_bw="32">
<![CDATA[
if.then.i.1_ifconv:8 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_33, i32 41

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="626" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i.1_ifconv:9 %or_ln329 = or i1 %compute_start_new_0, i1 %tmp_81

]]></Node>
<StgValue><ssdm name="or_ln329"/></StgValue>
</operation>

<operation id="627" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.1_ifconv:10 %br_ln329 = br i1 %or_ln329, void %if.end5.i.i.1, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="628" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
<literal name="or_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end5.i.i.1:0 %lshr_ln331_7 = lshr i140 %empty_33, i140 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="lshr_ln331_7"/></StgValue>
</operation>

<operation id="629" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
<literal name="or_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="140">
<![CDATA[
if.end5.i.i.1:1 %trunc_ln331_7 = trunc i140 %lshr_ln331_7

]]></Node>
<StgValue><ssdm name="trunc_ln331_7"/></StgValue>
</operation>

<operation id="630" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
<literal name="or_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end5.i.i.1:2 %and_ln331_7 = and i1 %trunc_ln331_7, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln331_7"/></StgValue>
</operation>

<operation id="631" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
<literal name="or_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end5.i.i.1:3 %br_ln331 = br i1 %and_ln331_7, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1, void %if.end11.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="632" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
<literal name="or_ln329" val="0"/>
<literal name="and_ln331_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="58" op_0_bw="58" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end11.i.i.1:0 %tmp_109 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_33, i32 82, i32 139

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="633" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
<literal name="or_ln329" val="0"/>
<literal name="and_ln331_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="41" op_0_bw="140">
<![CDATA[
if.end11.i.i.1:1 %trunc_ln342_7 = trunc i140 %empty_33

]]></Node>
<StgValue><ssdm name="trunc_ln342_7"/></StgValue>
</operation>

<operation id="634" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
<literal name="or_ln329" val="0"/>
<literal name="and_ln331_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="140" op_0_bw="140" op_1_bw="58" op_2_bw="8" op_3_bw="31" op_4_bw="2" op_5_bw="41">
<![CDATA[
if.end11.i.i.1:2 %or_ln342_4 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_109, i8 1, i31 %trunc_ln56, i2 3, i41 %trunc_ln342_7

]]></Node>
<StgValue><ssdm name="or_ln342_4"/></StgValue>
</operation>

<operation id="635" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
<literal name="or_ln329" val="0"/>
<literal name="and_ln331_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i.i.1:3 %xor_ln342_7 = xor i140 %shl_ln327_7, i140 1393796574908163946345982392040522594123775

]]></Node>
<StgValue><ssdm name="xor_ln342_7"/></StgValue>
</operation>

<operation id="636" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
<literal name="or_ln329" val="0"/>
<literal name="and_ln331_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
if.end11.i.i.1:4 %and_ln342_7 = and i140 %or_ln342_4, i140 %xor_ln342_7

]]></Node>
<StgValue><ssdm name="and_ln342_7"/></StgValue>
</operation>

<operation id="637" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.else.i.1:0 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 44

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="638" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.1:1 %br_ln175 = br i1 %tmp_80, void %if.end7.i.1, void %if.then3.i.1

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>

<operation id="639" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end88:0 %and_ln122 = and i1 %group_finished, i1 %resources_idle

]]></Node>
<StgValue><ssdm name="and_ln122"/></StgValue>
</operation>

<operation id="640" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
for.end88:1 %br_ln122 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="641" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="6" op_0_bw="6" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb109.i.1:0 %tmp_79 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_26, i32 40, i32 45

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="46">
<![CDATA[
sw.bb109.i.1:1 %trunc_ln281_1 = trunc i46 %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln281_1"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="46" op_0_bw="46" op_1_bw="6" op_2_bw="8" op_3_bw="32">
<![CDATA[
sw.bb109.i.1:2 %or_ln281_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_79, i8 13, i32 %trunc_ln281_1

]]></Node>
<StgValue><ssdm name="or_ln281_1"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
sw.bb109.i.1:3 %store_ln281 = store i46 %or_ln281_1, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
sw.bb109.i.1:4 %br_ln282 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
<literal name="or_ln329_6" val="0"/>
<literal name="and_ln331_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end11.i21.i.1:5 %store_ln271 = store i46 %or_ln16, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="0"/>
<literal name="or_ln329_6" val="0"/>
<literal name="and_ln331_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
if.end11.i21.i.1:6 %br_ln272 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="1"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then103.i.1:0 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 45

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="1"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="2" op_0_bw="2" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then103.i.1:1 %tmp_106 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_26, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="1"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then103.i.1:2 %tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 40

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="1"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="46">
<![CDATA[
if.then103.i.1:3 %trunc_ln274_1 = trunc i46 %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln274_1"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="1"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="46" op_0_bw="46" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="32">
<![CDATA[
if.then103.i.1:4 %or_ln276_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_118, i1 0, i2 %tmp_106, i1 0, i1 %tmp_120, i8 12, i32 %trunc_ln274_1

]]></Node>
<StgValue><ssdm name="or_ln276_1"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="1"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then103.i.1:5 %store_ln276 = store i46 %or_ln276_1, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="1"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
if.then103.i.1:6 %br_ln277 = br void %if.end107.i.1

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="11"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
if.end107.i.1:0 %br_ln0 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
<literal name="or_ln329_5" val="0"/>
<literal name="and_ln331_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end11.i44.i.1:5 %store_ln258 = store i46 %or_ln16, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="0"/>
<literal name="or_ln329_5" val="0"/>
<literal name="and_ln331_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
if.end11.i44.i.1:6 %br_ln259 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="1"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then88.i.1:0 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 45

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="1"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="2" op_0_bw="2" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then88.i.1:1 %tmp_102 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_26, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="660" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="1"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then88.i.1:2 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 40

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="1"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="46">
<![CDATA[
if.then88.i.1:3 %trunc_ln261_1 = trunc i46 %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln261_1"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="1"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="46" op_0_bw="46" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="32">
<![CDATA[
if.then88.i.1:4 %or_ln263_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_114, i1 0, i2 %tmp_102, i1 0, i1 %tmp_116, i8 11, i32 %trunc_ln261_1

]]></Node>
<StgValue><ssdm name="or_ln263_1"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="1"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then88.i.1:5 %store_ln263 = store i46 %or_ln263_1, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="1"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
if.then88.i.1:6 %br_ln264 = br void %if.end92.i.1

]]></Node>
<StgValue><ssdm name="br_ln264"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="10"/>
<literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
if.end92.i.1:0 %br_ln0 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
<literal name="or_ln329_4" val="0"/>
<literal name="and_ln331_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end11.i67.i.1:5 %store_ln245 = store i46 %or_ln16, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="0"/>
<literal name="or_ln329_4" val="0"/>
<literal name="and_ln331_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
if.end11.i67.i.1:6 %br_ln246 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then73.i.1:0 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 45

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="2" op_0_bw="2" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then73.i.1:1 %tmp_98 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_26, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then73.i.1:2 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 40

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="46">
<![CDATA[
if.then73.i.1:3 %trunc_ln248_1 = trunc i46 %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln248_1"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="46" op_0_bw="46" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="32">
<![CDATA[
if.then73.i.1:4 %or_ln250_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_110, i1 0, i2 %tmp_98, i1 0, i1 %tmp_112, i8 10, i32 %trunc_ln248_1

]]></Node>
<StgValue><ssdm name="or_ln250_1"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then73.i.1:5 %store_ln250 = store i46 %or_ln250_1, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
if.then73.i.1:6 %br_ln251 = br void %if.end77.i.1

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="9"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
if.end77.i.1:0 %br_ln0 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
<literal name="or_ln329_3" val="0"/>
<literal name="and_ln331_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end11.i90.i.1:5 %store_ln232 = store i46 %or_ln16, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="0"/>
<literal name="or_ln329_3" val="0"/>
<literal name="and_ln331_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
if.end11.i90.i.1:6 %br_ln233 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="1"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then58.i.1:0 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 45

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="1"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="2" op_0_bw="2" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then58.i.1:1 %tmp_94 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_26, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="1"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then58.i.1:2 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 40

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="1"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="46">
<![CDATA[
if.then58.i.1:3 %trunc_ln235_1 = trunc i46 %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln235_1"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="1"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="46" op_0_bw="46" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="32">
<![CDATA[
if.then58.i.1:4 %or_ln237_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_107, i1 0, i2 %tmp_94, i1 0, i1 %tmp_108, i8 9, i32 %trunc_ln235_1

]]></Node>
<StgValue><ssdm name="or_ln237_1"/></StgValue>
</operation>

<operation id="683" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="1"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then58.i.1:5 %store_ln237 = store i46 %or_ln237_1, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="684" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="1"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
if.then58.i.1:6 %br_ln238 = br void %if.end62.i.1

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="8"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
if.end62.i.1:0 %br_ln0 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="6" op_0_bw="6" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb47.i.1:0 %tmp_74 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_26, i32 40, i32 45

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="46">
<![CDATA[
sw.bb47.i.1:1 %trunc_ln225_1 = trunc i46 %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln225_1"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="46" op_0_bw="46" op_1_bw="6" op_2_bw="8" op_3_bw="32">
<![CDATA[
sw.bb47.i.1:2 %or_ln225_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_74, i8 8, i32 %trunc_ln225_1

]]></Node>
<StgValue><ssdm name="or_ln225_1"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
sw.bb47.i.1:3 %store_ln225 = store i46 %or_ln225_1, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
sw.bb47.i.1:4 %br_ln226 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="6" op_0_bw="6" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb45.i.1:0 %tmp_73 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_26, i32 40, i32 45

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="46">
<![CDATA[
sw.bb45.i.1:1 %trunc_ln221_1 = trunc i46 %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln221_1"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="46" op_0_bw="46" op_1_bw="6" op_2_bw="8" op_3_bw="32">
<![CDATA[
sw.bb45.i.1:2 %or_ln221_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_73, i8 7, i32 %trunc_ln221_1

]]></Node>
<StgValue><ssdm name="or_ln221_1"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
sw.bb45.i.1:3 %store_ln221 = store i46 %or_ln221_1, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
sw.bb45.i.1:4 %br_ln222 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="6" op_0_bw="6" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb43.i.1:0 %tmp_72 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_26, i32 40, i32 45

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="46">
<![CDATA[
sw.bb43.i.1:1 %trunc_ln217_1 = trunc i46 %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln217_1"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="46" op_0_bw="46" op_1_bw="6" op_2_bw="8" op_3_bw="32">
<![CDATA[
sw.bb43.i.1:2 %or_ln217_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_72, i8 6, i32 %trunc_ln217_1

]]></Node>
<StgValue><ssdm name="or_ln217_1"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
sw.bb43.i.1:3 %store_ln217 = store i46 %or_ln217_1, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
sw.bb43.i.1:4 %br_ln218 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
<literal name="or_ln329_2" val="0"/>
<literal name="and_ln331_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end11.i113.i.1:5 %store_ln207 = store i46 %or_ln16, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="702" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="0"/>
<literal name="or_ln329_2" val="0"/>
<literal name="and_ln331_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
if.end11.i113.i.1:6 %br_ln208 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="1"/>
<literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then37.i.1:0 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 45

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="1"/>
<literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="2" op_0_bw="2" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then37.i.1:1 %tmp_90 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_26, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="1"/>
<literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then37.i.1:2 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 40

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="1"/>
<literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="46">
<![CDATA[
if.then37.i.1:3 %trunc_ln210_1 = trunc i46 %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln210_1"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="1"/>
<literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="46" op_0_bw="46" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="32">
<![CDATA[
if.then37.i.1:4 %or_ln212_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_104, i1 0, i2 %tmp_90, i1 0, i1 %tmp_105, i8 5, i32 %trunc_ln210_1

]]></Node>
<StgValue><ssdm name="or_ln212_1"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="1"/>
<literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then37.i.1:5 %store_ln212 = store i46 %or_ln212_1, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="1"/>
<literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0">
<![CDATA[
if.then37.i.1:6 %br_ln213 = br void %if.end41.i.1

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="4"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
if.end41.i.1:0 %br_ln0 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="6" op_0_bw="6" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb26.i.1:0 %tmp_70 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_26, i32 40, i32 45

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="46">
<![CDATA[
sw.bb26.i.1:1 %trunc_ln200_1 = trunc i46 %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln200_1"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="46" op_0_bw="46" op_1_bw="6" op_2_bw="8" op_3_bw="32">
<![CDATA[
sw.bb26.i.1:2 %or_ln200_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_70, i8 4, i32 %trunc_ln200_1

]]></Node>
<StgValue><ssdm name="or_ln200_1"/></StgValue>
</operation>

<operation id="714" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
sw.bb26.i.1:3 %store_ln200 = store i46 %or_ln200_1, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0">
<![CDATA[
sw.bb26.i.1:4 %br_ln201 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="716" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="6" op_0_bw="6" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb24.i.1:0 %tmp_69 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_26, i32 40, i32 45

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="717" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="46">
<![CDATA[
sw.bb24.i.1:1 %trunc_ln196_1 = trunc i46 %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln196_1"/></StgValue>
</operation>

<operation id="718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="46" op_0_bw="46" op_1_bw="6" op_2_bw="8" op_3_bw="32">
<![CDATA[
sw.bb24.i.1:2 %or_ln196_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_69, i8 3, i32 %trunc_ln196_1

]]></Node>
<StgValue><ssdm name="or_ln196_1"/></StgValue>
</operation>

<operation id="719" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
sw.bb24.i.1:3 %store_ln196 = store i46 %or_ln196_1, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="720" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
sw.bb24.i.1:4 %br_ln197 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="721" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="or_ln329_1" val="0"/>
<literal name="and_ln331_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end11.i136.i.1:5 %store_ln186 = store i46 %or_ln16, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="0"/>
<literal name="or_ln329_1" val="0"/>
<literal name="and_ln331_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0">
<![CDATA[
if.end11.i136.i.1:6 %br_ln187 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then18.i.1:0 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 45

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="2" op_0_bw="2" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then18.i.1:1 %tmp_86 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_26, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="725" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then18.i.1:2 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 40

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="726" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="46">
<![CDATA[
if.then18.i.1:3 %trunc_ln189_1 = trunc i46 %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln189_1"/></StgValue>
</operation>

<operation id="727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="46" op_0_bw="46" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="32">
<![CDATA[
if.then18.i.1:4 %or_ln191_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_101, i1 0, i2 %tmp_86, i1 0, i1 %tmp_103, i8 2, i32 %trunc_ln189_1

]]></Node>
<StgValue><ssdm name="or_ln191_1"/></StgValue>
</operation>

<operation id="728" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then18.i.1:5 %store_ln191 = store i46 %or_ln191_1, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="729" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
if.then18.i.1:6 %br_ln192 = br void %if.end22.i.1

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="730" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="1"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
if.end22.i.1:0 %br_ln0 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="731" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
<literal name="or_ln329" val="0"/>
<literal name="and_ln331_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end11.i.i.1:5 %store_ln173 = store i46 %or_ln16, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="732" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="0"/>
<literal name="or_ln329" val="0"/>
<literal name="and_ln331_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
if.end11.i.i.1:6 %br_ln174 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="733" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then3.i.1:0 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 45

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="734" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="2" op_0_bw="2" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then3.i.1:1 %tmp_82 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_26, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="735" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
if.then3.i.1:2 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 40

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="736" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="46">
<![CDATA[
if.then3.i.1:3 %trunc_ln176_1 = trunc i46 %empty_26

]]></Node>
<StgValue><ssdm name="trunc_ln176_1"/></StgValue>
</operation>

<operation id="737" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="46" op_0_bw="46" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="32">
<![CDATA[
if.then3.i.1:4 %or_ln178_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_99, i1 0, i2 %tmp_82, i1 0, i1 %tmp_100, i8 1, i32 %trunc_ln176_1

]]></Node>
<StgValue><ssdm name="or_ln178_1"/></StgValue>
</operation>

<operation id="738" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="46" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then3.i.1:5 %store_ln178 = store i46 %or_ln178_1, i3 %head_ctx_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="739" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
if.then3.i.1:6 %br_ln179 = br void %if.end7.i.1

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="740" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
<literal name="trunc_ln100_1" val="0"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
if.end7.i.1:0 %br_ln0 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="741" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0">
<![CDATA[
_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1:0 %compute_start_new_1 = phi i1 %compute_start_new_0, void %for.end88, i1 %compute_start_new_0, void %if.then80.1, i1 %compute_start_new_0, void %sw.bb109.i.1, i1 %compute_start_new_0, void %sw.bb47.i.1, i1 %compute_start_new_0, void %sw.bb45.i.1, i1 %compute_start_new_0, void %sw.bb43.i.1, i1 %compute_start_new_0, void %sw.bb26.i.1, i1 %compute_start_new_0, void %sw.bb24.i.1, i1 %compute_start_new_0, void %if.end107.i.1, i1 %compute_start_new_0, void %if.then96.i.1_ifconv, i1 1, void %if.end11.i21.i.1, i1 0, void %if.end5.i12.i.1, i1 %compute_start_new_0, void %if.end92.i.1, i1 %compute_start_new_0, void %if.then81.i.1_ifconv, i1 1, void %if.end11.i44.i.1, i1 0, void %if.end5.i35.i.1, i1 %compute_start_new_0, void %if.end77.i.1, i1 %compute_start_new_0, void %if.then66.i.1_ifconv, i1 1, void %if.end11.i67.i.1, i1 0, void %if.end5.i58.i.1, i1 %compute_start_new_0, void %if.end62.i.1, i1 %compute_start_new_0, void %if.then51.i.1_ifconv, i1 1, void %if.end11.i90.i.1, i1 0, void %if.end5.i81.i.1, i1 %compute_start_new_0, void %if.end41.i.1, i1 %compute_start_new_0, void %if.then30.i.1_ifconv, i1 1, void %if.end11.i113.i.1, i1 0, void %if.end5.i104.i.1, i1 %compute_start_new_0, void %if.end22.i.1, i1 %compute_start_new_0, void %if.then11.i.1_ifconv, i1 1, void %if.end11.i136.i.1, i1 0, void %if.end5.i127.i.1, i1 %compute_start_new_0, void %if.end7.i.1, i1 %compute_start_new_0, void %if.then.i.1_ifconv, i1 1, void %if.end11.i.i.1, i1 0, void %if.end5.i.i.1

]]></Node>
<StgValue><ssdm name="compute_start_new_1"/></StgValue>
</operation>

<operation id="742" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0" op_18_bw="3" op_19_bw="0" op_20_bw="3" op_21_bw="0" op_22_bw="3" op_23_bw="0" op_24_bw="3" op_25_bw="0" op_26_bw="3" op_27_bw="0" op_28_bw="3" op_29_bw="0" op_30_bw="3" op_31_bw="0" op_32_bw="3" op_33_bw="0" op_34_bw="3" op_35_bw="0" op_36_bw="3" op_37_bw="0" op_38_bw="3" op_39_bw="0" op_40_bw="3" op_41_bw="0" op_42_bw="3" op_43_bw="0" op_44_bw="3" op_45_bw="0" op_46_bw="3" op_47_bw="0" op_48_bw="3" op_49_bw="0" op_50_bw="3" op_51_bw="0" op_52_bw="3" op_53_bw="0" op_54_bw="3" op_55_bw="0" op_56_bw="3" op_57_bw="0" op_58_bw="3" op_59_bw="0" op_60_bw="3" op_61_bw="0" op_62_bw="3" op_63_bw="0" op_64_bw="3" op_65_bw="0" op_66_bw="3" op_67_bw="0" op_68_bw="3" op_69_bw="0" op_70_bw="3" op_71_bw="0">
<![CDATA[
_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1:1 %compute_op_new_1 = phi i3 %compute_op_new_0, void %for.end88, i3 %compute_op_new_0, void %if.then80.1, i3 %compute_op_new_0, void %sw.bb109.i.1, i3 %compute_op_new_0, void %sw.bb47.i.1, i3 %compute_op_new_0, void %sw.bb45.i.1, i3 %compute_op_new_0, void %sw.bb43.i.1, i3 %compute_op_new_0, void %sw.bb26.i.1, i3 %compute_op_new_0, void %sw.bb24.i.1, i3 %compute_op_new_0, void %if.end107.i.1, i3 %compute_op_new_0, void %if.then96.i.1_ifconv, i3 7, void %if.end11.i21.i.1, i3 %compute_op_new_0, void %if.end5.i12.i.1, i3 %compute_op_new_0, void %if.end92.i.1, i3 %compute_op_new_0, void %if.then81.i.1_ifconv, i3 6, void %if.end11.i44.i.1, i3 %compute_op_new_0, void %if.end5.i35.i.1, i3 %compute_op_new_0, void %if.end77.i.1, i3 %compute_op_new_0, void %if.then66.i.1_ifconv, i3 5, void %if.end11.i67.i.1, i3 %compute_op_new_0, void %if.end5.i58.i.1, i3 %compute_op_new_0, void %if.end62.i.1, i3 %compute_op_new_0, void %if.then51.i.1_ifconv, i3 4, void %if.end11.i90.i.1, i3 %compute_op_new_0, void %if.end5.i81.i.1, i3 %compute_op_new_0, void %if.end41.i.1, i3 %compute_op_new_0, void %if.then30.i.1_ifconv, i3 3, void %if.end11.i113.i.1, i3 %compute_op_new_0, void %if.end5.i104.i.1, i3 %compute_op_new_0, void %if.end22.i.1, i3 %compute_op_new_0, void %if.then11.i.1_ifconv, i3 2, void %if.end11.i136.i.1, i3 %compute_op_new_0, void %if.end5.i127.i.1, i3 %compute_op_new_0, void %if.end7.i.1, i3 %compute_op_new_0, void %if.then.i.1_ifconv, i3 1, void %if.end11.i.i.1, i3 %compute_op_new_0, void %if.end5.i.i.1

]]></Node>
<StgValue><ssdm name="compute_op_new_1"/></StgValue>
</operation>

<operation id="743" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0">
<![CDATA[
_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1:2 %res_flag_14 = phi i1 %res_flag_13, void %for.end88, i1 %res_flag_13, void %if.then80.1, i1 %res_flag_13, void %sw.bb109.i.1, i1 %res_flag_13, void %sw.bb47.i.1, i1 %res_flag_13, void %sw.bb45.i.1, i1 %res_flag_13, void %sw.bb43.i.1, i1 %res_flag_13, void %sw.bb26.i.1, i1 %res_flag_13, void %sw.bb24.i.1, i1 %res_flag_13, void %if.end107.i.1, i1 %res_flag_15, void %if.then96.i.1_ifconv, i1 1, void %if.end11.i21.i.1, i1 %res_flag_15, void %if.end5.i12.i.1, i1 %res_flag_13, void %if.end92.i.1, i1 %res_flag_18, void %if.then81.i.1_ifconv, i1 1, void %if.end11.i44.i.1, i1 %res_flag_18, void %if.end5.i35.i.1, i1 %res_flag_13, void %if.end77.i.1, i1 %res_flag_21, void %if.then66.i.1_ifconv, i1 1, void %if.end11.i67.i.1, i1 %res_flag_21, void %if.end5.i58.i.1, i1 %res_flag_13, void %if.end62.i.1, i1 %res_flag_24, void %if.then51.i.1_ifconv, i1 1, void %if.end11.i90.i.1, i1 %res_flag_24, void %if.end5.i81.i.1, i1 %res_flag_13, void %if.end41.i.1, i1 %res_flag_27, void %if.then30.i.1_ifconv, i1 1, void %if.end11.i113.i.1, i1 %res_flag_27, void %if.end5.i104.i.1, i1 %res_flag_13, void %if.end22.i.1, i1 %res_flag_30, void %if.then11.i.1_ifconv, i1 1, void %if.end11.i136.i.1, i1 %res_flag_30, void %if.end5.i127.i.1, i1 %res_flag_13, void %if.end7.i.1, i1 %res_flag_33, void %if.then.i.1_ifconv, i1 1, void %if.end11.i.i.1, i1 %res_flag_33, void %if.end5.i.i.1

]]></Node>
<StgValue><ssdm name="res_flag_14"/></StgValue>
</operation>

<operation id="744" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="140" op_0_bw="140" op_1_bw="0" op_2_bw="140" op_3_bw="0" op_4_bw="140" op_5_bw="0" op_6_bw="140" op_7_bw="0" op_8_bw="140" op_9_bw="0" op_10_bw="140" op_11_bw="0" op_12_bw="140" op_13_bw="0" op_14_bw="140" op_15_bw="0" op_16_bw="140" op_17_bw="0" op_18_bw="140" op_19_bw="0" op_20_bw="140" op_21_bw="0" op_22_bw="140" op_23_bw="0" op_24_bw="140" op_25_bw="0" op_26_bw="140" op_27_bw="0" op_28_bw="140" op_29_bw="0" op_30_bw="140" op_31_bw="0" op_32_bw="140" op_33_bw="0" op_34_bw="140" op_35_bw="0" op_36_bw="140" op_37_bw="0" op_38_bw="140" op_39_bw="0" op_40_bw="140" op_41_bw="0" op_42_bw="140" op_43_bw="0" op_44_bw="140" op_45_bw="0" op_46_bw="140" op_47_bw="0" op_48_bw="140" op_49_bw="0" op_50_bw="140" op_51_bw="0" op_52_bw="140" op_53_bw="0" op_54_bw="140" op_55_bw="0" op_56_bw="140" op_57_bw="0" op_58_bw="140" op_59_bw="0" op_60_bw="140" op_61_bw="0" op_62_bw="140" op_63_bw="0" op_64_bw="140" op_65_bw="0" op_66_bw="140" op_67_bw="0" op_68_bw="140" op_69_bw="0" op_70_bw="140" op_71_bw="0">
<![CDATA[
_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1:3 %res_new_14 = phi i140 %res_new_13, void %for.end88, i140 %res_new_13, void %if.then80.1, i140 %res_new_13, void %sw.bb109.i.1, i140 %res_new_13, void %sw.bb47.i.1, i140 %res_new_13, void %sw.bb45.i.1, i140 %res_new_13, void %sw.bb43.i.1, i140 %res_new_13, void %sw.bb26.i.1, i140 %res_new_13, void %sw.bb24.i.1, i140 %res_new_13, void %if.end107.i.1, i140 %res_new_15, void %if.then96.i.1_ifconv, i140 %and_ln342_13, void %if.end11.i21.i.1, i140 %res_new_15, void %if.end5.i12.i.1, i140 %res_new_13, void %if.end92.i.1, i140 %res_new_18, void %if.then81.i.1_ifconv, i140 %and_ln342_12, void %if.end11.i44.i.1, i140 %res_new_18, void %if.end5.i35.i.1, i140 %res_new_13, void %if.end77.i.1, i140 %res_new_21, void %if.then66.i.1_ifconv, i140 %and_ln342_11, void %if.end11.i67.i.1, i140 %res_new_21, void %if.end5.i58.i.1, i140 %res_new_13, void %if.end62.i.1, i140 %res_new_24, void %if.then51.i.1_ifconv, i140 %and_ln342_10, void %if.end11.i90.i.1, i140 %res_new_24, void %if.end5.i81.i.1, i140 %res_new_13, void %if.end41.i.1, i140 %res_new_27, void %if.then30.i.1_ifconv, i140 %and_ln342_9, void %if.end11.i113.i.1, i140 %res_new_27, void %if.end5.i104.i.1, i140 %res_new_13, void %if.end22.i.1, i140 %res_new_30, void %if.then11.i.1_ifconv, i140 %and_ln342_8, void %if.end11.i136.i.1, i140 %res_new_30, void %if.end5.i127.i.1, i140 %res_new_13, void %if.end7.i.1, i140 %res_new_33, void %if.then.i.1_ifconv, i140 %and_ln342_7, void %if.end11.i.i.1, i140 %res_new_33, void %if.end5.i.i.1

]]></Node>
<StgValue><ssdm name="res_new_14"/></StgValue>
</operation>

<operation id="745" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0">
<![CDATA[
_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1:4 %wl_addr_sel_flag_1 = phi i1 %wl_addr_sel_flag_0, void %for.end88, i1 1, void %if.then80.1, i1 1, void %sw.bb109.i.1, i1 1, void %sw.bb47.i.1, i1 1, void %sw.bb45.i.1, i1 1, void %sw.bb43.i.1, i1 1, void %sw.bb26.i.1, i1 1, void %sw.bb24.i.1, i1 1, void %if.end107.i.1, i1 1, void %if.then96.i.1_ifconv, i1 1, void %if.end11.i21.i.1, i1 1, void %if.end5.i12.i.1, i1 1, void %if.end92.i.1, i1 1, void %if.then81.i.1_ifconv, i1 1, void %if.end11.i44.i.1, i1 1, void %if.end5.i35.i.1, i1 1, void %if.end77.i.1, i1 1, void %if.then66.i.1_ifconv, i1 1, void %if.end11.i67.i.1, i1 1, void %if.end5.i58.i.1, i1 1, void %if.end62.i.1, i1 1, void %if.then51.i.1_ifconv, i1 1, void %if.end11.i90.i.1, i1 1, void %if.end5.i81.i.1, i1 1, void %if.end41.i.1, i1 1, void %if.then30.i.1_ifconv, i1 1, void %if.end11.i113.i.1, i1 1, void %if.end5.i104.i.1, i1 1, void %if.end22.i.1, i1 1, void %if.then11.i.1_ifconv, i1 1, void %if.end11.i136.i.1, i1 1, void %if.end5.i127.i.1, i1 1, void %if.end7.i.1, i1 1, void %if.then.i.1_ifconv, i1 1, void %if.end11.i.i.1, i1 1, void %if.end5.i.i.1

]]></Node>
<StgValue><ssdm name="wl_addr_sel_flag_1"/></StgValue>
</operation>

<operation id="746" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0">
<![CDATA[
_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1:5 %wl_head_new_1 = phi i32 %head_base, void %for.end88, i32 %head_idx, void %if.then80.1, i32 %head_idx, void %sw.bb109.i.1, i32 %head_idx, void %sw.bb47.i.1, i32 %head_idx, void %sw.bb45.i.1, i32 %head_idx, void %sw.bb43.i.1, i32 %head_idx, void %sw.bb26.i.1, i32 %head_idx, void %sw.bb24.i.1, i32 %head_idx, void %if.end107.i.1, i32 %head_idx, void %if.then96.i.1_ifconv, i32 %head_idx, void %if.end11.i21.i.1, i32 %head_idx, void %if.end5.i12.i.1, i32 %head_idx, void %if.end92.i.1, i32 %head_idx, void %if.then81.i.1_ifconv, i32 %head_idx, void %if.end11.i44.i.1, i32 %head_idx, void %if.end5.i35.i.1, i32 %head_idx, void %if.end77.i.1, i32 %head_idx, void %if.then66.i.1_ifconv, i32 %head_idx, void %if.end11.i67.i.1, i32 %head_idx, void %if.end5.i58.i.1, i32 %head_idx, void %if.end62.i.1, i32 %head_idx, void %if.then51.i.1_ifconv, i32 %head_idx, void %if.end11.i90.i.1, i32 %head_idx, void %if.end5.i81.i.1, i32 %head_idx, void %if.end41.i.1, i32 %head_idx, void %if.then30.i.1_ifconv, i32 %head_idx, void %if.end11.i113.i.1, i32 %head_idx, void %if.end5.i104.i.1, i32 %head_idx, void %if.end22.i.1, i32 %head_idx, void %if.then11.i.1_ifconv, i32 %head_idx, void %if.end11.i136.i.1, i32 %head_idx, void %if.end5.i127.i.1, i32 %head_idx, void %if.end7.i.1, i32 %head_idx, void %if.then.i.1_ifconv, i32 %head_idx, void %if.end11.i.i.1, i32 %head_idx, void %if.end5.i.i.1

]]></Node>
<StgValue><ssdm name="wl_head_new_1"/></StgValue>
</operation>

<operation id="747" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0">
<![CDATA[
_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1:6 %empty_25 = phi i1 %and_ln122, void %for.end88, i1 0, void %if.then80.1, i1 0, void %sw.bb109.i.1, i1 0, void %sw.bb47.i.1, i1 0, void %sw.bb45.i.1, i1 0, void %sw.bb43.i.1, i1 0, void %sw.bb26.i.1, i1 0, void %sw.bb24.i.1, i1 0, void %if.end107.i.1, i1 0, void %if.then96.i.1_ifconv, i1 0, void %if.end11.i21.i.1, i1 0, void %if.end5.i12.i.1, i1 0, void %if.end92.i.1, i1 0, void %if.then81.i.1_ifconv, i1 0, void %if.end11.i44.i.1, i1 0, void %if.end5.i35.i.1, i1 0, void %if.end77.i.1, i1 0, void %if.then66.i.1_ifconv, i1 0, void %if.end11.i67.i.1, i1 0, void %if.end5.i58.i.1, i1 0, void %if.end62.i.1, i1 0, void %if.then51.i.1_ifconv, i1 0, void %if.end11.i90.i.1, i1 0, void %if.end5.i81.i.1, i1 0, void %if.end41.i.1, i1 0, void %if.then30.i.1_ifconv, i1 0, void %if.end11.i113.i.1, i1 0, void %if.end5.i104.i.1, i1 0, void %if.end22.i.1, i1 0, void %if.then11.i.1_ifconv, i1 0, void %if.end11.i136.i.1, i1 0, void %if.end5.i127.i.1, i1 0, void %if.end7.i.1, i1 0, void %if.then.i.1_ifconv, i1 0, void %if.end11.i.i.1, i1 0, void %if.end5.i.i.1

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="748" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="3">
<![CDATA[
_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1:7 %compute_op_new_1_cast = zext i3 %compute_op_new_1

]]></Node>
<StgValue><ssdm name="compute_op_new_1_cast"/></StgValue>
</operation>

<operation id="749" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1:8 %br_ln0 = br i1 %wl_addr_sel_flag_1, void %.new12, void %mergeST17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="750" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="wl_addr_sel_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST17:0 %write_ln165 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_tile, i32 0

]]></Node>
<StgValue><ssdm name="write_ln165"/></StgValue>
</operation>

<operation id="751" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="wl_addr_sel_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST17:1 %write_ln164 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_head, i32 %wl_head_new_1

]]></Node>
<StgValue><ssdm name="write_ln164"/></StgValue>
</operation>

<operation id="752" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="wl_addr_sel_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST17:2 %write_ln163 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_layer, i32 %layer_idx_read

]]></Node>
<StgValue><ssdm name="write_ln163"/></StgValue>
</operation>

<operation id="753" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="wl_addr_sel_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST17:3 %write_ln162 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_addr_sel, i32 0

]]></Node>
<StgValue><ssdm name="write_ln162"/></StgValue>
</operation>

<operation id="754" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="wl_addr_sel_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
mergeST17:4 %br_ln0 = br void %.new12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="755" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.new12:0 %br_ln13 = br i1 %res_flag_14, void %.new10, void %mergeST9

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="756" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="res_flag_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="140" op_2_bw="140" op_3_bw="0">
<![CDATA[
mergeST9:0 %write_ln41 = write void @_ssdm_op_Write.ap_auto.i140P0A, i140 %res, i140 %res_new_14

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="757" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="res_flag_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0">
<![CDATA[
mergeST9:1 %br_ln0 = br void %.new10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="758" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.new10:0 %write_ln38 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %requant_op, i32 0

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="759" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.new10:1 %write_ln37 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compute_op, i32 %compute_op_new_1_cast

]]></Node>
<StgValue><ssdm name="write_ln37"/></StgValue>
</operation>

<operation id="760" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.new10:2 %write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %requant_start, i1 0

]]></Node>
<StgValue><ssdm name="write_ln36"/></StgValue>
</operation>

<operation id="761" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.new10:3 %write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %compute_start, i1 %compute_start_new_1

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="762" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.new10:4 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %wl_start, i1 0

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="763" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="1">
<![CDATA[
.new10:5 %ret_ln124 = ret i1 %empty_25

]]></Node>
<StgValue><ssdm name="ret_ln124"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
