{"Source Block": ["hdl/library/axi_adrv9001/adrv9001_tx_link.v@213:220@HdlStmAssign", "      valid_gen <= 4'b1000;\n    end else begin\n      valid_gen <= {valid_gen[2:0],valid_gen[3]};\n    end\n  end\n assign ld_next = (CLK_DIV_IS_FAST_CLK == 0) ? 1'b1 : valid_gen[2];\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[218, " assign ld_next = (CLK_DIV_IS_FAST_CLK == 0) ? 1'b1 : valid_gen[2];\n"]], "Add": [[218, "  assign ld_next = (CLK_DIV_IS_FAST_CLK == 0) ? 1'b1 : valid_gen[2];\n"]]}}