-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
-- Date        : Tue Dec 19 13:33:10 2017
-- Host        : WK73 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               C:/sam_work/git/digilent/Zybo-Z7-20-pcam-5c/src/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_sim_netlist.vhdl
-- Design      : system_axi_vdma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_ibttcc is
  port (
    p_10_out : out STD_LOGIC;
    sig_csm_ld_xfer : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    sig_psm_pop_input_cmd : out STD_LOGIC;
    sig_csm_pop_child_cmd : out STD_LOGIC;
    p_9_out_0 : out STD_LOGIC;
    sig_psm_halt : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    p_11_out : out STD_LOGIC;
    sig_child_qual_first_of_2 : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_xfer_len_reg_reg[0]_0\ : out STD_LOGIC;
    \sig_xfer_len_reg_reg[2]_0\ : out STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_init_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_input_cache_type_reg0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 49 downto 0 );
    \gpr1.dout_i_reg[7]\ : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    sig_psm_halt_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_csm_state_ns1 : in STD_LOGIC;
    \gv.ram_valid_d1_reg\ : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_wr_fifo_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpr1.dout_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_ibttcc : entity is "axi_datamover_ibttcc";
end system_axi_vdma_0_0_axi_datamover_ibttcc;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_ibttcc is
  signal \FSM_sequential_sig_csm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_csm_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_csm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_csm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_csm_state_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_3_n_0\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p_10_out\ : STD_LOGIC;
  signal \^p_11_out\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p_22_out\ : STD_LOGIC;
  signal \^p_32_out\ : STD_LOGIC;
  signal \^p_9_out_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sig_btt_cntr0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_btt_cntr0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__2_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__2_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__2_n_3\ : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_3 : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_n_2 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_10_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_3 : STD_LOGIC;
  signal sig_btt_residue_slice : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_bytes_to_mbaa : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \sig_child_addr_cntr_lsh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_5_n_0\ : STD_LOGIC;
  signal sig_child_addr_cntr_lsh_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_5_n_0\ : STD_LOGIC;
  signal sig_child_addr_cntr_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sig_child_addr_lsh_rollover : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_10_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_11_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_12_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_14_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_15_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_16_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_17_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_18_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_19_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_20_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_21_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_4_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_5_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_6_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_7_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_9_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_13_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_13_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_13_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_13_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_8_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_8_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_8_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_8_n_3 : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_child_burst_type_reg : STD_LOGIC;
  signal sig_child_cmd_reg_full : STD_LOGIC;
  signal sig_child_error_reg : STD_LOGIC;
  signal sig_child_qual_burst_type : STD_LOGIC;
  signal sig_child_qual_burst_type_i_1_n_0 : STD_LOGIC;
  signal sig_child_qual_error_reg : STD_LOGIC;
  signal sig_child_qual_error_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_child_qual_first_of_2\ : STD_LOGIC;
  signal sig_child_qual_first_of_2_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal \^sig_csm_ld_xfer\ : STD_LOGIC;
  signal sig_csm_ld_xfer_ns : STD_LOGIC;
  signal \^sig_csm_pop_child_cmd\ : STD_LOGIC;
  signal sig_csm_pop_child_cmd_ns : STD_LOGIC;
  signal sig_csm_pop_sf_fifo_ns : STD_LOGIC;
  signal sig_csm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_csm_state : signal is "yes";
  signal sig_csm_state_ns19_out : STD_LOGIC;
  signal sig_first_realigner_cmd : STD_LOGIC;
  signal sig_first_realigner_cmd_i_1_n_0 : STD_LOGIC;
  signal sig_input_addr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of sig_input_addr_reg : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_input_addr_reg : signal is "no";
  signal sig_input_addr_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of sig_input_addr_reg1 : signal is "true";
  attribute equivalent_register_removal of sig_input_addr_reg1 : signal is "no";
  signal sig_input_burst_type_reg : STD_LOGIC;
  signal sig_input_eof_reg : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal sig_needed_2_realign_cmds : STD_LOGIC;
  signal sig_needed_2_realign_cmds_i_1_n_0 : STD_LOGIC;
  signal sig_predict_child_addr_lsh : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^sig_psm_halt\ : STD_LOGIC;
  signal sig_psm_halt_ns : STD_LOGIC;
  signal sig_psm_ld_calc1 : STD_LOGIC;
  signal sig_psm_ld_calc1_ns : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg_ns : STD_LOGIC;
  signal sig_psm_ld_realigner_reg : STD_LOGIC;
  signal sig_psm_ld_realigner_reg_ns : STD_LOGIC;
  signal sig_psm_pop_input_cmd_i_2_n_0 : STD_LOGIC;
  signal sig_psm_pop_input_cmd_ns : STD_LOGIC;
  signal sig_psm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of sig_psm_state : signal is "yes";
  signal sig_psm_state_ns1 : STD_LOGIC;
  signal sig_push_input_reg13_out : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg0 : STD_LOGIC;
  signal sig_realign_eof_reg0 : STD_LOGIC;
  signal sig_realign_reg_empty : STD_LOGIC;
  signal sig_realign_strt_offset : STD_LOGIC;
  signal sig_realign_tag_reg0 : STD_LOGIC;
  signal sig_realigner_btt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_realigner_btt2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_realigner_btt2[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[5]_i_2_n_0\ : STD_LOGIC;
  signal sig_skip_align2mbaa : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_1_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_3_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_4_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_5_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_6_n_0 : STD_LOGIC;
  signal sig_xfer_cache_reg0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg0 : STD_LOGIC;
  signal sig_xfer_len : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sig_xfer_len_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \^sig_xfer_len_reg_reg[0]_0\ : STD_LOGIC;
  signal \NLW_sig_btt_cntr0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_eq_b2mbaa2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_eq_b2mbaa2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_sig_csm_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sig_csm_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sig_csm_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[2]_i_2\ : label is "soft_lutpair216";
  attribute KEEP of \FSM_sequential_sig_psm_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sig_psm_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sig_psm_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of sig_child_qual_burst_type_i_1 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of sig_child_qual_error_reg_i_1 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of sig_first_realigner_cmd_i_1 : label is "soft_lutpair214";
  attribute KEEP of \sig_input_addr_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[0]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[10]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[11]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[12]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[13]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[14]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[15]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[16]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[17]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[18]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[19]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[1]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[20]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[21]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[22]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[23]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[24]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[25]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[26]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[27]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[28]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[29]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[2]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[30]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[31]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[3]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[4]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[5]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[6]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[7]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[8]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of sig_needed_2_realign_cmds_i_1 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of sig_psm_pop_input_cmd_i_2 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of sig_realign_cmd_cmplt_reg_i_1 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of sig_realign_eof_reg_i_1 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[10]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[11]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[12]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[13]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[14]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[15]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[4]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[5]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[6]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[7]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[8]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[9]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of sig_skip_align2mbaa_s_h_i_3 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of sig_skip_align2mbaa_s_h_i_4 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of sig_skip_align2mbaa_s_h_i_5 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of sig_skip_align2mbaa_s_h_i_6 : label is "soft_lutpair215";
begin
  p_10_out <= \^p_10_out\;
  p_11_out <= \^p_11_out\;
  p_22_out <= \^p_22_out\;
  p_32_out <= \^p_32_out\;
  p_9_out_0 <= \^p_9_out_0\;
  sig_child_qual_first_of_2 <= \^sig_child_qual_first_of_2\;
  sig_csm_ld_xfer <= \^sig_csm_ld_xfer\;
  sig_csm_pop_child_cmd <= \^sig_csm_pop_child_cmd\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_psm_halt <= \^sig_psm_halt\;
  \sig_xfer_len_reg_reg[0]_0\ <= \^sig_xfer_len_reg_reg[0]_0\;
\FSM_sequential_sig_csm_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF1F1F"
    )
        port map (
      I0 => \^p_11_out\,
      I1 => \^p_22_out\,
      I2 => sig_csm_state(1),
      I3 => sig_child_cmd_reg_full,
      I4 => sig_csm_state(0),
      O => \FSM_sequential_sig_csm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_csm_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333088883330BBBB"
    )
        port map (
      I0 => sig_csm_state_ns1,
      I1 => sig_csm_state(1),
      I2 => \^p_11_out\,
      I3 => \^p_22_out\,
      I4 => sig_csm_state(0),
      I5 => \gv.ram_valid_d1_reg\,
      O => \FSM_sequential_sig_csm_state[0]_i_3_n_0\
    );
\FSM_sequential_sig_csm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333333B0808080"
    )
        port map (
      I0 => sig_csm_state_ns19_out,
      I1 => sig_csm_state(2),
      I2 => sig_csm_state(0),
      I3 => sig_child_error_reg,
      I4 => sig_child_cmd_reg_full,
      I5 => sig_csm_state(1),
      O => \FSM_sequential_sig_csm_state[1]_i_1_n_0\
    );
\FSM_sequential_sig_csm_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_22_out\,
      I1 => \^p_11_out\,
      O => sig_csm_state_ns19_out
    );
\FSM_sequential_sig_csm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404CCCCFCCC"
    )
        port map (
      I0 => sig_csm_state_ns1,
      I1 => sig_csm_state(2),
      I2 => sig_csm_state(0),
      I3 => sig_child_cmd_reg_full,
      I4 => sig_child_error_reg,
      I5 => sig_csm_state(1),
      O => \FSM_sequential_sig_csm_state[2]_i_1_n_0\
    );
\FSM_sequential_sig_csm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_csm_state_reg[0]_i_1_n_0\,
      Q => sig_csm_state(0),
      R => sig_init_reg
    );
\FSM_sequential_sig_csm_state_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sig_csm_state[0]_i_2_n_0\,
      I1 => \FSM_sequential_sig_csm_state[0]_i_3_n_0\,
      O => \FSM_sequential_sig_csm_state_reg[0]_i_1_n_0\,
      S => sig_csm_state(2)
    );
\FSM_sequential_sig_csm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_csm_state[1]_i_1_n_0\,
      Q => sig_csm_state(1),
      R => sig_init_reg
    );
\FSM_sequential_sig_csm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_csm_state[2]_i_1_n_0\,
      Q => sig_csm_state(2),
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11114151"
    )
        port map (
      I0 => \FSM_sequential_sig_psm_state[0]_i_2_n_0\,
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(0),
      I3 => sig_push_input_reg13_out,
      I4 => sig_psm_state(1),
      O => \FSM_sequential_sig_psm_state[0]_i_1_n_0\
    );
\FSM_sequential_sig_psm_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30550000"
    )
        port map (
      I0 => sig_realign_reg_empty,
      I1 => sig_child_cmd_reg_full,
      I2 => \^p_10_out\,
      I3 => sig_psm_state(0),
      I4 => sig_psm_state(1),
      O => \FSM_sequential_sig_psm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_psm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45504050"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_child_cmd_reg_full,
      I2 => sig_psm_state(1),
      I3 => sig_psm_state(0),
      I4 => sig_push_input_reg13_out,
      O => \FSM_sequential_sig_psm_state[1]_i_1_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => sig_psm_state_ns1,
      I1 => sig_psm_state(1),
      I2 => \^p_10_out\,
      I3 => \FSM_sequential_sig_psm_state[2]_i_3_n_0\,
      O => \FSM_sequential_sig_psm_state[2]_i_1_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_skip_align2mbaa,
      I1 => sig_first_realigner_cmd,
      I2 => sig_skip_align2mbaa_s_h,
      O => sig_psm_state_ns1
    );
\FSM_sequential_sig_psm_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04303430"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => sig_psm_state(1),
      I2 => sig_psm_state(2),
      I3 => sig_psm_state(0),
      I4 => sig_realign_reg_empty,
      O => \FSM_sequential_sig_psm_state[2]_i_3_n_0\
    );
\FSM_sequential_sig_psm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_psm_state[0]_i_1_n_0\,
      Q => sig_psm_state(0),
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_psm_state[1]_i_1_n_0\,
      Q => sig_psm_state(1),
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_psm_state[2]_i_1_n_0\,
      Q => sig_psm_state(2),
      R => sig_init_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(22)
    );
sig_btt_cntr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_cntr0_carry_n_0,
      CO(2) => sig_btt_cntr0_carry_n_1,
      CO(1) => sig_btt_cntr0_carry_n_2,
      CO(0) => sig_btt_cntr0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => sig_btt_residue_slice(3 downto 0),
      O(3 downto 0) => sig_btt_cntr0(3 downto 0),
      S(3) => sig_btt_cntr0_carry_i_1_n_0,
      S(2) => sig_btt_cntr0_carry_i_2_n_0,
      S(1) => sig_btt_cntr0_carry_i_3_n_0,
      S(0) => sig_btt_cntr0_carry_i_4_n_0
    );
\sig_btt_cntr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_cntr0_carry_n_0,
      CO(3) => \sig_btt_cntr0_carry__0_n_0\,
      CO(2) => \sig_btt_cntr0_carry__0_n_1\,
      CO(1) => \sig_btt_cntr0_carry__0_n_2\,
      CO(0) => \sig_btt_cntr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sel0(0),
      DI(2 downto 0) => sig_btt_residue_slice(6 downto 4),
      O(3 downto 0) => sig_btt_cntr0(7 downto 4),
      S(3) => \sig_btt_cntr0_carry__0_i_1_n_0\,
      S(2) => \sig_btt_cntr0_carry__0_i_2_n_0\,
      S(1) => \sig_btt_cntr0_carry__0_i_3_n_0\,
      S(0) => \sig_btt_cntr0_carry__0_i_4_n_0\
    );
\sig_btt_cntr0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(0),
      I1 => sig_realigner_btt2(7),
      O => \sig_btt_cntr0_carry__0_i_1_n_0\
    );
\sig_btt_cntr0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_realigner_btt2(6),
      O => \sig_btt_cntr0_carry__0_i_2_n_0\
    );
\sig_btt_cntr0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(5),
      I1 => sig_realigner_btt2(5),
      O => \sig_btt_cntr0_carry__0_i_3_n_0\
    );
\sig_btt_cntr0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_realigner_btt2(4),
      O => \sig_btt_cntr0_carry__0_i_4_n_0\
    );
\sig_btt_cntr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr0_carry__0_n_0\,
      CO(3) => \sig_btt_cntr0_carry__1_n_0\,
      CO(2) => \sig_btt_cntr0_carry__1_n_1\,
      CO(1) => \sig_btt_cntr0_carry__1_n_2\,
      CO(0) => \sig_btt_cntr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(4 downto 1),
      O(3 downto 0) => sig_btt_cntr0(11 downto 8),
      S(3) => \sig_btt_cntr0_carry__1_i_1_n_0\,
      S(2) => \sig_btt_cntr0_carry__1_i_2_n_0\,
      S(1) => \sig_btt_cntr0_carry__1_i_3_n_0\,
      S(0) => \sig_btt_cntr0_carry__1_i_4_n_0\
    );
\sig_btt_cntr0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(4),
      I1 => sig_realigner_btt2(11),
      O => \sig_btt_cntr0_carry__1_i_1_n_0\
    );
\sig_btt_cntr0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(3),
      I1 => sig_realigner_btt2(10),
      O => \sig_btt_cntr0_carry__1_i_2_n_0\
    );
\sig_btt_cntr0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(2),
      I1 => sig_realigner_btt2(9),
      O => \sig_btt_cntr0_carry__1_i_3_n_0\
    );
\sig_btt_cntr0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(1),
      I1 => sig_realigner_btt2(8),
      O => \sig_btt_cntr0_carry__1_i_4_n_0\
    );
\sig_btt_cntr0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr0_carry__1_n_0\,
      CO(3) => \NLW_sig_btt_cntr0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr0_carry__2_n_1\,
      CO(1) => \sig_btt_cntr0_carry__2_n_2\,
      CO(0) => \sig_btt_cntr0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sel0(7 downto 5),
      O(3 downto 0) => sig_btt_cntr0(15 downto 12),
      S(3) => \sig_btt_cntr0_carry__2_i_1_n_0\,
      S(2) => \sig_btt_cntr0_carry__2_i_2_n_0\,
      S(1) => \sig_btt_cntr0_carry__2_i_3_n_0\,
      S(0) => \sig_btt_cntr0_carry__2_i_4_n_0\
    );
\sig_btt_cntr0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(8),
      I1 => sig_realigner_btt2(15),
      O => \sig_btt_cntr0_carry__2_i_1_n_0\
    );
\sig_btt_cntr0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(7),
      I1 => sig_realigner_btt2(14),
      O => \sig_btt_cntr0_carry__2_i_2_n_0\
    );
\sig_btt_cntr0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(6),
      I1 => sig_realigner_btt2(13),
      O => \sig_btt_cntr0_carry__2_i_3_n_0\
    );
\sig_btt_cntr0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(5),
      I1 => sig_realigner_btt2(12),
      O => \sig_btt_cntr0_carry__2_i_4_n_0\
    );
sig_btt_cntr0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(3),
      I1 => sig_realigner_btt2(3),
      O => sig_btt_cntr0_carry_i_1_n_0
    );
sig_btt_cntr0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(2),
      I1 => sig_realigner_btt2(2),
      O => sig_btt_cntr0_carry_i_2_n_0
    );
sig_btt_cntr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(1),
      I1 => sig_realigner_btt2(1),
      O => sig_btt_cntr0_carry_i_3_n_0
    );
sig_btt_cntr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(0),
      I1 => sig_realigner_btt2(0),
      O => sig_btt_cntr0_carry_i_4_n_0
    );
\sig_btt_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(0),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^p_10_out\,
      I5 => sig_btt_cntr0(0),
      O => \p_1_in__0\(0)
    );
\sig_btt_cntr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(10),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^p_10_out\,
      I5 => sig_btt_cntr0(10),
      O => \p_1_in__0\(10)
    );
\sig_btt_cntr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(11),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^p_10_out\,
      I5 => sig_btt_cntr0(11),
      O => \p_1_in__0\(11)
    );
\sig_btt_cntr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(12),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^p_10_out\,
      I5 => sig_btt_cntr0(12),
      O => \p_1_in__0\(12)
    );
\sig_btt_cntr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(13),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^p_10_out\,
      I5 => sig_btt_cntr0(13),
      O => \p_1_in__0\(13)
    );
\sig_btt_cntr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(14),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^p_10_out\,
      I5 => sig_btt_cntr0(14),
      O => \p_1_in__0\(14)
    );
\sig_btt_cntr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => sig_psm_ld_realigner_reg,
      I1 => \^p_10_out\,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[15]_i_1_n_0\
    );
\sig_btt_cntr[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(15),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^p_10_out\,
      I5 => sig_btt_cntr0(15),
      O => \p_1_in__0\(15)
    );
\sig_btt_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(1),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^p_10_out\,
      I5 => sig_btt_cntr0(1),
      O => \p_1_in__0\(1)
    );
\sig_btt_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(2),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^p_10_out\,
      I5 => sig_btt_cntr0(2),
      O => \p_1_in__0\(2)
    );
\sig_btt_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(3),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^p_10_out\,
      I5 => sig_btt_cntr0(3),
      O => \p_1_in__0\(3)
    );
\sig_btt_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(4),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^p_10_out\,
      I5 => sig_btt_cntr0(4),
      O => \p_1_in__0\(4)
    );
\sig_btt_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(5),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^p_10_out\,
      I5 => sig_btt_cntr0(5),
      O => \p_1_in__0\(5)
    );
\sig_btt_cntr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(6),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^p_10_out\,
      I5 => sig_btt_cntr0(6),
      O => \p_1_in__0\(6)
    );
\sig_btt_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(7),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^p_10_out\,
      I5 => sig_btt_cntr0(7),
      O => \p_1_in__0\(7)
    );
\sig_btt_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(8),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^p_10_out\,
      I5 => sig_btt_cntr0(8),
      O => \p_1_in__0\(8)
    );
\sig_btt_cntr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(9),
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^p_10_out\,
      I5 => sig_btt_cntr0(9),
      O => \p_1_in__0\(9)
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(0),
      Q => sig_btt_residue_slice(0),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(10),
      Q => sel0(3),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(11),
      Q => sel0(4),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(12),
      Q => sel0(5),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(13),
      Q => sel0(6),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(14),
      Q => sel0(7),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(15),
      Q => sel0(8),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(1),
      Q => sig_btt_residue_slice(1),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(2),
      Q => sig_btt_residue_slice(2),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(3),
      Q => sig_btt_residue_slice(3),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(4),
      Q => sig_btt_residue_slice(4),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(5),
      Q => sig_btt_residue_slice(5),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(6),
      Q => sig_btt_residue_slice(6),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(7),
      Q => sel0(0),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(8),
      Q => sel0(1),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(9),
      Q => sel0(2),
      R => sig_init_reg
    );
sig_btt_eq_b2mbaa2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_sig_btt_eq_b2mbaa2_carry_CO_UNCONNECTED(3),
      CO(2) => sig_btt_eq_b2mbaa2,
      CO(1) => sig_btt_eq_b2mbaa2_carry_n_2,
      CO(0) => sig_btt_eq_b2mbaa2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_sig_btt_eq_b2mbaa2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => sig_btt_eq_b2mbaa2_carry_i_1_n_0,
      S(1) => sig_btt_eq_b2mbaa2_carry_i_2_n_0,
      S(0) => sig_btt_eq_b2mbaa2_carry_i_3_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_bytes_to_mbaa(6),
      I1 => sig_btt_residue_slice(6),
      O => sig_btt_eq_b2mbaa2_carry_i_1_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828282828282882"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa2_carry_i_4_n_0,
      I1 => sig_btt_residue_slice(3),
      I2 => sig_input_addr_reg(3),
      I3 => sig_input_addr_reg(2),
      I4 => sig_input_addr_reg(0),
      I5 => sig_input_addr_reg(1),
      O => sig_btt_eq_b2mbaa2_carry_i_2_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0208041020804001"
    )
        port map (
      I0 => sig_btt_residue_slice(0),
      I1 => sig_btt_residue_slice(1),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(0),
      I5 => sig_btt_residue_slice(2),
      O => sig_btt_eq_b2mbaa2_carry_i_3_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41821824"
    )
        port map (
      I0 => sig_btt_residue_slice(5),
      I1 => sig_btt_lt_b2mbaa2_carry_i_10_n_0,
      I2 => sig_input_addr_reg(4),
      I3 => sig_input_addr_reg(5),
      I4 => sig_btt_residue_slice(4),
      O => sig_btt_eq_b2mbaa2_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa2,
      CO(2) => sig_btt_lt_b2mbaa2_carry_n_1,
      CO(1) => sig_btt_lt_b2mbaa2_carry_n_2,
      CO(0) => sig_btt_lt_b2mbaa2_carry_n_3,
      CYINIT => '0',
      DI(3) => sig_btt_lt_b2mbaa2_carry_i_1_n_0,
      DI(2) => sig_btt_lt_b2mbaa2_carry_i_2_n_0,
      DI(1) => sig_btt_lt_b2mbaa2_carry_i_3_n_0,
      DI(0) => sig_btt_lt_b2mbaa2_carry_i_4_n_0,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_lt_b2mbaa2_carry_i_5_n_0,
      S(2) => sig_btt_lt_b2mbaa2_carry_i_6_n_0,
      S(1) => sig_btt_lt_b2mbaa2_carry_i_7_n_0,
      S(0) => sig_btt_lt_b2mbaa2_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_bytes_to_mbaa(6),
      I1 => sig_btt_residue_slice(6),
      O => sig_btt_lt_b2mbaa2_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_input_addr_reg(2),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(3),
      O => sig_btt_lt_b2mbaa2_carry_i_10_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10017C37"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_input_addr_reg(5),
      I2 => sig_input_addr_reg(4),
      I3 => sig_btt_lt_b2mbaa2_carry_i_10_n_0,
      I4 => sig_btt_residue_slice(5),
      O => sig_btt_lt_b2mbaa2_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0317031703171730"
    )
        port map (
      I0 => sig_btt_residue_slice(2),
      I1 => sig_btt_residue_slice(3),
      I2 => sig_input_addr_reg(3),
      I3 => sig_input_addr_reg(2),
      I4 => sig_input_addr_reg(0),
      I5 => sig_input_addr_reg(1),
      O => sig_btt_lt_b2mbaa2_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1370"
    )
        port map (
      I0 => sig_btt_residue_slice(0),
      I1 => sig_btt_residue_slice(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      O => sig_btt_lt_b2mbaa2_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_bytes_to_mbaa(6),
      O => sig_btt_lt_b2mbaa2_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41821824"
    )
        port map (
      I0 => sig_btt_residue_slice(5),
      I1 => sig_btt_lt_b2mbaa2_carry_i_10_n_0,
      I2 => sig_input_addr_reg(4),
      I3 => sig_input_addr_reg(5),
      I4 => sig_btt_residue_slice(4),
      O => sig_btt_lt_b2mbaa2_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => sig_btt_residue_slice(3),
      I1 => sig_input_addr_reg(3),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(0),
      I5 => sig_btt_residue_slice(2),
      O => sig_btt_lt_b2mbaa2_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4821"
    )
        port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_input_addr_reg(0),
      I2 => sig_btt_residue_slice(1),
      I3 => sig_btt_residue_slice(0),
      O => sig_btt_lt_b2mbaa2_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_input_addr_reg(4),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(3),
      I5 => sig_input_addr_reg(5),
      O => sig_bytes_to_mbaa(6)
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_halt_reg_0,
      Q => \^p_10_out\,
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_child_qual_burst_type,
      I1 => \^sig_csm_ld_xfer\,
      I2 => \^sig_csm_pop_child_cmd\,
      O => \sig_child_addr_cntr_lsh[0]_i_1_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \gpr1.dout_i_reg[8]\(0),
      I1 => sig_child_addr_cntr_lsh_reg(0),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[0]\,
      O => \sig_child_addr_cntr_lsh_reg[3]_0\(0)
    );
\sig_child_addr_cntr_lsh[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \gpr1.dout_i_reg[8]\(3),
      I1 => sig_child_addr_cntr_lsh_reg(3),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[3]\,
      O => \sig_child_addr_cntr_lsh_reg[3]_0\(3)
    );
\sig_child_addr_cntr_lsh[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \gpr1.dout_i_reg[8]\(2),
      I1 => sig_child_addr_cntr_lsh_reg(2),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[2]\,
      O => \sig_child_addr_cntr_lsh_reg[3]_0\(2)
    );
\sig_child_addr_cntr_lsh[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \gpr1.dout_i_reg[8]\(1),
      I1 => sig_child_addr_cntr_lsh_reg(1),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[1]\,
      O => \sig_child_addr_cntr_lsh_reg[3]_0\(1)
    );
\sig_child_addr_cntr_lsh[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[15]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => p_1_in,
      O => \sig_child_addr_cntr_lsh[12]_i_2_n_0\
    );
\sig_child_addr_cntr_lsh[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[14]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(14),
      O => \sig_child_addr_cntr_lsh[12]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[13]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(13),
      O => \sig_child_addr_cntr_lsh[12]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[12]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(12),
      O => \sig_child_addr_cntr_lsh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[7]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(7),
      O => \sig_child_addr_cntr_lsh_reg[7]_0\(3)
    );
\sig_child_addr_cntr_lsh[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \gpr1.dout_i_reg[8]\(6),
      I1 => sig_child_addr_cntr_lsh_reg(6),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[6]\,
      O => \sig_child_addr_cntr_lsh_reg[7]_0\(2)
    );
\sig_child_addr_cntr_lsh[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \gpr1.dout_i_reg[8]\(5),
      I1 => sig_child_addr_cntr_lsh_reg(5),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[5]\,
      O => \sig_child_addr_cntr_lsh_reg[7]_0\(1)
    );
\sig_child_addr_cntr_lsh[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \gpr1.dout_i_reg[8]\(4),
      I1 => sig_child_addr_cntr_lsh_reg(4),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[4]\,
      O => \sig_child_addr_cntr_lsh_reg[7]_0\(0)
    );
\sig_child_addr_cntr_lsh[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[11]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(11),
      O => \sig_child_addr_cntr_lsh[8]_i_2_n_0\
    );
\sig_child_addr_cntr_lsh[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[10]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(10),
      O => \sig_child_addr_cntr_lsh[8]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[9]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(9),
      O => \sig_child_addr_cntr_lsh[8]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[8]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(8),
      O => \sig_child_addr_cntr_lsh[8]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(0),
      Q => sig_child_addr_cntr_lsh_reg(0),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5\,
      Q => sig_child_addr_cntr_lsh_reg(10),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4\,
      Q => sig_child_addr_cntr_lsh_reg(11),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7\,
      Q => sig_child_addr_cntr_lsh_reg(12),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_lsh[12]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_lsh[12]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_lsh[12]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_lsh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6\,
      Q => sig_child_addr_cntr_lsh_reg(13),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5\,
      Q => sig_child_addr_cntr_lsh_reg(14),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4\,
      Q => p_1_in,
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(1),
      Q => sig_child_addr_cntr_lsh_reg(1),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(2),
      Q => sig_child_addr_cntr_lsh_reg(2),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(3),
      Q => sig_child_addr_cntr_lsh_reg(3),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \gpr1.dout_i_reg[6]\(0),
      Q => sig_child_addr_cntr_lsh_reg(4),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \gpr1.dout_i_reg[6]\(1),
      Q => sig_child_addr_cntr_lsh_reg(5),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \gpr1.dout_i_reg[6]\(2),
      Q => sig_child_addr_cntr_lsh_reg(6),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \gpr1.dout_i_reg[6]\(3),
      Q => sig_child_addr_cntr_lsh_reg(7),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7\,
      Q => sig_child_addr_cntr_lsh_reg(8),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gpr1.dout_i_reg[6]_0\(0),
      CO(3) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0\,
      CO(2) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_lsh[8]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_lsh[8]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_lsh[8]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_lsh[8]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6\,
      Q => sig_child_addr_cntr_lsh_reg(9),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => sig_child_addr_lsh_rollover_reg,
      I1 => \^sig_csm_ld_xfer\,
      I2 => sig_child_qual_burst_type,
      I3 => \^sig_csm_pop_child_cmd\,
      O => \sig_child_addr_cntr_msh[0]_i_1_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(0),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(0),
      O => \sig_child_addr_cntr_msh[0]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(3),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(3),
      O => \sig_child_addr_cntr_msh[0]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(2),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(2),
      O => \sig_child_addr_cntr_msh[0]_i_5_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(1),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(1),
      O => \sig_child_addr_cntr_msh[0]_i_6_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(0),
      I1 => data(0),
      I2 => \^sig_csm_pop_child_cmd\,
      O => \sig_child_addr_cntr_msh[0]_i_7_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(15),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(15),
      O => \sig_child_addr_cntr_msh[12]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(14),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(14),
      O => \sig_child_addr_cntr_msh[12]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(13),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(13),
      O => \sig_child_addr_cntr_msh[12]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(12),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(12),
      O => \sig_child_addr_cntr_msh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(7),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(7),
      O => \sig_child_addr_cntr_msh[4]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(6),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(6),
      O => \sig_child_addr_cntr_msh[4]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(5),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(5),
      O => \sig_child_addr_cntr_msh[4]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(4),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(4),
      O => \sig_child_addr_cntr_msh[4]_i_5_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(11),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(11),
      O => \sig_child_addr_cntr_msh[8]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(10),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(10),
      O => \sig_child_addr_cntr_msh[8]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(9),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(9),
      O => \sig_child_addr_cntr_msh[8]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(8),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(8),
      O => \sig_child_addr_cntr_msh[8]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_7\,
      Q => sig_child_addr_cntr_msh_reg(0),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_0\,
      CO(2) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_child_addr_cntr_msh[0]_i_3_n_0\,
      O(3) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_7\,
      S(3) => \sig_child_addr_cntr_msh[0]_i_4_n_0\,
      S(2) => \sig_child_addr_cntr_msh[0]_i_5_n_0\,
      S(1) => \sig_child_addr_cntr_msh[0]_i_6_n_0\,
      S(0) => \sig_child_addr_cntr_msh[0]_i_7_n_0\
    );
\sig_child_addr_cntr_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_5\,
      Q => sig_child_addr_cntr_msh_reg(10),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_4\,
      Q => sig_child_addr_cntr_msh_reg(11),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_7\,
      Q => sig_child_addr_cntr_msh_reg(12),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_msh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_msh[12]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_msh[12]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_msh[12]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_msh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_6\,
      Q => sig_child_addr_cntr_msh_reg(13),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_5\,
      Q => sig_child_addr_cntr_msh_reg(14),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_4\,
      Q => sig_child_addr_cntr_msh_reg(15),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_6\,
      Q => sig_child_addr_cntr_msh_reg(1),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_5\,
      Q => sig_child_addr_cntr_msh_reg(2),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_4\,
      Q => sig_child_addr_cntr_msh_reg(3),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_7\,
      Q => sig_child_addr_cntr_msh_reg(4),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_msh_reg[0]_i_2_n_0\,
      CO(3) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_0\,
      CO(2) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_msh[4]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_msh[4]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_msh[4]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_msh[4]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_6\,
      Q => sig_child_addr_cntr_msh_reg(5),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_5\,
      Q => sig_child_addr_cntr_msh_reg(6),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_4\,
      Q => sig_child_addr_cntr_msh_reg(7),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_7\,
      Q => sig_child_addr_cntr_msh_reg(8),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_msh_reg[4]_i_1_n_0\,
      CO(3) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_0\,
      CO(2) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_msh[8]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_msh[8]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_msh[8]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_6\,
      Q => sig_child_addr_cntr_msh_reg(9),
      R => sig_init_reg
    );
sig_child_addr_lsh_rollover_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => sig_predict_child_addr_lsh(15),
      O => sig_child_addr_lsh_rollover
    );
sig_child_addr_lsh_rollover_reg_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(10),
      O => sig_child_addr_lsh_rollover_reg_i_10_n_0
    );
sig_child_addr_lsh_rollover_reg_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(9),
      O => sig_child_addr_lsh_rollover_reg_i_11_n_0
    );
sig_child_addr_lsh_rollover_reg_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(8),
      O => sig_child_addr_lsh_rollover_reg_i_12_n_0
    );
sig_child_addr_lsh_rollover_reg_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(7),
      O => sig_child_addr_lsh_rollover_reg_i_14_n_0
    );
sig_child_addr_lsh_rollover_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(6),
      I1 => \gpr1.dout_i_reg[8]\(6),
      O => sig_child_addr_lsh_rollover_reg_i_15_n_0
    );
sig_child_addr_lsh_rollover_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(5),
      I1 => \gpr1.dout_i_reg[8]\(5),
      O => sig_child_addr_lsh_rollover_reg_i_16_n_0
    );
sig_child_addr_lsh_rollover_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(4),
      I1 => \gpr1.dout_i_reg[8]\(4),
      O => sig_child_addr_lsh_rollover_reg_i_17_n_0
    );
sig_child_addr_lsh_rollover_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(3),
      I1 => \gpr1.dout_i_reg[8]\(3),
      O => sig_child_addr_lsh_rollover_reg_i_18_n_0
    );
sig_child_addr_lsh_rollover_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(2),
      I1 => \gpr1.dout_i_reg[8]\(2),
      O => sig_child_addr_lsh_rollover_reg_i_19_n_0
    );
sig_child_addr_lsh_rollover_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(1),
      I1 => \gpr1.dout_i_reg[8]\(1),
      O => sig_child_addr_lsh_rollover_reg_i_20_n_0
    );
sig_child_addr_lsh_rollover_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(0),
      I1 => \gpr1.dout_i_reg[8]\(0),
      O => sig_child_addr_lsh_rollover_reg_i_21_n_0
    );
sig_child_addr_lsh_rollover_reg_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      O => sig_child_addr_lsh_rollover_reg_i_4_n_0
    );
sig_child_addr_lsh_rollover_reg_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(14),
      O => sig_child_addr_lsh_rollover_reg_i_5_n_0
    );
sig_child_addr_lsh_rollover_reg_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(13),
      O => sig_child_addr_lsh_rollover_reg_i_6_n_0
    );
sig_child_addr_lsh_rollover_reg_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(12),
      O => sig_child_addr_lsh_rollover_reg_i_7_n_0
    );
sig_child_addr_lsh_rollover_reg_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(11),
      O => sig_child_addr_lsh_rollover_reg_i_9_n_0
    );
sig_child_addr_lsh_rollover_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_addr_lsh_rollover,
      Q => sig_child_addr_lsh_rollover_reg,
      R => sig_init_reg
    );
sig_child_addr_lsh_rollover_reg_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_13_n_0,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_13_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_13_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_13_n_3,
      CYINIT => '0',
      DI(3 downto 0) => sig_child_addr_cntr_lsh_reg(3 downto 0),
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => sig_child_addr_lsh_rollover_reg_i_18_n_0,
      S(2) => sig_child_addr_lsh_rollover_reg_i_19_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_20_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_21_n_0
    );
sig_child_addr_lsh_rollover_reg_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CO(3) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sig_predict_child_addr_lsh(15),
      O(2 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED(2 downto 0),
      S(3) => sig_child_addr_lsh_rollover_reg_i_4_n_0,
      S(2) => sig_child_addr_lsh_rollover_reg_i_5_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_6_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_7_n_0
    );
sig_child_addr_lsh_rollover_reg_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_8_n_0,
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => sig_child_addr_lsh_rollover_reg_i_9_n_0,
      S(2) => sig_child_addr_lsh_rollover_reg_i_10_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_11_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_12_n_0
    );
sig_child_addr_lsh_rollover_reg_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_13_n_0,
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_8_n_0,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_8_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_8_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sig_child_addr_cntr_lsh_reg(6 downto 4),
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => sig_child_addr_lsh_rollover_reg_i_14_n_0,
      S(2) => sig_child_addr_lsh_rollover_reg_i_15_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_16_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_17_n_0
    );
\sig_child_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(0),
      Q => \sig_child_addr_reg_reg_n_0_[0]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(10),
      Q => \sig_child_addr_reg_reg_n_0_[10]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(11),
      Q => \sig_child_addr_reg_reg_n_0_[11]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(12),
      Q => \sig_child_addr_reg_reg_n_0_[12]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(13),
      Q => \sig_child_addr_reg_reg_n_0_[13]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(14),
      Q => \sig_child_addr_reg_reg_n_0_[14]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(15),
      Q => \sig_child_addr_reg_reg_n_0_[15]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(16),
      Q => data(0),
      R => SR(0)
    );
\sig_child_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(17),
      Q => data(1),
      R => SR(0)
    );
\sig_child_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(18),
      Q => data(2),
      R => SR(0)
    );
\sig_child_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(19),
      Q => data(3),
      R => SR(0)
    );
\sig_child_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(1),
      Q => \sig_child_addr_reg_reg_n_0_[1]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(20),
      Q => data(4),
      R => SR(0)
    );
\sig_child_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(21),
      Q => data(5),
      R => SR(0)
    );
\sig_child_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(22),
      Q => data(6),
      R => SR(0)
    );
\sig_child_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(23),
      Q => data(7),
      R => SR(0)
    );
\sig_child_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(24),
      Q => data(8),
      R => SR(0)
    );
\sig_child_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(25),
      Q => data(9),
      R => SR(0)
    );
\sig_child_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(26),
      Q => data(10),
      R => SR(0)
    );
\sig_child_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(27),
      Q => data(11),
      R => SR(0)
    );
\sig_child_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(28),
      Q => data(12),
      R => SR(0)
    );
\sig_child_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(29),
      Q => data(13),
      R => SR(0)
    );
\sig_child_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(2),
      Q => \sig_child_addr_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(30),
      Q => data(14),
      R => SR(0)
    );
\sig_child_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(31),
      Q => data(15),
      R => SR(0)
    );
\sig_child_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(3),
      Q => \sig_child_addr_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(4),
      Q => \sig_child_addr_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(5),
      Q => \sig_child_addr_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(6),
      Q => \sig_child_addr_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(7),
      Q => \sig_child_addr_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(8),
      Q => \sig_child_addr_reg_reg_n_0_[8]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(9),
      Q => \sig_child_addr_reg_reg_n_0_[9]\,
      R => SR(0)
    );
sig_child_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_burst_type_reg,
      Q => sig_child_burst_type_reg,
      R => SR(0)
    );
sig_child_cmd_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_psm_ld_chcmd_reg,
      Q => sig_child_cmd_reg_full,
      R => SR(0)
    );
sig_child_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => \^p_10_out\,
      Q => sig_child_error_reg,
      R => SR(0)
    );
sig_child_qual_burst_type_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_child_burst_type_reg,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_qual_burst_type,
      O => sig_child_qual_burst_type_i_1_n_0
    );
sig_child_qual_burst_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_burst_type_i_1_n_0,
      Q => sig_child_qual_burst_type,
      R => sig_init_reg
    );
sig_child_qual_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_child_error_reg,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_qual_error_reg,
      O => sig_child_qual_error_reg_i_1_n_0
    );
sig_child_qual_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_error_reg_i_1_n_0,
      Q => sig_child_qual_error_reg,
      R => sig_init_reg
    );
sig_child_qual_first_of_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200E200E2"
    )
        port map (
      I0 => \^sig_child_qual_first_of_2\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_needed_2_realign_cmds,
      I3 => sig_init_reg,
      I4 => \^p_32_out\,
      I5 => \gpr1.dout_i_reg[8]\(7),
      O => sig_child_qual_first_of_2_i_1_n_0
    );
sig_child_qual_first_of_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_first_of_2_i_1_n_0,
      Q => \^sig_child_qual_first_of_2\,
      R => '0'
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FA3A"
    )
        port map (
      I0 => \^sig_csm_ld_xfer\,
      I1 => sig_inhibit_rdy_n_1,
      I2 => \^p_22_out\,
      I3 => FIFO_Full_reg_0,
      I4 => sig_init_reg,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^p_22_out\,
      R => '0'
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg_reg,
      Q => \^p_11_out\,
      R => '0'
    );
sig_csm_ld_xfer_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010008"
    )
        port map (
      I0 => sig_csm_state(2),
      I1 => sig_csm_state(0),
      I2 => \^p_22_out\,
      I3 => \^p_11_out\,
      I4 => sig_csm_state(1),
      O => sig_csm_ld_xfer_ns
    );
sig_csm_ld_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_ld_xfer_ns,
      Q => \^sig_csm_ld_xfer\,
      R => sig_init_reg
    );
sig_csm_pop_child_cmd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sig_csm_state(1),
      I1 => sig_child_cmd_reg_full,
      I2 => sig_csm_state(0),
      I3 => sig_csm_state(2),
      O => sig_csm_pop_child_cmd_ns
    );
sig_csm_pop_child_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_child_cmd_ns,
      Q => \^sig_csm_pop_child_cmd\,
      R => sig_init_reg
    );
sig_csm_pop_sf_fifo_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => sig_csm_state(1),
      I1 => \^p_11_out\,
      I2 => \^p_22_out\,
      I3 => sig_csm_state(0),
      I4 => sig_csm_state(2),
      O => sig_csm_pop_sf_fifo_ns
    );
sig_csm_pop_sf_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_sf_fifo_ns,
      Q => \^p_32_out\,
      R => sig_init_reg
    );
sig_first_realigner_cmd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3302"
    )
        port map (
      I0 => sig_first_realigner_cmd,
      I1 => sig_init_reg,
      I2 => sig_psm_ld_realigner_reg,
      I3 => sig_push_input_reg13_out,
      O => sig_first_realigner_cmd_i_1_n_0
    );
sig_first_realigner_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_first_realigner_cmd_i_1_n_0,
      Q => sig_first_realigner_cmd,
      R => '0'
    );
\sig_input_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^sig_psm_halt\,
      I1 => \^sig_input_reg_empty\,
      I2 => Q(0),
      I3 => \^p_10_out\,
      O => sig_push_input_reg13_out
    );
\sig_input_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(18),
      Q => sig_input_addr_reg(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(28),
      Q => sig_input_addr_reg(10),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(29),
      Q => sig_input_addr_reg(11),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(30),
      Q => sig_input_addr_reg(12),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(31),
      Q => sig_input_addr_reg(13),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(32),
      Q => sig_input_addr_reg(14),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(33),
      Q => sig_input_addr_reg(15),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(34),
      Q => sig_input_addr_reg(16),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(35),
      Q => sig_input_addr_reg(17),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(36),
      Q => sig_input_addr_reg(18),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(37),
      Q => sig_input_addr_reg(19),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(19),
      Q => sig_input_addr_reg(1),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(38),
      Q => sig_input_addr_reg(20),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(39),
      Q => sig_input_addr_reg(21),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(40),
      Q => sig_input_addr_reg(22),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(41),
      Q => sig_input_addr_reg(23),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(42),
      Q => sig_input_addr_reg(24),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(43),
      Q => sig_input_addr_reg(25),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(44),
      Q => sig_input_addr_reg(26),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(45),
      Q => sig_input_addr_reg(27),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(46),
      Q => sig_input_addr_reg(28),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(47),
      Q => sig_input_addr_reg(29),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(20),
      Q => sig_input_addr_reg(2),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(48),
      Q => sig_input_addr_reg(30),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(49),
      Q => sig_input_addr_reg(31),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(21),
      Q => sig_input_addr_reg(3),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(22),
      Q => sig_input_addr_reg(4),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(23),
      Q => sig_input_addr_reg(5),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(24),
      Q => sig_input_addr_reg(6),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(25),
      Q => sig_input_addr_reg(7),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(26),
      Q => sig_input_addr_reg(8),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(27),
      Q => sig_input_addr_reg(9),
      R => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(16),
      Q => sig_input_burst_type_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(17),
      Q => sig_input_eof_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => '0',
      Q => \^sig_input_reg_empty\,
      S => sig_input_cache_type_reg0
    );
sig_needed_2_realign_cmds_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_skip_align2mbaa_s_h,
      O => sig_needed_2_realign_cmds_i_1_n_0
    );
sig_needed_2_realign_cmds_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_needed_2_realign_cmds_i_1_n_0,
      Q => sig_needed_2_realign_cmds,
      R => SR(0)
    );
sig_psm_halt_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_psm_state(1),
      O => sig_psm_halt_ns
    );
sig_psm_halt_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_halt_ns,
      Q => \^sig_psm_halt\,
      S => sig_init_reg
    );
sig_psm_ld_calc1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(1),
      I3 => sig_realign_reg_empty,
      O => sig_psm_ld_calc1_ns
    );
sig_psm_ld_calc1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_calc1_ns,
      Q => sig_psm_ld_calc1,
      R => sig_init_reg
    );
sig_psm_ld_chcmd_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(0),
      I3 => sig_psm_state(1),
      O => sig_psm_ld_chcmd_reg_ns
    );
sig_psm_ld_chcmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_chcmd_reg_ns,
      Q => sig_psm_ld_chcmd_reg,
      R => sig_init_reg
    );
sig_psm_ld_realigner_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => sig_realign_reg_empty,
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(1),
      I3 => sig_psm_state(0),
      O => sig_psm_ld_realigner_reg_ns
    );
sig_psm_ld_realigner_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_realigner_reg_ns,
      Q => sig_psm_ld_realigner_reg,
      R => sig_init_reg
    );
sig_psm_pop_input_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80008000800080"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_realign_reg_empty,
      I2 => sig_psm_state(2),
      I3 => sig_psm_state(1),
      I4 => sig_psm_pop_input_cmd_i_2_n_0,
      I5 => sig_psm_state_ns1,
      O => sig_psm_pop_input_cmd_ns
    );
sig_psm_pop_input_cmd_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_10_out\,
      I1 => sig_child_cmd_reg_full,
      O => sig_psm_pop_input_cmd_i_2_n_0
    );
sig_psm_pop_input_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_pop_input_cmd_ns,
      Q => sig_psm_pop_input_cmd,
      R => sig_init_reg
    );
\sig_realign_btt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(0),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(0),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(10),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(10),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(11),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(11),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(12),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(12),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(13),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(13),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(14),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(14),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(15),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(15),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(1),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(1),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(2),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(2),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(3),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(3),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(4),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(4),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(5),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(5),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(6),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(6),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(7),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(7),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(8),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(8),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(9),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(9),
      R => sig_realign_tag_reg0
    );
sig_realign_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^p_10_out\,
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(18),
      R => sig_realign_tag_reg0
    );
sig_realign_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realign_cmd_cmplt_reg0
    );
sig_realign_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_cmd_cmplt_reg0,
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(17),
      R => sig_realign_tag_reg0
    );
sig_realign_eof_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_input_eof_reg,
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realign_eof_reg0
    );
sig_realign_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_eof_reg0,
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(16),
      R => sig_realign_tag_reg0
    );
sig_realign_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => '0',
      Q => sig_realign_reg_empty,
      S => sig_realign_tag_reg0
    );
sig_realign_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => sig_psm_ld_realigner_reg,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      I3 => \^p_9_out_0\,
      I4 => sig_init_reg,
      O => sig_realign_tag_reg0
    );
sig_realign_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_psm_ld_realigner_reg,
      Q => \^p_9_out_0\,
      R => sig_realign_tag_reg0
    );
\sig_realign_strt_offset_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_psm_ld_calc1,
      I1 => sig_input_addr_reg(2),
      O => sig_realign_strt_offset
    );
\sig_realign_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_strt_offset,
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(19),
      R => sig_realign_tag_reg0
    );
\sig_realigner_btt2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      I2 => sig_btt_residue_slice(0),
      O => sig_realigner_btt(0)
    );
\sig_realigner_btt2[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(3),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(10)
    );
\sig_realigner_btt2[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(4),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(11)
    );
\sig_realigner_btt2[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(5),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(12)
    );
\sig_realigner_btt2[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(6),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(13)
    );
\sig_realigner_btt2[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(7),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(14)
    );
\sig_realigner_btt2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(8),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(15)
    );
\sig_realigner_btt2[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_first_realigner_cmd,
      I1 => sig_skip_align2mbaa,
      O => \sig_realigner_btt2[15]_i_2_n_0\
    );
\sig_realigner_btt2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_input_addr_reg(1),
      I2 => \sig_realigner_btt2[15]_i_2_n_0\,
      I3 => sig_btt_residue_slice(1),
      O => sig_realigner_btt(1)
    );
\sig_realigner_btt2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EFF1E00"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(2),
      I3 => \sig_realigner_btt2[15]_i_2_n_0\,
      I4 => sig_btt_residue_slice(2),
      O => sig_realigner_btt(2)
    );
\sig_realigner_btt2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FEFFFF01FE0000"
    )
        port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(3),
      I4 => \sig_realigner_btt2[15]_i_2_n_0\,
      I5 => sig_btt_residue_slice(3),
      O => sig_realigner_btt(3)
    );
\sig_realigner_btt2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \sig_realigner_btt2[4]_i_2_n_0\,
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      I2 => sig_btt_residue_slice(4),
      O => sig_realigner_btt(4)
    );
\sig_realigner_btt2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sig_input_addr_reg(4),
      I1 => sig_input_addr_reg(3),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(2),
      O => \sig_realigner_btt2[4]_i_2_n_0\
    );
\sig_realigner_btt2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \sig_realigner_btt2[5]_i_2_n_0\,
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      I2 => sig_btt_residue_slice(5),
      O => sig_realigner_btt(5)
    );
\sig_realigner_btt2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_input_addr_reg(4),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(1),
      I5 => sig_input_addr_reg(3),
      O => \sig_realigner_btt2[5]_i_2_n_0\
    );
\sig_realigner_btt2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_residue_slice(6),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(6)
    );
\sig_realigner_btt2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(0),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(7)
    );
\sig_realigner_btt2[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(1),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(8)
    );
\sig_realigner_btt2[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(2),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(9)
    );
\sig_realigner_btt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(0),
      Q => sig_realigner_btt2(0),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(10),
      Q => sig_realigner_btt2(10),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(11),
      Q => sig_realigner_btt2(11),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(12),
      Q => sig_realigner_btt2(12),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(13),
      Q => sig_realigner_btt2(13),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(14),
      Q => sig_realigner_btt2(14),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(15),
      Q => sig_realigner_btt2(15),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(1),
      Q => sig_realigner_btt2(1),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(2),
      Q => sig_realigner_btt2(2),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(3),
      Q => sig_realigner_btt2(3),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(4),
      Q => sig_realigner_btt2(4),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(5),
      Q => sig_realigner_btt2(5),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(6),
      Q => sig_realigner_btt2(6),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(7),
      Q => sig_realigner_btt2(7),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(8),
      Q => sig_realigner_btt2(8),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(9),
      Q => sig_realigner_btt2(9),
      R => sig_init_reg
    );
sig_skip_align2mbaa_s_h_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0C000A"
    )
        port map (
      I0 => sig_skip_align2mbaa_s_h,
      I1 => sig_skip_align2mbaa,
      I2 => sig_init_reg,
      I3 => sig_psm_ld_chcmd_reg,
      I4 => sig_psm_ld_realigner_reg,
      O => sig_skip_align2mbaa_s_h_i_1_n_0
    );
sig_skip_align2mbaa_s_h_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAAAAAAAAAAA"
    )
        port map (
      I0 => sig_skip_align2mbaa_s_h_i_3_n_0,
      I1 => sig_skip_align2mbaa_s_h_i_4_n_0,
      I2 => sig_skip_align2mbaa_s_h_i_5_n_0,
      I3 => sig_btt_lt_b2mbaa2,
      I4 => sig_btt_eq_b2mbaa2,
      I5 => sig_skip_align2mbaa_s_h_i_6_n_0,
      O => sig_skip_align2mbaa
    );
sig_skip_align2mbaa_s_h_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_10_out\,
      I1 => sig_bytes_to_mbaa(6),
      O => sig_skip_align2mbaa_s_h_i_3_n_0
    );
sig_skip_align2mbaa_s_h_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sel0(0),
      I1 => sig_first_realigner_cmd,
      I2 => sel0(2),
      I3 => sel0(1),
      O => sig_skip_align2mbaa_s_h_i_4_n_0
    );
sig_skip_align2mbaa_s_h_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(8),
      O => sig_skip_align2mbaa_s_h_i_5_n_0
    );
sig_skip_align2mbaa_s_h_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(5),
      I2 => sel0(4),
      I3 => sel0(3),
      O => sig_skip_align2mbaa_s_h_i_6_n_0
    );
sig_skip_align2mbaa_s_h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_skip_align2mbaa_s_h_i_1_n_0,
      Q => sig_skip_align2mbaa_s_h,
      R => '0'
    );
\sig_xfer_addr_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F0F1F0F3F3F1F0"
    )
        port map (
      I0 => \^p_22_out\,
      I1 => \^sig_csm_ld_xfer\,
      I2 => sig_init_reg,
      I3 => sig_wr_fifo,
      I4 => sig_wr_fifo_0,
      I5 => \^p_11_out\,
      O => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_lsh_reg(0),
      Q => \in\(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_lsh_reg(10),
      Q => \in\(10),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_lsh_reg(11),
      Q => \in\(11),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_lsh_reg(12),
      Q => \in\(12),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_lsh_reg(13),
      Q => \in\(13),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_lsh_reg(14),
      Q => \in\(14),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => p_1_in,
      Q => \in\(15),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_msh_reg(0),
      Q => \in\(16),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_msh_reg(1),
      Q => \in\(17),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_msh_reg(2),
      Q => \in\(18),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_msh_reg(3),
      Q => \in\(19),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_lsh_reg(1),
      Q => \in\(1),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_msh_reg(4),
      Q => \in\(20),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_msh_reg(5),
      Q => \in\(21),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_msh_reg(6),
      Q => \in\(22),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_msh_reg(7),
      Q => \in\(23),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_msh_reg(8),
      Q => \in\(24),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_msh_reg(9),
      Q => \in\(25),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_msh_reg(10),
      Q => \in\(26),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_msh_reg(11),
      Q => \in\(27),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_msh_reg(12),
      Q => \in\(28),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_msh_reg(13),
      Q => \in\(29),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_lsh_reg(2),
      Q => \in\(2),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_msh_reg(14),
      Q => \in\(30),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_msh_reg(15),
      Q => \in\(31),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_lsh_reg(3),
      Q => \in\(3),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_lsh_reg(4),
      Q => \in\(4),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_lsh_reg(5),
      Q => \in\(5),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_lsh_reg(6),
      Q => \in\(6),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_lsh_reg(7),
      Q => \in\(7),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_lsh_reg(8),
      Q => \in\(8),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_addr_cntr_lsh_reg(9),
      Q => \in\(9),
      R => sig_xfer_cache_reg0
    );
sig_xfer_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_qual_error_reg,
      Q => \in\(37),
      R => sig_xfer_cache_reg0
    );
sig_xfer_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => sig_child_qual_error_reg,
      I1 => \gpr1.dout_i_reg[8]\(7),
      I2 => \gpr1.dout_i_reg[8]\(8),
      I3 => \^sig_child_qual_first_of_2\,
      O => sig_xfer_cmd_cmplt_reg0
    );
sig_xfer_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_xfer_cmd_cmplt_reg0,
      Q => sig_next_cmd_cmplt_reg_reg(1),
      R => sig_xfer_cache_reg0
    );
sig_xfer_is_seq_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \gpr1.dout_i_reg[7]\,
      Q => sig_next_cmd_cmplt_reg_reg(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \^sig_xfer_len_reg_reg[0]_0\,
      I1 => sig_child_addr_cntr_lsh_reg(2),
      I2 => \gpr1.dout_i_reg[8]\(2),
      I3 => \sig_xfer_len_reg[1]_i_2_n_0\,
      I4 => \gpr1.dout_i_reg[8]\(3),
      O => sig_xfer_len(0)
    );
\sig_xfer_len_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBDBDDD44424222"
    )
        port map (
      I0 => \^sig_xfer_len_reg_reg[0]_0\,
      I1 => \gpr1.dout_i_reg[8]\(3),
      I2 => \sig_xfer_len_reg[1]_i_2_n_0\,
      I3 => \gpr1.dout_i_reg[8]\(2),
      I4 => sig_child_addr_cntr_lsh_reg(2),
      I5 => \gpr1.dout_i_reg[8]\(4),
      O => sig_xfer_len(1)
    );
\sig_xfer_len_reg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(1),
      I1 => \gpr1.dout_i_reg[8]\(1),
      I2 => sig_child_addr_cntr_lsh_reg(0),
      I3 => \gpr1.dout_i_reg[8]\(0),
      O => \sig_xfer_len_reg[1]_i_2_n_0\
    );
\sig_xfer_len_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001600860080001"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(1),
      I1 => \gpr1.dout_i_reg[8]\(1),
      I2 => \gpr1.dout_i_reg[8]\(0),
      I3 => sig_child_addr_cntr_lsh_reg(0),
      I4 => \gpr1.dout_i_reg[8]\(2),
      I5 => sig_child_addr_cntr_lsh_reg(2),
      O => \^sig_xfer_len_reg_reg[0]_0\
    );
\sig_xfer_len_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111177717777777"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(2),
      I1 => \gpr1.dout_i_reg[8]\(2),
      I2 => \gpr1.dout_i_reg[8]\(0),
      I3 => sig_child_addr_cntr_lsh_reg(0),
      I4 => \gpr1.dout_i_reg[8]\(1),
      I5 => sig_child_addr_cntr_lsh_reg(1),
      O => \sig_xfer_len_reg_reg[2]_0\
    );
\sig_xfer_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_xfer_len(0),
      Q => \in\(32),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_xfer_len(1),
      Q => \in\(33),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => D(0),
      Q => \in\(34),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => D(1),
      Q => \in\(35),
      R => sig_xfer_cache_reg0
    );
sig_xfer_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_qual_burst_type,
      Q => \in\(36),
      R => sig_xfer_cache_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_mssai_skid_buf is
  port (
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[3]_0\ : out STD_LOGIC;
    sig_strm_tlast : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]_0\ : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]_0\ : out STD_LOGIC;
    sig_cmd_full_reg : out STD_LOGIC;
    sig_cmd_empty_reg : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_eop_reg_reg : out STD_LOGIC;
    sig_dre2ibtt_tlast : out STD_LOGIC;
    sig_eop_sent : out STD_LOGIC;
    sig_dre2ibtt_eop_reg_reg_0 : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[0]_0\ : out STD_LOGIC;
    \sig_byte_cntr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_byte_cntr_reg[2]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[2]_0\ : out STD_LOGIC;
    \sig_byte_cntr_reg[6]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[2]_1\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : in STD_LOGIC_VECTOR ( 35 downto 0 );
    sig_cmd_full : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    sig_s_ready_out_reg_1 : in STD_LOGIC;
    EMPTY : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    lsig_set_absorb2tlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    \storage_data_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    sig_clr_dbc_reg_reg : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[1]_0\ : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_mssai_skid_buf : entity is "axi_datamover_mssai_skid_buf";
end system_axi_vdma_0_0_axi_datamover_mssai_skid_buf;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_mssai_skid_buf is
  signal \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^include_packing.do_reg_slices[1].lsig_flag_slice_reg_reg[1][1]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sig_byte_cntr_reg[0]_0\ : STD_LOGIC;
  signal \^sig_byte_cntr_reg[0]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_byte_cntr_reg[2]_0\ : STD_LOGIC;
  signal sig_cmd_full0 : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sig_dre2ibtt_eop_reg_reg\ : STD_LOGIC;
  signal \^sig_dre2ibtt_eop_reg_reg_0\ : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__3_n_0\ : STD_LOGIC;
  signal sig_m_valid_dup_i_2_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup2 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup2 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup2 : signal is "no";
  signal sig_s_ready_dup3 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup3 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup3 : signal is "no";
  signal sig_s_ready_dup4 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup4 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup4 : signal is "no";
  signal \sig_s_ready_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_strm_tlast\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][10]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][11]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][12]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][13]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][14]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][15]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][16]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][17]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][18]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][19]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][20]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][21]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][22]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][23]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][24]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][25]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][26]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][27]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][28]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][29]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][30]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][31]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][8]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][9]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of sig_cmd_empty_i_1 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of sig_cmd_full_i_1 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of sig_eop_sent_reg_i_1 : label is "soft_lutpair227";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute SOFT_HLUTNM of \sig_mssa_index_reg_out[0]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \sig_mssa_index_reg_out[1]_i_2\ : label is "soft_lutpair225";
  attribute KEEP of sig_s_ready_dup2_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup2_reg : label is "no";
  attribute KEEP of sig_s_ready_dup3_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup3_reg : label is "no";
  attribute KEEP of sig_s_ready_dup4_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup4_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ <= sig_s_ready_out;
  \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(31 downto 0) <= \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(31 downto 0);
  \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ <= \^include_packing.do_reg_slices[1].lsig_flag_slice_reg_reg[1][1]\;
  \out\ <= sig_m_valid_out;
  \sig_byte_cntr_reg[0]_0\ <= \^sig_byte_cntr_reg[0]_0\;
  \sig_byte_cntr_reg[0]_1\(3 downto 0) <= \^sig_byte_cntr_reg[0]_1\(3 downto 0);
  \sig_byte_cntr_reg[2]_0\ <= \^sig_byte_cntr_reg[2]_0\;
  sig_dre2ibtt_eop_reg_reg <= \^sig_dre2ibtt_eop_reg_reg\;
  sig_dre2ibtt_eop_reg_reg_0 <= \^sig_dre2ibtt_eop_reg_reg_0\;
  \sig_strb_reg_out_reg[3]_0\ <= sig_s_ready_dup3;
  sig_strm_tlast <= \^sig_strm_tlast\;
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => sig_m_valid_out_reg_0,
      I1 => \^sig_dre2ibtt_eop_reg_reg\,
      I2 => \storage_data_reg[8]\(7),
      I3 => sig_eop_halt_xfer_reg,
      I4 => Q(0),
      I5 => sig_m_valid_out,
      O => \^include_packing.do_reg_slices[1].lsig_flag_slice_reg_reg[1][1]\
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0080008000"
    )
        port map (
      I0 => lsig_cmd_fetch_pause,
      I1 => sig_m_valid_out_reg_0,
      I2 => \^sig_dre2ibtt_eop_reg_reg\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_sm_pop_cmd_fifo,
      I5 => sig_need_cmd_flush,
      O => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_flag_slice_reg_reg[1][1]\,
      I1 => lsig_0ffset_cntr,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I3 => sig_sf_strt_addr_offset,
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(0),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(10),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(10)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(11),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(11)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(12),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(12)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(13),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(13)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(14),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(14)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(15),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(15)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(16),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(16)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(17),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(17)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(18),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(18)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(19),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(19)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(1),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(20),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(20)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(21),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(21)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(22),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(22)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(23),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(23)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(24),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(24)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(25),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(25)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(26),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(26)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(27),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(27)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(28),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(28)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(29),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(29)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(2),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(30),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(30)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(31),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(31)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(3),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(4),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(5),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(6),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(7),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(8),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(8)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(9),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(9)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_eop_reg_reg\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_flag_slice_reg_reg[1][1]\,
      I1 => lsig_0ffset_cntr,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I3 => sig_sf_strt_addr_offset,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(1)
    );
\sig_byte_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444B4B4B4BB4B4B4"
    )
        port map (
      I0 => sig_clr_dbc_reg_reg,
      I1 => DI(0),
      I2 => \^sig_byte_cntr_reg[0]_0\,
      I3 => \^sig_byte_cntr_reg[0]_1\(3),
      I4 => \storage_data_reg[8]\(3),
      I5 => \sig_strb_reg_out_reg[1]_0\,
      O => \sig_byte_cntr_reg[0]\(0)
    );
\sig_byte_cntr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_1\(0),
      I1 => \storage_data_reg[8]\(0),
      O => \^sig_byte_cntr_reg[0]_0\
    );
\sig_byte_cntr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808F8000000"
    )
        port map (
      I0 => \storage_data_reg[8]\(2),
      I1 => \^sig_byte_cntr_reg[0]_1\(2),
      I2 => \^sig_byte_cntr_reg[0]_0\,
      I3 => \storage_data_reg[8]\(1),
      I4 => \^sig_byte_cntr_reg[0]_1\(1),
      I5 => \^sig_byte_cntr_reg[2]_0\,
      O => \sig_byte_cntr_reg[2]_1\
    );
\sig_byte_cntr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_1\(2),
      I1 => \storage_data_reg[8]\(2),
      I2 => \^sig_byte_cntr_reg[0]_1\(1),
      I3 => \storage_data_reg[8]\(1),
      I4 => \^sig_byte_cntr_reg[2]_0\,
      I5 => \^sig_byte_cntr_reg[0]_0\,
      O => \sig_byte_cntr_reg[2]\
    );
\sig_byte_cntr[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_1\(3),
      I1 => \storage_data_reg[8]\(3),
      O => \^sig_byte_cntr_reg[2]_0\
    );
\sig_byte_cntr[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000877787777888"
    )
        port map (
      I0 => \storage_data_reg[8]\(1),
      I1 => \^sig_byte_cntr_reg[0]_1\(1),
      I2 => \storage_data_reg[8]\(2),
      I3 => \^sig_byte_cntr_reg[0]_1\(2),
      I4 => \^sig_byte_cntr_reg[2]_0\,
      I5 => \^sig_byte_cntr_reg[0]_0\,
      O => \sig_byte_cntr_reg[6]\
    );
sig_cmd_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => p_7_out,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_full0,
      O => sig_cmd_empty_reg
    );
sig_cmd_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sig_cmd_full,
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full0,
      O => sig_cmd_full_reg
    );
sig_cmd_full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4F4F4F4F4F"
    )
        port map (
      I0 => lsig_set_absorb2tlast,
      I1 => \^include_packing.do_reg_slices[1].lsig_flag_slice_reg_reg[1][1]\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => lsig_absorb2tlast,
      I4 => \^sig_strm_tlast\,
      I5 => sig_m_valid_out,
      O => sig_cmd_full0
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(0),
      I1 => DOUT(0),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(10),
      I1 => DOUT(10),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(11),
      I1 => DOUT(11),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(12),
      I1 => DOUT(12),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(13),
      I1 => DOUT(13),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(14),
      I1 => DOUT(14),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(15),
      I1 => DOUT(15),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(16),
      I1 => DOUT(16),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(17),
      I1 => DOUT(17),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(18),
      I1 => DOUT(18),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(19),
      I1 => DOUT(19),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(1),
      I1 => DOUT(1),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(20),
      I1 => DOUT(20),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(21),
      I1 => DOUT(21),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(22),
      I1 => DOUT(22),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(23),
      I1 => DOUT(23),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(24),
      I1 => DOUT(24),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(25),
      I1 => DOUT(25),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(26),
      I1 => DOUT(26),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(27),
      I1 => DOUT(27),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(28),
      I1 => DOUT(28),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(29),
      I1 => DOUT(29),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(2),
      I1 => DOUT(2),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(30),
      I1 => DOUT(30),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_m_valid_dup_i_2_n_0,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(31),
      I1 => DOUT(31),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(3),
      I1 => DOUT(3),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(4),
      I1 => DOUT(4),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(5),
      I1 => DOUT(5),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(6),
      I1 => DOUT(6),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(7),
      I1 => DOUT(7),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(8),
      I1 => DOUT(8),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(9),
      I1 => DOUT(9),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(31),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(3),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(4),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(5),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => \^include_packing.do_reg_slices[1].lsig_data_slice_reg_reg[1][31]_0\(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_dre2ibtt_eop_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^sig_dre2ibtt_eop_reg_reg_0\,
      I1 => sig_eop_halt_xfer_reg,
      I2 => Q(0),
      I3 => sig_m_valid_out,
      O => \^sig_dre2ibtt_eop_reg_reg\
    );
sig_dre2ibtt_eop_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF0D000000000000"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \storage_data_reg[8]\(4),
      I2 => p_1_in(1),
      I3 => \storage_data_reg[8]\(5),
      I4 => sig_m_valid_out,
      I5 => \^sig_strm_tlast\,
      O => \^sig_dre2ibtt_eop_reg_reg_0\
    );
sig_dre2ibtt_tlast_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => Q(0),
      I2 => sig_eop_halt_xfer_reg,
      I3 => \storage_data_reg[8]\(7),
      I4 => \^sig_dre2ibtt_eop_reg_reg\,
      O => sig_dre2ibtt_tlast
    );
sig_eop_sent_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => sig_m_valid_out_reg_0,
      I1 => \^sig_dre2ibtt_eop_reg_reg\,
      I2 => lsig_absorb2tlast,
      I3 => lsig_set_absorb2tlast,
      O => sig_eop_sent
    );
\sig_last_reg_out_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_s_ready_out_reg_0(0),
      I1 => sig_s_ready_dup4,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => \^sig_strm_tlast\,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_s_ready_out_reg_0(0),
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888FAAAF00000000"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_m_valid_dup_i_2_n_0,
      I2 => sig_s_ready_out_reg_1,
      I3 => EMPTY,
      I4 => sig_s_ready_dup,
      I5 => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      O => \sig_m_valid_dup_i_1__3_n_0\
    );
sig_m_valid_dup_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAEA"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \storage_data_reg[8]\(6),
      I2 => sig_m_valid_out,
      I3 => \^sig_dre2ibtt_eop_reg_reg_0\,
      I4 => lsig_absorb2tlast,
      O => sig_m_valid_dup_i_2_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__3_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__3_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
\sig_mssa_index_reg_out[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"84B4"
    )
        port map (
      I0 => sig_strb_skid_reg(2),
      I1 => sig_strb_skid_reg(1),
      I2 => sig_strb_skid_reg(3),
      I3 => sig_strb_skid_reg(0),
      O => \sig_mssa_index_reg_out_reg[0]_0\
    );
\sig_mssa_index_reg_out[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0F4"
    )
        port map (
      I0 => sig_strb_skid_reg(1),
      I1 => sig_strb_skid_reg(3),
      I2 => sig_strb_skid_reg(2),
      I3 => sig_strb_skid_reg(0),
      O => \sig_mssa_index_reg_out_reg[1]_0\
    );
\sig_mssa_index_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => D(0),
      Q => p_1_in(0),
      R => sig_stream_rst
    );
\sig_mssa_index_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => D(1),
      Q => p_1_in(1),
      R => sig_stream_rst
    );
sig_s_ready_dup2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup2,
      R => sig_stream_rst
    );
sig_s_ready_dup3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup3,
      R => sig_stream_rst
    );
sig_s_ready_dup4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup4,
      R => sig_stream_rst
    );
\sig_s_ready_dup_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFF00FF"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_s_ready_out_reg_1,
      I2 => EMPTY,
      I3 => sig_m_valid_dup_i_2_n_0,
      I4 => sig_init_reg,
      I5 => sig_s_ready_dup,
      O => \sig_s_ready_dup_i_1__2_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOUT(32),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOUT(33),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOUT(34),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOUT(35),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => \^sig_byte_cntr_reg[0]_1\(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => \^sig_byte_cntr_reg[0]_1\(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => \^sig_byte_cntr_reg[0]_1\(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => \^sig_byte_cntr_reg[0]_1\(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(32),
      Q => sig_strb_skid_reg(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(33),
      Q => sig_strb_skid_reg(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(34),
      Q => sig_strb_skid_reg(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(35),
      Q => sig_strb_skid_reg(3),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_pcc is
  port (
    sig_init_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sig_sm_halt_reg : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    sig_calc_error_pushed : out STD_LOGIC;
    sig_mstr2data_sequential : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_mstr2sf_cmd_valid : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC_VECTOR ( 17 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_wr_fifo_0 : in STD_LOGIC;
    sig_wr_fifo_1 : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_pcc : entity is "axi_datamover_pcc";
end system_axi_vdma_0_0_axi_datamover_pcc;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_pcc is
  signal \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \I_STRT_STRB_GEN/lsig_end_vect\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \I_STRT_STRB_GEN/lsig_start_vect\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_5_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_btt_cntr_im00_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__2_n_3\ : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_3 : STD_LOGIC;
  signal \sig_btt_cntr_im0[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[13]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[14]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[9]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_calc_error_pushed\ : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_first_xfer_im0_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal sig_input_reg_empty_i_1_n_0 : STD_LOGIC;
  signal \sig_last_addr_offset_im2__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp_i_1_n_0 : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_sequential\ : STD_LOGIC;
  signal \^sig_mstr2sf_cmd_valid\ : STD_LOGIC;
  signal sig_mstr2sf_eof : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_pcc_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_pcc_sm_state : signal is "yes";
  signal sig_pop_xfer_reg0_out : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal \^sig_sm_halt_reg\ : STD_LOGIC;
  signal sig_sm_ld_calc1_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns0_out : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_ld_calc3_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_strbgen_bytes_ireg2 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \sig_strbgen_bytes_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_xfer_end_strb_ireg3[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[7]_i_1_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im00_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_pcc_sm_state[0]_i_2\ : label is "soft_lutpair161";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_sig_pcc_sm_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sig_pcc_sm_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sig_pcc_sm_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][4]_srl4_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][5]_srl4_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][6]_srl4_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][7]_srl4_i_1__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][8]_srl4_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[4]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[5]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[4]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[5]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_one_ireg1_i_1 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_zero_ireg1_i_1 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_3 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_im01_carry_i_8 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of sig_last_addr_offset_im2 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[5]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[7]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_3\ : label is "soft_lutpair156";
begin
  \in\(36 downto 0) <= \^in\(36 downto 0);
  sig_calc_error_pushed <= \^sig_calc_error_pushed\;
  sig_init_reg <= \^sig_init_reg\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2data_sequential <= \^sig_mstr2data_sequential\;
  sig_mstr2sf_cmd_valid <= \^sig_mstr2sf_cmd_valid\;
  sig_sm_halt_reg <= \^sig_sm_halt_reg\;
\FSM_sequential_sig_pcc_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD3F00FFDD3F33FF"
    )
        port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => sig_pcc_sm_state(1),
      I2 => sig_sm_ld_calc1_reg_ns0_out,
      I3 => sig_pcc_sm_state(0),
      I4 => sig_pcc_sm_state(2),
      I5 => sig_calc_error_reg0,
      O => \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_parent_done,
      I1 => \^sig_calc_error_pushed\,
      O => sig_sm_ld_calc1_reg_ns0_out
    );
\FSM_sequential_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A0A8A00AA000A0"
    )
        port map (
      I0 => \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0\,
      I1 => sig_pop_xfer_reg0_out,
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(0),
      I4 => sig_calc_error_reg0,
      I5 => sig_pcc_sm_state(2),
      O => \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_parent_done,
      I2 => \^sig_calc_error_pushed\,
      I3 => sig_pcc_sm_state(0),
      O => \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0C"
    )
        port map (
      I0 => \^sig_mstr2sf_cmd_valid\,
      I1 => sig_wr_fifo,
      I2 => \^sig_mstr2data_cmd_valid\,
      I3 => sig_wr_fifo_0,
      I4 => \^sig_mstr2addr_cmd_valid\,
      I5 => sig_wr_fifo_1,
      O => sig_pop_xfer_reg0_out
    );
\FSM_sequential_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECAA"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => \^sig_calc_error_pushed\,
      I3 => sig_pcc_sm_state(1),
      O => \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_sequential_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0\,
      Q => sig_pcc_sm_state(0),
      R => \^sig_init_reg\
    );
\FSM_sequential_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => sig_pcc_sm_state(1),
      R => \^sig_init_reg\
    );
\FSM_sequential_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_pcc_sm_state(2),
      R => \^sig_init_reg\
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      O => FIFO_Full_reg
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(0)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(1)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(2)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(3)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(4)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(5)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(6)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(7)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(8)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(9)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(10)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(11)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(12)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(13)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(14)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(15)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_mstr2sf_eof,
      I1 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(16)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF57575757"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_brst_cnt_eq_one_ireg1,
      I4 => sig_addr_aligned_ireg1,
      I5 => sig_no_btt_residue_ireg1,
      O => \^sig_mstr2data_sequential\
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in\(36),
      I1 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(17)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      O => \^in\(33)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \^in\(34)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => sig_addr_aligned_im0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => sig_calc_error_reg0,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => p_1_in_0,
      I3 => sig_pop_xfer_reg0_out,
      O => \sig_addr_cntr_im0_msh[0]_i_1_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(34),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(0),
      O => \sig_addr_cntr_im0_msh[0]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(37),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[0]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(36),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \sig_addr_cntr_im0_msh[0]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(35),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \sig_addr_cntr_im0_msh[0]_i_6_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555C55"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \out\(34),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \^in\(36),
      O => \sig_addr_cntr_im0_msh[0]_i_7_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(49),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \sig_addr_cntr_im0_msh[12]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(48),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \sig_addr_cntr_im0_msh[12]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(47),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \sig_addr_cntr_im0_msh[12]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(46),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \sig_addr_cntr_im0_msh[12]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(41),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \sig_addr_cntr_im0_msh[4]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(40),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \sig_addr_cntr_im0_msh[4]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(39),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \sig_addr_cntr_im0_msh[4]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(38),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[4]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(45),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \sig_addr_cntr_im0_msh[8]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(44),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \sig_addr_cntr_im0_msh[8]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(43),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \sig_addr_cntr_im0_msh[8]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(42),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[8]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_addr_cntr_im0_msh[0]_i_3_n_0\,
      O(3) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[0]_i_4_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[0]_i_5_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[0]_i_6_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[0]_i_7_n_0\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[12]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[12]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[12]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[12]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\,
      CO(3) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[4]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[4]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[4]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[4]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\,
      CO(3) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[8]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[8]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[8]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      O => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      O => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_addr_aligned_ireg1,
      I2 => sig_first_xfer_im0,
      O => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(18),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(28),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(29),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(30),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(31),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(32),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => Q(0),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \^in\(36),
      I4 => sig_pop_xfer_reg0_out,
      O => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(33),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => p_1_in(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(19),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(20),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(21),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(22),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(23),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(24),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(25),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(26),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(27),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => p_1_in_0,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(18),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(28),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(29),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(30),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(31),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(32),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(33),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(34),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(35),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(36),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(37),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(19),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(38),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(39),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(40),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(41),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(42),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(43),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(44),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(45),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(46),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(47),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(20),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(48),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(49),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(21),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(22),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(23),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(24),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(25),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(26),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(27),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_adjusted_addr_incr_im1(0)
    );
\sig_adjusted_addr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_adjusted_addr_incr_im1(1)
    );
\sig_adjusted_addr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999966696666666"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_adjusted_addr_incr_im1(2)
    );
\sig_adjusted_addr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8884777"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      I4 => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      O => sig_adjusted_addr_incr_im1(3)
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017771777FFFF"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(4),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I4 => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\,
      O => sig_adjusted_addr_incr_im1(4)
    );
\sig_adjusted_addr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7F808F808F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(5),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I4 => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\,
      I5 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      O => sig_adjusted_addr_incr_im1(5)
    );
\sig_adjusted_addr_incr_ireg2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      O => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I1 => sel0(0),
      I2 => sel0(9),
      I3 => sel0(8),
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => \^sig_init_reg\
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I1 => sel0(9),
      I2 => sel0(8),
      I3 => sel0(0),
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1_i_3_n_0,
      I1 => sel0(2),
      I2 => sel0(3),
      I3 => sel0(1),
      O => sig_brst_cnt_eq_zero_ireg1_i_2_n_0
    );
sig_brst_cnt_eq_zero_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(5),
      I3 => sel0(4),
      O => sig_brst_cnt_eq_zero_ireg1_i_3_n_0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_init_reg\
    );
sig_btt_cntr_im00_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_cntr_im00_carry_n_0,
      CO(2) => sig_btt_cntr_im00_carry_n_1,
      CO(1) => sig_btt_cntr_im00_carry_n_2,
      CO(0) => sig_btt_cntr_im00_carry_n_3,
      CYINIT => '1',
      DI(3) => \sig_btt_cntr_im0_reg_n_0_[3]\,
      DI(2) => \sig_btt_cntr_im0_reg_n_0_[2]\,
      DI(1) => \sig_btt_cntr_im0_reg_n_0_[1]\,
      DI(0) => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O(3 downto 0) => sig_btt_cntr_im00(3 downto 0),
      S(3) => sig_btt_cntr_im00_carry_i_1_n_0,
      S(2) => sig_btt_cntr_im00_carry_i_2_n_0,
      S(1) => sig_btt_cntr_im00_carry_i_3_n_0,
      S(0) => sig_btt_cntr_im00_carry_i_4_n_0
    );
\sig_btt_cntr_im00_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_cntr_im00_carry_n_0,
      CO(3) => \sig_btt_cntr_im00_carry__0_n_0\,
      CO(2) => \sig_btt_cntr_im00_carry__0_n_1\,
      CO(1) => \sig_btt_cntr_im00_carry__0_n_2\,
      CO(0) => \sig_btt_cntr_im00_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => sel0(1 downto 0),
      DI(1) => \sig_btt_cntr_im0_reg_n_0_[5]\,
      DI(0) => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O(3 downto 0) => sig_btt_cntr_im00(7 downto 4),
      S(3) => \sig_btt_cntr_im00_carry__0_i_1_n_0\,
      S(2) => \sig_btt_cntr_im00_carry__0_i_2_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__0_i_3_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__0_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(1),
      O => \sig_btt_cntr_im00_carry__0_i_1_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(0),
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \sig_btt_cntr_im00_carry__0_i_2_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \sig_btt_cntr_im00_carry__0_i_3_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \sig_btt_cntr_im00_carry__0_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im00_carry__0_n_0\,
      CO(3) => \sig_btt_cntr_im00_carry__1_n_0\,
      CO(2) => \sig_btt_cntr_im00_carry__1_n_1\,
      CO(1) => \sig_btt_cntr_im00_carry__1_n_2\,
      CO(0) => \sig_btt_cntr_im00_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(5 downto 2),
      O(3 downto 0) => sig_btt_cntr_im00(11 downto 8),
      S(3) => \sig_btt_cntr_im00_carry__1_i_1_n_0\,
      S(2) => \sig_btt_cntr_im00_carry__1_i_2_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__1_i_3_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__1_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(5),
      O => \sig_btt_cntr_im00_carry__1_i_1_n_0\
    );
\sig_btt_cntr_im00_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(4),
      O => \sig_btt_cntr_im00_carry__1_i_2_n_0\
    );
\sig_btt_cntr_im00_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(3),
      O => \sig_btt_cntr_im00_carry__1_i_3_n_0\
    );
\sig_btt_cntr_im00_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(2),
      O => \sig_btt_cntr_im00_carry__1_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im00_carry__1_n_0\,
      CO(3) => \NLW_sig_btt_cntr_im00_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr_im00_carry__2_n_1\,
      CO(1) => \sig_btt_cntr_im00_carry__2_n_2\,
      CO(0) => \sig_btt_cntr_im00_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sel0(8 downto 6),
      O(3 downto 0) => sig_btt_cntr_im00(15 downto 12),
      S(3) => \sig_btt_cntr_im00_carry__2_i_1_n_0\,
      S(2) => \sig_btt_cntr_im00_carry__2_i_2_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__2_i_3_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__2_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(9),
      O => \sig_btt_cntr_im00_carry__2_i_1_n_0\
    );
\sig_btt_cntr_im00_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(8),
      O => \sig_btt_cntr_im00_carry__2_i_2_n_0\
    );
\sig_btt_cntr_im00_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(7),
      O => \sig_btt_cntr_im00_carry__2_i_3_n_0\
    );
\sig_btt_cntr_im00_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(6),
      O => \sig_btt_cntr_im00_carry__2_i_4_n_0\
    );
sig_btt_cntr_im00_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => sig_btt_cntr_im00_carry_i_1_n_0
    );
sig_btt_cntr_im00_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => sig_btt_cntr_im00_carry_i_2_n_0
    );
sig_btt_cntr_im00_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => sig_btt_cntr_im00_carry_i_3_n_0
    );
sig_btt_cntr_im00_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => sig_btt_cntr_im00_carry_i_4_n_0
    );
\sig_btt_cntr_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(0),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(0),
      O => \sig_btt_cntr_im0[0]_i_1_n_0\
    );
\sig_btt_cntr_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(10),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(10),
      O => \sig_btt_cntr_im0[10]_i_1_n_0\
    );
\sig_btt_cntr_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(11),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(11),
      O => \sig_btt_cntr_im0[11]_i_1_n_0\
    );
\sig_btt_cntr_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(12),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(12),
      O => \sig_btt_cntr_im0[12]_i_1_n_0\
    );
\sig_btt_cntr_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(13),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(13),
      O => \sig_btt_cntr_im0[13]_i_1_n_0\
    );
\sig_btt_cntr_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(14),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(14),
      O => \sig_btt_cntr_im0[14]_i_1_n_0\
    );
\sig_btt_cntr_im0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(15),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(15),
      O => \sig_btt_cntr_im0[15]_i_1_n_0\
    );
\sig_btt_cntr_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(1),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(1),
      O => \sig_btt_cntr_im0[1]_i_1_n_0\
    );
\sig_btt_cntr_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(2),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(2),
      O => \sig_btt_cntr_im0[2]_i_1_n_0\
    );
\sig_btt_cntr_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(3),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(3),
      O => \sig_btt_cntr_im0[3]_i_1_n_0\
    );
\sig_btt_cntr_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(4),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(4),
      O => \sig_btt_cntr_im0[4]_i_1_n_0\
    );
\sig_btt_cntr_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(5),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(5),
      O => \sig_btt_cntr_im0[5]_i_1_n_0\
    );
\sig_btt_cntr_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(6),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(6),
      O => \sig_btt_cntr_im0[6]_i_1_n_0\
    );
\sig_btt_cntr_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(7),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(7),
      O => \sig_btt_cntr_im0[7]_i_1_n_0\
    );
\sig_btt_cntr_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(8),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(8),
      O => \sig_btt_cntr_im0[8]_i_1_n_0\
    );
\sig_btt_cntr_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(9),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => sig_btt_cntr_im00(9),
      O => \sig_btt_cntr_im0[9]_i_1_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[0]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[10]_i_1_n_0\,
      Q => sel0(4),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[11]_i_1_n_0\,
      Q => sel0(5),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[12]_i_1_n_0\,
      Q => sel0(6),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[13]_i_1_n_0\,
      Q => sel0(7),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[14]_i_1_n_0\,
      Q => sel0(8),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[15]_i_1_n_0\,
      Q => sel0(9),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[1]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[2]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[3]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[4]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[5]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[6]_i_1_n_0\,
      Q => sel0(0),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[7]_i_1_n_0\,
      Q => sel0(1),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[8]_i_1_n_0\,
      Q => sel0(2),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[9]_i_1_n_0\,
      Q => sel0(3),
      R => \^sig_init_reg\
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1_i_2_n_0,
      I1 => sig_btt_eq_b2mbaa_ireg1_i_3_n_0,
      I2 => sig_addr_aligned_im0,
      I3 => sig_brst_cnt_eq_zero_im0,
      I4 => sig_btt_eq_b2mbaa_ireg1_i_4_n_0,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_2_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      O => sig_btt_eq_b2mbaa_ireg1_i_3_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_4_n_0
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_init_reg\
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa_im01,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_1,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_2,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_3,
      CYINIT => '0',
      DI(3) => sig_addr_aligned_im0,
      DI(2) => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,
      DI(1) => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,
      DI(0) => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,
      S(2) => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,
      S(1) => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,
      S(0) => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"045145D3"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_mbaa_addr_cntr_slice_im0(5),
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00015554015557FC"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"145C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      O => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => \^sig_init_reg\
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^in\(36),
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \^sig_calc_error_pushed\,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => \^sig_calc_error_pushed\,
      R => \^sig_init_reg\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_reg_reg_0,
      Q => \^in\(36),
      R => \^sig_init_reg\
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAAE"
    )
        port map (
      I0 => \^sig_mstr2addr_cmd_valid\,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_wr_fifo_1,
      I5 => \^sig_init_reg\,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAAE"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_wr_fifo_0,
      I5 => \^sig_init_reg\,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0FF8888"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => FIFO_Full_reg_0,
      I3 => sig_inhibit_rdy_n,
      I4 => \^sig_mstr2sf_cmd_valid\,
      I5 => \^sig_init_reg\,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      O => sig_sm_ld_xfer_reg_ns
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => \^sig_mstr2sf_cmd_valid\,
      R => '0'
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_calc_error_reg0,
      I2 => sig_pop_xfer_reg0_out,
      I3 => \^sig_init_reg\,
      O => sig_first_xfer_im0_i_1_n_0
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_first_xfer_im0_i_1_n_0,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_sm_pop_input_reg,
      I2 => \^sig_init_reg\,
      O => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^in\(36),
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      O => sig_calc_error_reg0
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(16),
      Q => \^in\(35),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => \out\(17),
      Q => sig_mstr2sf_eof,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF2"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => sig_calc_error_reg0,
      I2 => \^sig_init_reg\,
      I3 => sig_sm_pop_input_reg,
      I4 => \^sig_calc_error_pushed\,
      O => sig_input_reg_empty_i_1_n_0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_input_reg_empty_i_1_n_0,
      Q => \^sig_input_reg_empty\,
      R => '0'
    );
sig_last_addr_offset_im2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_last_addr_offset_im2__0\(2)
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF0202"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_xfer_reg_empty,
      I4 => sig_ld_xfer_reg,
      I5 => \^sig_init_reg\,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAAE"
    )
        port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pop_xfer_reg0_out,
      I5 => \^sig_init_reg\,
      O => sig_ld_xfer_reg_tmp_i_1_n_0
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_tmp_i_1_n_0,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => \^sig_init_reg\,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => \^sig_init_reg\
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => sig_parent_done,
      I1 => sig_ld_xfer_reg_tmp,
      I2 => \^sig_mstr2data_sequential\,
      I3 => sig_calc_error_reg0,
      I4 => \^sig_init_reg\,
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      O => \sig_predict_addr_lsh_ireg3[11]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      O => \sig_predict_addr_lsh_ireg3[11]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => \sig_predict_addr_lsh_ireg3[11]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O => \sig_predict_addr_lsh_ireg3[11]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in_0,
      O => \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(11 downto 8),
      S(3) => \sig_predict_addr_lsh_ireg3[11]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[11]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[11]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[11]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(15 downto 12),
      S(3) => \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(3 downto 0),
      O(3 downto 0) => sig_predict_addr_lsh_im2(3 downto 0),
      S(3) => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(1 downto 0) => sig_mbaa_addr_cntr_slice_im0(5 downto 4),
      O(3 downto 0) => sig_predict_addr_lsh_im2(7 downto 4),
      S(3) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      R => \^sig_init_reg\
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A181"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      I3 => \^sig_calc_error_pushed\,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => \^sig_sm_halt_reg\,
      S => \^sig_init_reg\
    );
sig_sm_ld_calc1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800083008"
    )
        port map (
      I0 => sig_calc_error_reg0,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_parent_done,
      I5 => \^sig_calc_error_pushed\,
      O => sig_sm_ld_calc1_reg_ns
    );
sig_sm_ld_calc1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc1_reg_ns,
      Q => sig_sm_ld_calc1_reg,
      R => \^sig_init_reg\
    );
sig_sm_ld_calc2_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_pcc_sm_state(1),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      O => sig_sm_ld_calc2_reg_ns
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_init_reg\
    );
sig_sm_ld_calc3_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      O => sig_sm_ld_calc3_reg_ns
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc3_reg_ns,
      Q => sig_sm_ld_calc3_reg,
      R => \^sig_init_reg\
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_parent_done,
      I3 => \^sig_calc_error_pushed\,
      I4 => sig_pcc_sm_state(1),
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^sig_init_reg\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_init_reg\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_init_reg\
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(2),
      Q => sig_strbgen_addr_ireg2(2),
      R => \^sig_init_reg\
    );
\sig_strbgen_bytes_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_strbgen_bytes_ireg2(3),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => sig_sm_ld_calc2_reg,
      I4 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      O => \sig_strbgen_bytes_ireg2[0]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_strbgen_bytes_ireg2(3),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_sm_ld_calc2_reg,
      I4 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      O => \sig_strbgen_bytes_ireg2[1]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_strbgen_bytes_ireg2(3),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I3 => sig_sm_ld_calc2_reg,
      I4 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      O => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => sig_strbgen_bytes_ireg2(3),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8888AA8A"
    )
        port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \sig_strbgen_bytes_ireg2[3]_i_3_n_0\,
      I2 => sig_first_xfer_im0,
      I3 => sig_addr_aligned_ireg1,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      O => sig_strbgen_bytes_ireg2(3)
    );
\sig_strbgen_bytes_ireg2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFA00CCCCFA00"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(5),
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_bytes_to_mbaa_ireg1(3),
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => \sig_strbgen_bytes_ireg2[3]_i_3_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[0]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[1]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_last_addr_offset_im2__0\(2),
      Q => sig_xfer_end_strb_ireg3(4),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(5),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(6),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(7),
      R => \^sig_init_reg\
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000001FE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => sig_xfer_len_eq_0_ireg3_i_1_n_0
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_len_eq_0_ireg3_i_1_n_0,
      Q => sig_xfer_len_eq_0_ireg3,
      R => \^sig_init_reg\
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3A"
    )
        port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \^sig_init_reg\,
      O => sig_xfer_reg_empty_i_1_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_xfer_reg_empty_i_1_n_0,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => sig_strbgen_addr_ireg2(2),
      O => \I_STRT_STRB_GEN/lsig_start_vect\(0)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033333332"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => sig_xfer_strt_strb_im2(1)
    );
\sig_xfer_strt_strb_ireg3[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0FA8"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057777777"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFBC"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\,
      I4 => sig_strbgen_addr_ireg2(2),
      O => sig_xfer_strt_strb_im2(3)
    );
\sig_xfer_strt_strb_ireg3[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37FF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA88"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => sig_strbgen_addr_ireg2(0),
      O => \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5757575746420202"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111555555757575E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777762222020"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151515557776767E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5777FFFF76220000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => sig_strbgen_addr_ireg2(2),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"173717765676566E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFEA880000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => sig_strbgen_addr_ireg2(2),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"377636663666766E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => sig_strbgen_addr_ireg2(0),
      O => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \I_STRT_STRB_GEN/lsig_start_vect\(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(2),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(4),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(5),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(6),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \I_STRT_STRB_GEN/lsig_end_vect\(7),
      Q => sig_xfer_strt_strb_ireg3(7),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\,
      O => \I_STRT_STRB_GEN/lsig_end_vect\(7),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_rd_status_cntl is
  port (
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_push_rd_sts_reg : in STD_LOGIC;
    sig_rd_sts_reg_full0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_coelsc_reg_full_reg : in STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_rd_status_cntl : entity is "axi_datamover_rd_status_cntl";
end system_axi_vdma_0_0_axi_datamover_rd_status_cntl;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_rd_status_cntl is
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal \^sig_rd_sts_slverr_reg_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  sig_rd_sts_slverr_reg_reg_0(2 downto 0) <= \^sig_rd_sts_slverr_reg_reg_0\(2 downto 0);
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rd_sts_slverr_reg_reg_0\(1),
      I1 => sig_data2rsc_decerr,
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(1),
      R => sig_inhibit_rdy_n_reg
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(0),
      R => sig_inhibit_rdy_n_reg
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_coelsc_reg_full_reg,
      Q => sig_rsc2data_ready,
      S => sig_inhibit_rdy_n_reg
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_reg_full0,
      Q => sig_rsc2stat_status_valid,
      R => sig_inhibit_rdy_n_reg
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(2),
      R => sig_inhibit_rdy_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_rst2all_stop_request_0 : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    datamover_idle_reg : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    s_soft_reset_i_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[3]\ : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_reset : entity is "axi_datamover_reset";
end system_axi_vdma_0_0_axi_datamover_reset;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_reset is
  signal \^s2mm_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_halt_cmplt_i_1_n_0 : STD_LOGIC;
  signal \^sig_rst2all_stop_request_0\ : STD_LOGIC;
  signal \^sig_stream_rst\ : STD_LOGIC;
begin
  s2mm_halt_cmplt <= \^s2mm_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_rst2all_stop_request_0 <= \^sig_rst2all_stop_request_0\;
  sig_stream_rst <= \^sig_stream_rst\;
\datamover_idle_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF88"
    )
        port map (
      I0 => \^s2mm_halt_cmplt\,
      I1 => s2mm_halt,
      I2 => s2mm_dmacr(0),
      I3 => datamover_idle_2,
      O => datamover_idle_reg
    );
\sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_soft_reset_i_reg,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88800000"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[3]\,
      I1 => sig_halt_reg_dly3,
      I2 => \sig_addr_posted_cntr_reg[2]\,
      I3 => sig_next_calc_error_reg,
      I4 => sig_halt_reg,
      I5 => \^s2mm_halt_cmplt\,
      O => sig_halt_cmplt_i_1_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_1_n_0,
      Q => \^s2mm_halt_cmplt\,
      R => \^sig_stream_rst\
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rst2all_stop_request_0\,
      I1 => sig_halt_reg,
      O => sig_halt_reg_reg
    );
sig_m_valid_dup_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_init_reg,
      O => sig_m_valid_out_reg
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halt_i_reg,
      Q => \^sig_rst2all_stop_request_0\,
      R => \^sig_stream_rst\
    );
\sig_strb_reg_out[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => \^sig_stream_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_reset_20 is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    p_75_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_halt : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_reset_20 : entity is "axi_datamover_reset";
end system_axi_vdma_0_0_axi_datamover_reset_20;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_reset_20 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mm2s_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_halt_cmplt_i_1_n_0 : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  mm2s_halt_cmplt <= \^mm2s_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => \^sr\(0)
    );
datamover_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3A0"
    )
        port map (
      I0 => \^mm2s_halt_cmplt\,
      I1 => p_75_out(0),
      I2 => mm2s_halt,
      I3 => datamover_idle,
      O => datamover_idle_reg
    );
\sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444445"
    )
        port map (
      I0 => sig_calc_error_reg_reg,
      I1 => sig_next_calc_error_reg,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      I5 => \^mm2s_halt_cmplt\,
      O => sig_halt_cmplt_i_1_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_1_n_0,
      Q => \^mm2s_halt_cmplt\,
      R => \^sr\(0)
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halt_i_reg,
      Q => sig_rst2all_stop_request,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_skid2mm_buf is
  port (
    \out\ : out STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_data2skid_wlast : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    sig_first_dbeat_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_strb_reg_out_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_skid2mm_buf : entity is "axi_datamover_skid2mm_buf";
end system_axi_vdma_0_0_axi_datamover_skid2mm_buf;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_skid2mm_buf is
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__1_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axi_s2mm_wvalid <= sig_m_valid_out;
  \out\ <= sig_s_ready_dup;
  \sig_dbeat_cntr_reg[7]\ <= sig_s_ready_out;
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axi_s2mm_wdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axi_s2mm_wdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axi_s2mm_wdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axi_s2mm_wdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axi_s2mm_wdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axi_s2mm_wdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axi_s2mm_wdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axi_s2mm_wdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axi_s2mm_wdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axi_s2mm_wdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axi_s2mm_wdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axi_s2mm_wdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axi_s2mm_wdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axi_s2mm_wdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axi_s2mm_wdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axi_s2mm_wdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axi_s2mm_wdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axi_s2mm_wdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axi_s2mm_wdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axi_s2mm_wdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axi_s2mm_wdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axi_s2mm_wdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axi_s2mm_wdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axi_s2mm_wdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axi_s2mm_wdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => m_axi_s2mm_wdata(32),
      R => '0'
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => m_axi_s2mm_wdata(33),
      R => '0'
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => m_axi_s2mm_wdata(34),
      R => '0'
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => m_axi_s2mm_wdata(35),
      R => '0'
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => m_axi_s2mm_wdata(36),
      R => '0'
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => m_axi_s2mm_wdata(37),
      R => '0'
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => m_axi_s2mm_wdata(38),
      R => '0'
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => m_axi_s2mm_wdata(39),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axi_s2mm_wdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => m_axi_s2mm_wdata(40),
      R => '0'
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => m_axi_s2mm_wdata(41),
      R => '0'
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => m_axi_s2mm_wdata(42),
      R => '0'
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => m_axi_s2mm_wdata(43),
      R => '0'
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => m_axi_s2mm_wdata(44),
      R => '0'
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => m_axi_s2mm_wdata(45),
      R => '0'
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => m_axi_s2mm_wdata(46),
      R => '0'
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => m_axi_s2mm_wdata(47),
      R => '0'
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => m_axi_s2mm_wdata(48),
      R => '0'
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => m_axi_s2mm_wdata(49),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axi_s2mm_wdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => m_axi_s2mm_wdata(50),
      R => '0'
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => m_axi_s2mm_wdata(51),
      R => '0'
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => m_axi_s2mm_wdata(52),
      R => '0'
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => m_axi_s2mm_wdata(53),
      R => '0'
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => m_axi_s2mm_wdata(54),
      R => '0'
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => m_axi_s2mm_wdata(55),
      R => '0'
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => m_axi_s2mm_wdata(56),
      R => '0'
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => m_axi_s2mm_wdata(57),
      R => '0'
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => m_axi_s2mm_wdata(58),
      R => '0'
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => m_axi_s2mm_wdata(59),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axi_s2mm_wdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => m_axi_s2mm_wdata(60),
      R => '0'
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => m_axi_s2mm_wdata(61),
      R => '0'
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => m_axi_s2mm_wdata(62),
      R => '0'
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => m_axi_s2mm_wdata(63),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axi_s2mm_wdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axi_s2mm_wdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axi_s2mm_wdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axi_s2mm_wdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(32),
      Q => sig_data_skid_reg(32),
      R => '0'
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(33),
      Q => sig_data_skid_reg(33),
      R => '0'
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(34),
      Q => sig_data_skid_reg(34),
      R => '0'
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(35),
      Q => sig_data_skid_reg(35),
      R => '0'
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(36),
      Q => sig_data_skid_reg(36),
      R => '0'
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(37),
      Q => sig_data_skid_reg(37),
      R => '0'
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(38),
      Q => sig_data_skid_reg(38),
      R => '0'
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(39),
      Q => sig_data_skid_reg(39),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(40),
      Q => sig_data_skid_reg(40),
      R => '0'
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(41),
      Q => sig_data_skid_reg(41),
      R => '0'
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(42),
      Q => sig_data_skid_reg(42),
      R => '0'
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(43),
      Q => sig_data_skid_reg(43),
      R => '0'
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(44),
      Q => sig_data_skid_reg(44),
      R => '0'
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(45),
      Q => sig_data_skid_reg(45),
      R => '0'
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(46),
      Q => sig_data_skid_reg(46),
      R => '0'
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(47),
      Q => sig_data_skid_reg(47),
      R => '0'
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(48),
      Q => sig_data_skid_reg(48),
      R => '0'
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(49),
      Q => sig_data_skid_reg(49),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(50),
      Q => sig_data_skid_reg(50),
      R => '0'
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(51),
      Q => sig_data_skid_reg(51),
      R => '0'
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(52),
      Q => sig_data_skid_reg(52),
      R => '0'
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(53),
      Q => sig_data_skid_reg(53),
      R => '0'
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(54),
      Q => sig_data_skid_reg(54),
      R => '0'
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(55),
      Q => sig_data_skid_reg(55),
      R => '0'
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(56),
      Q => sig_data_skid_reg(56),
      R => '0'
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(57),
      Q => sig_data_skid_reg(57),
      R => '0'
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(58),
      Q => sig_data_skid_reg(58),
      R => '0'
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(59),
      Q => sig_data_skid_reg(59),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(60),
      Q => sig_data_skid_reg(60),
      R => '0'
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(61),
      Q => sig_data_skid_reg(61),
      R => '0'
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(62),
      Q => sig_data_skid_reg(62),
      R => '0'
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(63),
      Q => sig_data_skid_reg(63),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axi_s2mm_wlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data2skid_wlast,
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004CFF00000000"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_m_valid_dup,
      I2 => sig_s_ready_dup,
      I3 => sig_halt_reg_reg,
      I4 => sig_init_reg,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
\sig_s_ready_dup_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEEEFE"
    )
        port map (
      I0 => sig_init_reg,
      I1 => m_axi_s2mm_wready,
      I2 => sig_s_ready_dup,
      I3 => sig_m_valid_dup,
      I4 => sig_halt_reg_reg,
      O => \sig_s_ready_dup_i_1__1_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[7]_0\(0),
      Q => m_axi_s2mm_wstrb(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[7]_0\(1),
      Q => m_axi_s2mm_wstrb(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[7]_0\(2),
      Q => m_axi_s2mm_wstrb(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[7]_0\(3),
      Q => m_axi_s2mm_wstrb(3),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[7]_0\(4),
      Q => m_axi_s2mm_wstrb(4),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[7]_0\(5),
      Q => m_axi_s2mm_wstrb(5),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[7]_0\(6),
      Q => m_axi_s2mm_wstrb(6),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[7]_0\(7),
      Q => m_axi_s2mm_wstrb(7),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_first_dbeat_reg(0),
      Q => Q(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_first_dbeat_reg(1),
      Q => Q(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_first_dbeat_reg(2),
      Q => Q(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_first_dbeat_reg(3),
      Q => Q(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_first_dbeat_reg(4),
      Q => Q(4),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_first_dbeat_reg(5),
      Q => Q(5),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_first_dbeat_reg(6),
      Q => Q(6),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_first_dbeat_reg(7),
      Q => Q(7),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    \GEN_INDET_BTT.lsig_eop_reg_reg\ : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 67 downto 0 );
    \GEN_INDET_BTT.lsig_eop_reg_reg_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_reg_out_reg[65]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_strb_reg_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_data_fifo_data_out : in STD_LOGIC_VECTOR ( 73 downto 0 );
    hold_ff_q : in STD_LOGIC;
    \gpregsm1.user_valid_reg\ : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    lsig_end_of_cmd_reg : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_s_ready_dup_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_skid_buf : entity is "axi_datamover_skid_buf";
end system_axi_vdma_0_0_axi_datamover_skid_buf;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_skid_buf is
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_ibtt2wdc_eop : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ <= sig_s_ready_out;
  \GEN_INDET_BTT.lsig_eop_reg_reg\ <= sig_m_valid_out;
  Q(67 downto 0) <= \^q\(67 downto 0);
  \out\ <= sig_s_ready_dup;
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_next_calc_error_reg_reg,
      O => E(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_next_calc_error_reg_reg,
      I2 => \^q\(67),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_next_calc_error_reg_reg,
      I2 => \^q\(66),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_next_calc_error_reg_reg,
      I2 => \^q\(65),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_next_calc_error_reg_reg,
      I2 => \^q\(64),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0\,
      DI(2) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0\,
      DI(1) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0\,
      DI(0) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0\,
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\GEN_INDET_BTT.lsig_eop_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_next_calc_error_reg_reg,
      I2 => sig_ibtt2wdc_eop,
      I3 => lsig_eop_reg,
      O => \GEN_INDET_BTT.lsig_eop_reg_reg_0\
    );
\sig_data_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(66),
      O => sig_data_skid_mux_out(66)
    );
\sig_data_reg_out[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_next_calc_error_reg_reg,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(67),
      O => sig_data_skid_mux_out(67)
    );
\sig_data_reg_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => \^q\(0),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => \^q\(10),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => \^q\(11),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => \^q\(12),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => \^q\(13),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => \^q\(14),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => \^q\(15),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => \^q\(16),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => \^q\(17),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => \^q\(18),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => \^q\(19),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => \^q\(1),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => \^q\(20),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => \^q\(21),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => \^q\(22),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => \^q\(23),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => \^q\(24),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => \^q\(25),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => \^q\(26),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => \^q\(27),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => \^q\(28),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => \^q\(29),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => \^q\(2),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => \^q\(30),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => \^q\(31),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => \^q\(32),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => \^q\(33),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => \^q\(34),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => \^q\(35),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => \^q\(36),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => \^q\(37),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => \^q\(38),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => \^q\(39),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => \^q\(3),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => \^q\(40),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => \^q\(41),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => \^q\(42),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => \^q\(43),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => \^q\(44),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => \^q\(45),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => \^q\(46),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => \^q\(47),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => \^q\(48),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => \^q\(49),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => \^q\(4),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => \^q\(50),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => \^q\(51),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => \^q\(52),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => \^q\(53),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => \^q\(54),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => \^q\(55),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => \^q\(56),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => \^q\(57),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => \^q\(58),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => \^q\(59),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => \^q\(5),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => \^q\(60),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => \^q\(61),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => \^q\(62),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => \^q\(63),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_s_ready_dup_reg_0(0),
      Q => \^q\(64),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_s_ready_dup_reg_0(1),
      Q => \^q\(65),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(66),
      Q => \^q\(66),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(67),
      Q => \^q\(67),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => \^q\(6),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => \^q\(7),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => \^q\(8),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => \^q\(9),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(0),
      Q => sig_data_skid_reg(0),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(10),
      Q => sig_data_skid_reg(10),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(11),
      Q => sig_data_skid_reg(11),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(12),
      Q => sig_data_skid_reg(12),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(13),
      Q => sig_data_skid_reg(13),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(14),
      Q => sig_data_skid_reg(14),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(15),
      Q => sig_data_skid_reg(15),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(16),
      Q => sig_data_skid_reg(16),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(17),
      Q => sig_data_skid_reg(17),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(18),
      Q => sig_data_skid_reg(18),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(19),
      Q => sig_data_skid_reg(19),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(1),
      Q => sig_data_skid_reg(1),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(20),
      Q => sig_data_skid_reg(20),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(21),
      Q => sig_data_skid_reg(21),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(22),
      Q => sig_data_skid_reg(22),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(23),
      Q => sig_data_skid_reg(23),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(24),
      Q => sig_data_skid_reg(24),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(25),
      Q => sig_data_skid_reg(25),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(26),
      Q => sig_data_skid_reg(26),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(27),
      Q => sig_data_skid_reg(27),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(28),
      Q => sig_data_skid_reg(28),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(29),
      Q => sig_data_skid_reg(29),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(2),
      Q => sig_data_skid_reg(2),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(30),
      Q => sig_data_skid_reg(30),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(31),
      Q => sig_data_skid_reg(31),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(32),
      Q => sig_data_skid_reg(32),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(33),
      Q => sig_data_skid_reg(33),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(34),
      Q => sig_data_skid_reg(34),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(35),
      Q => sig_data_skid_reg(35),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(36),
      Q => sig_data_skid_reg(36),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(37),
      Q => sig_data_skid_reg(37),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(38),
      Q => sig_data_skid_reg(38),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(39),
      Q => sig_data_skid_reg(39),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(3),
      Q => sig_data_skid_reg(3),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(40),
      Q => sig_data_skid_reg(40),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(41),
      Q => sig_data_skid_reg(41),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(42),
      Q => sig_data_skid_reg(42),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(43),
      Q => sig_data_skid_reg(43),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(44),
      Q => sig_data_skid_reg(44),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(45),
      Q => sig_data_skid_reg(45),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(46),
      Q => sig_data_skid_reg(46),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(47),
      Q => sig_data_skid_reg(47),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(48),
      Q => sig_data_skid_reg(48),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(49),
      Q => sig_data_skid_reg(49),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(4),
      Q => sig_data_skid_reg(4),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(50),
      Q => sig_data_skid_reg(50),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(51),
      Q => sig_data_skid_reg(51),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(52),
      Q => sig_data_skid_reg(52),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(53),
      Q => sig_data_skid_reg(53),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(54),
      Q => sig_data_skid_reg(54),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(55),
      Q => sig_data_skid_reg(55),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(56),
      Q => sig_data_skid_reg(56),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(57),
      Q => sig_data_skid_reg(57),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(58),
      Q => sig_data_skid_reg(58),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(59),
      Q => sig_data_skid_reg(59),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(5),
      Q => sig_data_skid_reg(5),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(60),
      Q => sig_data_skid_reg(60),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(61),
      Q => sig_data_skid_reg(61),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(62),
      Q => sig_data_skid_reg(62),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(63),
      Q => sig_data_skid_reg(63),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(0),
      Q => \sig_data_reg_out_reg[65]_0\(0),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(1),
      Q => \sig_data_reg_out_reg[65]_0\(1),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(2),
      Q => sig_data_skid_reg(66),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(3),
      Q => sig_data_skid_reg(67),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(6),
      Q => sig_data_skid_reg(6),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(7),
      Q => sig_data_skid_reg(7),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(8),
      Q => sig_data_skid_reg(8),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(9),
      Q => sig_data_skid_reg(9),
      R => sig_stream_rst
    );
\sig_last_reg_out_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(72),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => sig_ibtt2wdc_tlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(72),
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFA00000000"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_next_calc_error_reg_reg,
      I2 => hold_ff_q,
      I3 => \gpregsm1.user_valid_reg\,
      I4 => sig_s_ready_dup,
      I5 => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      O => \sig_m_valid_dup_i_1__2_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__2_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__2_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
\sig_s_ready_dup_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF57FFFFFF00FF"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => hold_ff_q,
      I2 => \gpregsm1.user_valid_reg\,
      I3 => sig_next_calc_error_reg_reg,
      I4 => sig_init_reg,
      I5 => sig_s_ready_dup,
      O => \sig_s_ready_dup_i_1__0_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(64),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(65),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(66),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(67),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(68),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(4),
      O => sig_strb_skid_mux_out(4)
    );
\sig_strb_reg_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(69),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(5),
      O => sig_strb_skid_mux_out(5)
    );
\sig_strb_reg_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(70),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(6),
      O => sig_strb_skid_mux_out(6)
    );
\sig_strb_reg_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(71),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(7),
      O => sig_strb_skid_mux_out(7)
    );
\sig_strb_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(73),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(8),
      O => sig_strb_skid_mux_out(8)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => \sig_strb_reg_out_reg[7]_0\(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => \sig_strb_reg_out_reg[7]_0\(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => \sig_strb_reg_out_reg[7]_0\(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => \sig_strb_reg_out_reg[7]_0\(3),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(4),
      Q => \sig_strb_reg_out_reg[7]_0\(4),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(5),
      Q => \sig_strb_reg_out_reg[7]_0\(5),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(6),
      Q => \sig_strb_reg_out_reg[7]_0\(6),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(7),
      Q => \sig_strb_reg_out_reg[7]_0\(7),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(8),
      Q => sig_ibtt2wdc_eop,
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(64),
      Q => sig_strb_skid_reg(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(65),
      Q => sig_strb_skid_reg(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(66),
      Q => sig_strb_skid_reg(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(67),
      Q => sig_strb_skid_reg(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(68),
      Q => sig_strb_skid_reg(4),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(69),
      Q => sig_strb_skid_reg(5),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(70),
      Q => sig_strb_skid_reg(6),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(71),
      Q => sig_strb_skid_reg(7),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(73),
      Q => sig_strb_skid_reg(8),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_slice is
  port (
    slice_insert_valid : out STD_LOGIC;
    ld_btt_cntr_reg2_reg : out STD_LOGIC;
    sig_tstrb_fifo_rdy : out STD_LOGIC;
    sig_valid_fifo_ld12_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \storage_data_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_dre2ibtt_tlast_reg_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    ld_btt_cntr_reg1 : in STD_LOGIC;
    sig_btt_cntr0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_btt_eq_0 : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_curr_strt_offset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ld_btt_cntr_reg3 : in STD_LOGIC;
    \sig_max_first_increment_reg[2]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sig_max_first_increment_reg[0]\ : in STD_LOGIC;
    \sig_max_first_increment_reg[1]\ : in STD_LOGIC;
    sig_curr_eof_reg : in STD_LOGIC;
    sig_fifo_mssai : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_slice : entity is "axi_datamover_slice";
end system_axi_vdma_0_0_axi_datamover_slice;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_slice is
  signal \I_SCATTER_STROBE_GEN/lsig_end_vect\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \I_SCATTER_STROBE_GEN/lsig_start_vect\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \areset_d_reg_n_0_[0]\ : STD_LOGIC;
  signal m_valid_i_i_1_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal sig_stbgen_tstrb : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sig_tstrb_fifo_data_in : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \^sig_tstrb_fifo_rdy\ : STD_LOGIC;
  signal sig_tstrb_fifo_valid : STD_LOGIC;
  signal \^sig_valid_fifo_ld12_out\ : STD_LOGIC;
  signal \^slice_insert_valid\ : STD_LOGIC;
  signal \storage_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \storage_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \storage_data[6]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \storage_data[0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \storage_data[1]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \storage_data[2]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \storage_data[3]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \storage_data[5]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \storage_data[7]_i_1\ : label is "soft_lutpair251";
begin
  sig_tstrb_fifo_rdy <= \^sig_tstrb_fifo_rdy\;
  sig_valid_fifo_ld12_out <= \^sig_valid_fifo_ld12_out\;
  slice_insert_valid <= \^slice_insert_valid\;
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \areset_d_reg_n_0_[0]\,
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \areset_d_reg_n_0_[0]\,
      Q => p_1_in,
      R => '0'
    );
ld_btt_cntr_reg2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200E200E2"
    )
        port map (
      I0 => ld_btt_cntr_reg2,
      I1 => \^sig_tstrb_fifo_rdy\,
      I2 => ld_btt_cntr_reg1,
      I3 => sig_btt_cntr0,
      I4 => CO(0),
      I5 => \^sig_valid_fifo_ld12_out\,
      O => ld_btt_cntr_reg2_reg
    );
m_valid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EECE"
    )
        port map (
      I0 => \^slice_insert_valid\,
      I1 => sig_tstrb_fifo_valid,
      I2 => sig_inhibit_rdy_n,
      I3 => FIFO_Full_reg,
      I4 => p_1_in,
      O => m_valid_i_i_1_n_0
    );
m_valid_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => sig_btt_eq_0,
      I1 => ld_btt_cntr_reg3,
      I2 => ld_btt_cntr_reg2,
      O => sig_tstrb_fifo_valid
    );
m_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => m_valid_i_i_1_n_0,
      Q => \^slice_insert_valid\,
      R => '0'
    );
\sig_btt_cntr[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => sig_btt_eq_0,
      I1 => \^sig_valid_fifo_ld12_out\,
      I2 => sig_cmd_full,
      I3 => sig_sm_ld_dre_cmd,
      O => E(0)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(15),
      I1 => \out\(14),
      O => \storage_data_reg[8]_0\(3)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(13),
      I1 => \out\(12),
      O => \storage_data_reg[8]_0\(2)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(10),
      O => \storage_data_reg[8]_0\(1)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(8),
      O => \storage_data_reg[8]_0\(0)
    );
sig_btt_lteq_max_first_incr0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => \sig_max_first_increment_reg[2]\,
      O => DI(1)
    );
sig_btt_lteq_max_first_incr0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sig_max_first_increment_reg[0]\,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \sig_max_first_increment_reg[1]\,
      O => DI(0)
    );
sig_btt_lteq_max_first_incr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(7),
      I1 => \out\(6),
      O => S(3)
    );
sig_btt_lteq_max_first_incr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(4),
      O => S(2)
    );
sig_btt_lteq_max_first_incr0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \sig_max_first_increment_reg[2]\,
      I1 => \out\(2),
      I2 => \out\(3),
      O => S(1)
    );
sig_btt_lteq_max_first_incr0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sig_max_first_increment_reg[1]\,
      I1 => \out\(1),
      I2 => \sig_max_first_increment_reg[0]\,
      I3 => \out\(0),
      O => S(0)
    );
\storage_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_curr_strt_offset(1),
      I1 => sig_curr_strt_offset(0),
      O => \I_SCATTER_STROBE_GEN/lsig_start_vect\(0)
    );
\storage_data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \storage_data[6]_i_2_n_0\,
      I1 => Q(1),
      I2 => sig_curr_strt_offset(0),
      I3 => sig_curr_strt_offset(1),
      O => sig_stbgen_tstrb(1)
    );
\storage_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555E0FF"
    )
        port map (
      I0 => sig_curr_strt_offset(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \storage_data[6]_i_2_n_0\,
      I4 => sig_curr_strt_offset(1),
      O => sig_stbgen_tstrb(2)
    );
\storage_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFF80FF"
    )
        port map (
      I0 => sig_curr_strt_offset(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \storage_data[6]_i_2_n_0\,
      I4 => sig_curr_strt_offset(1),
      O => \I_SCATTER_STROBE_GEN/lsig_end_vect\(3)
    );
\storage_data[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_fifo_mssai(0),
      I1 => CO(0),
      O => sig_tstrb_fifo_data_in(4)
    );
\storage_data[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_fifo_mssai(1),
      I1 => CO(0),
      O => sig_tstrb_fifo_data_in(5)
    );
\storage_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020202020A020A0"
    )
        port map (
      I0 => \^sig_valid_fifo_ld12_out\,
      I1 => sig_curr_strt_offset(1),
      I2 => \storage_data[6]_i_2_n_0\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => sig_curr_strt_offset(0),
      O => sig_tstrb_fifo_data_in(6)
    );
\storage_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \storage_data[6]_i_3_n_0\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(5),
      I4 => Q(4),
      I5 => \storage_data[6]_i_4_n_0\,
      O => \storage_data[6]_i_2_n_0\
    );
\storage_data[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(7),
      I3 => Q(6),
      O => \storage_data[6]_i_3_n_0\
    );
\storage_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(12),
      I3 => Q(13),
      I4 => Q(15),
      I5 => Q(14),
      O => \storage_data[6]_i_4_n_0\
    );
\storage_data[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => sig_curr_eof_reg,
      O => sig_tstrb_fifo_data_in(7)
    );
\storage_data[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => ld_btt_cntr_reg2,
      I1 => ld_btt_cntr_reg3,
      I2 => sig_btt_eq_0,
      I3 => \^sig_tstrb_fifo_rdy\,
      O => \^sig_valid_fifo_ld12_out\
    );
\storage_data[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00101111"
    )
        port map (
      I0 => p_1_in,
      I1 => \areset_d_reg_n_0_[0]\,
      I2 => sig_inhibit_rdy_n,
      I3 => FIFO_Full_reg,
      I4 => \^slice_insert_valid\,
      O => \^sig_tstrb_fifo_rdy\
    );
\storage_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_valid_fifo_ld12_out\,
      D => \I_SCATTER_STROBE_GEN/lsig_start_vect\(0),
      Q => sig_dre2ibtt_tlast_reg_reg(0),
      R => '0'
    );
\storage_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_valid_fifo_ld12_out\,
      D => sig_stbgen_tstrb(1),
      Q => sig_dre2ibtt_tlast_reg_reg(1),
      R => '0'
    );
\storage_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_valid_fifo_ld12_out\,
      D => sig_stbgen_tstrb(2),
      Q => sig_dre2ibtt_tlast_reg_reg(2),
      R => '0'
    );
\storage_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_valid_fifo_ld12_out\,
      D => \I_SCATTER_STROBE_GEN/lsig_end_vect\(3),
      Q => sig_dre2ibtt_tlast_reg_reg(3),
      R => '0'
    );
\storage_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_valid_fifo_ld12_out\,
      D => sig_tstrb_fifo_data_in(4),
      Q => sig_dre2ibtt_tlast_reg_reg(4),
      R => '0'
    );
\storage_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_valid_fifo_ld12_out\,
      D => sig_tstrb_fifo_data_in(5),
      Q => sig_dre2ibtt_tlast_reg_reg(5),
      R => '0'
    );
\storage_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_valid_fifo_ld12_out\,
      D => sig_tstrb_fifo_data_in(6),
      Q => sig_dre2ibtt_tlast_reg_reg(6),
      R => '0'
    );
\storage_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_valid_fifo_ld12_out\,
      D => sig_tstrb_fifo_data_in(7),
      Q => sig_dre2ibtt_tlast_reg_reg(7),
      R => '0'
    );
\storage_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_valid_fifo_ld12_out\,
      D => CO(0),
      Q => sig_dre2ibtt_tlast_reg_reg(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_strb_gen2 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_strb_gen2 : entity is "axi_datamover_strb_gen2";
end system_axi_vdma_0_0_axi_datamover_strb_gen2;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_strb_gen2 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[1]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[2]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[4]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[5]_i_1\ : label is "soft_lutpair266";
begin
\sig_next_strt_strb_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      O => D(0)
    );
\sig_next_strt_strb_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \out\(0),
      O => D(1)
    );
\sig_next_strt_strb_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(2),
      O => D(2)
    );
\sig_next_strt_strb_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_cmdsts_if is
  port (
    \cmnds_queued_reg[0]\ : out STD_LOGIC;
    err_i_reg_0 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : out STD_LOGIC;
    stop_reg : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    \sig_addr_cntr_lsh_kh_reg[31]\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    mm2s_prmry_resetn : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_75_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_81_out : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : in STD_LOGIC;
    frame_sync_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 48 downto 0 );
    zero_hsize_err : in STD_LOGIC;
    zero_vsize_err : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_cmdsts_if : entity is "axi_vdma_cmdsts_if";
end system_axi_vdma_0_0_axi_vdma_cmdsts_if;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_cmdsts_if is
  signal \^cmnds_queued_reg[0]\ : STD_LOGIC;
  signal err_i_i_1_n_0 : STD_LOGIC;
  signal \^err_i_reg_0\ : STD_LOGIC;
  signal p_58_out : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal \^stop_reg\ : STD_LOGIC;
begin
  \cmnds_queued_reg[0]\ <= \^cmnds_queued_reg[0]\;
  err_i_reg_0 <= \^err_i_reg_0\;
  stop_reg <= \^stop_reg\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => mm2s_halt,
      I1 => p_75_out(0),
      I2 => \^stop_reg\,
      I3 => p_81_out,
      I4 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      I5 => frame_sync_reg,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\
    );
\INFERRED_GEN.cnt_i[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cmnds_queued_reg[0]\,
      I1 => \INFERRED_GEN.cnt_i_reg[2]_2\(0),
      O => \INFERRED_GEN.cnt_i_reg[1]\
    );
\I_DMA_REGISTER/dma_decerr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_59_out,
      I1 => dma_decerr_reg_0,
      O => dma_decerr_reg
    );
\I_DMA_REGISTER/dma_slverr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_58_out,
      I1 => dma_slverr_reg_0,
      O => dma_slverr_reg
    );
decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i_reg[2]\,
      Q => p_59_out,
      R => prmry_reset2
    );
err_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_58_out,
      I1 => zero_hsize_err,
      I2 => zero_vsize_err,
      I3 => \^err_i_reg_0\,
      I4 => p_59_out,
      I5 => \^stop_reg\,
      O => err_i_i_1_n_0
    );
err_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err_i_i_1_n_0,
      Q => \^stop_reg\,
      R => prmry_reset2
    );
interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i_reg[2]_1\,
      Q => \^err_i_reg_0\,
      R => prmry_reset2
    );
\s_axis_cmd_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(0),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(0),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(10),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(10),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(11),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(11),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(12),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(12),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(13),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(13),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(14),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(14),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(15),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(15),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(1),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(1),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(16),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(16),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(2),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(2),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(17),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(17),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(18),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(18),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(19),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(19),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(20),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(20),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(21),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(21),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(22),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(22),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(23),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(23),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(24),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(24),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(3),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(3),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(25),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(25),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(26),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(26),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(27),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(27),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(28),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(28),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(29),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(29),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(30),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(30),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(31),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(31),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(32),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(32),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(33),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(33),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(34),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(34),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(4),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(4),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(35),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(35),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(36),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(36),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(37),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(37),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(38),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(38),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(39),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(39),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(40),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(40),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(41),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(41),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(42),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(42),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(43),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(43),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(44),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(44),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(5),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(5),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(45),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(45),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(46),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(46),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(47),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(47),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(48),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(48),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(6),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(6),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(7),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(7),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(8),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(8),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(9),
      Q => \sig_addr_cntr_lsh_kh_reg[31]\(9),
      R => SR(0)
    );
s_axis_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\,
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\,
      R => SR(0)
    );
slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i_reg[2]_0\,
      Q => p_58_out,
      R => prmry_reset2
    );
stop_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^stop_reg\,
      I1 => p_81_out,
      O => stop_i
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_prmry_resetn,
      Q => \^cmnds_queued_reg[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_vdma_cmdsts_if__parameterized0\ is
  port (
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    err_i_reg_0 : out STD_LOGIC;
    lsize_mismatch_err : out STD_LOGIC;
    lsize_more_mismatch_err : out STD_LOGIC;
    \vert_count_reg[0]\ : out STD_LOGIC;
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    stop_i : out STD_LOGIC;
    stop_reg : out STD_LOGIC;
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg\ : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    \sig_input_addr_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    \out\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    halted_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : in STD_LOGIC;
    flag_to_repeat_after_fsize_less_err : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    repeat_frame : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 48 downto 0 );
    zero_vsize_err : in STD_LOGIC;
    zero_hsize_err : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_vdma_cmdsts_if__parameterized0\ : entity is "axi_vdma_cmdsts_if";
end \system_axi_vdma_0_0_axi_vdma_cmdsts_if__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_vdma_cmdsts_if__parameterized0\ is
  signal \^dynamic_master_mode_frame_cnt.repeat_frame_nmbr_reg[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \err_i_i_1__0_n_0\ : STD_LOGIC;
  signal \^err_i_reg_0\ : STD_LOGIC;
  signal \^lsize_mismatch_err\ : STD_LOGIC;
  signal \^lsize_more_mismatch_err\ : STD_LOGIC;
  signal s2mm_dma_decerr_set : STD_LOGIC;
  signal s2mm_dma_slverr_set : STD_LOGIC;
  signal \^stop_reg\ : STD_LOGIC;
begin
  \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(0) <= \^dynamic_master_mode_frame_cnt.repeat_frame_nmbr_reg[4]\(0);
  err_i_reg_0 <= \^err_i_reg_0\;
  lsize_mismatch_err <= \^lsize_mismatch_err\;
  lsize_more_mismatch_err <= \^lsize_more_mismatch_err\;
  stop_reg <= \^stop_reg\;
\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => repeat_frame,
      I1 => \^dynamic_master_mode_frame_cnt.repeat_frame_nmbr_reg[4]\(0),
      I2 => \out\,
      I3 => valid_frame_sync_d2,
      I4 => flag_to_repeat_after_fsize_less_err,
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\,
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^lsize_mismatch_err\,
      I3 => \^lsize_more_mismatch_err\,
      O => \^dynamic_master_mode_frame_cnt.repeat_frame_nmbr_reg[4]\(0)
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_9_out,
      Q => \^lsize_more_mismatch_err\,
      R => SR(0)
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_12_out,
      Q => \^lsize_mismatch_err\,
      R => SR(0)
    );
\I_DMA_REGISTER/dma_decerr_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s2mm_dma_decerr_set,
      I1 => dma_decerr_reg_0,
      O => dma_decerr_reg
    );
\I_DMA_REGISTER/dma_slverr_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s2mm_dma_slverr_set,
      I1 => dma_slverr_reg_0,
      O => dma_slverr_reg
    );
decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i_reg[2]\,
      Q => s2mm_dma_decerr_set,
      R => SR(0)
    );
\err_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s2mm_dma_decerr_set,
      I1 => s2mm_dma_slverr_set,
      I2 => \^err_i_reg_0\,
      I3 => zero_vsize_err,
      I4 => zero_hsize_err,
      I5 => \^stop_reg\,
      O => \err_i_i_1__0_n_0\
    );
err_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \err_i_i_1__0_n_0\,
      Q => \^stop_reg\,
      R => SR(0)
    );
interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i_reg[2]_1\,
      Q => \^err_i_reg_0\,
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(0),
      Q => \sig_input_addr_reg_reg[31]\(0),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(10),
      Q => \sig_input_addr_reg_reg[31]\(10),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(11),
      Q => \sig_input_addr_reg_reg[31]\(11),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(12),
      Q => \sig_input_addr_reg_reg[31]\(12),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(13),
      Q => \sig_input_addr_reg_reg[31]\(13),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(14),
      Q => \sig_input_addr_reg_reg[31]\(14),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(15),
      Q => \sig_input_addr_reg_reg[31]\(15),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(1),
      Q => \sig_input_addr_reg_reg[31]\(1),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(16),
      Q => \sig_input_addr_reg_reg[31]\(16),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(2),
      Q => \sig_input_addr_reg_reg[31]\(2),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(17),
      Q => \sig_input_addr_reg_reg[31]\(17),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(18),
      Q => \sig_input_addr_reg_reg[31]\(18),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(19),
      Q => \sig_input_addr_reg_reg[31]\(19),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(20),
      Q => \sig_input_addr_reg_reg[31]\(20),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(21),
      Q => \sig_input_addr_reg_reg[31]\(21),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(22),
      Q => \sig_input_addr_reg_reg[31]\(22),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(23),
      Q => \sig_input_addr_reg_reg[31]\(23),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(24),
      Q => \sig_input_addr_reg_reg[31]\(24),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(3),
      Q => \sig_input_addr_reg_reg[31]\(3),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(25),
      Q => \sig_input_addr_reg_reg[31]\(25),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(26),
      Q => \sig_input_addr_reg_reg[31]\(26),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(27),
      Q => \sig_input_addr_reg_reg[31]\(27),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(28),
      Q => \sig_input_addr_reg_reg[31]\(28),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(29),
      Q => \sig_input_addr_reg_reg[31]\(29),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(30),
      Q => \sig_input_addr_reg_reg[31]\(30),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(31),
      Q => \sig_input_addr_reg_reg[31]\(31),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(32),
      Q => \sig_input_addr_reg_reg[31]\(32),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(33),
      Q => \sig_input_addr_reg_reg[31]\(33),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(34),
      Q => \sig_input_addr_reg_reg[31]\(34),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(4),
      Q => \sig_input_addr_reg_reg[31]\(4),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(35),
      Q => \sig_input_addr_reg_reg[31]\(35),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(36),
      Q => \sig_input_addr_reg_reg[31]\(36),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(37),
      Q => \sig_input_addr_reg_reg[31]\(37),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(38),
      Q => \sig_input_addr_reg_reg[31]\(38),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(39),
      Q => \sig_input_addr_reg_reg[31]\(39),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(40),
      Q => \sig_input_addr_reg_reg[31]\(40),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(41),
      Q => \sig_input_addr_reg_reg[31]\(41),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(42),
      Q => \sig_input_addr_reg_reg[31]\(42),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(43),
      Q => \sig_input_addr_reg_reg[31]\(43),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(44),
      Q => \sig_input_addr_reg_reg[31]\(44),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(5),
      Q => \sig_input_addr_reg_reg[31]\(5),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(45),
      Q => \sig_input_addr_reg_reg[31]\(45),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(46),
      Q => \sig_input_addr_reg_reg[31]\(46),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(47),
      Q => \sig_input_addr_reg_reg[31]\(47),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(48),
      Q => \sig_input_addr_reg_reg[31]\(48),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(6),
      Q => \sig_input_addr_reg_reg[31]\(6),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(7),
      Q => \sig_input_addr_reg_reg[31]\(7),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(8),
      Q => \sig_input_addr_reg_reg[31]\(8),
      R => halted_reg(0)
    );
\s_axis_cmd_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(9),
      Q => \sig_input_addr_reg_reg[31]\(9),
      R => halted_reg(0)
    );
s_axis_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\,
      Q => \vert_count_reg[0]\,
      R => halted_reg(0)
    );
slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i_reg[2]_0\,
      Q => s2mm_dma_slverr_set,
      R => SR(0)
    );
\stop_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^stop_reg\,
      I1 => s2mm_soft_reset,
      O => stop_i
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \out\,
      Q => m_axis_s2mm_sts_tready,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_fsync_gen is
  port (
    p_28_out : out STD_LOGIC;
    mask_fsync_out_i : out STD_LOGIC;
    p_50_out : out STD_LOGIC;
    prmry_in_xored : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    p_75_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    prmry_reset2 : in STD_LOGIC;
    p_41_out : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_in_d1_cdc_from : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_fsync_gen : entity is "axi_vdma_fsync_gen";
end system_axi_vdma_0_0_axi_vdma_fsync_gen;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_fsync_gen is
  signal \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0\ : STD_LOGIC;
  signal all_idle_d1 : STD_LOGIC;
  signal all_idle_d2 : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal \^p_28_out\ : STD_LOGIC;
  signal \p_8_out__0\ : STD_LOGIC;
begin
  p_28_out <= \^p_28_out\;
\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_28_out\,
      I1 => p_51_out,
      O => p_50_out
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_27_out,
      I1 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GEN_FREE_RUN_MODE.all_idle_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_41_out,
      Q => all_idle_d1,
      R => prmry_reset2
    );
\GEN_FREE_RUN_MODE.all_idle_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => all_idle_d1,
      Q => all_idle_d2,
      R => prmry_reset2
    );
\GEN_FREE_RUN_MODE.frame_sync_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \p_8_out__0\,
      Q => \^p_28_out\,
      R => prmry_reset2
    );
\GEN_FREE_RUN_MODE.frame_sync_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_2_out,
      Q => p_27_out,
      R => prmry_reset2
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0\,
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(7),
      O => p_4_out
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => Q(0),
      I1 => p_75_out(1),
      I2 => \^p_28_out\,
      I3 => p_51_out,
      I4 => Q(1),
      I5 => Q(2),
      O => \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0\
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_resetn_i_reg,
      Q => mask_fsync_out_i,
      R => '0'
    );
p_8_out: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => all_idle_d2,
      I1 => all_idle_d1,
      I2 => p_75_out(0),
      O => \p_8_out__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_vdma_fsync_gen__parameterized0\ is
  port (
    mask_fsync_out_i : out STD_LOGIC;
    prmry_in_xored : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    p_in_d1_cdc_from : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    s2mm_valid_video_prmtrs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_vdma_fsync_gen__parameterized0\ : entity is "axi_vdma_fsync_gen";
end \system_axi_vdma_0_0_axi_vdma_fsync_gen__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_vdma_fsync_gen__parameterized0\ is
  signal \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0\ : STD_LOGIC;
  signal s2mm_dmac2cdc_fsync_out : STD_LOGIC;
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s2mm_dmac2cdc_fsync_out,
      I1 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_2_out,
      Q => s2mm_dmac2cdc_fsync_out,
      R => SR(0)
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0\,
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(7),
      O => p_4_out
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => Q(0),
      I1 => \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4]\(0),
      I2 => s2mm_cdc2dmac_fsync,
      I3 => s2mm_valid_video_prmtrs,
      I4 => Q(1),
      I5 => Q(2),
      O => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0\
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_resetn_i_reg,
      Q => mask_fsync_out_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_genlock_mux is
  port (
    data2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_genlock_mux : entity is "axi_vdma_genlock_mux";
end system_axi_vdma_0_0_axi_vdma_genlock_mux;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_genlock_mux is
  signal \frame_ptr_out_reg_n_0_[2]\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr[1]_i_1\ : label is "soft_lutpair84";
begin
\DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_3_out(1),
      I1 => p_3_out(0),
      O => D(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_out(1),
      O => D(1)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.dm_mstr_reverse_order_d1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \frame_ptr_out_reg_n_0_[2]\,
      O => data2
    );
\frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\(0),
      Q => p_3_out(0),
      R => SR(0)
    );
\frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\(1),
      Q => p_3_out(1),
      R => SR(0)
    );
\frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\(2),
      Q => \frame_ptr_out_reg_n_0_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_genlock_mux_47 is
  port (
    data2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prmry_reset2 : in STD_LOGIC;
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_genlock_mux_47 : entity is "axi_vdma_genlock_mux";
end system_axi_vdma_0_0_axi_vdma_genlock_mux_47;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_genlock_mux_47 is
  signal \frame_ptr_out_reg_n_0_[2]\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr[1]_i_1\ : label is "soft_lutpair40";
begin
\DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_3_out(1),
      I1 => p_3_out(0),
      O => D(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_out(1),
      O => D(1)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.ds_mstr_reverse_order_d1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \frame_ptr_out_reg_n_0_[2]\,
      O => data2
    );
\frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\(0),
      Q => p_3_out(0),
      R => prmry_reset2
    );
\frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\(1),
      Q => p_3_out(1),
      R => prmry_reset2
    );
\frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\(2),
      Q => \frame_ptr_out_reg_n_0_[2]\,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_vdma_greycoder__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_vdma_greycoder__parameterized0\ : entity is "axi_vdma_greycoder";
end \system_axi_vdma_0_0_axi_vdma_greycoder__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_vdma_greycoder__parameterized0\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[1]_i_1\ : label is "soft_lutpair41";
begin
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => D(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_vdma_greycoder__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_vdma_greycoder__parameterized1\ : entity is "axi_vdma_greycoder";
end \system_axi_vdma_0_0_axi_vdma_greycoder__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_vdma_greycoder__parameterized1\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[1]_i_1\ : label is "soft_lutpair85";
begin
\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => D(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_intrpt is
  port (
    ch1_delay_cnt_en : out STD_LOGIC;
    ch1_dly_irq_set : out STD_LOGIC;
    ch2_delay_cnt_en : out STD_LOGIC;
    ch2_dly_irq_set : out STD_LOGIC;
    mm2s_ioc_irq_set : out STD_LOGIC;
    ch2_irqthresh_decr_mask_sig : out STD_LOGIC;
    s2mm_ioc_irq_set : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\ : out STD_LOGIC;
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg\ : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_resetn_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\ : in STD_LOGIC;
    ch1_delay_zero : in STD_LOGIC;
    p_21_out : in STD_LOGIC;
    p_75_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_13_out : in STD_LOGIC;
    ch2_delay_zero : in STD_LOGIC;
    s2mm_packet_sof : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_6_out : in STD_LOGIC;
    s2mm_tstvect_fsync : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    prmry_resetn_i_reg_0 : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    p_4_out_0 : in STD_LOGIC;
    mask_fsync_out_i_1 : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : in STD_LOGIC;
    prmry_resetn_i_reg_1 : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_intrpt : entity is "axi_vdma_intrpt";
end system_axi_vdma_0_0_axi_vdma_intrpt;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_intrpt is
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal L : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ch1_delay_cnt_en\ : STD_LOGIC;
  signal ch1_dly_fast_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ch1_dly_fast_incr : STD_LOGIC;
  signal ch1_ioc_irq_set_i : STD_LOGIC;
  signal \^ch2_delay_cnt_en\ : STD_LOGIC;
  signal ch2_dly_fast_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ch2_dly_fast_incr : STD_LOGIC;
  signal ch2_ioc_irq_set_i : STD_LOGIC;
  signal \^ch2_irqthresh_decr_mask_sig\ : STD_LOGIC;
  signal \^mm2s_ioc_irq_set\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s2mm_ioc_irq_set\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7\ : label is "soft_lutpair100";
begin
  \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\(7 downto 0) <= \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7 downto 0);
  \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(7 downto 0) <= \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(7 downto 0);
  \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0\(7 downto 0) <= \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  ch1_delay_cnt_en <= \^ch1_delay_cnt_en\;
  ch2_delay_cnt_en <= \^ch2_delay_cnt_en\;
  ch2_irqthresh_decr_mask_sig <= \^ch2_irqthresh_decr_mask_sig\;
  mm2s_ioc_irq_set <= \^mm2s_ioc_irq_set\;
  s2mm_ioc_irq_set <= \^s2mm_ioc_irq_set\;
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
        port map (
      I0 => p_4_out,
      I1 => \out\,
      I2 => mask_fsync_out_i,
      I3 => \^mm2s_ioc_irq_set\,
      O => \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
        port map (
      I0 => p_4_out_0,
      I1 => prmry_resetn_i_reg_0,
      I2 => mask_fsync_out_i_1,
      I3 => \^s2mm_ioc_irq_set\,
      O => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => L(1),
      I1 => L(0),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\,
      O => ch1_dly_fast_cnt(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\,
      O => ch1_dly_fast_cnt(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => L(5),
      I1 => L(3),
      I2 => L(2),
      I3 => L(4),
      I4 => L(6),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => L(2),
      I1 => L(0),
      I2 => L(1),
      O => ch1_dly_fast_cnt(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(2),
      I3 => L(3),
      O => ch1_dly_fast_cnt(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      O => ch1_dly_fast_cnt(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(4),
      I3 => L(2),
      I4 => L(3),
      I5 => L(5),
      O => ch1_dly_fast_cnt(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\,
      I1 => L(5),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      I5 => L(6),
      O => ch1_dly_fast_cnt(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(0),
      Q => L(0),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(1),
      Q => L(1),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(2),
      Q => L(2),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(3),
      Q => L(3),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(4),
      Q => L(4),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(5),
      Q => L(5),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(6),
      Q => L(6),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => L(6),
      I1 => L(4),
      I2 => L(2),
      I3 => L(3),
      I4 => L(5),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\,
      O => ch1_dly_fast_incr
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_incr,
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\,
      Q => \^ch1_delay_cnt_en\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => plusOp(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\,
      I1 => \^q\(6),
      O => plusOp(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBBBFBB"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\,
      I1 => \^ch1_delay_cnt_en\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\,
      I5 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\,
      I2 => \^q\(7),
      O => plusOp(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(0),
      Q => \^q\(0),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(1),
      Q => \^q\(1),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(2),
      Q => \^q\(2),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(3),
      Q => \^q\(3),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(4),
      Q => \^q\(4),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(5),
      Q => \^q\(5),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(6),
      Q => \^q\(6),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(7),
      Q => \^q\(7),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => ch1_delay_zero,
      I1 => p_21_out,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\,
      O => p_26_out
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => p_75_out(15),
      I2 => \^q\(6),
      I3 => p_75_out(14),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\,
      I1 => \^q\(1),
      I2 => p_75_out(9),
      I3 => \^q\(0),
      I4 => p_75_out(8),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => p_75_out(12),
      I2 => \^q\(3),
      I3 => p_75_out(11),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => p_75_out(13),
      I2 => \^q\(2),
      I3 => p_75_out(10),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_26_out,
      Q => ch1_dly_irq_set,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ch1_ioc_irq_set_i,
      I1 => p_54_out,
      I2 => \out\,
      I3 => p_13_out,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0\,
      O => ch1_ioc_irq_set_i
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\,
      Q => \^mm2s_ioc_irq_set\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_75_out(0),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      O => p_2_in(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I2 => p_75_out(1),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      O => p_2_in(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I3 => p_75_out(2),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      O => p_2_in(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I4 => p_75_out(3),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      O => p_2_in(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\,
      I2 => p_75_out(4),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      O => p_2_in(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\,
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I3 => p_75_out(5),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      O => p_2_in(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\,
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I4 => p_75_out(6),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      O => p_2_in(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      I3 => p_75_out(7),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      O => p_2_in(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I4 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I5 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0\,
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I4 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I5 => p_13_out,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(0),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      S => prmry_reset2
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(1),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      R => prmry_reset2
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(2),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      R => prmry_reset2
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(3),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      R => prmry_reset2
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(4),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      R => prmry_reset2
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(5),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      R => prmry_reset2
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(6),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      R => prmry_reset2
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(7),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      R => prmry_reset2
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\,
      O => ch2_dly_fast_cnt(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\,
      O => ch2_dly_fast_cnt(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      O => ch2_dly_fast_cnt(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      O => ch2_dly_fast_cnt(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      O => ch2_dly_fast_cnt(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      O => ch2_dly_fast_cnt(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\,
      O => ch2_dly_fast_cnt(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(0),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(1),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(2),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      S => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(3),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      S => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(4),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      S => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(5),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      S => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(6),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\,
      S => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0\,
      O => ch2_dly_fast_incr
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_incr,
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\,
      Q => \^ch2_delay_cnt_en\,
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      O => \plusOp__0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      O => \plusOp__0\(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      O => \plusOp__0\(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      O => \plusOp__0\(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      I4 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(4),
      O => \plusOp__0\(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      I4 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(4),
      I5 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(5),
      O => \plusOp__0\(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0\,
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(6),
      O => \plusOp__0\(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBBBFBB"
    )
        port map (
      I0 => prmry_resetn_i_reg_1,
      I1 => \^ch2_delay_cnt_en\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\,
      I5 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(6),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0\,
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(7),
      O => \plusOp__0\(7)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      I4 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(4),
      I5 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(5),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => \plusOp__0\(0),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => \plusOp__0\(1),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => \plusOp__0\(2),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => \plusOp__0\(3),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => \plusOp__0\(4),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(4),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => \plusOp__0\(5),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(5),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => \plusOp__0\(6),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(6),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => \plusOp__0\(7),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(7),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => ch2_delay_zero,
      I1 => s2mm_packet_sof,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\,
      O => p_12_out
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(7),
      I1 => s2mm_dmacr(15),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(6),
      I3 => s2mm_dmacr(14),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\,
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I2 => s2mm_dmacr(9),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I4 => s2mm_dmacr(8),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(4),
      I1 => s2mm_dmacr(12),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      I3 => s2mm_dmacr(11),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(5),
      I1 => s2mm_dmacr(13),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      I3 => s2mm_dmacr(10),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_12_out,
      Q => ch2_dly_irq_set,
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => ch2_ioc_irq_set_i,
      I1 => s2mm_tstvect_fsync,
      I2 => \^ch2_irqthresh_decr_mask_sig\,
      I3 => prmry_resetn_i_reg_0,
      I4 => p_6_out,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7_n_0\,
      O => ch2_ioc_irq_set_i
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0\,
      Q => \^s2mm_ioc_irq_set\,
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\,
      Q => \^ch2_irqthresh_decr_mask_sig\,
      R => prmry_resetn_i_reg(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I2 => s2mm_dmacr(1),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I3 => s2mm_dmacr(2),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I4 => s2mm_dmacr(3),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0\,
      I2 => s2mm_dmacr(4),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0\,
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I3 => s2mm_dmacr(5),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0\,
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I4 => s2mm_dmacr(6),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^ch2_irqthresh_decr_mask_sig\,
      I1 => s2mm_tstvect_fsync,
      I2 => p_6_out,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\,
      I3 => s2mm_dmacr(7),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I4 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I5 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7_n_0\,
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I4 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I5 => p_6_out,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      S => prmry_resetn_i_reg(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      R => prmry_resetn_i_reg(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      R => prmry_resetn_i_reg(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      R => prmry_resetn_i_reg(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      R => prmry_resetn_i_reg(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      R => prmry_resetn_i_reg(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      R => prmry_resetn_i_reg(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      R => prmry_resetn_i_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_reg_mux is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_reg_mux : entity is "axi_vdma_reg_mux";
end system_axi_vdma_0_0_axi_vdma_reg_mux;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_reg_mux is
  signal ip2axi_rddata_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ip2axi_rddata_int : signal is std.standard.true;
begin
  ip2axi_rddata_int(31 downto 0) <= in0(31 downto 0);
  \out\(31 downto 0) <= ip2axi_rddata_int(31 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_vdma_reg_mux__parameterized0\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_vdma_reg_mux__parameterized0\ : entity is "axi_vdma_reg_mux";
end \system_axi_vdma_0_0_axi_vdma_reg_mux__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_vdma_reg_mux__parameterized0\ is
  signal ip2axi_rddata_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ip2axi_rddata_int : signal is std.standard.true;
begin
  ip2axi_rddata_int(31 downto 0) <= \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0);
  \out\(31 downto 0) <= ip2axi_rddata_int(31 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_regdirect is
  port (
    p_71_out : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\ : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\ : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    \dmacr_i_reg[0]\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ : in STD_LOGIC;
    \dmacr_i_reg[1]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\ : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    stop : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    halted_reg : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_regdirect : entity is "axi_vdma_regdirect";
end system_axi_vdma_0_0_axi_vdma_regdirect;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_regdirect is
  signal \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^hsize_vid_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ip2axi_rddata_int_inferred_i_60_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_61_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_62_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_63_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_64_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_71_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_72_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_73_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_78_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_79_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_80_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_81_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_82_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_83_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_84_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_85_n_0 : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal \^p_71_out\ : STD_LOGIC;
  signal regdir_idle_i_i_1_n_0 : STD_LOGIC;
  signal run_stop_d1 : STD_LOGIC;
  signal \^stride_vid_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^vsize_vid_reg[12]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
begin
  \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) <= \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(31 downto 0);
  \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(31 downto 0) <= \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(31 downto 0);
  \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0) <= \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(31 downto 0);
  \hsize_vid_reg[15]\(15 downto 0) <= \^hsize_vid_reg[15]\(15 downto 0);
  p_71_out <= \^p_71_out\;
  \stride_vid_reg[15]\(15 downto 0) <= \^stride_vid_reg[15]\(15 downto 0);
  \vsize_vid_reg[12]\(12 downto 0) <= \^vsize_vid_reg[12]\(12 downto 0);
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(0),
      Q => \^stride_vid_reg[15]\(0),
      R => prmry_reset2
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(10),
      Q => \^stride_vid_reg[15]\(10),
      R => prmry_reset2
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(11),
      Q => \^stride_vid_reg[15]\(11),
      R => prmry_reset2
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(12),
      Q => \^stride_vid_reg[15]\(12),
      R => prmry_reset2
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(13),
      Q => \^stride_vid_reg[15]\(13),
      R => prmry_reset2
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(14),
      Q => \^stride_vid_reg[15]\(14),
      R => prmry_reset2
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(15),
      Q => \^stride_vid_reg[15]\(15),
      R => prmry_reset2
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(1),
      Q => \^stride_vid_reg[15]\(1),
      R => prmry_reset2
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(2),
      Q => \^stride_vid_reg[15]\(2),
      R => prmry_reset2
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(3),
      Q => \^stride_vid_reg[15]\(3),
      R => prmry_reset2
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(4),
      Q => \^stride_vid_reg[15]\(4),
      R => prmry_reset2
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(5),
      Q => \^stride_vid_reg[15]\(5),
      R => prmry_reset2
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(6),
      Q => \^stride_vid_reg[15]\(6),
      R => prmry_reset2
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(7),
      Q => \^stride_vid_reg[15]\(7),
      R => prmry_reset2
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(8),
      Q => \^stride_vid_reg[15]\(8),
      R => prmry_reset2
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(9),
      Q => \^stride_vid_reg[15]\(9),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(0),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(0),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(10),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(10),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(11),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(11),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(12),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(12),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(13),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(13),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(14),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(14),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(15),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(15),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(16),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(16),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(17),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(17),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(18),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(18),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(19),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(19),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(1),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(1),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(20),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(20),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(21),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(21),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(22),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(22),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(23),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(23),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(24),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(24),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(25),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(25),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(26),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(26),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(27),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(27),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(28),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(28),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(29),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(29),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(2),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(2),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(30),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(30),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(31),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(31),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(3),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(3),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(4),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(4),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(5),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(5),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(6),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(6),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(7),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(7),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(8),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(8),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(9),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(9),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(0),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(0),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(10),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(10),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(11),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(11),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(12),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(12),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(13),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(13),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(14),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(14),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(15),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(15),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(16),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(16),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(17),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(17),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(18),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(18),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(19),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(19),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(1),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(1),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(20),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(20),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(21),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(21),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(22),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(22),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(23),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(23),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(24),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(24),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(25),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(25),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(26),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(26),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(27),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(27),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(28),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(28),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(29),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(29),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(2),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(2),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(30),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(30),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(31),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(31),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(3),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(3),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(4),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(4),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(5),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(5),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(6),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(6),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(7),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(7),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(8),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(8),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(9),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(9),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(0),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(0),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(10),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(10),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(11),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(11),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(12),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(12),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(13),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(13),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(14),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(14),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(15),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(15),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(16),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(16),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(17),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(17),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(18),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(18),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(19),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(19),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(1),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(1),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(20),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(20),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(21),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(21),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(22),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(22),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(23),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(23),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(24),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(24),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(25),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(25),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(26),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(26),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(27),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(27),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(28),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(28),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(29),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(29),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(2),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(2),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(30),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(30),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(31),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(31),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(3),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(3),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(4),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(4),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(5),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(5),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(6),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(6),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(7),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(7),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(8),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(8),
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(9),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(9),
      R => prmry_reset2
    );
\VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00302020"
    )
        port map (
      I0 => p_70_out,
      I1 => halted_reg,
      I2 => prmry_resetn_i_reg,
      I3 => p_28_out,
      I4 => prmtr_update_complete,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\
    );
ip2axi_rddata_int_inferred_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\,
      I1 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(11),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(11),
      I4 => ip2axi_rddata_int_inferred_i_60_n_0,
      O => in0(7)
    );
ip2axi_rddata_int_inferred_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\,
      I1 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(10),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(10),
      I4 => ip2axi_rddata_int_inferred_i_61_n_0,
      O => in0(6)
    );
ip2axi_rddata_int_inferred_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\,
      I1 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(9),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(9),
      I4 => ip2axi_rddata_int_inferred_i_62_n_0,
      O => in0(5)
    );
ip2axi_rddata_int_inferred_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\,
      I1 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(8),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(8),
      I4 => ip2axi_rddata_int_inferred_i_63_n_0,
      O => in0(4)
    );
ip2axi_rddata_int_inferred_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\,
      I1 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(7),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(7),
      I4 => ip2axi_rddata_int_inferred_i_64_n_0,
      O => in0(3)
    );
ip2axi_rddata_int_inferred_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\,
      I1 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(3),
      I4 => ip2axi_rddata_int_inferred_i_71_n_0,
      O => in0(2)
    );
ip2axi_rddata_int_inferred_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\,
      I1 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(2),
      I4 => ip2axi_rddata_int_inferred_i_72_n_0,
      O => in0(1)
    );
ip2axi_rddata_int_inferred_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\,
      I1 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(1),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(1),
      I4 => ip2axi_rddata_int_inferred_i_73_n_0,
      O => in0(0)
    );
ip2axi_rddata_int_inferred_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACC00"
    )
        port map (
      I0 => \^stride_vid_reg[15]\(15),
      I1 => \^hsize_vid_reg[15]\(15),
      I2 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(15),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\
    );
ip2axi_rddata_int_inferred_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(12),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(12),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I4 => \^vsize_vid_reg[12]\(12),
      I5 => \^stride_vid_reg[15]\(12),
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\
    );
ip2axi_rddata_int_inferred_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_78_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\,
      I2 => Q(4),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      O => ip2axi_rddata_int_inferred_i_60_n_0
    );
ip2axi_rddata_int_inferred_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_79_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\,
      I2 => Q(3),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      O => ip2axi_rddata_int_inferred_i_61_n_0
    );
ip2axi_rddata_int_inferred_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_80_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\,
      I2 => Q(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      O => ip2axi_rddata_int_inferred_i_62_n_0
    );
ip2axi_rddata_int_inferred_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_81_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\,
      I2 => Q(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      O => ip2axi_rddata_int_inferred_i_63_n_0
    );
ip2axi_rddata_int_inferred_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_82_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\,
      I2 => Q(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      O => ip2axi_rddata_int_inferred_i_64_n_0
    );
ip2axi_rddata_int_inferred_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(6),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(6),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I4 => \^vsize_vid_reg[12]\(6),
      I5 => \^stride_vid_reg[15]\(6),
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\
    );
ip2axi_rddata_int_inferred_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(5),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(5),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I4 => \^vsize_vid_reg[12]\(5),
      I5 => \^stride_vid_reg[15]\(5),
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\
    );
ip2axi_rddata_int_inferred_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(4),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I4 => \^vsize_vid_reg[12]\(4),
      I5 => \^stride_vid_reg[15]\(4),
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\
    );
ip2axi_rddata_int_inferred_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_83_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\,
      I2 => \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      O => ip2axi_rddata_int_inferred_i_71_n_0
    );
ip2axi_rddata_int_inferred_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_84_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\,
      I2 => \dmacr_i_reg[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      O => ip2axi_rddata_int_inferred_i_72_n_0
    );
ip2axi_rddata_int_inferred_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_85_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\,
      I2 => \dmacr_i_reg[1]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      O => ip2axi_rddata_int_inferred_i_73_n_0
    );
ip2axi_rddata_int_inferred_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(0),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I4 => \^vsize_vid_reg[12]\(0),
      I5 => \^stride_vid_reg[15]\(0),
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\
    );
ip2axi_rddata_int_inferred_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(11),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(11),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I4 => \^vsize_vid_reg[12]\(11),
      I5 => \^stride_vid_reg[15]\(11),
      O => ip2axi_rddata_int_inferred_i_78_n_0
    );
ip2axi_rddata_int_inferred_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(10),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(10),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I4 => \^vsize_vid_reg[12]\(10),
      I5 => \^stride_vid_reg[15]\(10),
      O => ip2axi_rddata_int_inferred_i_79_n_0
    );
ip2axi_rddata_int_inferred_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(9),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(9),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I4 => \^vsize_vid_reg[12]\(9),
      I5 => \^stride_vid_reg[15]\(9),
      O => ip2axi_rddata_int_inferred_i_80_n_0
    );
ip2axi_rddata_int_inferred_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(8),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(8),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I4 => \^vsize_vid_reg[12]\(8),
      I5 => \^stride_vid_reg[15]\(8),
      O => ip2axi_rddata_int_inferred_i_81_n_0
    );
ip2axi_rddata_int_inferred_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(7),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(7),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I4 => \^vsize_vid_reg[12]\(7),
      I5 => \^stride_vid_reg[15]\(7),
      O => ip2axi_rddata_int_inferred_i_82_n_0
    );
ip2axi_rddata_int_inferred_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(3),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I4 => \^vsize_vid_reg[12]\(3),
      I5 => \^stride_vid_reg[15]\(3),
      O => ip2axi_rddata_int_inferred_i_83_n_0
    );
ip2axi_rddata_int_inferred_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(2),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I4 => \^vsize_vid_reg[12]\(2),
      I5 => \^stride_vid_reg[15]\(2),
      O => ip2axi_rddata_int_inferred_i_84_n_0
    );
ip2axi_rddata_int_inferred_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(1),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(1),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(0),
      I4 => \^vsize_vid_reg[12]\(1),
      I5 => \^stride_vid_reg[15]\(1),
      O => ip2axi_rddata_int_inferred_i_85_n_0
    );
prmtr_updt_complete_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\,
      Q => p_70_out,
      R => '0'
    );
\reg_module_hsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(0),
      Q => \^hsize_vid_reg[15]\(0),
      R => prmry_reset2
    );
\reg_module_hsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(10),
      Q => \^hsize_vid_reg[15]\(10),
      R => prmry_reset2
    );
\reg_module_hsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(11),
      Q => \^hsize_vid_reg[15]\(11),
      R => prmry_reset2
    );
\reg_module_hsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(12),
      Q => \^hsize_vid_reg[15]\(12),
      R => prmry_reset2
    );
\reg_module_hsize_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(13),
      Q => \^hsize_vid_reg[15]\(13),
      R => prmry_reset2
    );
\reg_module_hsize_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(14),
      Q => \^hsize_vid_reg[15]\(14),
      R => prmry_reset2
    );
\reg_module_hsize_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(15),
      Q => \^hsize_vid_reg[15]\(15),
      R => prmry_reset2
    );
\reg_module_hsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(1),
      Q => \^hsize_vid_reg[15]\(1),
      R => prmry_reset2
    );
\reg_module_hsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(2),
      Q => \^hsize_vid_reg[15]\(2),
      R => prmry_reset2
    );
\reg_module_hsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(3),
      Q => \^hsize_vid_reg[15]\(3),
      R => prmry_reset2
    );
\reg_module_hsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(4),
      Q => \^hsize_vid_reg[15]\(4),
      R => prmry_reset2
    );
\reg_module_hsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(5),
      Q => \^hsize_vid_reg[15]\(5),
      R => prmry_reset2
    );
\reg_module_hsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(6),
      Q => \^hsize_vid_reg[15]\(6),
      R => prmry_reset2
    );
\reg_module_hsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(7),
      Q => \^hsize_vid_reg[15]\(7),
      R => prmry_reset2
    );
\reg_module_hsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(8),
      Q => \^hsize_vid_reg[15]\(8),
      R => prmry_reset2
    );
\reg_module_hsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(9),
      Q => \^hsize_vid_reg[15]\(9),
      R => prmry_reset2
    );
\reg_module_vsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(0),
      Q => \^vsize_vid_reg[12]\(0),
      R => prmry_reset2
    );
\reg_module_vsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(10),
      Q => \^vsize_vid_reg[12]\(10),
      R => prmry_reset2
    );
\reg_module_vsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(11),
      Q => \^vsize_vid_reg[12]\(11),
      R => prmry_reset2
    );
\reg_module_vsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(12),
      Q => \^vsize_vid_reg[12]\(12),
      R => prmry_reset2
    );
\reg_module_vsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(1),
      Q => \^vsize_vid_reg[12]\(1),
      R => prmry_reset2
    );
\reg_module_vsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(2),
      Q => \^vsize_vid_reg[12]\(2),
      R => prmry_reset2
    );
\reg_module_vsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(3),
      Q => \^vsize_vid_reg[12]\(3),
      R => prmry_reset2
    );
\reg_module_vsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(4),
      Q => \^vsize_vid_reg[12]\(4),
      R => prmry_reset2
    );
\reg_module_vsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(5),
      Q => \^vsize_vid_reg[12]\(5),
      R => prmry_reset2
    );
\reg_module_vsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(6),
      Q => \^vsize_vid_reg[12]\(6),
      R => prmry_reset2
    );
\reg_module_vsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(7),
      Q => \^vsize_vid_reg[12]\(7),
      R => prmry_reset2
    );
\reg_module_vsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(8),
      Q => \^vsize_vid_reg[12]\(8),
      R => prmry_reset2
    );
\reg_module_vsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(9),
      Q => \^vsize_vid_reg[12]\(9),
      R => prmry_reset2
    );
regdir_idle_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF8AFFFFFFFF"
    )
        port map (
      I0 => \^p_71_out\,
      I1 => run_stop_d1,
      I2 => \dmacr_i_reg[0]\,
      I3 => p_70_out,
      I4 => stop,
      I5 => prmry_resetn_i_reg,
      O => regdir_idle_i_i_1_n_0
    );
regdir_idle_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => regdir_idle_i_i_1_n_0,
      Q => \^p_71_out\,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \dmacr_i_reg[0]\,
      Q => run_stop_d1,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_vdma_regdirect__parameterized0\ is
  port (
    prmry_in_xored : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : out STD_LOGIC;
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_in_d1_cdc_from : in STD_LOGIC;
    halted_reg : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_vdma_regdirect__parameterized0\ : entity is "axi_vdma_regdirect";
end \system_axi_vdma_0_0_axi_vdma_regdirect__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_vdma_regdirect__parameterized0\ is
  signal s2mm_prmtr_updt_complete : STD_LOGIC;
begin
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(0),
      Q => \stride_vid_reg[15]\(0),
      R => SR(0)
    );
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(10),
      Q => \stride_vid_reg[15]\(10),
      R => SR(0)
    );
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(11),
      Q => \stride_vid_reg[15]\(11),
      R => SR(0)
    );
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(12),
      Q => \stride_vid_reg[15]\(12),
      R => SR(0)
    );
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(13),
      Q => \stride_vid_reg[15]\(13),
      R => SR(0)
    );
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(14),
      Q => \stride_vid_reg[15]\(14),
      R => SR(0)
    );
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(15),
      Q => \stride_vid_reg[15]\(15),
      R => SR(0)
    );
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(1),
      Q => \stride_vid_reg[15]\(1),
      R => SR(0)
    );
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(2),
      Q => \stride_vid_reg[15]\(2),
      R => SR(0)
    );
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(3),
      Q => \stride_vid_reg[15]\(3),
      R => SR(0)
    );
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(4),
      Q => \stride_vid_reg[15]\(4),
      R => SR(0)
    );
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(5),
      Q => \stride_vid_reg[15]\(5),
      R => SR(0)
    );
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(6),
      Q => \stride_vid_reg[15]\(6),
      R => SR(0)
    );
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(7),
      Q => \stride_vid_reg[15]\(7),
      R => SR(0)
    );
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(8),
      Q => \stride_vid_reg[15]\(8),
      R => SR(0)
    );
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(9),
      Q => \stride_vid_reg[15]\(9),
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s2mm_prmtr_updt_complete,
      I1 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(0),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(0),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(10),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(10),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(11),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(11),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(12),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(12),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(13),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(13),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(14),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(14),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(15),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(15),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(16),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(16),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(17),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(17),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(18),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(18),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(19),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(19),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(1),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(1),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(20),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(20),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(21),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(21),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(22),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(22),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(23),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(23),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(24),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(24),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(25),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(25),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(26),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(26),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(27),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(27),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(28),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(28),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(29),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(29),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(2),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(2),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(30),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(30),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(31),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(3),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(3),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(4),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(4),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(5),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(5),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(6),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(6),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(7),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(7),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(8),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(8),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(9),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(9),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(0),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(0),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(10),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(10),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(11),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(11),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(12),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(12),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(13),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(13),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(14),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(14),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(15),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(15),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(16),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(16),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(17),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(17),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(18),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(18),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(19),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(19),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(1),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(1),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(20),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(20),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(21),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(21),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(22),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(22),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(23),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(23),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(24),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(24),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(25),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(25),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(26),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(26),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(27),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(27),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(28),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(28),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(29),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(29),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(2),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(2),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(30),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(30),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(31),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(31),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(3),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(3),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(4),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(4),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(5),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(5),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(6),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(6),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(7),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(7),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(8),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(8),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(9),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(9),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(0),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(0),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(10),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(10),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(11),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(11),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(12),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(12),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(13),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(13),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(14),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(14),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(15),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(15),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(16),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(16),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(17),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(17),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(18),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(18),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(19),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(19),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(1),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(1),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(20),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(20),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(21),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(21),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(22),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(22),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(23),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(23),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(24),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(24),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(25),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(25),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(26),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(26),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(27),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(27),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(28),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(28),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(29),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(29),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(2),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(2),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(30),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(30),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(31),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(3),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(3),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(4),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(4),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(5),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(5),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(6),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(6),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(7),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(7),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(8),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(8),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(9),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(9),
      R => SR(0)
    );
\VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00203020"
    )
        port map (
      I0 => s2mm_prmtr_updt_complete,
      I1 => halted_reg,
      I2 => prmry_resetn_i_reg,
      I3 => prmtr_update_complete,
      I4 => s2mm_cdc2dmac_fsync,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\
    );
prmtr_updt_complete_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\,
      Q => s2mm_prmtr_updt_complete,
      R => '0'
    );
\reg_module_hsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(0),
      Q => \hsize_vid_reg[15]\(0),
      R => SR(0)
    );
\reg_module_hsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(10),
      Q => \hsize_vid_reg[15]\(10),
      R => SR(0)
    );
\reg_module_hsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(11),
      Q => \hsize_vid_reg[15]\(11),
      R => SR(0)
    );
\reg_module_hsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(12),
      Q => \hsize_vid_reg[15]\(12),
      R => SR(0)
    );
\reg_module_hsize_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(13),
      Q => \hsize_vid_reg[15]\(13),
      R => SR(0)
    );
\reg_module_hsize_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(14),
      Q => \hsize_vid_reg[15]\(14),
      R => SR(0)
    );
\reg_module_hsize_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(15),
      Q => \hsize_vid_reg[15]\(15),
      R => SR(0)
    );
\reg_module_hsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(1),
      Q => \hsize_vid_reg[15]\(1),
      R => SR(0)
    );
\reg_module_hsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(2),
      Q => \hsize_vid_reg[15]\(2),
      R => SR(0)
    );
\reg_module_hsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(3),
      Q => \hsize_vid_reg[15]\(3),
      R => SR(0)
    );
\reg_module_hsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(4),
      Q => \hsize_vid_reg[15]\(4),
      R => SR(0)
    );
\reg_module_hsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(5),
      Q => \hsize_vid_reg[15]\(5),
      R => SR(0)
    );
\reg_module_hsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(6),
      Q => \hsize_vid_reg[15]\(6),
      R => SR(0)
    );
\reg_module_hsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(7),
      Q => \hsize_vid_reg[15]\(7),
      R => SR(0)
    );
\reg_module_hsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(8),
      Q => \hsize_vid_reg[15]\(8),
      R => SR(0)
    );
\reg_module_hsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(9),
      Q => \hsize_vid_reg[15]\(9),
      R => SR(0)
    );
\reg_module_vsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(0),
      Q => \vsize_vid_reg[12]\(0),
      R => SR(0)
    );
\reg_module_vsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(10),
      Q => \vsize_vid_reg[12]\(10),
      R => SR(0)
    );
\reg_module_vsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(11),
      Q => \vsize_vid_reg[12]\(11),
      R => SR(0)
    );
\reg_module_vsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(12),
      Q => \vsize_vid_reg[12]\(12),
      R => SR(0)
    );
\reg_module_vsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(1),
      Q => \vsize_vid_reg[12]\(1),
      R => SR(0)
    );
\reg_module_vsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(2),
      Q => \vsize_vid_reg[12]\(2),
      R => SR(0)
    );
\reg_module_vsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(3),
      Q => \vsize_vid_reg[12]\(3),
      R => SR(0)
    );
\reg_module_vsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(4),
      Q => \vsize_vid_reg[12]\(4),
      R => SR(0)
    );
\reg_module_vsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(5),
      Q => \vsize_vid_reg[12]\(5),
      R => SR(0)
    );
\reg_module_vsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(6),
      Q => \vsize_vid_reg[12]\(6),
      R => SR(0)
    );
\reg_module_vsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(7),
      Q => \vsize_vid_reg[12]\(7),
      R => SR(0)
    );
\reg_module_vsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(8),
      Q => \vsize_vid_reg[12]\(8),
      R => SR(0)
    );
\reg_module_vsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(9),
      Q => \vsize_vid_reg[12]\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_register is
  port (
    p_75_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ : out STD_LOGIC;
    s_axis_cmd_tvalid_reg : out STD_LOGIC;
    err_d1_reg_0 : out STD_LOGIC;
    err_d1_reg_1 : out STD_LOGIC;
    err_d1_reg_2 : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    dly_irq_reg_0 : out STD_LOGIC;
    soft_reset_d1_reg : out STD_LOGIC;
    p_82_out : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\ : out STD_LOGIC;
    ch1_delay_zero : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\ : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[0]_0\ : out STD_LOGIC;
    err_irq_reg_0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 28 downto 0 );
    reset_counts_reg_0 : in STD_LOGIC;
    halted_clr_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC;
    decerr_i_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : in STD_LOGIC;
    \dmacr_i_reg[2]_0\ : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    p_21_out : in STD_LOGIC;
    ch1_dly_irq_set : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_register : entity is "axi_vdma_register";
end system_axi_vdma_0_0_axi_vdma_register;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_register is
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_delay_interrupt.gen_ch1_fast_counter.ch1_dly_fast_cnt_reg[6]\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_delay_interrupt.gen_ch1_fast_counter.ch1_dly_fast_cnt_reg[6]_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^ch1_delay_zero\ : STD_LOGIC;
  signal \^dly_irq_reg_0\ : STD_LOGIC;
  signal err : STD_LOGIC;
  signal err_d1 : STD_LOGIC;
  signal \^err_d1_reg_0\ : STD_LOGIC;
  signal \^err_d1_reg_1\ : STD_LOGIC;
  signal \^err_d1_reg_2\ : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal \^err_irq_reg_0\ : STD_LOGIC;
  signal introut01_out : STD_LOGIC;
  signal introut_i_1_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal irqdelay_wren_i : STD_LOGIC;
  signal irqthresh_wren_i : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^p_75_out\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^s_axis_cmd_tvalid_reg\ : STD_LOGIC;
  signal \^soft_reset_d1_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dmacr_i[0]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of introut_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_1\ : label is "soft_lutpair49";
begin
  \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ <= \^gen_include_mm2s.gen_ch1_delay_interrupt.gen_ch1_fast_counter.ch1_dly_fast_cnt_reg[6]\;
  \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\ <= \^gen_include_mm2s.gen_ch1_delay_interrupt.gen_ch1_fast_counter.ch1_dly_fast_cnt_reg[6]_0\;
  Q(9 downto 0) <= \^q\(9 downto 0);
  ch1_delay_zero <= \^ch1_delay_zero\;
  dly_irq_reg_0 <= \^dly_irq_reg_0\;
  err_d1_reg_0 <= \^err_d1_reg_0\;
  err_d1_reg_1 <= \^err_d1_reg_1\;
  err_d1_reg_2 <= \^err_d1_reg_2\;
  err_irq_reg_0 <= \^err_irq_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  p_75_out(19 downto 0) <= \^p_75_out\(19 downto 0);
  s_axis_cmd_tvalid_reg <= \^s_axis_cmd_tvalid_reg\;
  soft_reset_d1_reg <= \^soft_reset_d1_reg\;
\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(1),
      Q => \^p_75_out\(2),
      R => prmry_reset2
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^p_75_out\(2),
      I1 => \^p_75_out\(1),
      I2 => valid_frame_sync_d2,
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDFDD"
    )
        port map (
      I0 => prmry_resetn_i_reg,
      I1 => \^s_axis_cmd_tvalid_reg\,
      I2 => initial_frame,
      I3 => \^p_75_out\(1),
      I4 => \^p_75_out\(2),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(21),
      Q => \^p_75_out\(12),
      R => prmry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(22),
      Q => \^p_75_out\(13),
      R => prmry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(23),
      Q => \^p_75_out\(14),
      R => prmry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(24),
      Q => \^p_75_out\(15),
      R => prmry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(25),
      Q => \^p_75_out\(16),
      R => prmry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(26),
      Q => \^p_75_out\(17),
      R => prmry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(27),
      Q => \^p_75_out\(18),
      R => prmry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(28),
      Q => \^p_75_out\(19),
      R => prmry_reset2
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mm2s_axi2ip_wrce(0),
      I1 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\,
      I2 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\,
      O => p_2_out
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => D(21),
      I1 => \^p_75_out\(12),
      I2 => D(22),
      I3 => \^p_75_out\(13),
      I4 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => D(25),
      I1 => \^p_75_out\(16),
      I2 => D(26),
      I3 => \^p_75_out\(17),
      I4 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0\,
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^p_75_out\(19),
      I1 => D(28),
      I2 => \^p_75_out\(18),
      I3 => D(27),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^p_75_out\(15),
      I1 => D(24),
      I2 => \^p_75_out\(14),
      I3 => D(23),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_2_out,
      Q => irqdelay_wren_i,
      R => prmry_reset2
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(13),
      Q => \^p_75_out\(4),
      S => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(14),
      Q => \^p_75_out\(5),
      R => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(15),
      Q => \^p_75_out\(6),
      R => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(16),
      Q => \^p_75_out\(7),
      R => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(17),
      Q => \^p_75_out\(8),
      R => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(18),
      Q => \^p_75_out\(9),
      R => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(19),
      Q => \^p_75_out\(10),
      R => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(20),
      Q => \^p_75_out\(11),
      R => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mm2s_axi2ip_wrce(0),
      I1 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\,
      I2 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\,
      O => p_1_out
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => D(13),
      I1 => \^p_75_out\(4),
      I2 => D(14),
      I3 => \^p_75_out\(5),
      I4 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => D(17),
      I1 => \^p_75_out\(8),
      I2 => D(18),
      I3 => \^p_75_out\(9),
      I4 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^p_75_out\(11),
      I1 => D(20),
      I2 => \^p_75_out\(10),
      I3 => D(19),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^p_75_out\(7),
      I1 => D(16),
      I2 => \^p_75_out\(6),
      I3 => D(15),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_1_out,
      Q => irqthresh_wren_i,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^soft_reset_d1_reg\,
      I1 => dma_err,
      I2 => \^p_75_out\(0),
      I3 => mm2s_halt,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\
    );
\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(8),
      Q => \^q\(5),
      R => prmry_reset2
    );
\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(9),
      Q => \^q\(6),
      R => prmry_reset2
    );
\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(10),
      Q => \^q\(7),
      R => prmry_reset2
    );
\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(11),
      Q => \^q\(8),
      R => prmry_reset2
    );
\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(12),
      Q => \^q\(9),
      R => prmry_reset2
    );
\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(2),
      Q => \^p_75_out\(3),
      R => prmry_reset2
    );
\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(3),
      Q => \^q\(0),
      R => prmry_reset2
    );
\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(4),
      Q => \^q\(1),
      R => prmry_reset2
    );
\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(5),
      Q => \^q\(2),
      S => prmry_reset2
    );
\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(6),
      Q => \^q\(3),
      R => prmry_reset2
    );
\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(7),
      Q => \^q\(4),
      R => prmry_reset2
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.gen_ch1_fast_counter.ch1_dly_fast_cnt_reg[6]_0\,
      I1 => ch1_delay_cnt_en,
      I2 => p_28_out,
      I3 => irqdelay_wren_i,
      I4 => \^gen_include_mm2s.gen_ch1_delay_interrupt.gen_ch1_fast_counter.ch1_dly_fast_cnt_reg[6]\,
      I5 => p_21_out,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_1\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4454"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.gen_ch1_fast_counter.ch1_dly_fast_cnt_reg[6]_0\,
      I1 => p_54_out,
      I2 => ch1_delay_cnt_en,
      I3 => p_21_out,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ch1_dly_irq_set,
      I1 => \^ch1_delay_zero\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3_n_0\,
      O => \^gen_include_mm2s.gen_ch1_delay_interrupt.gen_ch1_fast_counter.ch1_dly_fast_cnt_reg[6]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => mask_fsync_out_i,
      I1 => p_51_out,
      I2 => \^dly_irq_reg_0\,
      I3 => \^s_axis_cmd_tvalid_reg\,
      I4 => prmry_resetn_i_reg,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_21_out,
      I1 => \^gen_include_mm2s.gen_ch1_delay_interrupt.gen_ch1_fast_counter.ch1_dly_fast_cnt_reg[6]\,
      I2 => irqdelay_wren_i,
      I3 => p_28_out,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^p_75_out\(16),
      I1 => \^p_75_out\(17),
      I2 => \^p_75_out\(18),
      I3 => \^p_75_out\(19),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\,
      O => \^ch1_delay_zero\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^p_75_out\(13),
      I1 => \^p_75_out\(12),
      I2 => \^p_75_out\(15),
      I3 => \^p_75_out\(14),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF88F8"
    )
        port map (
      I0 => \^q\(8),
      I1 => ch1_dly_irq_set,
      I2 => p_54_out,
      I3 => p_49_out,
      I4 => irqthresh_wren_i,
      I5 => \^gen_include_mm2s.gen_ch1_delay_interrupt.gen_ch1_fast_counter.ch1_dly_fast_cnt_reg[6]\,
      O => p_13_out
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_delay_interrupt.gen_ch1_fast_counter.ch1_dly_fast_cnt_reg[6]\,
      I1 => irqthresh_wren_i,
      I2 => ch1_dly_irq_set,
      I3 => \^q\(8),
      I4 => p_54_out,
      O => E(0)
    );
\MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^err_d1_reg_1\,
      I1 => \^err_d1_reg_2\,
      I2 => \^err_d1_reg_0\,
      O => p_1_in
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(0),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(0),
      R => prmry_reset2
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(1),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(1),
      R => prmry_reset2
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(2),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(2),
      R => prmry_reset2
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(3),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(3),
      R => prmry_reset2
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(4),
      R => prmry_reset2
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\,
      Q => \^dly_irq_reg_0\,
      R => prmry_reset2
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => decerr_i_reg,
      Q => \^err_d1_reg_2\,
      R => prmry_reset2
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\,
      Q => \^err_d1_reg_0\,
      R => prmry_reset2
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => slverr_i_reg,
      Q => \^err_d1_reg_1\,
      R => prmry_reset2
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => mm2s_ioc_irq_set,
      I1 => \^p_75_out\(3),
      I2 => \^soft_reset_d1_reg\,
      O => \dmacr_i_reg[0]_0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\,
      Q => \^p_75_out\(0),
      R => '0'
    );
\dmacr_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(0),
      Q => \^p_75_out\(1),
      S => prmry_reset2
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_0\,
      Q => \^soft_reset_d1_reg\,
      R => '0'
    );
err_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^err_d1_reg_0\,
      I1 => \^err_d1_reg_2\,
      I2 => \^err_d1_reg_1\,
      O => err
    );
err_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err,
      Q => err_d1,
      R => prmry_reset2
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF0C0C"
    )
        port map (
      I0 => D(12),
      I1 => err,
      I2 => err_d1,
      I3 => mm2s_axi2ip_wrce(1),
      I4 => \^err_irq_reg_0\,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => \^err_irq_reg_0\,
      R => prmry_reset2
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halted_clr_reg,
      Q => \^s_axis_cmd_tvalid_reg\,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => introut01_out,
      I1 => prmry_resetn_i_reg,
      I2 => \^soft_reset_d1_reg\,
      O => introut_i_1_n_0
    );
introut_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^err_irq_reg_0\,
      I1 => \^q\(9),
      I2 => \^ioc_irq_reg_0\,
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \^dly_irq_reg_0\,
      O => introut01_out
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => introut_i_1_n_0,
      Q => p_82_out,
      R => '0'
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\,
      Q => \^ioc_irq_reg_0\,
      R => prmry_reset2
    );
reset_counts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => reset_counts_reg_0,
      Q => \^gen_include_mm2s.gen_ch1_delay_interrupt.gen_ch1_fast_counter.ch1_dly_fast_cnt_reg[6]\,
      R => '0'
    );
\s_axis_cmd_tdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => prmry_resetn_i_reg,
      O => SR(0)
    );
s_soft_reset_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^soft_reset_d1_reg\,
      I1 => mm2s_halt_cmplt,
      I2 => halt_reset,
      I3 => prmry_in,
      O => s_soft_reset_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_vdma_register__parameterized0\ is
  port (
    s2mm_dmacr : out STD_LOGIC_VECTOR ( 22 downto 0 );
    soft_reset_d1_reg : out STD_LOGIC;
    reset_counts : out STD_LOGIC;
    irqdelay_wren_i : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_2\ : out STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg_0\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_3\ : out STD_LOGIC;
    err_d1_reg_0 : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    dly_irq_reg_0 : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_4\ : out STD_LOGIC;
    err_d1_reg_1 : out STD_LOGIC;
    s2mm_ip2axi_introut : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\ : out STD_LOGIC;
    ch2_delay_zero : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0\ : out STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg_0\ : out STD_LOGIC;
    err_d1_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    err_irq_reg_0 : out STD_LOGIC;
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dmacr_i_reg[2]_0\ : in STD_LOGIC;
    reset_counts_reg_0 : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    halted_clr_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC;
    decerr_i_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0\ : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    s2mm_tstvect_fsync : in STD_LOGIC;
    s2mm_valid_frame_sync : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    s2mm_valid_video_prmtrs : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    num_fstore_minus1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    initial_frame : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    s2mm_packet_sof : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_vdma_register__parameterized0\ : entity is "axi_vdma_register";
end \system_axi_vdma_0_0_axi_vdma_register__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_vdma_register__parameterized0\ is
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_6_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_6_n_0\ : STD_LOGIC;
  signal \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\ : STD_LOGIC;
  signal \^gen_for_flush.fsize_err_reg_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_delay_interrupt.gen_ch2_fast_counter.ch2_dly_fast_cnt_reg[6]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \^s2mm_err_for_irq.frm_store_i_reg[0]_0\ : STD_LOGIC;
  signal \^s2mm_err_for_irq.frm_store_i_reg[0]_1\ : STD_LOGIC;
  signal \^s2mm_err_for_irq.frm_store_i_reg[0]_2\ : STD_LOGIC;
  signal \^s2mm_err_for_irq.frm_store_i_reg[0]_3\ : STD_LOGIC;
  signal \^s2mm_err_for_irq.frm_store_i_reg[0]_4\ : STD_LOGIC;
  signal \^ch2_delay_zero\ : STD_LOGIC;
  signal \^dly_irq_reg_0\ : STD_LOGIC;
  signal dmacr_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dmacr_i[0]_i_2__0_n_0\ : STD_LOGIC;
  signal err : STD_LOGIC;
  signal err_d1 : STD_LOGIC;
  signal err_d1_i_2_n_0 : STD_LOGIC;
  signal \^err_d1_reg_0\ : STD_LOGIC;
  signal \^err_d1_reg_1\ : STD_LOGIC;
  signal \^err_d1_reg_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \err_irq_i_1__0_n_0\ : STD_LOGIC;
  signal \^err_irq_reg_0\ : STD_LOGIC;
  signal introut07_out : STD_LOGIC;
  signal \introut_i_1__0_n_0\ : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal \^irqdelay_wren_i\ : STD_LOGIC;
  signal irqthresh_wren_i : STD_LOGIC;
  signal \^reset_counts\ : STD_LOGIC;
  signal s2mm_dlyirq_dsble : STD_LOGIC;
  signal \^s2mm_dmacr\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^soft_reset_d1_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \dmacr_i[0]_i_2__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \introut_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_1__0\ : label is "soft_lutpair92";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ <= \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\;
  \GEN_FOR_FLUSH.fsize_err_reg_0\ <= \^gen_for_flush.fsize_err_reg_0\;
  \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\ <= \^gen_include_s2mm.gen_ch2_delay_interrupt.gen_ch2_fast_counter.ch2_dly_fast_cnt_reg[6]\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0\ <= \^s2mm_err_for_irq.frm_store_i_reg[0]_0\;
  \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1\ <= \^s2mm_err_for_irq.frm_store_i_reg[0]_1\;
  \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_2\ <= \^s2mm_err_for_irq.frm_store_i_reg[0]_2\;
  \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_3\ <= \^s2mm_err_for_irq.frm_store_i_reg[0]_3\;
  \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_4\ <= \^s2mm_err_for_irq.frm_store_i_reg[0]_4\;
  ch2_delay_zero <= \^ch2_delay_zero\;
  dly_irq_reg_0 <= \^dly_irq_reg_0\;
  err_d1_reg_0 <= \^err_d1_reg_0\;
  err_d1_reg_1 <= \^err_d1_reg_1\;
  err_d1_reg_2(3 downto 0) <= \^err_d1_reg_2\(3 downto 0);
  err_irq_reg_0 <= \^err_irq_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  irqdelay_wren_i <= \^irqdelay_wren_i\;
  reset_counts <= \^reset_counts\;
  s2mm_dmacr(22 downto 0) <= \^s2mm_dmacr\(22 downto 0);
  soft_reset_d1_reg <= \^soft_reset_d1_reg\;
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(0),
      Q => \^err_d1_reg_2\(0),
      R => SR(0)
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(1),
      Q => \^err_d1_reg_2\(1),
      R => SR(0)
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(2),
      Q => \^err_d1_reg_2\(2),
      R => SR(0)
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(3),
      Q => \^err_d1_reg_2\(3),
      R => SR(0)
    );
\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(15),
      Q => \^s2mm_dmacr\(6),
      R => SR(0)
    );
\DM_GEN_SYNCEN_BIT.dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(3),
      Q => \^s2mm_dmacr\(2),
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFFFDF"
    )
        port map (
      I0 => prmry_resetn_i_reg,
      I1 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I2 => num_fstore_minus1(0),
      I3 => \^s2mm_dmacr\(1),
      I4 => initial_frame,
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(24),
      Q => \^s2mm_dmacr\(15),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(25),
      Q => \^s2mm_dmacr\(16),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(26),
      Q => \^s2mm_dmacr\(17),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(27),
      Q => \^s2mm_dmacr\(18),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(28),
      Q => \^s2mm_dmacr\(19),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(29),
      Q => \^s2mm_dmacr\(20),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(30),
      Q => \^s2mm_dmacr\(21),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(31),
      Q => \^s2mm_dmacr\(22),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CC8CCCCCCCC8CC8"
    )
        port map (
      I0 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_6_n_0\,
      I1 => s2mm_axi2ip_wrce(0),
      I2 => \^s2mm_dmacr\(22),
      I3 => D(31),
      I4 => \^s2mm_dmacr\(21),
      I5 => D(30),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s2mm_dmacr\(20),
      I1 => D(29),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_6_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_15_out,
      Q => \^irqdelay_wren_i\,
      R => SR(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(16),
      Q => \^s2mm_dmacr\(7),
      S => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(17),
      Q => \^s2mm_dmacr\(8),
      R => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(18),
      Q => \^s2mm_dmacr\(9),
      R => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(19),
      Q => \^s2mm_dmacr\(10),
      R => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(20),
      Q => \^s2mm_dmacr\(11),
      R => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(21),
      Q => \^s2mm_dmacr\(12),
      R => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(22),
      Q => \^s2mm_dmacr\(13),
      R => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(23),
      Q => \^s2mm_dmacr\(14),
      R => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CC8CCCCCCCC8CC8"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_6_n_0\,
      I1 => s2mm_axi2ip_wrce(0),
      I2 => \^s2mm_dmacr\(14),
      I3 => D(23),
      I4 => \^s2mm_dmacr\(13),
      I5 => D(22),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s2mm_dmacr\(12),
      I1 => D(21),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_6_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_14_out,
      Q => irqthresh_wren_i,
      R => SR(0)
    );
\GEN_FOR_FLUSH.fsize_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\,
      Q => \^gen_for_flush.fsize_err_reg_0\,
      R => SR(0)
    );
\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\,
      Q => \^err_d1_reg_0\,
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(10),
      Q => \^q\(3),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(11),
      Q => \^q\(4),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(12),
      Q => \^q\(5),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(13),
      Q => \^q\(6),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(14),
      Q => \^q\(7),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(4),
      Q => \^s2mm_dmacr\(3),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(5),
      Q => \^s2mm_dmacr\(4),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(6),
      Q => \^s2mm_dmacr\(5),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(7),
      Q => \^q\(0),
      S => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(8),
      Q => \^q\(1),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(9),
      Q => \^q\(2),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.gen_ch2_fast_counter.ch2_dly_fast_cnt_reg[6]\,
      I1 => ch2_delay_cnt_en,
      I2 => \^irqdelay_wren_i\,
      I3 => s2mm_cdc2dmac_fsync,
      I4 => \^reset_counts\,
      I5 => s2mm_packet_sof,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^ch2_delay_zero\,
      I1 => s2mm_dlyirq_dsble,
      I2 => prmry_resetn_i_reg,
      I3 => ch2_dly_irq_set,
      O => \^gen_include_s2mm.gen_ch2_delay_interrupt.gen_ch2_fast_counter.ch2_dly_fast_cnt_reg[6]\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^dly_irq_reg_0\,
      I1 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I2 => s2mm_valid_video_prmtrs,
      I3 => mask_fsync_out_i,
      O => s2mm_dlyirq_dsble
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^s2mm_dmacr\(19),
      I1 => \^s2mm_dmacr\(20),
      I2 => \^s2mm_dmacr\(21),
      I3 => \^s2mm_dmacr\(22),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0\,
      O => \^ch2_delay_zero\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^s2mm_dmacr\(16),
      I1 => \^s2mm_dmacr\(15),
      I2 => \^s2mm_dmacr\(18),
      I3 => \^s2mm_dmacr\(17),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF88F8"
    )
        port map (
      I0 => \^q\(6),
      I1 => ch2_dly_irq_set,
      I2 => s2mm_tstvect_fsync,
      I3 => s2mm_valid_frame_sync,
      I4 => \^reset_counts\,
      I5 => irqthresh_wren_i,
      O => p_6_out
    );
\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0\,
      Q => \^err_d1_reg_1\,
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^s2mm_err_for_irq.frm_store_i_reg[0]_0\,
      I1 => \^s2mm_err_for_irq.frm_store_i_reg[0]_3\,
      I2 => \^s2mm_err_for_irq.frm_store_i_reg[0]_4\,
      I3 => \^s2mm_err_for_irq.frm_store_i_reg[0]_2\,
      I4 => \^s2mm_err_for_irq.frm_store_i_reg[0]_1\,
      O => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0\(0),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\(0),
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0\(1),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\(1),
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0\(2),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\(2),
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0\(3),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\(3),
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0\(4),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\(4),
      R => SR(0)
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\,
      Q => \^dly_irq_reg_0\,
      R => SR(0)
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => decerr_i_reg,
      Q => \^s2mm_err_for_irq.frm_store_i_reg[0]_2\,
      R => SR(0)
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\,
      Q => \^s2mm_err_for_irq.frm_store_i_reg[0]_0\,
      R => SR(0)
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => slverr_i_reg,
      Q => \^s2mm_err_for_irq.frm_store_i_reg[0]_1\,
      R => SR(0)
    );
\dmacr_i[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7077700000000000"
    )
        port map (
      I0 => \^s2mm_dmacr\(3),
      I1 => s2mm_ioc_irq_set,
      I2 => D(0),
      I3 => s2mm_axi2ip_wrce(0),
      I4 => \^s2mm_dmacr\(0),
      I5 => \dmacr_i[0]_i_2__0_n_0\,
      O => dmacr_i(0)
    );
\dmacr_i[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^soft_reset_d1_reg\,
      I1 => prmry_resetn_i_reg,
      I2 => s2mm_stop,
      O => \dmacr_i[0]_i_2__0_n_0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => dmacr_i(0),
      Q => \^s2mm_dmacr\(0),
      R => '0'
    );
\dmacr_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(1),
      Q => \^s2mm_dmacr\(1),
      S => SR(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_0\,
      Q => \^soft_reset_d1_reg\,
      R => '0'
    );
\err_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => err_d1_i_2_n_0,
      I1 => \^err_d1_reg_1\,
      I2 => \^err_d1_reg_2\(2),
      I3 => \^err_d1_reg_0\,
      I4 => \^err_d1_reg_2\(3),
      I5 => \^s2mm_err_for_irq.frm_store_i_reg[0]_4\,
      O => err
    );
err_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \^s2mm_err_for_irq.frm_store_i_reg[0]_2\,
      I1 => \^s2mm_err_for_irq.frm_store_i_reg[0]_1\,
      I2 => \^s2mm_err_for_irq.frm_store_i_reg[0]_3\,
      I3 => \^err_d1_reg_2\(1),
      I4 => \^gen_for_flush.fsize_err_reg_0\,
      I5 => \^err_d1_reg_2\(0),
      O => err_d1_i_2_n_0
    );
err_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => err,
      Q => err_d1,
      R => SR(0)
    );
\err_irq_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF0C0C"
    )
        port map (
      I0 => D(14),
      I1 => err,
      I2 => err_d1,
      I3 => s2mm_axi2ip_wrce(1),
      I4 => \^err_irq_reg_0\,
      O => \err_irq_i_1__0_n_0\
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \err_irq_i_1__0_n_0\,
      Q => \^err_irq_reg_0\,
      R => SR(0)
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halted_clr_reg,
      Q => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      R => '0'
    );
\introut_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => introut07_out,
      I1 => prmry_resetn_i_reg,
      I2 => \^soft_reset_d1_reg\,
      O => \introut_i_1__0_n_0\
    );
\introut_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^err_irq_reg_0\,
      I2 => \^q\(6),
      I3 => \^dly_irq_reg_0\,
      I4 => \^ioc_irq_reg_0\,
      I5 => \^q\(5),
      O => introut07_out
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \introut_i_1__0_n_0\,
      Q => s2mm_ip2axi_introut,
      R => '0'
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\,
      Q => \^ioc_irq_reg_0\,
      R => SR(0)
    );
lsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\,
      Q => \^s2mm_err_for_irq.frm_store_i_reg[0]_3\,
      R => SR(0)
    );
lsize_more_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\,
      Q => \^s2mm_err_for_irq.frm_store_i_reg[0]_4\,
      R => SR(0)
    );
reset_counts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => reset_counts_reg_0,
      Q => \^reset_counts\,
      R => '0'
    );
\s_axis_cmd_tdata[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I1 => prmry_resetn_i_reg,
      O => s_axis_cmd_tvalid_reg(0)
    );
\s_soft_reset_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^soft_reset_d1_reg\,
      I1 => s2mm_halt_cmplt,
      I2 => halt_reset,
      I3 => prmry_in,
      O => s_soft_reset_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    \sig_user_skid_reg_reg[0]_0\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\ : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\ : out STD_LOGIC;
    \r0_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \r0_keep_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_dout : in STD_LOGIC_VECTOR ( 37 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : in STD_LOGIC;
    p_88_out : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    mm2s_axis_resetn : in STD_LOGIC;
    p_19_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_skid_buf : entity is "axi_vdma_skid_buf";
end system_axi_vdma_0_0_axi_vdma_skid_buf;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_skid_buf is
  signal \^p_4_out\ : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__3_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_user_skid_mux_out : STD_LOGIC;
  signal sig_user_skid_reg : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\ <= sig_m_valid_out;
  \out\ <= sig_m_valid_dup;
  p_4_out <= \^p_4_out\;
  \sig_user_skid_reg_reg[0]_0\ <= sig_s_ready_out;
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^p_4_out\,
      I1 => p_11_out,
      I2 => mm2s_axis_resetn,
      I3 => p_19_out,
      O => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg\
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => p_11_out,
      I2 => mm2s_axis_resetn,
      I3 => p_19_out,
      O => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\
    );
\sig_data_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => \r0_data_reg[31]\(0),
      R => SR(0)
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(10),
      Q => \r0_data_reg[31]\(10),
      R => SR(0)
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(11),
      Q => \r0_data_reg[31]\(11),
      R => SR(0)
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(12),
      Q => \r0_data_reg[31]\(12),
      R => SR(0)
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(13),
      Q => \r0_data_reg[31]\(13),
      R => SR(0)
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(14),
      Q => \r0_data_reg[31]\(14),
      R => SR(0)
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(15),
      Q => \r0_data_reg[31]\(15),
      R => SR(0)
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(16),
      Q => \r0_data_reg[31]\(16),
      R => SR(0)
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(17),
      Q => \r0_data_reg[31]\(17),
      R => SR(0)
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(18),
      Q => \r0_data_reg[31]\(18),
      R => SR(0)
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(19),
      Q => \r0_data_reg[31]\(19),
      R => SR(0)
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => \r0_data_reg[31]\(1),
      R => SR(0)
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(20),
      Q => \r0_data_reg[31]\(20),
      R => SR(0)
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(21),
      Q => \r0_data_reg[31]\(21),
      R => SR(0)
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(22),
      Q => \r0_data_reg[31]\(22),
      R => SR(0)
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(23),
      Q => \r0_data_reg[31]\(23),
      R => SR(0)
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(24),
      Q => \r0_data_reg[31]\(24),
      R => SR(0)
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(25),
      Q => \r0_data_reg[31]\(25),
      R => SR(0)
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(26),
      Q => \r0_data_reg[31]\(26),
      R => SR(0)
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(27),
      Q => \r0_data_reg[31]\(27),
      R => SR(0)
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(28),
      Q => \r0_data_reg[31]\(28),
      R => SR(0)
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(29),
      Q => \r0_data_reg[31]\(29),
      R => SR(0)
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => \r0_data_reg[31]\(2),
      R => SR(0)
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(30),
      Q => \r0_data_reg[31]\(30),
      R => SR(0)
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(31),
      Q => \r0_data_reg[31]\(31),
      R => SR(0)
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => \r0_data_reg[31]\(3),
      R => SR(0)
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => \r0_data_reg[31]\(4),
      R => SR(0)
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => \r0_data_reg[31]\(5),
      R => SR(0)
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => \r0_data_reg[31]\(6),
      R => SR(0)
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => \r0_data_reg[31]\(7),
      R => SR(0)
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(8),
      Q => \r0_data_reg[31]\(8),
      R => SR(0)
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(9),
      Q => \r0_data_reg[31]\(9),
      R => SR(0)
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(0),
      Q => sig_data_skid_reg(0),
      R => SR(0)
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(10),
      Q => sig_data_skid_reg(10),
      R => SR(0)
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(11),
      Q => sig_data_skid_reg(11),
      R => SR(0)
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(12),
      Q => sig_data_skid_reg(12),
      R => SR(0)
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(13),
      Q => sig_data_skid_reg(13),
      R => SR(0)
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(14),
      Q => sig_data_skid_reg(14),
      R => SR(0)
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(15),
      Q => sig_data_skid_reg(15),
      R => SR(0)
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(16),
      Q => sig_data_skid_reg(16),
      R => SR(0)
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(17),
      Q => sig_data_skid_reg(17),
      R => SR(0)
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(18),
      Q => sig_data_skid_reg(18),
      R => SR(0)
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(19),
      Q => sig_data_skid_reg(19),
      R => SR(0)
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(1),
      Q => sig_data_skid_reg(1),
      R => SR(0)
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(20),
      Q => sig_data_skid_reg(20),
      R => SR(0)
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(21),
      Q => sig_data_skid_reg(21),
      R => SR(0)
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(22),
      Q => sig_data_skid_reg(22),
      R => SR(0)
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(23),
      Q => sig_data_skid_reg(23),
      R => SR(0)
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(24),
      Q => sig_data_skid_reg(24),
      R => SR(0)
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(25),
      Q => sig_data_skid_reg(25),
      R => SR(0)
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(26),
      Q => sig_data_skid_reg(26),
      R => SR(0)
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(27),
      Q => sig_data_skid_reg(27),
      R => SR(0)
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(28),
      Q => sig_data_skid_reg(28),
      R => SR(0)
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(29),
      Q => sig_data_skid_reg(29),
      R => SR(0)
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(2),
      Q => sig_data_skid_reg(2),
      R => SR(0)
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(30),
      Q => sig_data_skid_reg(30),
      R => SR(0)
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(31),
      Q => sig_data_skid_reg(31),
      R => SR(0)
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(3),
      Q => sig_data_skid_reg(3),
      R => SR(0)
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(4),
      Q => sig_data_skid_reg(4),
      R => SR(0)
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(5),
      Q => sig_data_skid_reg(5),
      R => SR(0)
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(6),
      Q => sig_data_skid_reg(6),
      R => SR(0)
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(7),
      Q => sig_data_skid_reg(7),
      R => SR(0)
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(8),
      Q => sig_data_skid_reg(8),
      R => SR(0)
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(9),
      Q => sig_data_skid_reg(9),
      R => SR(0)
    );
\sig_last_reg_out_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(36),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => \^p_4_out\,
      R => SR(0)
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(36),
      Q => sig_last_skid_reg,
      R => SR(0)
    );
\sig_m_valid_dup_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000075F5"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => p_88_out,
      I4 => SR(0),
      I5 => sig_reset_reg,
      O => \sig_m_valid_dup_i_1__0_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => sig_reset_reg,
      R => '0'
    );
\sig_s_ready_dup_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555454545554"
    )
        port map (
      I0 => SR(0),
      I1 => p_88_out,
      I2 => sig_reset_reg,
      I3 => sig_s_ready_dup,
      I4 => sig_m_valid_dup,
      I5 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      O => \sig_s_ready_dup_i_1__3_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__3_n_0\,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__3_n_0\,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_reg_out[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(32),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(33),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(34),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(35),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(0),
      Q => \r0_keep_reg[3]\(0),
      R => SR(0)
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(1),
      Q => \r0_keep_reg[3]\(1),
      R => SR(0)
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(2),
      Q => \r0_keep_reg[3]\(2),
      R => SR(0)
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(3),
      Q => \r0_keep_reg[3]\(3),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(32),
      Q => sig_strb_skid_reg(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(33),
      Q => sig_strb_skid_reg(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(34),
      Q => sig_strb_skid_reg(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(35),
      Q => sig_strb_skid_reg(3),
      R => SR(0)
    );
\sig_user_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_dout(37),
      I1 => sig_s_ready_dup,
      I2 => sig_user_skid_reg,
      O => sig_user_skid_mux_out
    );
\sig_user_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_user_skid_mux_out,
      Q => p_0_in,
      R => SR(0)
    );
\sig_user_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => fifo_dout(37),
      Q => sig_user_skid_reg,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_vdma_skid_buf__parameterized0\ is
  port (
    sig_reset_reg : out STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err : out STD_LOGIC;
    M_VALID : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\ : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\ : out STD_LOGIC;
    M_Last : out STD_LOGIC;
    s2mm_fsize_more_or_sof_late_s : out STD_LOGIC;
    s2mm_dummy_tready_fsync_src_sel_10 : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg\ : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    s_axis_s2mm_tvalid_int : out STD_LOGIC;
    sig_s_ready_dup_reg_0 : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0\ : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\ : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    M_Data : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M_STRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_tuser_d1 : in STD_LOGIC;
    run_stop_reg : in STD_LOGIC;
    delay_s2mm_fsync_core_till_mmap_done_flag : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_fsize_less_err_flag_10 : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    s2mm_chnl_ready : in STD_LOGIC;
    s_axis_s2mm_tready_i_axis_dw_conv : in STD_LOGIC;
    d_tready_before_fsync_clr_flag1 : in STD_LOGIC;
    d_tready_before_fsync : in STD_LOGIC;
    d_tready_sof_late : in STD_LOGIC;
    s2mm_tuser_to_fsync_out : in STD_LOGIC;
    s_axis_s2mm_tready_signal : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_vdma_skid_buf__parameterized0\ : entity is "axi_vdma_skid_buf";
end \system_axi_vdma_0_0_axi_vdma_skid_buf__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_vdma_skid_buf__parameterized0\ is
  signal \^gen_sprt_for_s2mm.gen_flush_sof_tready.s2mm_tuser_to_fsync_out_reg\ : STD_LOGIC;
  signal \^m_last\ : STD_LOGIC;
  signal p_106_out : STD_LOGIC;
  signal \^s2mm_dummy_tready_fsync_src_sel_10\ : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__1_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal \^sig_reset_reg\ : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_user_skid_mux_out : STD_LOGIC;
  signal sig_user_skid_reg : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg\ <= \^gen_sprt_for_s2mm.gen_flush_sof_tready.s2mm_tuser_to_fsync_out_reg\;
  M_Last <= \^m_last\;
  M_VALID <= sig_m_valid_out;
  s2mm_dummy_tready_fsync_src_sel_10 <= \^s2mm_dummy_tready_fsync_src_sel_10\;
  s_axis_s2mm_tready <= sig_s_ready_out;
  sig_reset_reg <= \^sig_reset_reg\;
  sig_s_ready_dup_reg_0 <= sig_m_valid_dup;
\FSM_onehot_state[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => s2mm_chnl_ready,
      O => s_axis_s2mm_tvalid_int
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F000000"
    )
        port map (
      I0 => p_106_out,
      I1 => s_axis_s2mm_tuser_d1,
      I2 => s2mm_fsize_less_err_flag_10,
      I3 => \^s2mm_dummy_tready_fsync_src_sel_10\,
      I4 => sig_m_valid_out,
      O => s2mm_fsize_more_or_sof_late_s
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888F88"
    )
        port map (
      I0 => d_tready_before_fsync_clr_flag1,
      I1 => d_tready_before_fsync,
      I2 => \^gen_sprt_for_s2mm.gen_flush_sof_tready.s2mm_tuser_to_fsync_out_reg\,
      I3 => d_tready_sof_late,
      I4 => s2mm_chnl_ready,
      I5 => s2mm_tuser_to_fsync_out,
      O => \^s2mm_dummy_tready_fsync_src_sel_10\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FFFFF700F700"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => p_106_out,
      I2 => s_axis_s2mm_tuser_d1,
      I3 => s2mm_fsize_less_err_flag_10,
      I4 => s2mm_fsync_out_i,
      I5 => s_axis_fifo_ainit_nosync,
      O => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^m_last\,
      I1 => sig_m_valid_out,
      I2 => s2mm_chnl_ready,
      I3 => s_axis_s2mm_tready_i_axis_dw_conv,
      O => \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => p_106_out,
      I2 => s_axis_s2mm_tuser_d1,
      I3 => run_stop_reg,
      I4 => delay_s2mm_fsync_core_till_mmap_done_flag,
      O => drop_fsync_d_pulse_gen_fsize_less_err
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => run_stop_reg,
      I1 => s_axis_s2mm_tuser_d1,
      I2 => p_106_out,
      I3 => sig_m_valid_out,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAA00000000"
    )
        port map (
      I0 => \out\,
      I1 => sig_m_valid_out,
      I2 => p_106_out,
      I3 => s_axis_s2mm_tuser_d1,
      I4 => run_stop_reg,
      I5 => delay_s2mm_fsync_core_till_mmap_done_flag,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => p_106_out,
      I2 => s_axis_s2mm_tuser_d1,
      O => \^gen_sprt_for_s2mm.gen_flush_sof_tready.s2mm_tuser_to_fsync_out_reg\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => p_106_out,
      I2 => d_tready_before_fsync_clr_flag1,
      I3 => \out\,
      I4 => s2mm_chnl_ready,
      I5 => d_tready_sof_late,
      O => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => s2mm_tuser_to_fsync_out,
      I1 => \^gen_sprt_for_s2mm.gen_flush_sof_tready.s2mm_tuser_to_fsync_out_reg\,
      I2 => d_tready_before_fsync_clr_flag1,
      I3 => \out\,
      I4 => s2mm_fsync_out_i,
      O => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_106_out,
      I1 => sig_m_valid_out,
      O => p_6_in
    );
\sig_data_reg_out[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(0),
      I1 => s_axis_s2mm_tdata(0),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(10),
      I1 => s_axis_s2mm_tdata(10),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(11),
      I1 => s_axis_s2mm_tdata(11),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(12),
      I1 => s_axis_s2mm_tdata(12),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(13),
      I1 => s_axis_s2mm_tdata(13),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(14),
      I1 => s_axis_s2mm_tdata(14),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(15),
      I1 => s_axis_s2mm_tdata(15),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(16),
      I1 => s_axis_s2mm_tdata(16),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(17),
      I1 => s_axis_s2mm_tdata(17),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(18),
      I1 => s_axis_s2mm_tdata(18),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(19),
      I1 => s_axis_s2mm_tdata(19),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(1),
      I1 => s_axis_s2mm_tdata(1),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(20),
      I1 => s_axis_s2mm_tdata(20),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(21),
      I1 => s_axis_s2mm_tdata(21),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(22),
      I1 => s_axis_s2mm_tdata(22),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(23),
      I1 => s_axis_s2mm_tdata(23),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(2),
      I1 => s_axis_s2mm_tdata(2),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(3),
      I1 => s_axis_s2mm_tdata(3),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(4),
      I1 => s_axis_s2mm_tdata(4),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(5),
      I1 => s_axis_s2mm_tdata(5),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(6),
      I1 => s_axis_s2mm_tdata(6),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(7),
      I1 => s_axis_s2mm_tdata(7),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(8),
      I1 => s_axis_s2mm_tdata(8),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(9),
      I1 => s_axis_s2mm_tdata(9),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => M_Data(0),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(10),
      Q => M_Data(10),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(11),
      Q => M_Data(11),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(12),
      Q => M_Data(12),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(13),
      Q => M_Data(13),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(14),
      Q => M_Data(14),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(15),
      Q => M_Data(15),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(16),
      Q => M_Data(16),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(17),
      Q => M_Data(17),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(18),
      Q => M_Data(18),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(19),
      Q => M_Data(19),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => M_Data(1),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(20),
      Q => M_Data(20),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(21),
      Q => M_Data(21),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(22),
      Q => M_Data(22),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(23),
      Q => M_Data(23),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => M_Data(2),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => M_Data(3),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => M_Data(4),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => M_Data(5),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => M_Data(6),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => M_Data(7),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(8),
      Q => M_Data(8),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(9),
      Q => M_Data(9),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(0),
      Q => sig_data_skid_reg(0),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(10),
      Q => sig_data_skid_reg(10),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(11),
      Q => sig_data_skid_reg(11),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(12),
      Q => sig_data_skid_reg(12),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(13),
      Q => sig_data_skid_reg(13),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(14),
      Q => sig_data_skid_reg(14),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(15),
      Q => sig_data_skid_reg(15),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(16),
      Q => sig_data_skid_reg(16),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(17),
      Q => sig_data_skid_reg(17),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(18),
      Q => sig_data_skid_reg(18),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(19),
      Q => sig_data_skid_reg(19),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(1),
      Q => sig_data_skid_reg(1),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(20),
      Q => sig_data_skid_reg(20),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(21),
      Q => sig_data_skid_reg(21),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(22),
      Q => sig_data_skid_reg(22),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(23),
      Q => sig_data_skid_reg(23),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(2),
      Q => sig_data_skid_reg(2),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(3),
      Q => sig_data_skid_reg(3),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(4),
      Q => sig_data_skid_reg(4),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(5),
      Q => sig_data_skid_reg(5),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(6),
      Q => sig_data_skid_reg(6),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(7),
      Q => sig_data_skid_reg(7),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(8),
      Q => sig_data_skid_reg(8),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(9),
      Q => sig_data_skid_reg(9),
      R => s_axis_fifo_ainit_nosync
    );
\sig_last_reg_out_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tlast,
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => \^m_last\,
      R => s_axis_fifo_ainit_nosync
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tlast,
      Q => sig_last_skid_reg,
      R => s_axis_fifo_ainit_nosync
    );
\sig_m_valid_dup_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF2A"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_s_ready_dup,
      I2 => s_axis_s2mm_tready_signal,
      I3 => s_axis_s2mm_tvalid,
      I4 => s_axis_fifo_ainit_nosync,
      I5 => \^sig_reset_reg\,
      O => \sig_m_valid_dup_i_1__1_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__1_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__1_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_axis_fifo_ainit_nosync,
      Q => \^sig_reset_reg\,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBFAA"
    )
        port map (
      I0 => s_axis_s2mm_tready_signal,
      I1 => s_axis_s2mm_tvalid,
      I2 => sig_m_valid_dup,
      I3 => sig_s_ready_dup,
      I4 => \^sig_reset_reg\,
      I5 => s_axis_fifo_ainit_nosync,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_reg_out[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tkeep(0),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tkeep(1),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tkeep(2),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(0),
      Q => M_STRB(0),
      R => s_axis_fifo_ainit_nosync
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(1),
      Q => M_STRB(1),
      R => s_axis_fifo_ainit_nosync
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(2),
      Q => M_STRB(2),
      R => s_axis_fifo_ainit_nosync
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tkeep(0),
      Q => sig_strb_skid_reg(0),
      R => s_axis_fifo_ainit_nosync
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tkeep(1),
      Q => sig_strb_skid_reg(1),
      R => s_axis_fifo_ainit_nosync
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tkeep(2),
      Q => sig_strb_skid_reg(2),
      R => s_axis_fifo_ainit_nosync
    );
\sig_user_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tuser(0),
      I1 => sig_s_ready_dup,
      I2 => sig_user_skid_reg,
      O => sig_user_skid_mux_out
    );
\sig_user_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_user_skid_mux_out,
      Q => p_106_out,
      R => s_axis_fifo_ainit_nosync
    );
\sig_user_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tuser(0),
      Q => sig_user_skid_reg,
      R => s_axis_fifo_ainit_nosync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_sm is
  port (
    tstvect_fsync_d2 : out STD_LOGIC;
    tstvect_fsync_d1 : out STD_LOGIC;
    frame_sync_reg : out STD_LOGIC;
    s_axis_cmd_tvalid_reg : out STD_LOGIC;
    zero_vsize_err : out STD_LOGIC;
    zero_hsize_err : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    load_new_addr : out STD_LOGIC;
    halted_set_i0 : out STD_LOGIC;
    p_43_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 48 downto 0 );
    dma_interr_reg : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_all_lines_xfred : in STD_LOGIC;
    zero_vsize_err0 : in STD_LOGIC;
    zero_hsize_err0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_28_out : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\ : in STD_LOGIC;
    s_axis_cmd_tvalid_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    mm2s_prmry_resetn : in STD_LOGIC;
    dwidth_fifo_pipe_empty_m : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    p_75_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    p_81_out : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_62_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    interr_i_reg : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    err_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_sm : entity is "axi_vdma_sm";
end system_axi_vdma_0_0_axi_vdma_sm;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_sm is
  signal \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\ : STD_LOGIC;
  signal \^gen_normal_dm_command.cmnd_data_reg[47]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal all_lines_xfred_d1 : STD_LOGIC;
  signal \cmnds_queued[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_2_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_3_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_4_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_5_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_6_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_2_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_4_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_5_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_6_n_0\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \cmnds_queued_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dm_address[0]_i_1_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[20]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[20]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[20]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[20]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[28]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[28]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[28]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[28]_i_5_n_0\ : STD_LOGIC;
  signal dm_address_reg : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \dm_address_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \dm_address_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \dm_address_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \dm_address_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \dm_address_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \dm_address_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \dm_address_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \dm_address_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \dm_address_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \dm_address_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \dm_address_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \dm_address_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal dmacntrl_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dmacntrl_cs : signal is "yes";
  signal frame_sync_d3 : STD_LOGIC;
  signal \^frame_sync_reg\ : STD_LOGIC;
  signal \^load_new_addr\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^p_43_out\ : STD_LOGIC;
  signal \^s_axis_cmd_tvalid_reg\ : STD_LOGIC;
  signal \^tstvect_fsync_d1\ : STD_LOGIC;
  signal \^tstvect_fsync_d2\ : STD_LOGIC;
  signal \vert_count[0]_i_10_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_11_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_9_n_0\ : STD_LOGIC;
  signal \vert_count[12]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_6_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_7_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_8_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_9_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_6_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_7_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_8_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_9_n_0\ : STD_LOGIC;
  signal vert_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \vert_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \vert_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal write_cmnd_cmb : STD_LOGIC;
  signal \^zero_hsize_err\ : STD_LOGIC;
  signal \^zero_vsize_err\ : STD_LOGIC;
  signal \NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dm_address_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vert_count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[1]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[2]_i_1\ : label is "soft_lutpair14";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_dmacntrl_cs_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_dmacntrl_cs_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_dmacntrl_cs_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2\ : label is "soft_lutpair13";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \cmnds_queued_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cmnds_queued_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[10]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[11]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[12]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[13]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[14]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[15]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[23]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[32]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[33]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[34]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[35]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[36]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[37]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[38]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[39]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[40]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[41]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[42]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[43]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[44]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[45]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[46]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[47]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[48]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[49]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[50]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[51]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[52]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[53]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[54]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[55]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[56]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[57]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[58]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[59]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[60]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[61]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[62]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[8]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[9]_i_1\ : label is "soft_lutpair35";
begin
  \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0\(15 downto 0) <= \^gen_normal_dm_command.cmnd_data_reg[47]_0\(15 downto 0);
  frame_sync_reg <= \^frame_sync_reg\;
  load_new_addr <= \^load_new_addr\;
  p_43_out <= \^p_43_out\;
  s_axis_cmd_tvalid_reg <= \^s_axis_cmd_tvalid_reg\;
  tstvect_fsync_d1 <= \^tstvect_fsync_d1\;
  tstvect_fsync_d2 <= \^tstvect_fsync_d2\;
  zero_hsize_err <= \^zero_hsize_err\;
  zero_vsize_err <= \^zero_vsize_err\;
\FSM_sequential_dmacntrl_cs[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\,
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I2 => dmacntrl_cs(0),
      O => \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8BBB88BBBB"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[0]_i_3_n_0\,
      I1 => dmacntrl_cs(0),
      I2 => \FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0\,
      I3 => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\,
      I4 => dmacntrl_cs(1),
      I5 => dmacntrl_cs(2),
      O => \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2808"
    )
        port map (
      I0 => p_1_in,
      I1 => dmacntrl_cs(2),
      I2 => dmacntrl_cs(1),
      I3 => s_axis_cmd_tvalid_reg_0,
      O => \FSM_sequential_dmacntrl_cs[0]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\,
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I2 => dmacntrl_cs(1),
      O => \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055DD0040008800"
    )
        port map (
      I0 => dmacntrl_cs(2),
      I1 => p_1_in,
      I2 => s_axis_cmd_tvalid_reg_0,
      I3 => dmacntrl_cs(0),
      I4 => dmacntrl_cs(1),
      I5 => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\,
      O => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^frame_sync_reg\,
      I1 => mm2s_halt,
      I2 => p_75_out(0),
      I3 => dma_err,
      I4 => p_81_out,
      O => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I2 => dmacntrl_cs(2),
      O => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000000F00"
    )
        port map (
      I0 => s_axis_cmd_tvalid_reg_0,
      I1 => p_1_in,
      I2 => dmacntrl_cs(0),
      I3 => dmacntrl_cs(2),
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0\,
      I5 => dmacntrl_cs(1),
      O => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E5E5E5E5F5E5E5E"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_cs(2),
      I3 => \^frame_sync_reg\,
      I4 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      I5 => \dmacr_i_reg[2]\,
      O => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => vert_count_reg(7),
      I1 => vert_count_reg(12),
      I2 => vert_count_reg(9),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_5_n_0\,
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\,
      I5 => p_1_in,
      O => \FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vert_count_reg(6),
      I1 => vert_count_reg(0),
      I2 => vert_count_reg(11),
      I3 => vert_count_reg(3),
      O => \FSM_sequential_dmacntrl_cs[2]_i_5_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => vert_count_reg(10),
      I1 => vert_count_reg(8),
      I2 => vert_count_reg(1),
      I3 => vert_count_reg(2),
      I4 => vert_count_reg(4),
      I5 => vert_count_reg(5),
      O => \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\
    );
\FSM_sequential_dmacntrl_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\,
      Q => dmacntrl_cs(0),
      R => prmry_reset2
    );
\FSM_sequential_dmacntrl_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\,
      Q => dmacntrl_cs(1),
      R => prmry_reset2
    );
\FSM_sequential_dmacntrl_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\,
      Q => dmacntrl_cs(2),
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => mm2s_all_lines_xfred,
      I1 => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      I2 => \dmacr_i_reg[2]\,
      I3 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\,
      O => \^p_43_out\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(3),
      I1 => \cmnds_queued_reg__0\(0),
      I2 => \cmnds_queued_reg__0\(1),
      I3 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0\,
      I4 => \cmnds_queued_reg__0\(6),
      I5 => \cmnds_queued_reg__0\(7),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(4),
      I1 => \cmnds_queued_reg__0\(2),
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0\,
      I3 => halt_i_reg,
      I4 => dmacntrl_cs(1),
      I5 => \cmnds_queued_reg__0\(5),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dmacntrl_cs(2),
      I1 => dmacntrl_cs(0),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0\
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.all_lines_xfred_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_all_lines_xfred,
      Q => all_lines_xfred_d1,
      R => prmry_reset2
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      I1 => all_lines_xfred_d1,
      I2 => mm2s_all_lines_xfred,
      I3 => p_28_out,
      I4 => mm2s_prmry_resetn,
      I5 => p_75_out(0),
      O => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\,
      Q => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      R => '0'
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mm2s_prmry_resetn,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      I2 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      I1 => mm2s_prmry_resetn,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000FFFFFFFF"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_cs(2),
      I3 => s_axis_cmd_tvalid_reg_0,
      I4 => p_1_in,
      I5 => mm2s_prmry_resetn,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\,
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      R => '0'
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(16),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(17),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(18),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(19),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(20),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(21),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(22),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(23),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(24),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(25),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(26),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(27),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(28),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(29),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(30),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(31),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => p_1_in,
      I1 => s_axis_cmd_tvalid_reg_0,
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_cs(0),
      I4 => dmacntrl_cs(1),
      O => write_cmnd_cmb
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^frame_sync_reg\,
      I1 => dma_err,
      I2 => p_81_out,
      I3 => mm2s_halt,
      O => p_1_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => write_cmnd_cmb,
      Q => \^s_axis_cmd_tvalid_reg\,
      R => prmry_reset2
    );
\I_DMA_REGISTER/dma_interr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFF0"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\(0),
      I1 => mm2s_axi2ip_wrce(0),
      I2 => interr_i_reg,
      I3 => \^zero_vsize_err\,
      I4 => \^zero_hsize_err\,
      I5 => dma_interr_reg_0,
      O => dma_interr_reg
    );
\cmnds_queued[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(0),
      O => \cmnds_queued[0]_i_1_n_0\
    );
\cmnds_queued[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(1),
      O => \cmnds_queued[4]_i_2_n_0\
    );
\cmnds_queued[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(3),
      I1 => \cmnds_queued_reg__0\(4),
      O => \cmnds_queued[4]_i_3_n_0\
    );
\cmnds_queued[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(2),
      I1 => \cmnds_queued_reg__0\(3),
      O => \cmnds_queued[4]_i_4_n_0\
    );
\cmnds_queued[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(1),
      I1 => \cmnds_queued_reg__0\(2),
      O => \cmnds_queued[4]_i_5_n_0\
    );
\cmnds_queued[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A655"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(1),
      I1 => p_62_out,
      I2 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      I3 => \^s_axis_cmd_tvalid_reg\,
      O => \cmnds_queued[4]_i_6_n_0\
    );
\cmnds_queued[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      I2 => p_62_out,
      O => \cmnds_queued[7]_i_2_n_0\
    );
\cmnds_queued[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(6),
      I1 => \cmnds_queued_reg__0\(7),
      O => \cmnds_queued[7]_i_4_n_0\
    );
\cmnds_queued[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(5),
      I1 => \cmnds_queued_reg__0\(6),
      O => \cmnds_queued[7]_i_5_n_0\
    );
\cmnds_queued[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(4),
      I1 => \cmnds_queued_reg__0\(5),
      O => \cmnds_queued[7]_i_6_n_0\
    );
\cmnds_queued_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued[0]_i_1_n_0\,
      Q => \cmnds_queued_reg__0\(0),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[4]_i_1_n_7\,
      Q => \cmnds_queued_reg__0\(1),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[4]_i_1_n_6\,
      Q => \cmnds_queued_reg__0\(2),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[4]_i_1_n_5\,
      Q => \cmnds_queued_reg__0\(3),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[4]_i_1_n_4\,
      Q => \cmnds_queued_reg__0\(4),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmnds_queued_reg[4]_i_1_n_0\,
      CO(2) => \cmnds_queued_reg[4]_i_1_n_1\,
      CO(1) => \cmnds_queued_reg[4]_i_1_n_2\,
      CO(0) => \cmnds_queued_reg[4]_i_1_n_3\,
      CYINIT => \cmnds_queued_reg__0\(0),
      DI(3 downto 1) => \cmnds_queued_reg__0\(3 downto 1),
      DI(0) => \cmnds_queued[4]_i_2_n_0\,
      O(3) => \cmnds_queued_reg[4]_i_1_n_4\,
      O(2) => \cmnds_queued_reg[4]_i_1_n_5\,
      O(1) => \cmnds_queued_reg[4]_i_1_n_6\,
      O(0) => \cmnds_queued_reg[4]_i_1_n_7\,
      S(3) => \cmnds_queued[4]_i_3_n_0\,
      S(2) => \cmnds_queued[4]_i_4_n_0\,
      S(1) => \cmnds_queued[4]_i_5_n_0\,
      S(0) => \cmnds_queued[4]_i_6_n_0\
    );
\cmnds_queued_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_7\,
      Q => \cmnds_queued_reg__0\(5),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_6\,
      Q => \cmnds_queued_reg__0\(6),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_5\,
      Q => \cmnds_queued_reg__0\(7),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmnds_queued_reg[4]_i_1_n_0\,
      CO(3 downto 2) => \NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cmnds_queued_reg[7]_i_3_n_2\,
      CO(0) => \cmnds_queued_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \cmnds_queued_reg__0\(5 downto 4),
      O(3) => \NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED\(3),
      O(2) => \cmnds_queued_reg[7]_i_3_n_5\,
      O(1) => \cmnds_queued_reg[7]_i_3_n_6\,
      O(0) => \cmnds_queued_reg[7]_i_3_n_7\,
      S(3) => '0',
      S(2) => \cmnds_queued[7]_i_4_n_0\,
      S(1) => \cmnds_queued[7]_i_5_n_0\,
      S(0) => \cmnds_queued[7]_i_6_n_0\
    );
\dm_address[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAAAA"
    )
        port map (
      I0 => \^load_new_addr\,
      I1 => p_1_in,
      I2 => dmacntrl_cs(0),
      I3 => dmacntrl_cs(1),
      I4 => dmacntrl_cs(2),
      O => \dm_address[0]_i_1_n_0\
    );
\dm_address[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(19),
      O => \dm_address[16]_i_2_n_0\
    );
\dm_address[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(18),
      O => \dm_address[16]_i_3_n_0\
    );
\dm_address[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(17),
      O => \dm_address[16]_i_4_n_0\
    );
\dm_address[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(16),
      O => \dm_address[16]_i_5_n_0\
    );
\dm_address[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(23),
      O => \dm_address[20]_i_2_n_0\
    );
\dm_address[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(22),
      O => \dm_address[20]_i_3_n_0\
    );
\dm_address[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(21),
      O => \dm_address[20]_i_4_n_0\
    );
\dm_address[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(20),
      O => \dm_address[20]_i_5_n_0\
    );
\dm_address[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(27),
      O => \dm_address[24]_i_2_n_0\
    );
\dm_address[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(26),
      O => \dm_address[24]_i_3_n_0\
    );
\dm_address[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(25),
      O => \dm_address[24]_i_4_n_0\
    );
\dm_address[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(24),
      O => \dm_address[24]_i_5_n_0\
    );
\dm_address[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(31),
      O => \dm_address[28]_i_2_n_0\
    );
\dm_address[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(30),
      O => \dm_address[28]_i_3_n_0\
    );
\dm_address[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(29),
      O => \dm_address[28]_i_4_n_0\
    );
\dm_address[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(28),
      O => \dm_address[28]_i_5_n_0\
    );
\dm_address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(0),
      R => prmry_reset2
    );
\dm_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[11]\(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(10),
      R => prmry_reset2
    );
\dm_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[11]\(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(11),
      R => prmry_reset2
    );
\dm_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(12),
      R => prmry_reset2
    );
\dm_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(13),
      R => prmry_reset2
    );
\dm_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(14),
      R => prmry_reset2
    );
\dm_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(15),
      R => prmry_reset2
    );
\dm_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_7\,
      Q => dm_address_reg(16),
      R => prmry_reset2
    );
\dm_address_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \dm_address_reg[16]_i_1_n_0\,
      CO(2) => \dm_address_reg[16]_i_1_n_1\,
      CO(1) => \dm_address_reg[16]_i_1_n_2\,
      CO(0) => \dm_address_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dm_address_reg[16]_i_1_n_4\,
      O(2) => \dm_address_reg[16]_i_1_n_5\,
      O(1) => \dm_address_reg[16]_i_1_n_6\,
      O(0) => \dm_address_reg[16]_i_1_n_7\,
      S(3) => \dm_address[16]_i_2_n_0\,
      S(2) => \dm_address[16]_i_3_n_0\,
      S(1) => \dm_address[16]_i_4_n_0\,
      S(0) => \dm_address[16]_i_5_n_0\
    );
\dm_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_6\,
      Q => dm_address_reg(17),
      R => prmry_reset2
    );
\dm_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_5\,
      Q => dm_address_reg(18),
      R => prmry_reset2
    );
\dm_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_4\,
      Q => dm_address_reg(19),
      R => prmry_reset2
    );
\dm_address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(1),
      R => prmry_reset2
    );
\dm_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[20]_i_1_n_7\,
      Q => dm_address_reg(20),
      R => prmry_reset2
    );
\dm_address_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dm_address_reg[16]_i_1_n_0\,
      CO(3) => \dm_address_reg[20]_i_1_n_0\,
      CO(2) => \dm_address_reg[20]_i_1_n_1\,
      CO(1) => \dm_address_reg[20]_i_1_n_2\,
      CO(0) => \dm_address_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dm_address_reg[20]_i_1_n_4\,
      O(2) => \dm_address_reg[20]_i_1_n_5\,
      O(1) => \dm_address_reg[20]_i_1_n_6\,
      O(0) => \dm_address_reg[20]_i_1_n_7\,
      S(3) => \dm_address[20]_i_2_n_0\,
      S(2) => \dm_address[20]_i_3_n_0\,
      S(1) => \dm_address[20]_i_4_n_0\,
      S(0) => \dm_address[20]_i_5_n_0\
    );
\dm_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[20]_i_1_n_6\,
      Q => dm_address_reg(21),
      R => prmry_reset2
    );
\dm_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[20]_i_1_n_5\,
      Q => dm_address_reg(22),
      R => prmry_reset2
    );
\dm_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[20]_i_1_n_4\,
      Q => dm_address_reg(23),
      R => prmry_reset2
    );
\dm_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_7\,
      Q => dm_address_reg(24),
      R => prmry_reset2
    );
\dm_address_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dm_address_reg[20]_i_1_n_0\,
      CO(3) => \dm_address_reg[24]_i_1_n_0\,
      CO(2) => \dm_address_reg[24]_i_1_n_1\,
      CO(1) => \dm_address_reg[24]_i_1_n_2\,
      CO(0) => \dm_address_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dm_address_reg[24]_i_1_n_4\,
      O(2) => \dm_address_reg[24]_i_1_n_5\,
      O(1) => \dm_address_reg[24]_i_1_n_6\,
      O(0) => \dm_address_reg[24]_i_1_n_7\,
      S(3) => \dm_address[24]_i_2_n_0\,
      S(2) => \dm_address[24]_i_3_n_0\,
      S(1) => \dm_address[24]_i_4_n_0\,
      S(0) => \dm_address[24]_i_5_n_0\
    );
\dm_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_6\,
      Q => dm_address_reg(25),
      R => prmry_reset2
    );
\dm_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_5\,
      Q => dm_address_reg(26),
      R => prmry_reset2
    );
\dm_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_4\,
      Q => dm_address_reg(27),
      R => prmry_reset2
    );
\dm_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[28]_i_1_n_7\,
      Q => dm_address_reg(28),
      R => prmry_reset2
    );
\dm_address_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dm_address_reg[24]_i_1_n_0\,
      CO(3) => \NLW_dm_address_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dm_address_reg[28]_i_1_n_1\,
      CO(1) => \dm_address_reg[28]_i_1_n_2\,
      CO(0) => \dm_address_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dm_address_reg[28]_i_1_n_4\,
      O(2) => \dm_address_reg[28]_i_1_n_5\,
      O(1) => \dm_address_reg[28]_i_1_n_6\,
      O(0) => \dm_address_reg[28]_i_1_n_7\,
      S(3) => \dm_address[28]_i_2_n_0\,
      S(2) => \dm_address[28]_i_3_n_0\,
      S(1) => \dm_address[28]_i_4_n_0\,
      S(0) => \dm_address[28]_i_5_n_0\
    );
\dm_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[28]_i_1_n_6\,
      Q => dm_address_reg(29),
      R => prmry_reset2
    );
\dm_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(2),
      R => prmry_reset2
    );
\dm_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[28]_i_1_n_5\,
      Q => dm_address_reg(30),
      R => prmry_reset2
    );
\dm_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[28]_i_1_n_4\,
      Q => dm_address_reg(31),
      R => prmry_reset2
    );
\dm_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(3),
      R => prmry_reset2
    );
\dm_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[7]\(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(4),
      R => prmry_reset2
    );
\dm_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[7]\(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(5),
      R => prmry_reset2
    );
\dm_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[7]\(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(6),
      R => prmry_reset2
    );
\dm_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[7]\(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(7),
      R => prmry_reset2
    );
\dm_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[11]\(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(8),
      R => prmry_reset2
    );
\dm_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[11]\(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(9),
      R => prmry_reset2
    );
frame_sync_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_28_out,
      Q => \^tstvect_fsync_d1\,
      R => prmry_reset2
    );
frame_sync_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^tstvect_fsync_d1\,
      Q => \^tstvect_fsync_d2\,
      R => prmry_reset2
    );
frame_sync_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^tstvect_fsync_d2\,
      Q => frame_sync_d3,
      R => prmry_reset2
    );
frame_sync_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_sync_d3,
      Q => \^frame_sync_reg\,
      R => prmry_reset2
    );
halted_set_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^p_43_out\,
      I1 => dwidth_fifo_pipe_empty_m,
      I2 => datamover_idle,
      I3 => p_75_out(0),
      O => halted_set_i0
    );
\s_axis_cmd_tdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      O => D(0)
    );
\s_axis_cmd_tdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      O => D(10)
    );
\s_axis_cmd_tdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      O => D(11)
    );
\s_axis_cmd_tdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      O => D(12)
    );
\s_axis_cmd_tdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      O => D(13)
    );
\s_axis_cmd_tdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      O => D(14)
    );
\s_axis_cmd_tdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      O => D(15)
    );
\s_axis_cmd_tdata[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      O => D(1)
    );
\s_axis_cmd_tdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => D(16)
    );
\s_axis_cmd_tdata[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      O => D(2)
    );
\s_axis_cmd_tdata[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      O => D(17)
    );
\s_axis_cmd_tdata[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      O => D(18)
    );
\s_axis_cmd_tdata[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      O => D(19)
    );
\s_axis_cmd_tdata[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      O => D(20)
    );
\s_axis_cmd_tdata[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      O => D(21)
    );
\s_axis_cmd_tdata[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      O => D(22)
    );
\s_axis_cmd_tdata[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      O => D(23)
    );
\s_axis_cmd_tdata[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      O => D(24)
    );
\s_axis_cmd_tdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      O => D(3)
    );
\s_axis_cmd_tdata[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      O => D(25)
    );
\s_axis_cmd_tdata[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      O => D(26)
    );
\s_axis_cmd_tdata[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      O => D(27)
    );
\s_axis_cmd_tdata[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      O => D(28)
    );
\s_axis_cmd_tdata[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      O => D(29)
    );
\s_axis_cmd_tdata[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      O => D(30)
    );
\s_axis_cmd_tdata[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      O => D(31)
    );
\s_axis_cmd_tdata[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      O => D(32)
    );
\s_axis_cmd_tdata[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      O => D(33)
    );
\s_axis_cmd_tdata[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      O => D(34)
    );
\s_axis_cmd_tdata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      O => D(4)
    );
\s_axis_cmd_tdata[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      O => D(35)
    );
\s_axis_cmd_tdata[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      O => D(36)
    );
\s_axis_cmd_tdata[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      O => D(37)
    );
\s_axis_cmd_tdata[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      O => D(38)
    );
\s_axis_cmd_tdata[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      O => D(39)
    );
\s_axis_cmd_tdata[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      O => D(40)
    );
\s_axis_cmd_tdata[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      O => D(41)
    );
\s_axis_cmd_tdata[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      O => D(42)
    );
\s_axis_cmd_tdata[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      O => D(43)
    );
\s_axis_cmd_tdata[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      O => D(44)
    );
\s_axis_cmd_tdata[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      O => D(5)
    );
\s_axis_cmd_tdata[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      O => D(45)
    );
\s_axis_cmd_tdata[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      O => D(46)
    );
\s_axis_cmd_tdata[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      O => D(47)
    );
\s_axis_cmd_tdata[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      O => D(48)
    );
\s_axis_cmd_tdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      O => D(6)
    );
\s_axis_cmd_tdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      O => D(7)
    );
\s_axis_cmd_tdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      O => D(8)
    );
\s_axis_cmd_tdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      O => D(9)
    );
\vert_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_cs(2),
      I3 => s_axis_cmd_tvalid_reg_0,
      I4 => p_1_in,
      I5 => \^load_new_addr\,
      O => \vert_count[0]_i_1_n_0\
    );
\vert_count[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(1),
      I1 => Q(1),
      I2 => \^load_new_addr\,
      O => \vert_count[0]_i_10_n_0\
    );
\vert_count[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(0),
      I1 => Q(0),
      I2 => \^load_new_addr\,
      O => \vert_count[0]_i_11_n_0\
    );
\vert_count[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => dmacntrl_cs(2),
      I2 => dmacntrl_cs(1),
      I3 => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\,
      O => \^load_new_addr\
    );
\vert_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[0]_i_4_n_0\
    );
\vert_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[0]_i_5_n_0\
    );
\vert_count[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[0]_i_6_n_0\
    );
\vert_count[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[0]_i_7_n_0\
    );
\vert_count[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(3),
      I1 => Q(3),
      I2 => \^load_new_addr\,
      O => \vert_count[0]_i_8_n_0\
    );
\vert_count[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(2),
      I1 => Q(2),
      I2 => \^load_new_addr\,
      O => \vert_count[0]_i_9_n_0\
    );
\vert_count[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => Q(12),
      I1 => vert_count_reg(12),
      I2 => \^load_new_addr\,
      O => \vert_count[12]_i_2_n_0\
    );
\vert_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[4]_i_2_n_0\
    );
\vert_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[4]_i_3_n_0\
    );
\vert_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[4]_i_4_n_0\
    );
\vert_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[4]_i_5_n_0\
    );
\vert_count[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(7),
      I1 => Q(7),
      I2 => \^load_new_addr\,
      O => \vert_count[4]_i_6_n_0\
    );
\vert_count[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(6),
      I1 => Q(6),
      I2 => \^load_new_addr\,
      O => \vert_count[4]_i_7_n_0\
    );
\vert_count[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(5),
      I1 => Q(5),
      I2 => \^load_new_addr\,
      O => \vert_count[4]_i_8_n_0\
    );
\vert_count[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(4),
      I1 => Q(4),
      I2 => \^load_new_addr\,
      O => \vert_count[4]_i_9_n_0\
    );
\vert_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[8]_i_2_n_0\
    );
\vert_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[8]_i_3_n_0\
    );
\vert_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[8]_i_4_n_0\
    );
\vert_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[8]_i_5_n_0\
    );
\vert_count[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(11),
      I1 => Q(11),
      I2 => \^load_new_addr\,
      O => \vert_count[8]_i_6_n_0\
    );
\vert_count[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(10),
      I1 => Q(10),
      I2 => \^load_new_addr\,
      O => \vert_count[8]_i_7_n_0\
    );
\vert_count[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(9),
      I1 => Q(9),
      I2 => \^load_new_addr\,
      O => \vert_count[8]_i_8_n_0\
    );
\vert_count[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(8),
      I1 => Q(8),
      I2 => \^load_new_addr\,
      O => \vert_count[8]_i_9_n_0\
    );
\vert_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[0]_i_2_n_7\,
      Q => vert_count_reg(0),
      R => prmry_reset2
    );
\vert_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vert_count_reg[0]_i_2_n_0\,
      CO(2) => \vert_count_reg[0]_i_2_n_1\,
      CO(1) => \vert_count_reg[0]_i_2_n_2\,
      CO(0) => \vert_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \vert_count[0]_i_4_n_0\,
      DI(2) => \vert_count[0]_i_5_n_0\,
      DI(1) => \vert_count[0]_i_6_n_0\,
      DI(0) => \vert_count[0]_i_7_n_0\,
      O(3) => \vert_count_reg[0]_i_2_n_4\,
      O(2) => \vert_count_reg[0]_i_2_n_5\,
      O(1) => \vert_count_reg[0]_i_2_n_6\,
      O(0) => \vert_count_reg[0]_i_2_n_7\,
      S(3) => \vert_count[0]_i_8_n_0\,
      S(2) => \vert_count[0]_i_9_n_0\,
      S(1) => \vert_count[0]_i_10_n_0\,
      S(0) => \vert_count[0]_i_11_n_0\
    );
\vert_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[8]_i_1_n_5\,
      Q => vert_count_reg(10),
      R => prmry_reset2
    );
\vert_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[8]_i_1_n_4\,
      Q => vert_count_reg(11),
      R => prmry_reset2
    );
\vert_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[12]_i_1_n_7\,
      Q => vert_count_reg(12),
      R => prmry_reset2
    );
\vert_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vert_count_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_vert_count_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \vert_count_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \vert_count[12]_i_2_n_0\
    );
\vert_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[0]_i_2_n_6\,
      Q => vert_count_reg(1),
      R => prmry_reset2
    );
\vert_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[0]_i_2_n_5\,
      Q => vert_count_reg(2),
      R => prmry_reset2
    );
\vert_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[0]_i_2_n_4\,
      Q => vert_count_reg(3),
      R => prmry_reset2
    );
\vert_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[4]_i_1_n_7\,
      Q => vert_count_reg(4),
      R => prmry_reset2
    );
\vert_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vert_count_reg[0]_i_2_n_0\,
      CO(3) => \vert_count_reg[4]_i_1_n_0\,
      CO(2) => \vert_count_reg[4]_i_1_n_1\,
      CO(1) => \vert_count_reg[4]_i_1_n_2\,
      CO(0) => \vert_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \vert_count[4]_i_2_n_0\,
      DI(2) => \vert_count[4]_i_3_n_0\,
      DI(1) => \vert_count[4]_i_4_n_0\,
      DI(0) => \vert_count[4]_i_5_n_0\,
      O(3) => \vert_count_reg[4]_i_1_n_4\,
      O(2) => \vert_count_reg[4]_i_1_n_5\,
      O(1) => \vert_count_reg[4]_i_1_n_6\,
      O(0) => \vert_count_reg[4]_i_1_n_7\,
      S(3) => \vert_count[4]_i_6_n_0\,
      S(2) => \vert_count[4]_i_7_n_0\,
      S(1) => \vert_count[4]_i_8_n_0\,
      S(0) => \vert_count[4]_i_9_n_0\
    );
\vert_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[4]_i_1_n_6\,
      Q => vert_count_reg(5),
      R => prmry_reset2
    );
\vert_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[4]_i_1_n_5\,
      Q => vert_count_reg(6),
      R => prmry_reset2
    );
\vert_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[4]_i_1_n_4\,
      Q => vert_count_reg(7),
      R => prmry_reset2
    );
\vert_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[8]_i_1_n_7\,
      Q => vert_count_reg(8),
      R => prmry_reset2
    );
\vert_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vert_count_reg[4]_i_1_n_0\,
      CO(3) => \vert_count_reg[8]_i_1_n_0\,
      CO(2) => \vert_count_reg[8]_i_1_n_1\,
      CO(1) => \vert_count_reg[8]_i_1_n_2\,
      CO(0) => \vert_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \vert_count[8]_i_2_n_0\,
      DI(2) => \vert_count[8]_i_3_n_0\,
      DI(1) => \vert_count[8]_i_4_n_0\,
      DI(0) => \vert_count[8]_i_5_n_0\,
      O(3) => \vert_count_reg[8]_i_1_n_4\,
      O(2) => \vert_count_reg[8]_i_1_n_5\,
      O(1) => \vert_count_reg[8]_i_1_n_6\,
      O(0) => \vert_count_reg[8]_i_1_n_7\,
      S(3) => \vert_count[8]_i_6_n_0\,
      S(2) => \vert_count[8]_i_7_n_0\,
      S(1) => \vert_count[8]_i_8_n_0\,
      S(0) => \vert_count[8]_i_9_n_0\
    );
\vert_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[8]_i_1_n_6\,
      Q => vert_count_reg(9),
      R => prmry_reset2
    );
zero_hsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => zero_hsize_err0,
      Q => \^zero_hsize_err\,
      R => prmry_reset2
    );
zero_vsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => zero_vsize_err0,
      Q => \^zero_vsize_err\,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_sof_gen is
  port (
    prmry_in_xored : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    s_valid0 : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_in_d1_cdc_from : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_19_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_sof_gen : entity is "axi_vdma_sof_gen";
end system_axi_vdma_0_0_axi_vdma_sof_gen;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_sof_gen is
  signal hold_sof : STD_LOGIC;
  signal hold_sof_i_1_n_0 : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => hold_sof,
      I1 => s_valid_d1,
      I2 => s_valid,
      I3 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
hold_sof_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hold_sof,
      I1 => s_valid,
      I2 => s_valid_d1,
      I3 => \out\,
      I4 => p_19_out,
      O => hold_sof_i_1_n_0
    );
hold_sof_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => hold_sof_i_1_n_0,
      Q => hold_sof,
      R => '0'
    );
s_valid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_valid,
      Q => s_valid_d1,
      R => scndry_reset2
    );
s_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_valid0,
      Q => s_valid,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_sof_gen_0 is
  port (
    prmry_in_xored : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_valid0 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_in_d1_cdc_from : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_sof_gen_0 : entity is "axi_vdma_sof_gen";
end system_axi_vdma_0_0_axi_vdma_sof_gen_0;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_sof_gen_0 is
  signal hold_sof : STD_LOGIC;
  signal \hold_sof_i_1__0_n_0\ : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => hold_sof,
      I1 => s_valid_d1,
      I2 => s_valid,
      I3 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\hold_sof_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hold_sof,
      I1 => s_valid,
      I2 => s_valid_d1,
      I3 => \out\,
      I4 => s2mm_fsync_out_i,
      O => \hold_sof_i_1__0_n_0\
    );
hold_sof_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \hold_sof_i_1__0_n_0\,
      Q => hold_sof,
      R => '0'
    );
s_valid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_valid,
      Q => s_valid_d1,
      R => prmry_reset2
    );
s_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_valid0,
      Q => s_valid,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_sts_mngr is
  port (
    datamover_idle : out STD_LOGIC;
    halted_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    halted_set_i0 : in STD_LOGIC;
    sig_halt_cmplt_reg : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_sts_mngr : entity is "axi_vdma_sts_mngr";
end system_axi_vdma_0_0_axi_vdma_sts_mngr;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_sts_mngr is
  signal s2mm_halted_clr : STD_LOGIC;
  signal s2mm_halted_set : STD_LOGIC;
begin
\I_DMA_REGISTER/halted_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => s2mm_halted_clr,
      I1 => s2mm_dmasr(0),
      I2 => \out\,
      I3 => s2mm_halted_set,
      O => halted_reg
    );
datamover_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_cmplt_reg,
      Q => datamover_idle,
      R => SR(0)
    );
halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_dmacr(0),
      Q => s2mm_halted_clr,
      R => SR(0)
    );
halted_set_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halted_set_i0,
      Q => s2mm_halted_set,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_sts_mngr_44 is
  port (
    p_41_out : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    halted_reg : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_75_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    halted_set_i0 : in STD_LOGIC;
    sig_halt_cmplt_reg : in STD_LOGIC;
    p_74_out : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_sts_mngr_44 : entity is "axi_vdma_sts_mngr";
end system_axi_vdma_0_0_axi_vdma_sts_mngr_44;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_sts_mngr_44 is
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
begin
\I_DMA_REGISTER/halted_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => p_31_out,
      I1 => p_74_out,
      I2 => mm2s_prmry_resetn,
      I3 => p_32_out,
      O => halted_reg
    );
all_idle_reg: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      Q => p_41_out,
      S => prmry_reset2
    );
datamover_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_cmplt_reg,
      Q => datamover_idle,
      R => prmry_reset2
    );
halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_75_out(0),
      Q => p_31_out,
      R => prmry_reset2
    );
halted_set_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halted_set_i0,
      Q => p_32_out,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer is
  port (
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\ : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    d2_ready : out STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\ : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    p_86_out : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    acc_last : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    acc_user_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_fifo_ainit_nosync : in STD_LOGIC;
    mm2s_axis_resetn : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    d2_valid : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    \acc_data_reg[95]\ : in STD_LOGIC_VECTOR ( 95 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer : entity is "axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer";
end system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer is
  signal \^d2_ready\ : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^m_axis_mm2s_tvalid\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \r0_data_reg_n_0_[72]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[73]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[74]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[78]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[79]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[80]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[81]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[82]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[83]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[84]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[85]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[86]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[87]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[88]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[89]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[90]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[91]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[92]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[93]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[94]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[95]\ : STD_LOGIC;
  signal r0_is_end : STD_LOGIC_VECTOR ( 2 to 2 );
  signal r0_is_null_r : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \r0_is_null_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_is_null_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \r0_is_null_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[10]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[11]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[9]\ : STD_LOGIC;
  signal r0_last_reg_n_0 : STD_LOGIC;
  signal r0_load : STD_LOGIC;
  signal r0_out_sel_next_r : STD_LOGIC;
  signal \r0_out_sel_next_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_out_sel_next_r_reg_n_0_[1]\ : STD_LOGIC;
  signal r0_out_sel_r0 : STD_LOGIC;
  signal \r0_out_sel_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \r0_user_reg_n_0_[0]\ : STD_LOGIC;
  signal r1_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal r1_keep : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r1_keep[0]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[1]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[2]_i_1_n_0\ : STD_LOGIC;
  signal r1_last_reg_n_0 : STD_LOGIC;
  signal r1_load : STD_LOGIC;
  signal r1_user : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r1_user[0]_i_1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of m_axis_mm2s_tlast_INST_0_i_1 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of s_valid_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \state[1]_i_2__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \state[2]_i_1\ : label is "soft_lutpair45";
begin
  d2_ready <= \^d2_ready\;
  m_axis_mm2s_tvalid <= \^m_axis_mm2s_tvalid\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^m_axis_mm2s_tvalid\,
      I1 => \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\,
      I2 => p_11_out,
      O => p_86_out
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEA2EA2A"
    )
        port map (
      I0 => m_axis_mm2s_tlast_INST_0_i_1_n_0,
      I1 => \^m_axis_mm2s_tvalid\,
      I2 => \^d2_ready\,
      I3 => r1_last_reg_n_0,
      I4 => \state_reg_n_0_[2]\,
      I5 => m_axis_fifo_ainit_nosync,
      O => \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^m_axis_mm2s_tvalid\,
      I1 => mm2s_axis_resetn,
      I2 => p_11_out,
      O => \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\
    );
\m_axis_mm2s_tdata[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(0),
      I1 => p_0_in1_in(24),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(48),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(0),
      O => m_axis_mm2s_tdata(0)
    );
\m_axis_mm2s_tdata[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(10),
      I1 => p_0_in1_in(34),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(58),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(10),
      O => m_axis_mm2s_tdata(10)
    );
\m_axis_mm2s_tdata[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(11),
      I1 => p_0_in1_in(35),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(59),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(11),
      O => m_axis_mm2s_tdata(11)
    );
\m_axis_mm2s_tdata[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(12),
      I1 => p_0_in1_in(36),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(60),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(12),
      O => m_axis_mm2s_tdata(12)
    );
\m_axis_mm2s_tdata[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(13),
      I1 => p_0_in1_in(37),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(61),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(13),
      O => m_axis_mm2s_tdata(13)
    );
\m_axis_mm2s_tdata[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(14),
      I1 => p_0_in1_in(38),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(62),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(14),
      O => m_axis_mm2s_tdata(14)
    );
\m_axis_mm2s_tdata[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(15),
      I1 => p_0_in1_in(39),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(63),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(15),
      O => m_axis_mm2s_tdata(15)
    );
\m_axis_mm2s_tdata[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(16),
      I1 => p_0_in1_in(40),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(64),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(16),
      O => m_axis_mm2s_tdata(16)
    );
\m_axis_mm2s_tdata[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(17),
      I1 => p_0_in1_in(41),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(65),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(17),
      O => m_axis_mm2s_tdata(17)
    );
\m_axis_mm2s_tdata[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(18),
      I1 => p_0_in1_in(42),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(66),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(18),
      O => m_axis_mm2s_tdata(18)
    );
\m_axis_mm2s_tdata[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(19),
      I1 => p_0_in1_in(43),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(67),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(19),
      O => m_axis_mm2s_tdata(19)
    );
\m_axis_mm2s_tdata[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(1),
      I1 => p_0_in1_in(25),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(49),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(1),
      O => m_axis_mm2s_tdata(1)
    );
\m_axis_mm2s_tdata[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(20),
      I1 => p_0_in1_in(44),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(68),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(20),
      O => m_axis_mm2s_tdata(20)
    );
\m_axis_mm2s_tdata[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(21),
      I1 => p_0_in1_in(45),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(69),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(21),
      O => m_axis_mm2s_tdata(21)
    );
\m_axis_mm2s_tdata[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(22),
      I1 => p_0_in1_in(46),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(70),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(22),
      O => m_axis_mm2s_tdata(22)
    );
\m_axis_mm2s_tdata[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(23),
      I1 => p_0_in1_in(47),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(71),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(23),
      O => m_axis_mm2s_tdata(23)
    );
\m_axis_mm2s_tdata[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(2),
      I1 => p_0_in1_in(26),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(50),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(2),
      O => m_axis_mm2s_tdata(2)
    );
\m_axis_mm2s_tdata[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(3),
      I1 => p_0_in1_in(27),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(51),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(3),
      O => m_axis_mm2s_tdata(3)
    );
\m_axis_mm2s_tdata[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(4),
      I1 => p_0_in1_in(28),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(52),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(4),
      O => m_axis_mm2s_tdata(4)
    );
\m_axis_mm2s_tdata[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(5),
      I1 => p_0_in1_in(29),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(53),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(5),
      O => m_axis_mm2s_tdata(5)
    );
\m_axis_mm2s_tdata[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(6),
      I1 => p_0_in1_in(30),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(54),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(6),
      O => m_axis_mm2s_tdata(6)
    );
\m_axis_mm2s_tdata[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(7),
      I1 => p_0_in1_in(31),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(55),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(7),
      O => m_axis_mm2s_tdata(7)
    );
\m_axis_mm2s_tdata[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(8),
      I1 => p_0_in1_in(32),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(56),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(8),
      O => m_axis_mm2s_tdata(8)
    );
\m_axis_mm2s_tdata[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_data(9),
      I1 => p_0_in1_in(33),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(57),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(9),
      O => m_axis_mm2s_tdata(9)
    );
\m_axis_mm2s_tkeep[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_keep(0),
      I1 => p_1_in(3),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_1_in(6),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_1_in(0),
      O => m_axis_mm2s_tkeep(0)
    );
\m_axis_mm2s_tkeep[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_keep(1),
      I1 => p_1_in(4),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_1_in(7),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_1_in(1),
      O => m_axis_mm2s_tkeep(1)
    );
\m_axis_mm2s_tkeep[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => r1_keep(2),
      I1 => p_1_in(5),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => p_1_in(8),
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => p_1_in(2),
      O => m_axis_mm2s_tkeep(2)
    );
m_axis_mm2s_tlast_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EDFF4800"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => r1_last_reg_n_0,
      I2 => \^d2_ready\,
      I3 => \^m_axis_mm2s_tvalid\,
      I4 => m_axis_mm2s_tlast_INST_0_i_1_n_0,
      O => m_axis_mm2s_tlast
    );
m_axis_mm2s_tlast_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r0_is_null_r(1),
      I1 => r0_is_end(2),
      I2 => r0_is_null_r(2),
      I3 => r0_last_reg_n_0,
      O => m_axis_mm2s_tlast_INST_0_i_1_n_0
    );
\m_axis_mm2s_tuser[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => r1_user(0),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_user_reg_n_0_[0]\,
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      O => m_axis_mm2s_tuser(0)
    );
\r0_data[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \state_reg_n_0_[2]\,
      O => r0_load
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(0),
      Q => p_0_in1_in(0),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(10),
      Q => p_0_in1_in(10),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(11),
      Q => p_0_in1_in(11),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(12),
      Q => p_0_in1_in(12),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(13),
      Q => p_0_in1_in(13),
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(14),
      Q => p_0_in1_in(14),
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(15),
      Q => p_0_in1_in(15),
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(16),
      Q => p_0_in1_in(16),
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(17),
      Q => p_0_in1_in(17),
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(18),
      Q => p_0_in1_in(18),
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(19),
      Q => p_0_in1_in(19),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(1),
      Q => p_0_in1_in(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(20),
      Q => p_0_in1_in(20),
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(21),
      Q => p_0_in1_in(21),
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(22),
      Q => p_0_in1_in(22),
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(23),
      Q => p_0_in1_in(23),
      R => '0'
    );
\r0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(24),
      Q => p_0_in1_in(24),
      R => '0'
    );
\r0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(25),
      Q => p_0_in1_in(25),
      R => '0'
    );
\r0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(26),
      Q => p_0_in1_in(26),
      R => '0'
    );
\r0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(27),
      Q => p_0_in1_in(27),
      R => '0'
    );
\r0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(28),
      Q => p_0_in1_in(28),
      R => '0'
    );
\r0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(29),
      Q => p_0_in1_in(29),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(2),
      Q => p_0_in1_in(2),
      R => '0'
    );
\r0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(30),
      Q => p_0_in1_in(30),
      R => '0'
    );
\r0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(31),
      Q => p_0_in1_in(31),
      R => '0'
    );
\r0_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(32),
      Q => p_0_in1_in(32),
      R => '0'
    );
\r0_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(33),
      Q => p_0_in1_in(33),
      R => '0'
    );
\r0_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(34),
      Q => p_0_in1_in(34),
      R => '0'
    );
\r0_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(35),
      Q => p_0_in1_in(35),
      R => '0'
    );
\r0_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(36),
      Q => p_0_in1_in(36),
      R => '0'
    );
\r0_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(37),
      Q => p_0_in1_in(37),
      R => '0'
    );
\r0_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(38),
      Q => p_0_in1_in(38),
      R => '0'
    );
\r0_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(39),
      Q => p_0_in1_in(39),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(3),
      Q => p_0_in1_in(3),
      R => '0'
    );
\r0_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(40),
      Q => p_0_in1_in(40),
      R => '0'
    );
\r0_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(41),
      Q => p_0_in1_in(41),
      R => '0'
    );
\r0_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(42),
      Q => p_0_in1_in(42),
      R => '0'
    );
\r0_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(43),
      Q => p_0_in1_in(43),
      R => '0'
    );
\r0_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(44),
      Q => p_0_in1_in(44),
      R => '0'
    );
\r0_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(45),
      Q => p_0_in1_in(45),
      R => '0'
    );
\r0_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(46),
      Q => p_0_in1_in(46),
      R => '0'
    );
\r0_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(47),
      Q => p_0_in1_in(47),
      R => '0'
    );
\r0_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(48),
      Q => p_0_in1_in(48),
      R => '0'
    );
\r0_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(49),
      Q => p_0_in1_in(49),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(4),
      Q => p_0_in1_in(4),
      R => '0'
    );
\r0_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(50),
      Q => p_0_in1_in(50),
      R => '0'
    );
\r0_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(51),
      Q => p_0_in1_in(51),
      R => '0'
    );
\r0_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(52),
      Q => p_0_in1_in(52),
      R => '0'
    );
\r0_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(53),
      Q => p_0_in1_in(53),
      R => '0'
    );
\r0_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(54),
      Q => p_0_in1_in(54),
      R => '0'
    );
\r0_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(55),
      Q => p_0_in1_in(55),
      R => '0'
    );
\r0_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(56),
      Q => p_0_in1_in(56),
      R => '0'
    );
\r0_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(57),
      Q => p_0_in1_in(57),
      R => '0'
    );
\r0_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(58),
      Q => p_0_in1_in(58),
      R => '0'
    );
\r0_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(59),
      Q => p_0_in1_in(59),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(5),
      Q => p_0_in1_in(5),
      R => '0'
    );
\r0_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(60),
      Q => p_0_in1_in(60),
      R => '0'
    );
\r0_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(61),
      Q => p_0_in1_in(61),
      R => '0'
    );
\r0_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(62),
      Q => p_0_in1_in(62),
      R => '0'
    );
\r0_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(63),
      Q => p_0_in1_in(63),
      R => '0'
    );
\r0_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(64),
      Q => p_0_in1_in(64),
      R => '0'
    );
\r0_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(65),
      Q => p_0_in1_in(65),
      R => '0'
    );
\r0_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(66),
      Q => p_0_in1_in(66),
      R => '0'
    );
\r0_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(67),
      Q => p_0_in1_in(67),
      R => '0'
    );
\r0_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(68),
      Q => p_0_in1_in(68),
      R => '0'
    );
\r0_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(69),
      Q => p_0_in1_in(69),
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(6),
      Q => p_0_in1_in(6),
      R => '0'
    );
\r0_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(70),
      Q => p_0_in1_in(70),
      R => '0'
    );
\r0_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(71),
      Q => p_0_in1_in(71),
      R => '0'
    );
\r0_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(72),
      Q => \r0_data_reg_n_0_[72]\,
      R => '0'
    );
\r0_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(73),
      Q => \r0_data_reg_n_0_[73]\,
      R => '0'
    );
\r0_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(74),
      Q => \r0_data_reg_n_0_[74]\,
      R => '0'
    );
\r0_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(75),
      Q => \r0_data_reg_n_0_[75]\,
      R => '0'
    );
\r0_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(76),
      Q => \r0_data_reg_n_0_[76]\,
      R => '0'
    );
\r0_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(77),
      Q => \r0_data_reg_n_0_[77]\,
      R => '0'
    );
\r0_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(78),
      Q => \r0_data_reg_n_0_[78]\,
      R => '0'
    );
\r0_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(79),
      Q => \r0_data_reg_n_0_[79]\,
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(7),
      Q => p_0_in1_in(7),
      R => '0'
    );
\r0_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(80),
      Q => \r0_data_reg_n_0_[80]\,
      R => '0'
    );
\r0_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(81),
      Q => \r0_data_reg_n_0_[81]\,
      R => '0'
    );
\r0_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(82),
      Q => \r0_data_reg_n_0_[82]\,
      R => '0'
    );
\r0_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(83),
      Q => \r0_data_reg_n_0_[83]\,
      R => '0'
    );
\r0_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(84),
      Q => \r0_data_reg_n_0_[84]\,
      R => '0'
    );
\r0_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(85),
      Q => \r0_data_reg_n_0_[85]\,
      R => '0'
    );
\r0_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(86),
      Q => \r0_data_reg_n_0_[86]\,
      R => '0'
    );
\r0_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(87),
      Q => \r0_data_reg_n_0_[87]\,
      R => '0'
    );
\r0_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(88),
      Q => \r0_data_reg_n_0_[88]\,
      R => '0'
    );
\r0_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(89),
      Q => \r0_data_reg_n_0_[89]\,
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(8),
      Q => p_0_in1_in(8),
      R => '0'
    );
\r0_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(90),
      Q => \r0_data_reg_n_0_[90]\,
      R => '0'
    );
\r0_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(91),
      Q => \r0_data_reg_n_0_[91]\,
      R => '0'
    );
\r0_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(92),
      Q => \r0_data_reg_n_0_[92]\,
      R => '0'
    );
\r0_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(93),
      Q => \r0_data_reg_n_0_[93]\,
      R => '0'
    );
\r0_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(94),
      Q => \r0_data_reg_n_0_[94]\,
      R => '0'
    );
\r0_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(95),
      Q => \r0_data_reg_n_0_[95]\,
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(9),
      Q => p_0_in1_in(9),
      R => '0'
    );
\r0_is_null_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FF00000100"
    )
        port map (
      I0 => D(5),
      I1 => D(3),
      I2 => D(4),
      I3 => \state_reg[1]_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => r0_is_null_r(1),
      O => \r0_is_null_r[1]_i_1_n_0\
    );
\r0_is_null_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FF00000100"
    )
        port map (
      I0 => D(8),
      I1 => D(6),
      I2 => D(7),
      I3 => \state_reg[1]_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => r0_is_null_r(2),
      O => \r0_is_null_r[2]_i_1_n_0\
    );
\r0_is_null_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FF00000100"
    )
        port map (
      I0 => D(11),
      I1 => D(9),
      I2 => D(10),
      I3 => \state_reg[1]_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => r0_is_end(2),
      O => \r0_is_null_r[3]_i_1_n_0\
    );
\r0_is_null_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_is_null_r[1]_i_1_n_0\,
      Q => r0_is_null_r(1),
      R => areset_r
    );
\r0_is_null_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_is_null_r[2]_i_1_n_0\,
      Q => r0_is_null_r(2),
      R => areset_r
    );
\r0_is_null_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_is_null_r[3]_i_1_n_0\,
      Q => r0_is_end(2),
      R => areset_r
    );
\r0_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(0),
      Q => p_1_in(0),
      R => '0'
    );
\r0_keep_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(10),
      Q => \r0_keep_reg_n_0_[10]\,
      R => '0'
    );
\r0_keep_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(11),
      Q => \r0_keep_reg_n_0_[11]\,
      R => '0'
    );
\r0_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(1),
      Q => p_1_in(1),
      R => '0'
    );
\r0_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(2),
      Q => p_1_in(2),
      R => '0'
    );
\r0_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(3),
      Q => p_1_in(3),
      R => '0'
    );
\r0_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(4),
      Q => p_1_in(4),
      R => '0'
    );
\r0_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(5),
      Q => p_1_in(5),
      R => '0'
    );
\r0_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(6),
      Q => p_1_in(6),
      R => '0'
    );
\r0_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(7),
      Q => p_1_in(7),
      R => '0'
    );
\r0_keep_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(8),
      Q => p_1_in(8),
      R => '0'
    );
\r0_keep_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(9),
      Q => \r0_keep_reg_n_0_[9]\,
      R => '0'
    );
r0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_last,
      Q => r0_last_reg_n_0,
      R => '0'
    );
\r0_out_sel_next_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDFDDD0A2A2A2A"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => r0_is_end(2),
      I3 => r0_is_null_r(2),
      I4 => r0_is_null_r(1),
      I5 => \r0_out_sel_next_r_reg_n_0_[0]\,
      O => \r0_out_sel_next_r[0]_i_1_n_0\
    );
\r0_out_sel_next_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCCCE"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \r0_out_sel_next_r[1]_i_3_n_0\,
      I2 => \^m_axis_mm2s_tvalid\,
      I3 => \state_reg_n_0_[2]\,
      I4 => areset_r,
      O => r0_out_sel_next_r
    );
\r0_out_sel_next_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F0F0F0"
    )
        port map (
      I0 => r0_is_null_r(2),
      I1 => r0_is_end(2),
      I2 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I4 => m_axis_mm2s_tready,
      O => \r0_out_sel_next_r[1]_i_2_n_0\
    );
\r0_out_sel_next_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0CC8000000000"
    )
        port map (
      I0 => r0_is_null_r(1),
      I1 => r0_is_end(2),
      I2 => r0_is_null_r(2),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => \r0_out_sel_r_reg_n_0_[0]\,
      I5 => m_axis_mm2s_tready,
      O => \r0_out_sel_next_r[1]_i_3_n_0\
    );
\r0_out_sel_next_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_out_sel_next_r[0]_i_1_n_0\,
      Q => \r0_out_sel_next_r_reg_n_0_[0]\,
      S => r0_out_sel_next_r
    );
\r0_out_sel_next_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_out_sel_next_r[1]_i_2_n_0\,
      Q => \r0_out_sel_next_r_reg_n_0_[1]\,
      R => r0_out_sel_next_r
    );
\r0_out_sel_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I1 => m_axis_mm2s_tready,
      I2 => r0_out_sel_r0,
      I3 => \r0_out_sel_r_reg_n_0_[0]\,
      O => \r0_out_sel_r[0]_i_1_n_0\
    );
\r0_out_sel_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I1 => m_axis_mm2s_tready,
      I2 => r0_out_sel_r0,
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      O => \r0_out_sel_r[1]_i_1_n_0\
    );
\r0_out_sel_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0CC8000000000"
    )
        port map (
      I0 => r0_is_null_r(1),
      I1 => r0_is_end(2),
      I2 => r0_is_null_r(2),
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I5 => m_axis_mm2s_tready,
      O => r0_out_sel_r0
    );
\r0_out_sel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_out_sel_r[0]_i_1_n_0\,
      Q => \r0_out_sel_r_reg_n_0_[0]\,
      R => r0_out_sel_next_r
    );
\r0_out_sel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_out_sel_r[1]_i_1_n_0\,
      Q => \r0_out_sel_r_reg_n_0_[1]\,
      R => r0_out_sel_next_r
    );
\r0_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_user_reg(0),
      Q => \r0_user_reg_n_0_[0]\,
      R => '0'
    );
\r1_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[72]\,
      I1 => p_0_in1_in(24),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(48),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(0),
      O => p_0_in_0(0)
    );
\r1_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[82]\,
      I1 => p_0_in1_in(34),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(58),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(10),
      O => p_0_in_0(10)
    );
\r1_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[83]\,
      I1 => p_0_in1_in(35),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(59),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(11),
      O => p_0_in_0(11)
    );
\r1_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[84]\,
      I1 => p_0_in1_in(36),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(60),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(12),
      O => p_0_in_0(12)
    );
\r1_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[85]\,
      I1 => p_0_in1_in(37),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(61),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(13),
      O => p_0_in_0(13)
    );
\r1_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[86]\,
      I1 => p_0_in1_in(38),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(62),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(14),
      O => p_0_in_0(14)
    );
\r1_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[87]\,
      I1 => p_0_in1_in(39),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(63),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(15),
      O => p_0_in_0(15)
    );
\r1_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[88]\,
      I1 => p_0_in1_in(40),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(64),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(16),
      O => p_0_in_0(16)
    );
\r1_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[89]\,
      I1 => p_0_in1_in(41),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(65),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(17),
      O => p_0_in_0(17)
    );
\r1_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[90]\,
      I1 => p_0_in1_in(42),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(66),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(18),
      O => p_0_in_0(18)
    );
\r1_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[91]\,
      I1 => p_0_in1_in(43),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(67),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(19),
      O => p_0_in_0(19)
    );
\r1_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[73]\,
      I1 => p_0_in1_in(25),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(49),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(1),
      O => p_0_in_0(1)
    );
\r1_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[92]\,
      I1 => p_0_in1_in(44),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(68),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(20),
      O => p_0_in_0(20)
    );
\r1_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[93]\,
      I1 => p_0_in1_in(45),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(69),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(21),
      O => p_0_in_0(21)
    );
\r1_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[94]\,
      I1 => p_0_in1_in(46),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(70),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(22),
      O => p_0_in_0(22)
    );
\r1_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \^m_axis_mm2s_tvalid\,
      I2 => \state_reg_n_0_[2]\,
      O => r1_load
    );
\r1_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[95]\,
      I1 => p_0_in1_in(47),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(71),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(23),
      O => p_0_in_0(23)
    );
\r1_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[74]\,
      I1 => p_0_in1_in(26),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(50),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(2),
      O => p_0_in_0(2)
    );
\r1_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[75]\,
      I1 => p_0_in1_in(27),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(51),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(3),
      O => p_0_in_0(3)
    );
\r1_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[76]\,
      I1 => p_0_in1_in(28),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(52),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(4),
      O => p_0_in_0(4)
    );
\r1_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[77]\,
      I1 => p_0_in1_in(29),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(53),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(5),
      O => p_0_in_0(5)
    );
\r1_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[78]\,
      I1 => p_0_in1_in(30),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(54),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(6),
      O => p_0_in_0(6)
    );
\r1_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[79]\,
      I1 => p_0_in1_in(31),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(55),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(7),
      O => p_0_in_0(7)
    );
\r1_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[80]\,
      I1 => p_0_in1_in(32),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(56),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(8),
      O => p_0_in_0(8)
    );
\r1_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_data_reg_n_0_[81]\,
      I1 => p_0_in1_in(33),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(57),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_0_in1_in(9),
      O => p_0_in_0(9)
    );
\r1_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(0),
      Q => r1_data(0),
      R => '0'
    );
\r1_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(10),
      Q => r1_data(10),
      R => '0'
    );
\r1_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(11),
      Q => r1_data(11),
      R => '0'
    );
\r1_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(12),
      Q => r1_data(12),
      R => '0'
    );
\r1_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(13),
      Q => r1_data(13),
      R => '0'
    );
\r1_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(14),
      Q => r1_data(14),
      R => '0'
    );
\r1_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(15),
      Q => r1_data(15),
      R => '0'
    );
\r1_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(16),
      Q => r1_data(16),
      R => '0'
    );
\r1_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(17),
      Q => r1_data(17),
      R => '0'
    );
\r1_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(18),
      Q => r1_data(18),
      R => '0'
    );
\r1_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(19),
      Q => r1_data(19),
      R => '0'
    );
\r1_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(1),
      Q => r1_data(1),
      R => '0'
    );
\r1_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(20),
      Q => r1_data(20),
      R => '0'
    );
\r1_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(21),
      Q => r1_data(21),
      R => '0'
    );
\r1_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(22),
      Q => r1_data(22),
      R => '0'
    );
\r1_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(23),
      Q => r1_data(23),
      R => '0'
    );
\r1_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(2),
      Q => r1_data(2),
      R => '0'
    );
\r1_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(3),
      Q => r1_data(3),
      R => '0'
    );
\r1_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(4),
      Q => r1_data(4),
      R => '0'
    );
\r1_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(5),
      Q => r1_data(5),
      R => '0'
    );
\r1_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(6),
      Q => r1_data(6),
      R => '0'
    );
\r1_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(7),
      Q => r1_data(7),
      R => '0'
    );
\r1_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(8),
      Q => r1_data(8),
      R => '0'
    );
\r1_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in_0(9),
      Q => r1_data(9),
      R => '0'
    );
\r1_keep[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[9]\,
      I1 => p_1_in(3),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_1_in(6),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_1_in(0),
      O => \r1_keep[0]_i_1_n_0\
    );
\r1_keep[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[10]\,
      I1 => p_1_in(4),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_1_in(7),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_1_in(1),
      O => \r1_keep[1]_i_1_n_0\
    );
\r1_keep[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[11]\,
      I1 => p_1_in(5),
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_1_in(8),
      I4 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I5 => p_1_in(2),
      O => \r1_keep[2]_i_1_n_0\
    );
\r1_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[0]_i_1_n_0\,
      Q => r1_keep(0),
      R => '0'
    );
\r1_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[1]_i_1_n_0\,
      Q => r1_keep(1),
      R => '0'
    );
\r1_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[2]_i_1_n_0\,
      Q => r1_keep(2),
      R => '0'
    );
r1_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => r0_last_reg_n_0,
      Q => r1_last_reg_n_0,
      R => '0'
    );
\r1_user[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I1 => \r0_user_reg_n_0_[0]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      O => \r1_user[0]_i_1_n_0\
    );
\r1_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_user[0]_i_1_n_0\,
      Q => r1_user(0),
      R => '0'
    );
s_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_mm2s_tvalid\,
      I1 => m_axis_mm2s_tready,
      O => s_valid0
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA4FFF4F"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => r0_out_sel_r0,
      I2 => \^m_axis_mm2s_tvalid\,
      I3 => \^d2_ready\,
      I4 => d2_valid,
      O => state(0)
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55550500EF00EF00"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state[1]_i_2__0_n_0\,
      I2 => m_axis_mm2s_tready,
      I3 => \^m_axis_mm2s_tvalid\,
      I4 => d2_valid,
      I5 => \^d2_ready\,
      O => state(1)
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => r0_is_end(2),
      I1 => r0_is_null_r(2),
      I2 => r0_is_null_r(1),
      O => \state[1]_i_2__0_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00620000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \^d2_ready\,
      I2 => d2_valid,
      I3 => m_axis_mm2s_tready,
      I4 => \^m_axis_mm2s_tvalid\,
      O => state(2)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(0),
      Q => \^d2_ready\,
      R => areset_r
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(1),
      Q => \^m_axis_mm2s_tvalid\,
      R => areset_r
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(2),
      Q => \state_reg_n_0_[2]\,
      R => areset_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer__parameterized0\ is
  port (
    d2_ready : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_skid_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    acc_last : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_tready_i : in STD_LOGIC;
    d2_valid : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \acc_data_reg[95]\ : in STD_LOGIC_VECTOR ( 95 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer__parameterized0\ : entity is "axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer";
end \system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer__parameterized0\ is
  signal \^d2_ready\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_i_2__1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r0_data_reg_n_0_[64]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[65]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[66]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[67]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[68]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[69]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[70]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[71]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[72]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[73]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[74]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[78]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[79]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[80]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[81]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[82]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[83]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[84]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[85]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[86]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[87]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[88]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[89]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[90]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[91]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[92]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[93]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[94]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[95]\ : STD_LOGIC;
  signal r0_is_end : STD_LOGIC_VECTOR ( 1 to 1 );
  signal r0_is_null_r : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \r0_is_null_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_is_null_r[2]_i_1_n_0\ : STD_LOGIC;
  signal r0_is_null_r_0 : STD_LOGIC;
  signal \r0_keep_reg_n_0_[10]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[11]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[8]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[9]\ : STD_LOGIC;
  signal r0_last_reg_n_0 : STD_LOGIC;
  signal r0_load : STD_LOGIC;
  signal \r0_out_sel_next_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_out_sel_next_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \r0_out_sel_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_0_[1]\ : STD_LOGIC;
  signal r1_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r1_keep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \r1_keep[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r1_keep[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r1_keep[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r1_keep[3]_i_1_n_0\ : STD_LOGIC;
  signal r1_last_reg_n_0 : STD_LOGIC;
  signal r1_load : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state1 : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \^state_reg[2]_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_2__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \r0_is_null_r[2]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \r0_out_sel_r[1]_i_2__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \state[2]_i_1__1\ : label is "soft_lutpair54";
begin
  d2_ready <= \^d2_ready\;
  \state_reg[2]_0\ <= \^state_reg[2]_0\;
\gf36e1_inst.sngfifo36e1_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(57),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(25),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(25),
      O => \sig_data_skid_reg_reg[31]\(25)
    );
\gf36e1_inst.sngfifo36e1_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(56),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(24),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(24),
      O => \sig_data_skid_reg_reg[31]\(24)
    );
\gf36e1_inst.sngfifo36e1_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(55),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(23),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(23),
      O => \sig_data_skid_reg_reg[31]\(23)
    );
\gf36e1_inst.sngfifo36e1_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(54),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(22),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(22),
      O => \sig_data_skid_reg_reg[31]\(22)
    );
\gf36e1_inst.sngfifo36e1_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(53),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(21),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(21),
      O => \sig_data_skid_reg_reg[31]\(21)
    );
\gf36e1_inst.sngfifo36e1_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(52),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(20),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(20),
      O => \sig_data_skid_reg_reg[31]\(20)
    );
\gf36e1_inst.sngfifo36e1_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(51),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(19),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(19),
      O => \sig_data_skid_reg_reg[31]\(19)
    );
\gf36e1_inst.sngfifo36e1_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(50),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(18),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(18),
      O => \sig_data_skid_reg_reg[31]\(18)
    );
\gf36e1_inst.sngfifo36e1_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(49),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(17),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(17),
      O => \sig_data_skid_reg_reg[31]\(17)
    );
\gf36e1_inst.sngfifo36e1_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(48),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(16),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(16),
      O => \sig_data_skid_reg_reg[31]\(16)
    );
\gf36e1_inst.sngfifo36e1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28002800EBFF2800"
    )
        port map (
      I0 => r1_last_reg_n_0,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^d2_ready\,
      I3 => \^state_reg[2]_0\,
      I4 => r0_last_reg_n_0,
      I5 => \gf36e1_inst.sngfifo36e1_i_2__1_n_0\,
      O => DIN(0)
    );
\gf36e1_inst.sngfifo36e1_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(47),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(15),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(15),
      O => \sig_data_skid_reg_reg[31]\(15)
    );
\gf36e1_inst.sngfifo36e1_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(46),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(14),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(14),
      O => \sig_data_skid_reg_reg[31]\(14)
    );
\gf36e1_inst.sngfifo36e1_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(45),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(13),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(13),
      O => \sig_data_skid_reg_reg[31]\(13)
    );
\gf36e1_inst.sngfifo36e1_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(44),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(12),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(12),
      O => \sig_data_skid_reg_reg[31]\(12)
    );
\gf36e1_inst.sngfifo36e1_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(43),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(11),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(11),
      O => \sig_data_skid_reg_reg[31]\(11)
    );
\gf36e1_inst.sngfifo36e1_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(42),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(10),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(10),
      O => \sig_data_skid_reg_reg[31]\(10)
    );
\gf36e1_inst.sngfifo36e1_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(41),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(9),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(9),
      O => \sig_data_skid_reg_reg[31]\(9)
    );
\gf36e1_inst.sngfifo36e1_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(40),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(8),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(8),
      O => \sig_data_skid_reg_reg[31]\(8)
    );
\gf36e1_inst.sngfifo36e1_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(39),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(7),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(7),
      O => \sig_data_skid_reg_reg[31]\(7)
    );
\gf36e1_inst.sngfifo36e1_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(38),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(6),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(6),
      O => \sig_data_skid_reg_reg[31]\(6)
    );
\gf36e1_inst.sngfifo36e1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r0_is_end(1),
      I1 => r0_is_null_r(1),
      O => \gf36e1_inst.sngfifo36e1_i_2__1_n_0\
    );
\gf36e1_inst.sngfifo36e1_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(37),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(5),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(5),
      O => \sig_data_skid_reg_reg[31]\(5)
    );
\gf36e1_inst.sngfifo36e1_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(36),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(4),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(4),
      O => \sig_data_skid_reg_reg[31]\(4)
    );
\gf36e1_inst.sngfifo36e1_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(35),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(3),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(3),
      O => \sig_data_skid_reg_reg[31]\(3)
    );
\gf36e1_inst.sngfifo36e1_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(34),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(2),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(2),
      O => \sig_data_skid_reg_reg[31]\(2)
    );
\gf36e1_inst.sngfifo36e1_i_34__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(33),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(1),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(1),
      O => \sig_data_skid_reg_reg[31]\(1)
    );
\gf36e1_inst.sngfifo36e1_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(32),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(0),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(0),
      O => \sig_data_skid_reg_reg[31]\(0)
    );
\gf36e1_inst.sngfifo36e1_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_keep(3),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_1_in(3),
      O => \sig_data_skid_reg_reg[31]\(35)
    );
\gf36e1_inst.sngfifo36e1_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_keep(2),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_1_in(2),
      O => \sig_data_skid_reg_reg[31]\(34)
    );
\gf36e1_inst.sngfifo36e1_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_keep(1),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_1_in(1),
      O => \sig_data_skid_reg_reg[31]\(33)
    );
\gf36e1_inst.sngfifo36e1_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_keep(0),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_1_in(0),
      O => \sig_data_skid_reg_reg[31]\(32)
    );
\gf36e1_inst.sngfifo36e1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(63),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(31),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(31),
      O => \sig_data_skid_reg_reg[31]\(31)
    );
\gf36e1_inst.sngfifo36e1_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(62),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(30),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(30),
      O => \sig_data_skid_reg_reg[31]\(30)
    );
\gf36e1_inst.sngfifo36e1_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(61),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(29),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(29),
      O => \sig_data_skid_reg_reg[31]\(29)
    );
\gf36e1_inst.sngfifo36e1_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(60),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(28),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(28),
      O => \sig_data_skid_reg_reg[31]\(28)
    );
\gf36e1_inst.sngfifo36e1_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(59),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(27),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(27),
      O => \sig_data_skid_reg_reg[31]\(27)
    );
\gf36e1_inst.sngfifo36e1_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(58),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(26),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(26),
      O => \sig_data_skid_reg_reg[31]\(26)
    );
\r0_data[95]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \state_reg_n_0_[2]\,
      O => r0_load
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(0),
      Q => p_0_in1_in(0),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(10),
      Q => p_0_in1_in(10),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(11),
      Q => p_0_in1_in(11),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(12),
      Q => p_0_in1_in(12),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(13),
      Q => p_0_in1_in(13),
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(14),
      Q => p_0_in1_in(14),
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(15),
      Q => p_0_in1_in(15),
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(16),
      Q => p_0_in1_in(16),
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(17),
      Q => p_0_in1_in(17),
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(18),
      Q => p_0_in1_in(18),
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(19),
      Q => p_0_in1_in(19),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(1),
      Q => p_0_in1_in(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(20),
      Q => p_0_in1_in(20),
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(21),
      Q => p_0_in1_in(21),
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(22),
      Q => p_0_in1_in(22),
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(23),
      Q => p_0_in1_in(23),
      R => '0'
    );
\r0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(24),
      Q => p_0_in1_in(24),
      R => '0'
    );
\r0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(25),
      Q => p_0_in1_in(25),
      R => '0'
    );
\r0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(26),
      Q => p_0_in1_in(26),
      R => '0'
    );
\r0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(27),
      Q => p_0_in1_in(27),
      R => '0'
    );
\r0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(28),
      Q => p_0_in1_in(28),
      R => '0'
    );
\r0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(29),
      Q => p_0_in1_in(29),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(2),
      Q => p_0_in1_in(2),
      R => '0'
    );
\r0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(30),
      Q => p_0_in1_in(30),
      R => '0'
    );
\r0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(31),
      Q => p_0_in1_in(31),
      R => '0'
    );
\r0_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(32),
      Q => p_0_in1_in(32),
      R => '0'
    );
\r0_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(33),
      Q => p_0_in1_in(33),
      R => '0'
    );
\r0_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(34),
      Q => p_0_in1_in(34),
      R => '0'
    );
\r0_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(35),
      Q => p_0_in1_in(35),
      R => '0'
    );
\r0_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(36),
      Q => p_0_in1_in(36),
      R => '0'
    );
\r0_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(37),
      Q => p_0_in1_in(37),
      R => '0'
    );
\r0_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(38),
      Q => p_0_in1_in(38),
      R => '0'
    );
\r0_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(39),
      Q => p_0_in1_in(39),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(3),
      Q => p_0_in1_in(3),
      R => '0'
    );
\r0_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(40),
      Q => p_0_in1_in(40),
      R => '0'
    );
\r0_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(41),
      Q => p_0_in1_in(41),
      R => '0'
    );
\r0_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(42),
      Q => p_0_in1_in(42),
      R => '0'
    );
\r0_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(43),
      Q => p_0_in1_in(43),
      R => '0'
    );
\r0_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(44),
      Q => p_0_in1_in(44),
      R => '0'
    );
\r0_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(45),
      Q => p_0_in1_in(45),
      R => '0'
    );
\r0_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(46),
      Q => p_0_in1_in(46),
      R => '0'
    );
\r0_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(47),
      Q => p_0_in1_in(47),
      R => '0'
    );
\r0_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(48),
      Q => p_0_in1_in(48),
      R => '0'
    );
\r0_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(49),
      Q => p_0_in1_in(49),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(4),
      Q => p_0_in1_in(4),
      R => '0'
    );
\r0_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(50),
      Q => p_0_in1_in(50),
      R => '0'
    );
\r0_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(51),
      Q => p_0_in1_in(51),
      R => '0'
    );
\r0_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(52),
      Q => p_0_in1_in(52),
      R => '0'
    );
\r0_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(53),
      Q => p_0_in1_in(53),
      R => '0'
    );
\r0_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(54),
      Q => p_0_in1_in(54),
      R => '0'
    );
\r0_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(55),
      Q => p_0_in1_in(55),
      R => '0'
    );
\r0_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(56),
      Q => p_0_in1_in(56),
      R => '0'
    );
\r0_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(57),
      Q => p_0_in1_in(57),
      R => '0'
    );
\r0_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(58),
      Q => p_0_in1_in(58),
      R => '0'
    );
\r0_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(59),
      Q => p_0_in1_in(59),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(5),
      Q => p_0_in1_in(5),
      R => '0'
    );
\r0_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(60),
      Q => p_0_in1_in(60),
      R => '0'
    );
\r0_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(61),
      Q => p_0_in1_in(61),
      R => '0'
    );
\r0_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(62),
      Q => p_0_in1_in(62),
      R => '0'
    );
\r0_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(63),
      Q => p_0_in1_in(63),
      R => '0'
    );
\r0_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(64),
      Q => \r0_data_reg_n_0_[64]\,
      R => '0'
    );
\r0_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(65),
      Q => \r0_data_reg_n_0_[65]\,
      R => '0'
    );
\r0_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(66),
      Q => \r0_data_reg_n_0_[66]\,
      R => '0'
    );
\r0_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(67),
      Q => \r0_data_reg_n_0_[67]\,
      R => '0'
    );
\r0_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(68),
      Q => \r0_data_reg_n_0_[68]\,
      R => '0'
    );
\r0_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(69),
      Q => \r0_data_reg_n_0_[69]\,
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(6),
      Q => p_0_in1_in(6),
      R => '0'
    );
\r0_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(70),
      Q => \r0_data_reg_n_0_[70]\,
      R => '0'
    );
\r0_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(71),
      Q => \r0_data_reg_n_0_[71]\,
      R => '0'
    );
\r0_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(72),
      Q => \r0_data_reg_n_0_[72]\,
      R => '0'
    );
\r0_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(73),
      Q => \r0_data_reg_n_0_[73]\,
      R => '0'
    );
\r0_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(74),
      Q => \r0_data_reg_n_0_[74]\,
      R => '0'
    );
\r0_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(75),
      Q => \r0_data_reg_n_0_[75]\,
      R => '0'
    );
\r0_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(76),
      Q => \r0_data_reg_n_0_[76]\,
      R => '0'
    );
\r0_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(77),
      Q => \r0_data_reg_n_0_[77]\,
      R => '0'
    );
\r0_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(78),
      Q => \r0_data_reg_n_0_[78]\,
      R => '0'
    );
\r0_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(79),
      Q => \r0_data_reg_n_0_[79]\,
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(7),
      Q => p_0_in1_in(7),
      R => '0'
    );
\r0_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(80),
      Q => \r0_data_reg_n_0_[80]\,
      R => '0'
    );
\r0_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(81),
      Q => \r0_data_reg_n_0_[81]\,
      R => '0'
    );
\r0_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(82),
      Q => \r0_data_reg_n_0_[82]\,
      R => '0'
    );
\r0_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(83),
      Q => \r0_data_reg_n_0_[83]\,
      R => '0'
    );
\r0_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(84),
      Q => \r0_data_reg_n_0_[84]\,
      R => '0'
    );
\r0_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(85),
      Q => \r0_data_reg_n_0_[85]\,
      R => '0'
    );
\r0_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(86),
      Q => \r0_data_reg_n_0_[86]\,
      R => '0'
    );
\r0_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(87),
      Q => \r0_data_reg_n_0_[87]\,
      R => '0'
    );
\r0_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(88),
      Q => \r0_data_reg_n_0_[88]\,
      R => '0'
    );
\r0_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(89),
      Q => \r0_data_reg_n_0_[89]\,
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(8),
      Q => p_0_in1_in(8),
      R => '0'
    );
\r0_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(90),
      Q => \r0_data_reg_n_0_[90]\,
      R => '0'
    );
\r0_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(91),
      Q => \r0_data_reg_n_0_[91]\,
      R => '0'
    );
\r0_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(92),
      Q => \r0_data_reg_n_0_[92]\,
      R => '0'
    );
\r0_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(93),
      Q => \r0_data_reg_n_0_[93]\,
      R => '0'
    );
\r0_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(94),
      Q => \r0_data_reg_n_0_[94]\,
      R => '0'
    );
\r0_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(95),
      Q => \r0_data_reg_n_0_[95]\,
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(9),
      Q => p_0_in1_in(9),
      R => '0'
    );
\r0_is_null_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => D(5),
      I1 => D(4),
      I2 => D(6),
      I3 => D(7),
      I4 => r0_is_null_r_0,
      I5 => r0_is_null_r(1),
      O => \r0_is_null_r[1]_i_1_n_0\
    );
\r0_is_null_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => D(9),
      I1 => D(8),
      I2 => D(10),
      I3 => D(11),
      I4 => r0_is_null_r_0,
      I5 => r0_is_end(1),
      O => \r0_is_null_r[2]_i_1_n_0\
    );
\r0_is_null_r[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => d2_valid,
      I1 => \^d2_ready\,
      I2 => \state_reg_n_0_[2]\,
      O => r0_is_null_r_0
    );
\r0_is_null_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \r0_is_null_r[1]_i_1_n_0\,
      Q => r0_is_null_r(1),
      R => areset_r
    );
\r0_is_null_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \r0_is_null_r[2]_i_1_n_0\,
      Q => r0_is_end(1),
      R => areset_r
    );
\r0_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(0),
      Q => p_1_in(0),
      R => '0'
    );
\r0_keep_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(10),
      Q => \r0_keep_reg_n_0_[10]\,
      R => '0'
    );
\r0_keep_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(11),
      Q => \r0_keep_reg_n_0_[11]\,
      R => '0'
    );
\r0_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(1),
      Q => p_1_in(1),
      R => '0'
    );
\r0_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(2),
      Q => p_1_in(2),
      R => '0'
    );
\r0_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(3),
      Q => p_1_in(3),
      R => '0'
    );
\r0_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(4),
      Q => p_1_in(4),
      R => '0'
    );
\r0_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(5),
      Q => p_1_in(5),
      R => '0'
    );
\r0_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(6),
      Q => p_1_in(6),
      R => '0'
    );
\r0_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(7),
      Q => p_1_in(7),
      R => '0'
    );
\r0_keep_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(8),
      Q => \r0_keep_reg_n_0_[8]\,
      R => '0'
    );
\r0_keep_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(9),
      Q => \r0_keep_reg_n_0_[9]\,
      R => '0'
    );
r0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => acc_last,
      Q => r0_last_reg_n_0,
      R => '0'
    );
\r0_out_sel_next_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2131AAAA"
    )
        port map (
      I0 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => r0_is_end(1),
      I3 => r0_is_null_r(1),
      I4 => s_axis_s2mm_tready_i,
      I5 => \r0_out_sel_next_r[1]_i_3__0_n_0\,
      O => \r0_out_sel_next_r[0]_i_1_n_0\
    );
\r0_out_sel_next_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007708"
    )
        port map (
      I0 => s_axis_s2mm_tready_i,
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => r0_is_end(1),
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => \r0_out_sel_next_r[1]_i_3__0_n_0\,
      O => \r0_out_sel_next_r[1]_i_1_n_0\
    );
\r0_out_sel_next_r[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55E00000"
    )
        port map (
      I0 => \r0_out_sel_r_reg_n_0_[0]\,
      I1 => r0_is_null_r(1),
      I2 => r0_is_end(1),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => s_axis_s2mm_tready_i,
      I5 => \r0_out_sel_next_r[1]_i_4_n_0\,
      O => \r0_out_sel_next_r[1]_i_3__0_n_0\
    );
\r0_out_sel_next_r[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => areset_r,
      I1 => \^state_reg[2]_0\,
      I2 => \^d2_ready\,
      I3 => \state_reg_n_0_[2]\,
      O => \r0_out_sel_next_r[1]_i_4_n_0\
    );
\r0_out_sel_next_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \r0_out_sel_next_r[0]_i_1_n_0\,
      Q => \r0_out_sel_next_r_reg_n_0_[0]\,
      R => '0'
    );
\r0_out_sel_next_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \r0_out_sel_next_r[1]_i_1_n_0\,
      Q => \r0_out_sel_next_r_reg_n_0_[1]\,
      R => '0'
    );
\r0_out_sel_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \r0_out_sel_r_reg_n_0_[0]\,
      I1 => s_axis_s2mm_tready_i,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => state1,
      I4 => \r0_out_sel_next_r[1]_i_3__0_n_0\,
      O => \r0_out_sel_r[0]_i_1_n_0\
    );
\r0_out_sel_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FECE"
    )
        port map (
      I0 => \r0_out_sel_r_reg_n_0_[1]\,
      I1 => state1,
      I2 => s_axis_s2mm_tready_i,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => \r0_out_sel_next_r[1]_i_3__0_n_0\,
      O => \r0_out_sel_r[1]_i_1_n_0\
    );
\r0_out_sel_r[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020A888"
    )
        port map (
      I0 => s_axis_s2mm_tready_i,
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => r0_is_end(1),
      I3 => r0_is_null_r(1),
      I4 => \r0_out_sel_next_r_reg_n_0_[0]\,
      O => state1
    );
\r0_out_sel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \r0_out_sel_r[0]_i_1_n_0\,
      Q => \r0_out_sel_r_reg_n_0_[0]\,
      R => '0'
    );
\r0_out_sel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \r0_out_sel_r[1]_i_1_n_0\,
      Q => \r0_out_sel_r_reg_n_0_[1]\,
      R => '0'
    );
\r1_data[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(32),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[64]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(0),
      O => p_0_in(0)
    );
\r1_data[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(42),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[74]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(10),
      O => p_0_in(10)
    );
\r1_data[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(43),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[75]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(11),
      O => p_0_in(11)
    );
\r1_data[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(44),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[76]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(12),
      O => p_0_in(12)
    );
\r1_data[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(45),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[77]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(13),
      O => p_0_in(13)
    );
\r1_data[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(46),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[78]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(14),
      O => p_0_in(14)
    );
\r1_data[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(47),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[79]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(15),
      O => p_0_in(15)
    );
\r1_data[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(48),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[80]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(16),
      O => p_0_in(16)
    );
\r1_data[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(49),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[81]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(17),
      O => p_0_in(17)
    );
\r1_data[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(50),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[82]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(18),
      O => p_0_in(18)
    );
\r1_data[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(51),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[83]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(19),
      O => p_0_in(19)
    );
\r1_data[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(33),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[65]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(1),
      O => p_0_in(1)
    );
\r1_data[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(52),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[84]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(20),
      O => p_0_in(20)
    );
\r1_data[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(53),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[85]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(21),
      O => p_0_in(21)
    );
\r1_data[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(54),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[86]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(22),
      O => p_0_in(22)
    );
\r1_data[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(55),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[87]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(23),
      O => p_0_in(23)
    );
\r1_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(56),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[88]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(24),
      O => p_0_in(24)
    );
\r1_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(57),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[89]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(25),
      O => p_0_in(25)
    );
\r1_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(58),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[90]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(26),
      O => p_0_in(26)
    );
\r1_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(59),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[91]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(27),
      O => p_0_in(27)
    );
\r1_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(60),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[92]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(28),
      O => p_0_in(28)
    );
\r1_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(61),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[93]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(29),
      O => p_0_in(29)
    );
\r1_data[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(34),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[66]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(2),
      O => p_0_in(2)
    );
\r1_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(62),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[94]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(30),
      O => p_0_in(30)
    );
\r1_data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \^state_reg[2]_0\,
      I2 => \state_reg_n_0_[2]\,
      O => r1_load
    );
\r1_data[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(63),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[95]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(31),
      O => p_0_in(31)
    );
\r1_data[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(35),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[67]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(3),
      O => p_0_in(3)
    );
\r1_data[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(36),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[68]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(4),
      O => p_0_in(4)
    );
\r1_data[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(37),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[69]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(5),
      O => p_0_in(5)
    );
\r1_data[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(38),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[70]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(6),
      O => p_0_in(6)
    );
\r1_data[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(39),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[71]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(7),
      O => p_0_in(7)
    );
\r1_data[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(40),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[72]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(8),
      O => p_0_in(8)
    );
\r1_data[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(41),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[73]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(9),
      O => p_0_in(9)
    );
\r1_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(0),
      Q => r1_data(0),
      R => '0'
    );
\r1_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(10),
      Q => r1_data(10),
      R => '0'
    );
\r1_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(11),
      Q => r1_data(11),
      R => '0'
    );
\r1_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(12),
      Q => r1_data(12),
      R => '0'
    );
\r1_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(13),
      Q => r1_data(13),
      R => '0'
    );
\r1_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(14),
      Q => r1_data(14),
      R => '0'
    );
\r1_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(15),
      Q => r1_data(15),
      R => '0'
    );
\r1_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(16),
      Q => r1_data(16),
      R => '0'
    );
\r1_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(17),
      Q => r1_data(17),
      R => '0'
    );
\r1_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(18),
      Q => r1_data(18),
      R => '0'
    );
\r1_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(19),
      Q => r1_data(19),
      R => '0'
    );
\r1_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(1),
      Q => r1_data(1),
      R => '0'
    );
\r1_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(20),
      Q => r1_data(20),
      R => '0'
    );
\r1_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(21),
      Q => r1_data(21),
      R => '0'
    );
\r1_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(22),
      Q => r1_data(22),
      R => '0'
    );
\r1_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(23),
      Q => r1_data(23),
      R => '0'
    );
\r1_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(24),
      Q => r1_data(24),
      R => '0'
    );
\r1_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(25),
      Q => r1_data(25),
      R => '0'
    );
\r1_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(26),
      Q => r1_data(26),
      R => '0'
    );
\r1_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(27),
      Q => r1_data(27),
      R => '0'
    );
\r1_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(28),
      Q => r1_data(28),
      R => '0'
    );
\r1_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(29),
      Q => r1_data(29),
      R => '0'
    );
\r1_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(2),
      Q => r1_data(2),
      R => '0'
    );
\r1_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(30),
      Q => r1_data(30),
      R => '0'
    );
\r1_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(31),
      Q => r1_data(31),
      R => '0'
    );
\r1_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(3),
      Q => r1_data(3),
      R => '0'
    );
\r1_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(4),
      Q => r1_data(4),
      R => '0'
    );
\r1_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(5),
      Q => r1_data(5),
      R => '0'
    );
\r1_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(6),
      Q => r1_data(6),
      R => '0'
    );
\r1_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(7),
      Q => r1_data(7),
      R => '0'
    );
\r1_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(8),
      Q => r1_data(8),
      R => '0'
    );
\r1_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(9),
      Q => r1_data(9),
      R => '0'
    );
\r1_keep[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_keep_reg_n_0_[8]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_1_in(0),
      O => \r1_keep[0]_i_1__0_n_0\
    );
\r1_keep[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_keep_reg_n_0_[9]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_1_in(1),
      O => \r1_keep[1]_i_1__0_n_0\
    );
\r1_keep[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_keep_reg_n_0_[10]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_1_in(2),
      O => \r1_keep[2]_i_1__0_n_0\
    );
\r1_keep[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_keep_reg_n_0_[11]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_1_in(3),
      O => \r1_keep[3]_i_1_n_0\
    );
\r1_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => \r1_keep[0]_i_1__0_n_0\,
      Q => r1_keep(0),
      R => '0'
    );
\r1_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => \r1_keep[1]_i_1__0_n_0\,
      Q => r1_keep(1),
      R => '0'
    );
\r1_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => \r1_keep[2]_i_1__0_n_0\,
      Q => r1_keep(2),
      R => '0'
    );
\r1_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => \r1_keep[3]_i_1_n_0\,
      Q => r1_keep(3),
      R => '0'
    );
r1_last_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => r0_last_reg_n_0,
      Q => r1_last_reg_n_0,
      R => '0'
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF7777AAFF7077"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => d2_valid,
      I2 => state1,
      I3 => \^state_reg[2]_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state[0]_i_2_n_0\,
      O => state(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => r0_is_end(1),
      I2 => r0_is_null_r(1),
      I3 => s_axis_s2mm_tready_i,
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A38083A2A3A2A"
    )
        port map (
      I0 => \^state_reg[2]_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^d2_ready\,
      I3 => d2_valid,
      I4 => \gf36e1_inst.sngfifo36e1_i_2__1_n_0\,
      I5 => s_axis_s2mm_tready_i,
      O => state(1)
    );
\state[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04400040"
    )
        port map (
      I0 => s_axis_s2mm_tready_i,
      I1 => \^state_reg[2]_0\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^d2_ready\,
      I4 => d2_valid,
      O => \state[2]_i_1__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => state(0),
      Q => \^d2_ready\,
      R => areset_r
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => state(1),
      Q => \^state_reg[2]_0\,
      R => areset_r
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \state[2]_i_1__1_n_0\,
      Q => \state_reg_n_0_[2]\,
      R => areset_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer is
  port (
    r0_last_reg_0 : out STD_LOGIC;
    acc_user_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_user_reg_out_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ : out STD_LOGIC;
    d2_valid : out STD_LOGIC;
    \r0_is_null_r_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \r0_data_reg[95]\ : out STD_LOGIC_VECTOR ( 95 downto 0 );
    acc_last : out STD_LOGIC;
    p_4_out : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    mm2s_axis_resetn : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    d2_ready : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_data_reg_out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer : entity is "axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer";
end system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[3]\ : signal is "yes";
  signal acc_data0 : STD_LOGIC;
  signal \^acc_last\ : STD_LOGIC;
  signal acc_last_i_1_n_0 : STD_LOGIC;
  signal acc_reg_en : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal acc_strb : STD_LOGIC;
  signal \^d2_valid\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  attribute RTL_KEEP of p_0_in1_in : signal is "yes";
  signal p_1_in2_in : STD_LOGIC;
  signal r0_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r0_keep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r0_last_reg_0\ : STD_LOGIC;
  signal r0_last_reg_n_0 : STD_LOGIC;
  signal \r0_reg_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[1]\ : STD_LOGIC;
  signal r0_user : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state1 : STD_LOGIC;
  signal state15_out : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[4]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sig_last_reg_out_i_1__2\ : label is "soft_lutpair48";
begin
  acc_last <= \^acc_last\;
  d2_valid <= \^d2_valid\;
  r0_last_reg_0 <= \^r0_last_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => sig_m_valid_out_reg,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state[0]_i_2__0_n_0\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313020202570257"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => sig_m_valid_out_reg,
      I2 => r0_last_reg_n_0,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => d2_ready,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[0]_i_2__0_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000032222222"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => p_0_in1_in,
      I3 => sig_m_valid_out_reg,
      I4 => r0_last_reg_n_0,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E04"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => d2_ready,
      I3 => sig_m_valid_out_reg,
      I4 => p_0_in1_in,
      O => \FSM_onehot_state[2]_i_2_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8A8FF00"
    )
        port map (
      I0 => sig_m_valid_out_reg,
      I1 => acc_reg_en(1),
      I2 => p_1_in2_in,
      I3 => \FSM_onehot_state[3]_i_2_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020A0A02020AFA0"
    )
        port map (
      I0 => state15_out,
      I1 => r0_last_reg_n_0,
      I2 => p_0_in1_in,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => sig_m_valid_out_reg,
      I5 => d2_ready,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCCAAAA"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => p_1_in2_in,
      I2 => p_0_in1_in,
      I3 => \r0_reg_sel_reg_n_0_[1]\,
      I4 => sig_m_valid_out_reg,
      O => state15_out
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000202FF00"
    )
        port map (
      I0 => sig_m_valid_out_reg,
      I1 => acc_reg_en(1),
      I2 => p_1_in2_in,
      I3 => \FSM_onehot_state[4]_i_2_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF32001000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => p_0_in1_in,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => d2_ready,
      I4 => sig_m_valid_out_reg,
      I5 => \FSM_onehot_state[4]_i_3_n_0\,
      O => \FSM_onehot_state[4]_i_2_n_0\
    );
\FSM_onehot_state[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => sig_m_valid_out_reg,
      I2 => p_1_in2_in,
      I3 => \r0_reg_sel_reg_n_0_[1]\,
      I4 => p_0_in1_in,
      O => \FSM_onehot_state[4]_i_3_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => areset_r
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      S => areset_r
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => areset_r
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => areset_r
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[4]_i_1_n_0\,
      Q => p_0_in1_in,
      R => areset_r
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^r0_last_reg_0\,
      I1 => p_11_out,
      I2 => mm2s_axis_resetn,
      I3 => p_19_out,
      O => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\
    );
\acc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(0),
      Q => \r0_data_reg[95]\(0),
      R => '0'
    );
\acc_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(10),
      Q => \r0_data_reg[95]\(10),
      R => '0'
    );
\acc_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(11),
      Q => \r0_data_reg[95]\(11),
      R => '0'
    );
\acc_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(12),
      Q => \r0_data_reg[95]\(12),
      R => '0'
    );
\acc_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(13),
      Q => \r0_data_reg[95]\(13),
      R => '0'
    );
\acc_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(14),
      Q => \r0_data_reg[95]\(14),
      R => '0'
    );
\acc_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(15),
      Q => \r0_data_reg[95]\(15),
      R => '0'
    );
\acc_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(16),
      Q => \r0_data_reg[95]\(16),
      R => '0'
    );
\acc_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(17),
      Q => \r0_data_reg[95]\(17),
      R => '0'
    );
\acc_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(18),
      Q => \r0_data_reg[95]\(18),
      R => '0'
    );
\acc_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(19),
      Q => \r0_data_reg[95]\(19),
      R => '0'
    );
\acc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(1),
      Q => \r0_data_reg[95]\(1),
      R => '0'
    );
\acc_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(20),
      Q => \r0_data_reg[95]\(20),
      R => '0'
    );
\acc_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(21),
      Q => \r0_data_reg[95]\(21),
      R => '0'
    );
\acc_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(22),
      Q => \r0_data_reg[95]\(22),
      R => '0'
    );
\acc_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(23),
      Q => \r0_data_reg[95]\(23),
      R => '0'
    );
\acc_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(24),
      Q => \r0_data_reg[95]\(24),
      R => '0'
    );
\acc_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(25),
      Q => \r0_data_reg[95]\(25),
      R => '0'
    );
\acc_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(26),
      Q => \r0_data_reg[95]\(26),
      R => '0'
    );
\acc_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(27),
      Q => \r0_data_reg[95]\(27),
      R => '0'
    );
\acc_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(28),
      Q => \r0_data_reg[95]\(28),
      R => '0'
    );
\acc_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(29),
      Q => \r0_data_reg[95]\(29),
      R => '0'
    );
\acc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(2),
      Q => \r0_data_reg[95]\(2),
      R => '0'
    );
\acc_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(30),
      Q => \r0_data_reg[95]\(30),
      R => '0'
    );
\acc_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(31),
      Q => \r0_data_reg[95]\(31),
      R => '0'
    );
\acc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(3),
      Q => \r0_data_reg[95]\(3),
      R => '0'
    );
\acc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(4),
      Q => \r0_data_reg[95]\(4),
      R => '0'
    );
\acc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(5),
      Q => \r0_data_reg[95]\(5),
      R => '0'
    );
\acc_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(0),
      Q => \r0_data_reg[95]\(64),
      R => '0'
    );
\acc_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(1),
      Q => \r0_data_reg[95]\(65),
      R => '0'
    );
\acc_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(2),
      Q => \r0_data_reg[95]\(66),
      R => '0'
    );
\acc_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(3),
      Q => \r0_data_reg[95]\(67),
      R => '0'
    );
\acc_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(4),
      Q => \r0_data_reg[95]\(68),
      R => '0'
    );
\acc_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(5),
      Q => \r0_data_reg[95]\(69),
      R => '0'
    );
\acc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(6),
      Q => \r0_data_reg[95]\(6),
      R => '0'
    );
\acc_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(6),
      Q => \r0_data_reg[95]\(70),
      R => '0'
    );
\acc_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(7),
      Q => \r0_data_reg[95]\(71),
      R => '0'
    );
\acc_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(8),
      Q => \r0_data_reg[95]\(72),
      R => '0'
    );
\acc_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(9),
      Q => \r0_data_reg[95]\(73),
      R => '0'
    );
\acc_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(10),
      Q => \r0_data_reg[95]\(74),
      R => '0'
    );
\acc_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(11),
      Q => \r0_data_reg[95]\(75),
      R => '0'
    );
\acc_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(12),
      Q => \r0_data_reg[95]\(76),
      R => '0'
    );
\acc_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(13),
      Q => \r0_data_reg[95]\(77),
      R => '0'
    );
\acc_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(14),
      Q => \r0_data_reg[95]\(78),
      R => '0'
    );
\acc_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(15),
      Q => \r0_data_reg[95]\(79),
      R => '0'
    );
\acc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(7),
      Q => \r0_data_reg[95]\(7),
      R => '0'
    );
\acc_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(16),
      Q => \r0_data_reg[95]\(80),
      R => '0'
    );
\acc_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(17),
      Q => \r0_data_reg[95]\(81),
      R => '0'
    );
\acc_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(18),
      Q => \r0_data_reg[95]\(82),
      R => '0'
    );
\acc_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(19),
      Q => \r0_data_reg[95]\(83),
      R => '0'
    );
\acc_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(20),
      Q => \r0_data_reg[95]\(84),
      R => '0'
    );
\acc_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(21),
      Q => \r0_data_reg[95]\(85),
      R => '0'
    );
\acc_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(22),
      Q => \r0_data_reg[95]\(86),
      R => '0'
    );
\acc_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(23),
      Q => \r0_data_reg[95]\(87),
      R => '0'
    );
\acc_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(24),
      Q => \r0_data_reg[95]\(88),
      R => '0'
    );
\acc_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(25),
      Q => \r0_data_reg[95]\(89),
      R => '0'
    );
\acc_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(8),
      Q => \r0_data_reg[95]\(8),
      R => '0'
    );
\acc_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(26),
      Q => \r0_data_reg[95]\(90),
      R => '0'
    );
\acc_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(27),
      Q => \r0_data_reg[95]\(91),
      R => '0'
    );
\acc_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(28),
      Q => \r0_data_reg[95]\(92),
      R => '0'
    );
\acc_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(29),
      Q => \r0_data_reg[95]\(93),
      R => '0'
    );
\acc_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(30),
      Q => \r0_data_reg[95]\(94),
      R => '0'
    );
\acc_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[31]\(31),
      Q => \r0_data_reg[95]\(95),
      R => '0'
    );
\acc_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(9),
      Q => \r0_data_reg[95]\(9),
      R => '0'
    );
\acc_keep[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => \r0_reg_sel_reg_n_0_[0]\,
      I2 => p_0_in1_in,
      O => acc_strb
    );
\acc_keep[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => p_0_in1_in,
      O => acc_data0
    );
\acc_keep[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[0]\,
      O => acc_reg_en(0)
    );
\acc_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(0),
      Q => D(0),
      R => '0'
    );
\acc_keep_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => Q(2),
      Q => D(10),
      R => acc_strb
    );
\acc_keep_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => Q(3),
      Q => D(11),
      R => acc_strb
    );
\acc_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(1),
      Q => D(1),
      R => '0'
    );
\acc_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(2),
      Q => D(2),
      R => '0'
    );
\acc_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(3),
      Q => D(3),
      R => '0'
    );
\acc_keep_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => Q(0),
      Q => D(8),
      R => acc_strb
    );
\acc_keep_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => Q(1),
      Q => D(9),
      R => acc_strb
    );
acc_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAFACACAC"
    )
        port map (
      I0 => \^acc_last\,
      I1 => p_4_out,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => r0_last_reg_n_0,
      I4 => p_0_in1_in,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => acc_last_i_1_n_0
    );
acc_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => acc_last_i_1_n_0,
      Q => \^acc_last\,
      R => '0'
    );
\acc_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_user(0),
      Q => acc_user_reg(0),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(0),
      Q => \r0_data_reg[95]\(32),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(1),
      Q => \r0_data_reg[95]\(33),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(2),
      Q => \r0_data_reg[95]\(34),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(3),
      Q => \r0_data_reg[95]\(35),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(4),
      Q => \r0_data_reg[95]\(36),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(5),
      Q => \r0_data_reg[95]\(37),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(6),
      Q => \r0_data_reg[95]\(38),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(7),
      Q => \r0_data_reg[95]\(39),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(8),
      Q => \r0_data_reg[95]\(40),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(9),
      Q => \r0_data_reg[95]\(41),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(10),
      Q => \r0_data_reg[95]\(42),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(11),
      Q => \r0_data_reg[95]\(43),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(12),
      Q => \r0_data_reg[95]\(44),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(13),
      Q => \r0_data_reg[95]\(45),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(14),
      Q => \r0_data_reg[95]\(46),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(15),
      Q => \r0_data_reg[95]\(47),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(16),
      Q => \r0_data_reg[95]\(48),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(17),
      Q => \r0_data_reg[95]\(49),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(18),
      Q => \r0_data_reg[95]\(50),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(19),
      Q => \r0_data_reg[95]\(51),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(20),
      Q => \r0_data_reg[95]\(52),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(21),
      Q => \r0_data_reg[95]\(53),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(22),
      Q => \r0_data_reg[95]\(54),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(23),
      Q => \r0_data_reg[95]\(55),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(24),
      Q => \r0_data_reg[95]\(56),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(25),
      Q => \r0_data_reg[95]\(57),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(26),
      Q => \r0_data_reg[95]\(58),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(27),
      Q => \r0_data_reg[95]\(59),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(28),
      Q => \r0_data_reg[95]\(60),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(29),
      Q => \r0_data_reg[95]\(61),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(30),
      Q => \r0_data_reg[95]\(62),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(31),
      Q => \r0_data_reg[95]\(63),
      R => '0'
    );
\gen_data_accumulator[1].acc_keep[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[1]\,
      O => acc_reg_en(1)
    );
\gen_data_accumulator[1].acc_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(0),
      Q => D(4),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(1),
      Q => D(5),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(2),
      Q => D(6),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(3),
      Q => D(7),
      R => acc_reg_en(0)
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(0),
      Q => r0_data(0),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(10),
      Q => r0_data(10),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(11),
      Q => r0_data(11),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(12),
      Q => r0_data(12),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(13),
      Q => r0_data(13),
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(14),
      Q => r0_data(14),
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(15),
      Q => r0_data(15),
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(16),
      Q => r0_data(16),
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(17),
      Q => r0_data(17),
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(18),
      Q => r0_data(18),
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(19),
      Q => r0_data(19),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(1),
      Q => r0_data(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(20),
      Q => r0_data(20),
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(21),
      Q => r0_data(21),
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(22),
      Q => r0_data(22),
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(23),
      Q => r0_data(23),
      R => '0'
    );
\r0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(24),
      Q => r0_data(24),
      R => '0'
    );
\r0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(25),
      Q => r0_data(25),
      R => '0'
    );
\r0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(26),
      Q => r0_data(26),
      R => '0'
    );
\r0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(27),
      Q => r0_data(27),
      R => '0'
    );
\r0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(28),
      Q => r0_data(28),
      R => '0'
    );
\r0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(29),
      Q => r0_data(29),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(2),
      Q => r0_data(2),
      R => '0'
    );
\r0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(30),
      Q => r0_data(30),
      R => '0'
    );
\r0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(31),
      Q => r0_data(31),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(3),
      Q => r0_data(3),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(4),
      Q => r0_data(4),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(5),
      Q => r0_data(5),
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(6),
      Q => r0_data(6),
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(7),
      Q => r0_data(7),
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(8),
      Q => r0_data(8),
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[31]\(9),
      Q => r0_data(9),
      R => '0'
    );
\r0_is_null_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d2_valid\,
      I1 => d2_ready,
      O => \r0_is_null_r_reg[3]\
    );
\r0_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => Q(0),
      Q => r0_keep(0),
      R => '0'
    );
\r0_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => Q(1),
      Q => r0_keep(1),
      R => '0'
    );
\r0_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => Q(2),
      Q => r0_keep(2),
      R => '0'
    );
\r0_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => Q(3),
      Q => r0_keep(3),
      R => '0'
    );
r0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => p_4_out,
      Q => r0_last_reg_n_0,
      R => '0'
    );
\r0_reg_sel[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF2F2F2"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_0_[0]\,
      I1 => p_0_in1_in,
      I2 => areset_r,
      I3 => \^d2_valid\,
      I4 => d2_ready,
      O => \r0_reg_sel[0]_i_1_n_0\
    );
\r0_reg_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200E200E2"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_0_[1]\,
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[0]\,
      I3 => areset_r,
      I4 => \^d2_valid\,
      I5 => d2_ready,
      O => \r0_reg_sel[1]_i_1_n_0\
    );
\r0_reg_sel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200E200E2"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      I3 => areset_r,
      I4 => \^d2_valid\,
      I5 => d2_ready,
      O => \r0_reg_sel[2]_i_1_n_0\
    );
\r0_reg_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_reg_sel[0]_i_1_n_0\,
      Q => \r0_reg_sel_reg_n_0_[0]\,
      R => '0'
    );
\r0_reg_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_reg_sel[1]_i_1_n_0\,
      Q => \r0_reg_sel_reg_n_0_[1]\,
      R => '0'
    );
\r0_reg_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_reg_sel[2]_i_1_n_0\,
      Q => p_1_in2_in,
      R => '0'
    );
\r0_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => p_0_in,
      Q => r0_user(0),
      R => '0'
    );
\sig_last_reg_out_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r0_last_reg_0\,
      I1 => \out\,
      O => \sig_user_reg_out_reg[0]\(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFC7CFFFCF"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^d2_valid\,
      I3 => \^r0_last_reg_0\,
      I4 => sig_m_valid_out_reg,
      I5 => d2_ready,
      O => state(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030303FF008800"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => \state_reg_n_0_[2]\,
      I2 => d2_ready,
      I3 => \^r0_last_reg_0\,
      I4 => state1,
      I5 => \^d2_valid\,
      O => state(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      I3 => sig_m_valid_out_reg,
      O => state1
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2222000C0000"
    )
        port map (
      I0 => d2_ready,
      I1 => \^r0_last_reg_0\,
      I2 => p_1_in2_in,
      I3 => acc_reg_en(1),
      I4 => sig_m_valid_out_reg,
      I5 => \^d2_valid\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^r0_last_reg_0\,
      I1 => sig_m_valid_out_reg,
      I2 => acc_reg_en(1),
      I3 => p_1_in2_in,
      I4 => r0_last_reg_n_0,
      I5 => \^d2_valid\,
      O => \state[2]_i_3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(0),
      Q => \^r0_last_reg_0\,
      R => areset_r
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(1),
      Q => \^d2_valid\,
      R => areset_r
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(2),
      Q => \state_reg_n_0_[2]\,
      R => areset_r
    );
\state_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => \state[2]_i_3_n_0\,
      O => state(2),
      S => \state_reg_n_0_[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0\ is
  port (
    \r0_keep_reg[2]_0\ : out STD_LOGIC;
    d2_valid : out STD_LOGIC;
    s_axis_s2mm_tready_signal : out STD_LOGIC;
    \sig_user_reg_out_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \r0_data_reg[95]\ : out STD_LOGIC_VECTOR ( 95 downto 0 );
    acc_last : out STD_LOGIC;
    M_Last : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    d2_ready : in STD_LOGIC;
    s_axis_s2mm_tvalid_int : in STD_LOGIC;
    \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\ : in STD_LOGIC;
    M_VALID : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    s2mm_dummy_tready_fsync_src_sel_10 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_reg_out_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0\ : entity is "axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer";
end \system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \FSM_onehot_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[3]\ : signal is "yes";
  signal acc_data0 : STD_LOGIC;
  signal \acc_keep[10]_i_1_n_0\ : STD_LOGIC;
  signal \acc_keep[11]_i_1_n_0\ : STD_LOGIC;
  signal \acc_keep[9]_i_1_n_0\ : STD_LOGIC;
  signal \^acc_last\ : STD_LOGIC;
  signal acc_last_i_1_n_0 : STD_LOGIC;
  signal acc_reg_en : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^d2_valid\ : STD_LOGIC;
  signal \gen_data_accumulator[1].acc_keep[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_data_accumulator[1].acc_keep[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_data_accumulator[1].acc_keep[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_data_accumulator[2].acc_data[71]_i_1_n_0\ : STD_LOGIC;
  signal \gen_data_accumulator[2].acc_keep[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_data_accumulator[2].acc_keep[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  attribute RTL_KEEP of p_0_in1_in : signal is "yes";
  signal p_1_in2_in : STD_LOGIC;
  signal r0_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal r0_keep : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r0_keep_reg[2]_0\ : STD_LOGIC;
  signal r0_last_reg_n_0 : STD_LOGIC;
  signal \r0_reg_sel[3]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[1]\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[2]\ : STD_LOGIC;
  signal \^s_axis_s2mm_tready_signal\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state114_out : STD_LOGIC;
  signal \state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[4]\ : label is "yes";
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  acc_last <= \^acc_last\;
  d2_valid <= \^d2_valid\;
  \r0_keep_reg[2]_0\ <= \^r0_keep_reg[2]_0\;
  s_axis_s2mm_tready_signal <= \^s_axis_s2mm_tready_signal\;
\FSM_onehot_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => s_axis_s2mm_tvalid_int,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state[0]_i_2_n_0\,
      O => \FSM_onehot_state[0]_i_1__0_n_0\
    );
\FSM_onehot_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCFCDDDD"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state[0]_i_3_n_0\,
      I2 => d2_ready,
      I3 => s_axis_s2mm_tvalid_int,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => p_0_in1_in,
      O => \FSM_onehot_state[0]_i_2_n_0\
    );
\FSM_onehot_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\,
      I1 => M_VALID,
      I2 => p_0_in1_in,
      I3 => r0_last_reg_n_0,
      O => \FSM_onehot_state[0]_i_3_n_0\
    );
\FSM_onehot_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000032222222"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2__0_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => p_0_in1_in,
      I3 => s_axis_s2mm_tvalid_int,
      I4 => r0_last_reg_n_0,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_1__0_n_0\
    );
\FSM_onehot_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E040404"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => d2_ready,
      I3 => \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\,
      I4 => M_VALID,
      I5 => p_0_in1_in,
      O => \FSM_onehot_state[2]_i_2__0_n_0\
    );
\FSM_onehot_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8A8FF00"
    )
        port map (
      I0 => s_axis_s2mm_tvalid_int,
      I1 => p_1_in2_in,
      I2 => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      I3 => \FSM_onehot_state[3]_i_2__0_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_1__0_n_0\
    );
\FSM_onehot_state[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020C0C02020CFC0"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_3__0_n_0\,
      I1 => r0_last_reg_n_0,
      I2 => p_0_in1_in,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_axis_s2mm_tvalid_int,
      I5 => d2_ready,
      O => \FSM_onehot_state[3]_i_2__0_n_0\
    );
\FSM_onehot_state[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => \r0_reg_sel_reg_n_0_[2]\,
      I2 => p_0_in1_in,
      O => \FSM_onehot_state[3]_i_3__0_n_0\
    );
\FSM_onehot_state[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000202FF00"
    )
        port map (
      I0 => s_axis_s2mm_tvalid_int,
      I1 => p_1_in2_in,
      I2 => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      I3 => \FSM_onehot_state[4]_i_3__0_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[4]_i_1__0_n_0\
    );
\FSM_onehot_state[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF32001000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => p_0_in1_in,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => d2_ready,
      I4 => s_axis_s2mm_tvalid_int,
      I5 => \FSM_onehot_state[4]_i_4_n_0\,
      O => \FSM_onehot_state[4]_i_3__0_n_0\
    );
\FSM_onehot_state[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\,
      I2 => M_VALID,
      I3 => p_0_in1_in,
      I4 => \r0_reg_sel_reg_n_0_[2]\,
      I5 => p_1_in2_in,
      O => \FSM_onehot_state[4]_i_4_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => areset_r
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      S => areset_r
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => areset_r
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => areset_r
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_state[4]_i_1__0_n_0\,
      Q => p_0_in1_in,
      R => areset_r
    );
\acc_data[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      O => acc_data0
    );
\acc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(0),
      Q => \r0_data_reg[95]\(0),
      R => '0'
    );
\acc_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(10),
      Q => \r0_data_reg[95]\(10),
      R => '0'
    );
\acc_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(11),
      Q => \r0_data_reg[95]\(11),
      R => '0'
    );
\acc_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(12),
      Q => \r0_data_reg[95]\(12),
      R => '0'
    );
\acc_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(13),
      Q => \r0_data_reg[95]\(13),
      R => '0'
    );
\acc_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(14),
      Q => \r0_data_reg[95]\(14),
      R => '0'
    );
\acc_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(15),
      Q => \r0_data_reg[95]\(15),
      R => '0'
    );
\acc_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(16),
      Q => \r0_data_reg[95]\(16),
      R => '0'
    );
\acc_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(17),
      Q => \r0_data_reg[95]\(17),
      R => '0'
    );
\acc_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(18),
      Q => \r0_data_reg[95]\(18),
      R => '0'
    );
\acc_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(19),
      Q => \r0_data_reg[95]\(19),
      R => '0'
    );
\acc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(1),
      Q => \r0_data_reg[95]\(1),
      R => '0'
    );
\acc_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(20),
      Q => \r0_data_reg[95]\(20),
      R => '0'
    );
\acc_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(21),
      Q => \r0_data_reg[95]\(21),
      R => '0'
    );
\acc_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(22),
      Q => \r0_data_reg[95]\(22),
      R => '0'
    );
\acc_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(23),
      Q => \r0_data_reg[95]\(23),
      R => '0'
    );
\acc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(2),
      Q => \r0_data_reg[95]\(2),
      R => '0'
    );
\acc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(3),
      Q => \r0_data_reg[95]\(3),
      R => '0'
    );
\acc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(4),
      Q => \r0_data_reg[95]\(4),
      R => '0'
    );
\acc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(5),
      Q => \r0_data_reg[95]\(5),
      R => '0'
    );
\acc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(6),
      Q => \r0_data_reg[95]\(6),
      R => '0'
    );
\acc_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(0),
      Q => \r0_data_reg[95]\(72),
      R => '0'
    );
\acc_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(1),
      Q => \r0_data_reg[95]\(73),
      R => '0'
    );
\acc_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(2),
      Q => \r0_data_reg[95]\(74),
      R => '0'
    );
\acc_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(3),
      Q => \r0_data_reg[95]\(75),
      R => '0'
    );
\acc_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(4),
      Q => \r0_data_reg[95]\(76),
      R => '0'
    );
\acc_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(5),
      Q => \r0_data_reg[95]\(77),
      R => '0'
    );
\acc_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(6),
      Q => \r0_data_reg[95]\(78),
      R => '0'
    );
\acc_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(7),
      Q => \r0_data_reg[95]\(79),
      R => '0'
    );
\acc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(7),
      Q => \r0_data_reg[95]\(7),
      R => '0'
    );
\acc_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(8),
      Q => \r0_data_reg[95]\(80),
      R => '0'
    );
\acc_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(9),
      Q => \r0_data_reg[95]\(81),
      R => '0'
    );
\acc_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(10),
      Q => \r0_data_reg[95]\(82),
      R => '0'
    );
\acc_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(11),
      Q => \r0_data_reg[95]\(83),
      R => '0'
    );
\acc_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(12),
      Q => \r0_data_reg[95]\(84),
      R => '0'
    );
\acc_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(13),
      Q => \r0_data_reg[95]\(85),
      R => '0'
    );
\acc_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(14),
      Q => \r0_data_reg[95]\(86),
      R => '0'
    );
\acc_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(15),
      Q => \r0_data_reg[95]\(87),
      R => '0'
    );
\acc_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(16),
      Q => \r0_data_reg[95]\(88),
      R => '0'
    );
\acc_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(17),
      Q => \r0_data_reg[95]\(89),
      R => '0'
    );
\acc_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(8),
      Q => \r0_data_reg[95]\(8),
      R => '0'
    );
\acc_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(18),
      Q => \r0_data_reg[95]\(90),
      R => '0'
    );
\acc_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(19),
      Q => \r0_data_reg[95]\(91),
      R => '0'
    );
\acc_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(20),
      Q => \r0_data_reg[95]\(92),
      R => '0'
    );
\acc_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(21),
      Q => \r0_data_reg[95]\(93),
      R => '0'
    );
\acc_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(22),
      Q => \r0_data_reg[95]\(94),
      R => '0'
    );
\acc_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(23),
      Q => \r0_data_reg[95]\(95),
      R => '0'
    );
\acc_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(9),
      Q => \r0_data_reg[95]\(9),
      R => '0'
    );
\acc_keep[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E2E200F0E2E2"
    )
        port map (
      I0 => \^d\(10),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => Q(1),
      I3 => r0_last_reg_n_0,
      I4 => p_0_in1_in,
      I5 => \r0_reg_sel_reg_n_0_[0]\,
      O => \acc_keep[10]_i_1_n_0\
    );
\acc_keep[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E2E200F0E2E2"
    )
        port map (
      I0 => \^d\(11),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => Q(2),
      I3 => r0_last_reg_n_0,
      I4 => p_0_in1_in,
      I5 => \r0_reg_sel_reg_n_0_[0]\,
      O => \acc_keep[11]_i_1_n_0\
    );
\acc_keep[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[0]\,
      O => acc_reg_en(0)
    );
\acc_keep[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E2E200F0E2E2"
    )
        port map (
      I0 => \^d\(9),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => Q(0),
      I3 => r0_last_reg_n_0,
      I4 => p_0_in1_in,
      I5 => \r0_reg_sel_reg_n_0_[0]\,
      O => \acc_keep[9]_i_1_n_0\
    );
\acc_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(0),
      Q => \^d\(0),
      R => '0'
    );
\acc_keep_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \acc_keep[10]_i_1_n_0\,
      Q => \^d\(10),
      R => '0'
    );
\acc_keep_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \acc_keep[11]_i_1_n_0\,
      Q => \^d\(11),
      R => '0'
    );
\acc_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(1),
      Q => \^d\(1),
      R => '0'
    );
\acc_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(2),
      Q => \^d\(2),
      R => '0'
    );
\acc_keep_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \acc_keep[9]_i_1_n_0\,
      Q => \^d\(9),
      R => '0'
    );
acc_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAFAAACAAACAAAC"
    )
        port map (
      I0 => \^acc_last\,
      I1 => M_Last,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => r0_last_reg_n_0,
      I5 => p_0_in1_in,
      O => acc_last_i_1_n_0
    );
acc_last_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => acc_last_i_1_n_0,
      Q => \^acc_last\,
      R => '0'
    );
\gen_data_accumulator[1].acc_data[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[1]\,
      O => acc_reg_en(1)
    );
\gen_data_accumulator[1].acc_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(0),
      Q => \r0_data_reg[95]\(24),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(1),
      Q => \r0_data_reg[95]\(25),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(2),
      Q => \r0_data_reg[95]\(26),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(3),
      Q => \r0_data_reg[95]\(27),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(4),
      Q => \r0_data_reg[95]\(28),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(5),
      Q => \r0_data_reg[95]\(29),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(6),
      Q => \r0_data_reg[95]\(30),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(7),
      Q => \r0_data_reg[95]\(31),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(8),
      Q => \r0_data_reg[95]\(32),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(9),
      Q => \r0_data_reg[95]\(33),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(10),
      Q => \r0_data_reg[95]\(34),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(11),
      Q => \r0_data_reg[95]\(35),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(12),
      Q => \r0_data_reg[95]\(36),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(13),
      Q => \r0_data_reg[95]\(37),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(14),
      Q => \r0_data_reg[95]\(38),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(15),
      Q => \r0_data_reg[95]\(39),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(16),
      Q => \r0_data_reg[95]\(40),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(17),
      Q => \r0_data_reg[95]\(41),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(18),
      Q => \r0_data_reg[95]\(42),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(19),
      Q => \r0_data_reg[95]\(43),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(20),
      Q => \r0_data_reg[95]\(44),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(21),
      Q => \r0_data_reg[95]\(45),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(22),
      Q => \r0_data_reg[95]\(46),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(23),
      Q => \r0_data_reg[95]\(47),
      R => '0'
    );
\gen_data_accumulator[1].acc_keep[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => r0_keep(0),
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      I3 => \^d\(3),
      O => \gen_data_accumulator[1].acc_keep[3]_i_1_n_0\
    );
\gen_data_accumulator[1].acc_keep[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => r0_keep(1),
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      I3 => \^d\(4),
      O => \gen_data_accumulator[1].acc_keep[4]_i_1_n_0\
    );
\gen_data_accumulator[1].acc_keep[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => r0_keep(2),
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      I3 => \^d\(5),
      O => \gen_data_accumulator[1].acc_keep[5]_i_1_n_0\
    );
\gen_data_accumulator[1].acc_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \gen_data_accumulator[1].acc_keep[3]_i_1_n_0\,
      Q => \^d\(3),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \gen_data_accumulator[1].acc_keep[4]_i_1_n_0\,
      Q => \^d\(4),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \gen_data_accumulator[1].acc_keep[5]_i_1_n_0\,
      Q => \^d\(5),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[2].acc_data[71]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[2]\,
      O => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\
    );
\gen_data_accumulator[2].acc_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(0),
      Q => \r0_data_reg[95]\(48),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(1),
      Q => \r0_data_reg[95]\(49),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(2),
      Q => \r0_data_reg[95]\(50),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(3),
      Q => \r0_data_reg[95]\(51),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(4),
      Q => \r0_data_reg[95]\(52),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(5),
      Q => \r0_data_reg[95]\(53),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(6),
      Q => \r0_data_reg[95]\(54),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(7),
      Q => \r0_data_reg[95]\(55),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(8),
      Q => \r0_data_reg[95]\(56),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(9),
      Q => \r0_data_reg[95]\(57),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(10),
      Q => \r0_data_reg[95]\(58),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(11),
      Q => \r0_data_reg[95]\(59),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(12),
      Q => \r0_data_reg[95]\(60),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(13),
      Q => \r0_data_reg[95]\(61),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(14),
      Q => \r0_data_reg[95]\(62),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(15),
      Q => \r0_data_reg[95]\(63),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(16),
      Q => \r0_data_reg[95]\(64),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(17),
      Q => \r0_data_reg[95]\(65),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(18),
      Q => \r0_data_reg[95]\(66),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(19),
      Q => \r0_data_reg[95]\(67),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(20),
      Q => \r0_data_reg[95]\(68),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(21),
      Q => \r0_data_reg[95]\(69),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(22),
      Q => \r0_data_reg[95]\(70),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_data[71]_i_1_n_0\,
      D => r0_data(23),
      Q => \r0_data_reg[95]\(71),
      R => '0'
    );
\gen_data_accumulator[2].acc_keep[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => r0_keep(0),
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[2]\,
      I3 => \^d\(6),
      O => \gen_data_accumulator[2].acc_keep[6]_i_1_n_0\
    );
\gen_data_accumulator[2].acc_keep[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => r0_keep(1),
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[2]\,
      I3 => \^d\(7),
      O => \gen_data_accumulator[2].acc_keep[7]_i_1_n_0\
    );
\gen_data_accumulator[2].acc_keep[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => r0_keep(2),
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[2]\,
      I3 => \^d\(8),
      O => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\
    );
\gen_data_accumulator[2].acc_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \gen_data_accumulator[2].acc_keep[6]_i_1_n_0\,
      Q => \^d\(6),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[2].acc_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \gen_data_accumulator[2].acc_keep[7]_i_1_n_0\,
      Q => \^d\(7),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[2].acc_keep_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      Q => \^d\(8),
      R => acc_reg_en(0)
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(0),
      Q => r0_data(0),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(10),
      Q => r0_data(10),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(11),
      Q => r0_data(11),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(12),
      Q => r0_data(12),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(13),
      Q => r0_data(13),
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(14),
      Q => r0_data(14),
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(15),
      Q => r0_data(15),
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(16),
      Q => r0_data(16),
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(17),
      Q => r0_data(17),
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(18),
      Q => r0_data(18),
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(19),
      Q => r0_data(19),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(1),
      Q => r0_data(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(20),
      Q => r0_data(20),
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(21),
      Q => r0_data(21),
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(22),
      Q => r0_data(22),
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(23),
      Q => r0_data(23),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(2),
      Q => r0_data(2),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(3),
      Q => r0_data(3),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(4),
      Q => r0_data(4),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(5),
      Q => r0_data(5),
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(6),
      Q => r0_data(6),
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(7),
      Q => r0_data(7),
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(8),
      Q => r0_data(8),
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(9),
      Q => r0_data(9),
      R => '0'
    );
\r0_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => Q(0),
      Q => r0_keep(0),
      R => '0'
    );
\r0_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => Q(1),
      Q => r0_keep(1),
      R => '0'
    );
\r0_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => Q(2),
      Q => r0_keep(2),
      R => '0'
    );
r0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => M_Last,
      Q => r0_last_reg_n_0,
      R => '0'
    );
\r0_reg_sel[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => areset_r,
      I1 => \^d2_valid\,
      I2 => d2_ready,
      O => \r0_reg_sel[3]_i_1_n_0\
    );
\r0_reg_sel_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axis_s2mm_aclk,
      CE => p_0_in1_in,
      D => '0',
      Q => \r0_reg_sel_reg_n_0_[0]\,
      S => \r0_reg_sel[3]_i_1_n_0\
    );
\r0_reg_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => p_0_in1_in,
      D => \r0_reg_sel_reg_n_0_[0]\,
      Q => \r0_reg_sel_reg_n_0_[1]\,
      R => \r0_reg_sel[3]_i_1_n_0\
    );
\r0_reg_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => p_0_in1_in,
      D => \r0_reg_sel_reg_n_0_[1]\,
      Q => \r0_reg_sel_reg_n_0_[2]\,
      R => \r0_reg_sel[3]_i_1_n_0\
    );
\r0_reg_sel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => p_0_in1_in,
      D => \r0_reg_sel_reg_n_0_[2]\,
      Q => p_1_in2_in,
      R => \r0_reg_sel[3]_i_1_n_0\
    );
\sig_last_reg_out_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_s2mm_tready_signal\,
      I1 => \out\,
      O => \sig_user_reg_out_reg[0]\(0)
    );
sig_last_reg_out_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => s2mm_dummy_tready_fsync_src_sel_10,
      I1 => \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\,
      I2 => \^r0_keep_reg[2]_0\,
      O => \^s_axis_s2mm_tready_signal\
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3AFFFAFFFEFFFEF"
    )
        port map (
      I0 => d2_ready,
      I1 => \^r0_keep_reg[2]_0\,
      I2 => \^d2_valid\,
      I3 => \state_reg_n_0_[2]\,
      I4 => r0_last_reg_n_0,
      I5 => s_axis_s2mm_tvalid_int,
      O => state(0)
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111FFC011110000"
    )
        port map (
      I0 => d2_ready,
      I1 => \state_reg_n_0_[2]\,
      I2 => r0_last_reg_n_0,
      I3 => \state[1]_i_2__1_n_0\,
      I4 => \^d2_valid\,
      I5 => \^r0_keep_reg[2]_0\,
      O => state(1)
    );
\state[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[2]\,
      I2 => p_1_in2_in,
      I3 => \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\,
      I4 => M_VALID,
      O => \state[1]_i_2__1_n_0\
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"053F050505050505"
    )
        port map (
      I0 => \state[2]_i_2__0_n_0\,
      I1 => r0_last_reg_n_0,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^d2_valid\,
      I4 => \^r0_keep_reg[2]_0\,
      I5 => state114_out,
      O => state(2)
    );
\state[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FFFFFF"
    )
        port map (
      I0 => M_VALID,
      I1 => \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\,
      I2 => \^r0_keep_reg[2]_0\,
      I3 => \^d2_valid\,
      I4 => d2_ready,
      O => \state[2]_i_2__0_n_0\
    );
\state[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\,
      I1 => M_VALID,
      I2 => p_0_in1_in,
      I3 => \r0_reg_sel_reg_n_0_[2]\,
      I4 => p_1_in2_in,
      O => state114_out
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => state(0),
      Q => \^r0_keep_reg[2]_0\,
      R => areset_r
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => state(1),
      Q => \^d2_valid\,
      R => areset_r
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => state(2),
      Q => \state_reg_n_0_[2]\,
      R => areset_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_vregister is
  port (
    zero_hsize_err0 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    zero_vsize_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \dm_address_reg[19]\ : out STD_LOGIC;
    \dm_address_reg[19]_0\ : out STD_LOGIC;
    \dm_address_reg[19]_1\ : out STD_LOGIC;
    \dm_address_reg[19]_2\ : out STD_LOGIC;
    \dm_address_reg[23]\ : out STD_LOGIC;
    \dm_address_reg[23]_0\ : out STD_LOGIC;
    \dm_address_reg[23]_1\ : out STD_LOGIC;
    \dm_address_reg[23]_2\ : out STD_LOGIC;
    \dm_address_reg[27]\ : out STD_LOGIC;
    \dm_address_reg[27]_0\ : out STD_LOGIC;
    \dm_address_reg[27]_1\ : out STD_LOGIC;
    \dm_address_reg[27]_2\ : out STD_LOGIC;
    \dm_address_reg[31]\ : out STD_LOGIC;
    \dm_address_reg[31]_0\ : out STD_LOGIC;
    \dm_address_reg[31]_1\ : out STD_LOGIC;
    \dm_address_reg[31]_2\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dm_address_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dm_address_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dm_address_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    load_new_addr : in STD_LOGIC;
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    prmtr_update_complete : in STD_LOGIC;
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : in STD_LOGIC;
    \dm_address_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_vregister : entity is "axi_vdma_vregister";
end system_axi_vdma_0_0_axi_vdma_vregister;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_vregister is
  signal \^gen_normal_dm_command.cmnd_data_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \dm_address[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_10__0_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_11__0_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_12__0_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_13__0_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_7__0_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_8__0_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_9__0_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_13__0_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_12__0_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_13__0_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \dm_address_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \dm_address_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \dm_address_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \dm_address_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dm_address_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \dm_address_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \dm_address_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal stride_vid : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal video_reg_update : STD_LOGIC;
  signal \zero_hsize_err_i_2__0_n_0\ : STD_LOGIC;
  signal \zero_hsize_err_i_3__0_n_0\ : STD_LOGIC;
  signal \zero_hsize_err_i_4__0_n_0\ : STD_LOGIC;
  signal \zero_vsize_err_i_2__0_n_0\ : STD_LOGIC;
  signal \zero_vsize_err_i_3__0_n_0\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[0]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) <= \^gen_normal_dm_command.cmnd_data_reg[15]\(15 downto 0);
  Q(12 downto 0) <= \^q\(12 downto 0);
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(0),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(0),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(10),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(10),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(11),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(11),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(12),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(12),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(13),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(13),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(14),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(14),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(15),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(15),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(16),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(16),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(17),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(17),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(18),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(18),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(19),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(19),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(1),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(1),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(20),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(20),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(21),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(21),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(22),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(22),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(23),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(23),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(24),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(24),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(25),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(25),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(26),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(26),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(27),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(27),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(28),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(28),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(29),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(29),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(2),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(2),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(30),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(30),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(31),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(3),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(3),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(4),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(4),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(5),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(5),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(6),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(6),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(7),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(7),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(8),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(8),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(9),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(9),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(0),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(0),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(10),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(10),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(11),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(11),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(12),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(12),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(13),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(13),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(14),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(14),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(15),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(15),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(16),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(16),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(17),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(17),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(18),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(18),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(19),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(19),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(1),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(1),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(20),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(20),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(21),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(21),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(22),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(22),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(23),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(23),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(24),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(24),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(25),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(25),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(26),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(26),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(27),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(27),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(28),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(28),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(29),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(29),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(2),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(2),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(30),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(30),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(31),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(3),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(3),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(4),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(4),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(5),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(5),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(6),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(6),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(7),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(7),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(8),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(8),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(9),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(9),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(0),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(0),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(10),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(10),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(11),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(11),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(12),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(12),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(13),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(13),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(14),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(14),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(15),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(15),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(16),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(16),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(17),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(17),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(18),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(18),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(19),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(19),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(1),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(1),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(20),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(20),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(21),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(21),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(22),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(22),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(23),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(23),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(24),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(24),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(25),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(25),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(26),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(26),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(27),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(27),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(28),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(28),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(29),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(29),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(2),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(2),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(30),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(30),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(31),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(3),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(3),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(4),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(4),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(5),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(5),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(6),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(6),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(7),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(7),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(8),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(8),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(9),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(9),
      R => SR(0)
    );
\dm_address[0]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(0),
      I1 => \dm_address_reg[15]_0\(0),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_14__0_n_0\,
      O => \dm_address[0]_i_10__0_n_0\
    );
\dm_address[0]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(3),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(3),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(3),
      O => \dm_address[0]_i_11__0_n_0\
    );
\dm_address[0]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(2),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(2),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(2),
      O => \dm_address[0]_i_12__0_n_0\
    );
\dm_address[0]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(1),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(1),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(1),
      O => \dm_address[0]_i_13__0_n_0\
    );
\dm_address[0]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(0),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(0),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(0),
      O => \dm_address[0]_i_14__0_n_0\
    );
\dm_address[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(3),
      I1 => load_new_addr,
      O => \dm_address[0]_i_3__0_n_0\
    );
\dm_address[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(2),
      I1 => load_new_addr,
      O => \dm_address[0]_i_4__0_n_0\
    );
\dm_address[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(1),
      I1 => load_new_addr,
      O => \dm_address[0]_i_5__0_n_0\
    );
\dm_address[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(0),
      I1 => load_new_addr,
      O => \dm_address[0]_i_6__0_n_0\
    );
\dm_address[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(3),
      I1 => \dm_address_reg[15]_0\(3),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_11__0_n_0\,
      O => \dm_address[0]_i_7__0_n_0\
    );
\dm_address[0]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(2),
      I1 => \dm_address_reg[15]_0\(2),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_12__0_n_0\,
      O => \dm_address[0]_i_8__0_n_0\
    );
\dm_address[0]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(1),
      I1 => \dm_address_reg[15]_0\(1),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_13__0_n_0\,
      O => \dm_address[0]_i_9__0_n_0\
    );
\dm_address[12]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(15),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(15),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(15),
      O => \dm_address[12]_i_10__0_n_0\
    );
\dm_address[12]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(14),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(14),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(14),
      O => \dm_address[12]_i_11__0_n_0\
    );
\dm_address[12]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(13),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(13),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(13),
      O => \dm_address[12]_i_12__0_n_0\
    );
\dm_address[12]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(12),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(12),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(12),
      O => \dm_address[12]_i_13__0_n_0\
    );
\dm_address[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(15),
      I1 => load_new_addr,
      O => \dm_address[12]_i_2__0_n_0\
    );
\dm_address[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(14),
      I1 => load_new_addr,
      O => \dm_address[12]_i_3__0_n_0\
    );
\dm_address[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(13),
      I1 => load_new_addr,
      O => \dm_address[12]_i_4__0_n_0\
    );
\dm_address[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(12),
      I1 => load_new_addr,
      O => \dm_address[12]_i_5__0_n_0\
    );
\dm_address[12]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(15),
      I1 => \dm_address_reg[15]_0\(15),
      I2 => load_new_addr,
      I3 => \dm_address[12]_i_10__0_n_0\,
      O => \dm_address[12]_i_6__0_n_0\
    );
\dm_address[12]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(14),
      I1 => \dm_address_reg[15]_0\(14),
      I2 => load_new_addr,
      I3 => \dm_address[12]_i_11__0_n_0\,
      O => \dm_address[12]_i_7__0_n_0\
    );
\dm_address[12]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(13),
      I1 => \dm_address_reg[15]_0\(13),
      I2 => load_new_addr,
      I3 => \dm_address[12]_i_12__0_n_0\,
      O => \dm_address[12]_i_8__0_n_0\
    );
\dm_address[12]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(12),
      I1 => \dm_address_reg[15]_0\(12),
      I2 => load_new_addr,
      I3 => \dm_address[12]_i_13__0_n_0\,
      O => \dm_address[12]_i_9__0_n_0\
    );
\dm_address[16]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(19),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(19),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(19),
      O => \dm_address_reg[19]_2\
    );
\dm_address[16]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(18),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(18),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(18),
      O => \dm_address_reg[19]_1\
    );
\dm_address[16]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(17),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(17),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(17),
      O => \dm_address_reg[19]_0\
    );
\dm_address[16]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(16),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(16),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(16),
      O => \dm_address_reg[19]\
    );
\dm_address[20]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(23),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(23),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(23),
      O => \dm_address_reg[23]_2\
    );
\dm_address[20]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(22),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(22),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(22),
      O => \dm_address_reg[23]_1\
    );
\dm_address[20]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(21),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(21),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(21),
      O => \dm_address_reg[23]_0\
    );
\dm_address[20]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(20),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(20),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(20),
      O => \dm_address_reg[23]\
    );
\dm_address[24]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(27),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(27),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(27),
      O => \dm_address_reg[27]_2\
    );
\dm_address[24]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(26),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(26),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(26),
      O => \dm_address_reg[27]_1\
    );
\dm_address[24]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(25),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(25),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(25),
      O => \dm_address_reg[27]_0\
    );
\dm_address[24]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(24),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(24),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(24),
      O => \dm_address_reg[27]\
    );
\dm_address[28]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(31),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(31),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(31),
      O => \dm_address_reg[31]_2\
    );
\dm_address[28]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(30),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(30),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(30),
      O => \dm_address_reg[31]_1\
    );
\dm_address[28]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(29),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(29),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(29),
      O => \dm_address_reg[31]_0\
    );
\dm_address[28]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(28),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(28),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(28),
      O => \dm_address_reg[31]\
    );
\dm_address[4]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(7),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(7),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(7),
      O => \dm_address[4]_i_10__0_n_0\
    );
\dm_address[4]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(6),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(6),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(6),
      O => \dm_address[4]_i_11__0_n_0\
    );
\dm_address[4]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(5),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(5),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(5),
      O => \dm_address[4]_i_12__0_n_0\
    );
\dm_address[4]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(4),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(4),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(4),
      O => \dm_address[4]_i_13__0_n_0\
    );
\dm_address[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(7),
      I1 => load_new_addr,
      O => \dm_address[4]_i_2__0_n_0\
    );
\dm_address[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(6),
      I1 => load_new_addr,
      O => \dm_address[4]_i_3__0_n_0\
    );
\dm_address[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(5),
      I1 => load_new_addr,
      O => \dm_address[4]_i_4__0_n_0\
    );
\dm_address[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(4),
      I1 => load_new_addr,
      O => \dm_address[4]_i_5__0_n_0\
    );
\dm_address[4]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(7),
      I1 => \dm_address_reg[15]_0\(7),
      I2 => load_new_addr,
      I3 => \dm_address[4]_i_10__0_n_0\,
      O => \dm_address[4]_i_6__0_n_0\
    );
\dm_address[4]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(6),
      I1 => \dm_address_reg[15]_0\(6),
      I2 => load_new_addr,
      I3 => \dm_address[4]_i_11__0_n_0\,
      O => \dm_address[4]_i_7__0_n_0\
    );
\dm_address[4]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(5),
      I1 => \dm_address_reg[15]_0\(5),
      I2 => load_new_addr,
      I3 => \dm_address[4]_i_12__0_n_0\,
      O => \dm_address[4]_i_8__0_n_0\
    );
\dm_address[4]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(4),
      I1 => \dm_address_reg[15]_0\(4),
      I2 => load_new_addr,
      I3 => \dm_address[4]_i_13__0_n_0\,
      O => \dm_address[4]_i_9__0_n_0\
    );
\dm_address[8]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(11),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(11),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(11),
      O => \dm_address[8]_i_10__0_n_0\
    );
\dm_address[8]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(10),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(10),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(10),
      O => \dm_address[8]_i_11__0_n_0\
    );
\dm_address[8]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(9),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(9),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(9),
      O => \dm_address[8]_i_12__0_n_0\
    );
\dm_address[8]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(8),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(8),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(8),
      O => \dm_address[8]_i_13__0_n_0\
    );
\dm_address[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(11),
      I1 => load_new_addr,
      O => \dm_address[8]_i_2__0_n_0\
    );
\dm_address[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(10),
      I1 => load_new_addr,
      O => \dm_address[8]_i_3__0_n_0\
    );
\dm_address[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(9),
      I1 => load_new_addr,
      O => \dm_address[8]_i_4__0_n_0\
    );
\dm_address[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(8),
      I1 => load_new_addr,
      O => \dm_address[8]_i_5__0_n_0\
    );
\dm_address[8]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(11),
      I1 => \dm_address_reg[15]_0\(11),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_10__0_n_0\,
      O => \dm_address[8]_i_6__0_n_0\
    );
\dm_address[8]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(10),
      I1 => \dm_address_reg[15]_0\(10),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_11__0_n_0\,
      O => \dm_address[8]_i_7__0_n_0\
    );
\dm_address[8]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(9),
      I1 => \dm_address_reg[15]_0\(9),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_12__0_n_0\,
      O => \dm_address[8]_i_8__0_n_0\
    );
\dm_address[8]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(8),
      I1 => \dm_address_reg[15]_0\(8),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_13__0_n_0\,
      O => \dm_address[8]_i_9__0_n_0\
    );
\dm_address_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dm_address_reg[0]_i_2__0_n_0\,
      CO(2) => \dm_address_reg[0]_i_2__0_n_1\,
      CO(1) => \dm_address_reg[0]_i_2__0_n_2\,
      CO(0) => \dm_address_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \dm_address[0]_i_3__0_n_0\,
      DI(2) => \dm_address[0]_i_4__0_n_0\,
      DI(1) => \dm_address[0]_i_5__0_n_0\,
      DI(0) => \dm_address[0]_i_6__0_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \dm_address[0]_i_7__0_n_0\,
      S(2) => \dm_address[0]_i_8__0_n_0\,
      S(1) => \dm_address[0]_i_9__0_n_0\,
      S(0) => \dm_address[0]_i_10__0_n_0\
    );
\dm_address_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dm_address_reg[8]_i_1__0_n_0\,
      CO(3) => CO(0),
      CO(2) => \dm_address_reg[12]_i_1__0_n_1\,
      CO(1) => \dm_address_reg[12]_i_1__0_n_2\,
      CO(0) => \dm_address_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \dm_address[12]_i_2__0_n_0\,
      DI(2) => \dm_address[12]_i_3__0_n_0\,
      DI(1) => \dm_address[12]_i_4__0_n_0\,
      DI(0) => \dm_address[12]_i_5__0_n_0\,
      O(3 downto 0) => \dm_address_reg[15]\(3 downto 0),
      S(3) => \dm_address[12]_i_6__0_n_0\,
      S(2) => \dm_address[12]_i_7__0_n_0\,
      S(1) => \dm_address[12]_i_8__0_n_0\,
      S(0) => \dm_address[12]_i_9__0_n_0\
    );
\dm_address_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dm_address_reg[0]_i_2__0_n_0\,
      CO(3) => \dm_address_reg[4]_i_1__0_n_0\,
      CO(2) => \dm_address_reg[4]_i_1__0_n_1\,
      CO(1) => \dm_address_reg[4]_i_1__0_n_2\,
      CO(0) => \dm_address_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \dm_address[4]_i_2__0_n_0\,
      DI(2) => \dm_address[4]_i_3__0_n_0\,
      DI(1) => \dm_address[4]_i_4__0_n_0\,
      DI(0) => \dm_address[4]_i_5__0_n_0\,
      O(3 downto 0) => \dm_address_reg[7]\(3 downto 0),
      S(3) => \dm_address[4]_i_6__0_n_0\,
      S(2) => \dm_address[4]_i_7__0_n_0\,
      S(1) => \dm_address[4]_i_8__0_n_0\,
      S(0) => \dm_address[4]_i_9__0_n_0\
    );
\dm_address_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dm_address_reg[4]_i_1__0_n_0\,
      CO(3) => \dm_address_reg[8]_i_1__0_n_0\,
      CO(2) => \dm_address_reg[8]_i_1__0_n_1\,
      CO(1) => \dm_address_reg[8]_i_1__0_n_2\,
      CO(0) => \dm_address_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \dm_address[8]_i_2__0_n_0\,
      DI(2) => \dm_address[8]_i_3__0_n_0\,
      DI(1) => \dm_address[8]_i_4__0_n_0\,
      DI(0) => \dm_address[8]_i_5__0_n_0\,
      O(3 downto 0) => \dm_address_reg[11]\(3 downto 0),
      S(3) => \dm_address[8]_i_6__0_n_0\,
      S(2) => \dm_address[8]_i_7__0_n_0\,
      S(1) => \dm_address[8]_i_8__0_n_0\,
      S(0) => \dm_address[8]_i_9__0_n_0\
    );
\hsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(0),
      R => SR(0)
    );
\hsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(10),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(10),
      R => SR(0)
    );
\hsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(11),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(11),
      R => SR(0)
    );
\hsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(12),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(12),
      R => SR(0)
    );
\hsize_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(13),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(13),
      R => SR(0)
    );
\hsize_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(14),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(14),
      R => SR(0)
    );
\hsize_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(15),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(15),
      R => SR(0)
    );
\hsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(1),
      R => SR(0)
    );
\hsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(2),
      R => SR(0)
    );
\hsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(3),
      R => SR(0)
    );
\hsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(4),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(4),
      R => SR(0)
    );
\hsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(5),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(5),
      R => SR(0)
    );
\hsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(6),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(6),
      R => SR(0)
    );
\hsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(7),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(7),
      R => SR(0)
    );
\hsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(8),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(8),
      R => SR(0)
    );
\hsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(9),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(9),
      R => SR(0)
    );
\stride_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(0),
      Q => stride_vid(0),
      R => SR(0)
    );
\stride_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(10),
      Q => stride_vid(10),
      R => SR(0)
    );
\stride_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(11),
      Q => stride_vid(11),
      R => SR(0)
    );
\stride_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(12),
      Q => stride_vid(12),
      R => SR(0)
    );
\stride_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(13),
      Q => stride_vid(13),
      R => SR(0)
    );
\stride_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(14),
      Q => stride_vid(14),
      R => SR(0)
    );
\stride_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15),
      Q => stride_vid(15),
      R => SR(0)
    );
\stride_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(1),
      Q => stride_vid(1),
      R => SR(0)
    );
\stride_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(2),
      Q => stride_vid(2),
      R => SR(0)
    );
\stride_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(3),
      Q => stride_vid(3),
      R => SR(0)
    );
\stride_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(4),
      Q => stride_vid(4),
      R => SR(0)
    );
\stride_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(5),
      Q => stride_vid(5),
      R => SR(0)
    );
\stride_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(6),
      Q => stride_vid(6),
      R => SR(0)
    );
\stride_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(7),
      Q => stride_vid(7),
      R => SR(0)
    );
\stride_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(8),
      Q => stride_vid(8),
      R => SR(0)
    );
\stride_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(9),
      Q => stride_vid(9),
      R => SR(0)
    );
\vsize_vid[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => prmtr_update_complete,
      I1 => s2mm_cdc2dmac_fsync,
      I2 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      O => video_reg_update
    );
\vsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\vsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\vsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\vsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\vsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\vsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\vsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\vsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\vsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\vsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\vsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\vsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\vsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(9),
      Q => \^q\(9),
      R => SR(0)
    );
\zero_hsize_err_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \zero_hsize_err_i_2__0_n_0\,
      I1 => \zero_hsize_err_i_3__0_n_0\,
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(11),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(4),
      I4 => \^gen_normal_dm_command.cmnd_data_reg[15]\(13),
      O => zero_hsize_err0
    );
\zero_hsize_err_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_data_reg[15]\(8),
      I1 => \^gen_normal_dm_command.cmnd_data_reg[15]\(12),
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(7),
      I3 => load_new_addr,
      I4 => \^gen_normal_dm_command.cmnd_data_reg[15]\(15),
      I5 => \^gen_normal_dm_command.cmnd_data_reg[15]\(9),
      O => \zero_hsize_err_i_2__0_n_0\
    );
\zero_hsize_err_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_data_reg[15]\(5),
      I1 => \^gen_normal_dm_command.cmnd_data_reg[15]\(1),
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(10),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(3),
      I4 => \zero_hsize_err_i_4__0_n_0\,
      O => \zero_hsize_err_i_3__0_n_0\
    );
\zero_hsize_err_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_data_reg[15]\(6),
      I1 => \^gen_normal_dm_command.cmnd_data_reg[15]\(14),
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(0),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(2),
      O => \zero_hsize_err_i_4__0_n_0\
    );
\zero_vsize_err_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \zero_vsize_err_i_2__0_n_0\,
      I1 => \zero_vsize_err_i_3__0_n_0\,
      I2 => \^q\(10),
      I3 => \^q\(6),
      I4 => \^q\(12),
      I5 => \^q\(7),
      O => zero_vsize_err0
    );
\zero_vsize_err_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(0),
      I1 => load_new_addr,
      I2 => \^q\(5),
      I3 => \^q\(8),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \zero_vsize_err_i_2__0_n_0\
    );
\zero_vsize_err_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(3),
      I2 => \^q\(11),
      I3 => \^q\(1),
      O => \zero_vsize_err_i_3__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_vregister_46 is
  port (
    zero_vsize_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_hsize_err0 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dm_address_reg[19]\ : out STD_LOGIC;
    \dm_address_reg[19]_0\ : out STD_LOGIC;
    \dm_address_reg[19]_1\ : out STD_LOGIC;
    \dm_address_reg[19]_2\ : out STD_LOGIC;
    \dm_address_reg[23]\ : out STD_LOGIC;
    \dm_address_reg[23]_0\ : out STD_LOGIC;
    \dm_address_reg[23]_1\ : out STD_LOGIC;
    \dm_address_reg[23]_2\ : out STD_LOGIC;
    \dm_address_reg[27]\ : out STD_LOGIC;
    \dm_address_reg[27]_0\ : out STD_LOGIC;
    \dm_address_reg[27]_1\ : out STD_LOGIC;
    \dm_address_reg[27]_2\ : out STD_LOGIC;
    \dm_address_reg[31]\ : out STD_LOGIC;
    \dm_address_reg[31]_0\ : out STD_LOGIC;
    \dm_address_reg[31]_1\ : out STD_LOGIC;
    \dm_address_reg[31]_2\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dm_address_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dm_address_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dm_address_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    load_new_addr : in STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : in STD_LOGIC;
    \dm_address_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prmry_reset2 : in STD_LOGIC;
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_vregister_46 : entity is "axi_vdma_vregister";
end system_axi_vdma_0_0_axi_vdma_vregister_46;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_vregister_46 is
  signal \^gen_normal_dm_command.cmnd_data_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \dm_address[0]_i_10_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_11_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_12_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_13_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_14_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_6_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_7_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_8_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_9_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_10_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_11_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_12_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_13_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_6_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_7_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_8_n_0\ : STD_LOGIC;
  signal \dm_address[12]_i_9_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_10_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_11_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_12_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_13_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_6_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_7_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_8_n_0\ : STD_LOGIC;
  signal \dm_address[4]_i_9_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_10_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_11_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_12_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_13_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_6_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_7_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_8_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_9_n_0\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \dm_address_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \dm_address_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \dm_address_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal stride_vid : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal video_reg_update : STD_LOGIC;
  signal zero_hsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_3_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_4_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_3_n_0 : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) <= \^gen_normal_dm_command.cmnd_data_reg[15]\(15 downto 0);
  Q(12 downto 0) <= \^q\(12 downto 0);
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(0),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(0),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(10),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(10),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(11),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(11),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(12),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(12),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(13),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(13),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(14),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(14),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(15),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(15),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(16),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(16),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(17),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(17),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(18),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(18),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(19),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(19),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(1),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(1),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(20),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(20),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(21),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(21),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(22),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(22),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(23),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(23),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(24),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(24),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(25),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(25),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(26),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(26),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(27),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(27),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(28),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(28),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(29),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(29),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(2),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(2),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(30),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(30),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(31),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(3),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(3),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(4),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(4),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(5),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(5),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(6),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(6),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(7),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(7),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(8),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(8),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(9),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(9),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(0),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(0),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(10),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(10),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(11),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(11),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(12),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(12),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(13),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(13),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(14),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(14),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(15),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(15),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(16),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(16),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(17),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(17),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(18),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(18),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(19),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(19),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(1),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(1),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(20),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(20),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(21),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(21),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(22),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(22),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(23),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(23),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(24),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(24),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(25),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(25),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(26),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(26),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(27),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(27),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(28),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(28),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(29),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(29),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(2),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(2),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(30),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(30),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(31),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(3),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(3),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(4),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(4),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(5),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(5),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(6),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(6),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(7),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(7),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(8),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(8),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(9),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(9),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(0),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(0),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(10),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(10),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(11),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(11),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(12),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(12),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(13),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(13),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(14),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(14),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(15),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(15),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(16),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(16),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(17),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(17),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(18),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(18),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(19),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(19),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(1),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(1),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(20),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(20),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(21),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(21),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(22),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(22),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(23),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(23),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(24),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(24),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(25),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(25),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(26),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(26),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(27),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(27),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(28),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(28),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(29),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(29),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(2),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(2),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(30),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(30),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(31),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(3),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(3),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(4),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(4),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(5),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(5),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(6),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(6),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(7),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(7),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(8),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(8),
      R => prmry_reset2
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(9),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(9),
      R => prmry_reset2
    );
\dm_address[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(0),
      I1 => \dm_address_reg[15]_0\(0),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_14_n_0\,
      O => \dm_address[0]_i_10_n_0\
    );
\dm_address[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(3),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(3),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(3),
      O => \dm_address[0]_i_11_n_0\
    );
\dm_address[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(2),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(2),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(2),
      O => \dm_address[0]_i_12_n_0\
    );
\dm_address[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(1),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(1),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(1),
      O => \dm_address[0]_i_13_n_0\
    );
\dm_address[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(0),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(0),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(0),
      O => \dm_address[0]_i_14_n_0\
    );
\dm_address[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(3),
      I1 => load_new_addr,
      O => \dm_address[0]_i_3_n_0\
    );
\dm_address[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(2),
      I1 => load_new_addr,
      O => \dm_address[0]_i_4_n_0\
    );
\dm_address[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(1),
      I1 => load_new_addr,
      O => \dm_address[0]_i_5_n_0\
    );
\dm_address[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(0),
      I1 => load_new_addr,
      O => \dm_address[0]_i_6_n_0\
    );
\dm_address[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(3),
      I1 => \dm_address_reg[15]_0\(3),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_11_n_0\,
      O => \dm_address[0]_i_7_n_0\
    );
\dm_address[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(2),
      I1 => \dm_address_reg[15]_0\(2),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_12_n_0\,
      O => \dm_address[0]_i_8_n_0\
    );
\dm_address[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(1),
      I1 => \dm_address_reg[15]_0\(1),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_13_n_0\,
      O => \dm_address[0]_i_9_n_0\
    );
\dm_address[12]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(15),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(15),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(15),
      O => \dm_address[12]_i_10_n_0\
    );
\dm_address[12]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(14),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(14),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(14),
      O => \dm_address[12]_i_11_n_0\
    );
\dm_address[12]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(13),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(13),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(13),
      O => \dm_address[12]_i_12_n_0\
    );
\dm_address[12]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(12),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(12),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(12),
      O => \dm_address[12]_i_13_n_0\
    );
\dm_address[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(15),
      I1 => load_new_addr,
      O => \dm_address[12]_i_2_n_0\
    );
\dm_address[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(14),
      I1 => load_new_addr,
      O => \dm_address[12]_i_3_n_0\
    );
\dm_address[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(13),
      I1 => load_new_addr,
      O => \dm_address[12]_i_4_n_0\
    );
\dm_address[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(12),
      I1 => load_new_addr,
      O => \dm_address[12]_i_5_n_0\
    );
\dm_address[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(15),
      I1 => \dm_address_reg[15]_0\(15),
      I2 => load_new_addr,
      I3 => \dm_address[12]_i_10_n_0\,
      O => \dm_address[12]_i_6_n_0\
    );
\dm_address[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(14),
      I1 => \dm_address_reg[15]_0\(14),
      I2 => load_new_addr,
      I3 => \dm_address[12]_i_11_n_0\,
      O => \dm_address[12]_i_7_n_0\
    );
\dm_address[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(13),
      I1 => \dm_address_reg[15]_0\(13),
      I2 => load_new_addr,
      I3 => \dm_address[12]_i_12_n_0\,
      O => \dm_address[12]_i_8_n_0\
    );
\dm_address[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(12),
      I1 => \dm_address_reg[15]_0\(12),
      I2 => load_new_addr,
      I3 => \dm_address[12]_i_13_n_0\,
      O => \dm_address[12]_i_9_n_0\
    );
\dm_address[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(19),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(19),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(19),
      O => \dm_address_reg[19]_2\
    );
\dm_address[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(18),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(18),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(18),
      O => \dm_address_reg[19]_1\
    );
\dm_address[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(17),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(17),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(17),
      O => \dm_address_reg[19]_0\
    );
\dm_address[16]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(16),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(16),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(16),
      O => \dm_address_reg[19]\
    );
\dm_address[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(23),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(23),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(23),
      O => \dm_address_reg[23]_2\
    );
\dm_address[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(22),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(22),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(22),
      O => \dm_address_reg[23]_1\
    );
\dm_address[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(21),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(21),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(21),
      O => \dm_address_reg[23]_0\
    );
\dm_address[20]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(20),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(20),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(20),
      O => \dm_address_reg[23]\
    );
\dm_address[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(27),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(27),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(27),
      O => \dm_address_reg[27]_2\
    );
\dm_address[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(26),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(26),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(26),
      O => \dm_address_reg[27]_1\
    );
\dm_address[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(25),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(25),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(25),
      O => \dm_address_reg[27]_0\
    );
\dm_address[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(24),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(24),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(24),
      O => \dm_address_reg[27]\
    );
\dm_address[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(31),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(31),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(31),
      O => \dm_address_reg[31]_2\
    );
\dm_address[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(30),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(30),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(30),
      O => \dm_address_reg[31]_1\
    );
\dm_address[28]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(29),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(29),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(29),
      O => \dm_address_reg[31]_0\
    );
\dm_address[28]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(28),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(28),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(28),
      O => \dm_address_reg[31]\
    );
\dm_address[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(7),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(7),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(7),
      O => \dm_address[4]_i_10_n_0\
    );
\dm_address[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(6),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(6),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(6),
      O => \dm_address[4]_i_11_n_0\
    );
\dm_address[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(5),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(5),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(5),
      O => \dm_address[4]_i_12_n_0\
    );
\dm_address[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(4),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(4),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(4),
      O => \dm_address[4]_i_13_n_0\
    );
\dm_address[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(7),
      I1 => load_new_addr,
      O => \dm_address[4]_i_2_n_0\
    );
\dm_address[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(6),
      I1 => load_new_addr,
      O => \dm_address[4]_i_3_n_0\
    );
\dm_address[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(5),
      I1 => load_new_addr,
      O => \dm_address[4]_i_4_n_0\
    );
\dm_address[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(4),
      I1 => load_new_addr,
      O => \dm_address[4]_i_5_n_0\
    );
\dm_address[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(7),
      I1 => \dm_address_reg[15]_0\(7),
      I2 => load_new_addr,
      I3 => \dm_address[4]_i_10_n_0\,
      O => \dm_address[4]_i_6_n_0\
    );
\dm_address[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(6),
      I1 => \dm_address_reg[15]_0\(6),
      I2 => load_new_addr,
      I3 => \dm_address[4]_i_11_n_0\,
      O => \dm_address[4]_i_7_n_0\
    );
\dm_address[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(5),
      I1 => \dm_address_reg[15]_0\(5),
      I2 => load_new_addr,
      I3 => \dm_address[4]_i_12_n_0\,
      O => \dm_address[4]_i_8_n_0\
    );
\dm_address[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(4),
      I1 => \dm_address_reg[15]_0\(4),
      I2 => load_new_addr,
      I3 => \dm_address[4]_i_13_n_0\,
      O => \dm_address[4]_i_9_n_0\
    );
\dm_address[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(11),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(11),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(11),
      O => \dm_address[8]_i_10_n_0\
    );
\dm_address[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(10),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(10),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(10),
      O => \dm_address[8]_i_11_n_0\
    );
\dm_address[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(9),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(9),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(9),
      O => \dm_address[8]_i_12_n_0\
    );
\dm_address[8]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(8),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(8),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(8),
      O => \dm_address[8]_i_13_n_0\
    );
\dm_address[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(11),
      I1 => load_new_addr,
      O => \dm_address[8]_i_2_n_0\
    );
\dm_address[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(10),
      I1 => load_new_addr,
      O => \dm_address[8]_i_3_n_0\
    );
\dm_address[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(9),
      I1 => load_new_addr,
      O => \dm_address[8]_i_4_n_0\
    );
\dm_address[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(8),
      I1 => load_new_addr,
      O => \dm_address[8]_i_5_n_0\
    );
\dm_address[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(11),
      I1 => \dm_address_reg[15]_0\(11),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_10_n_0\,
      O => \dm_address[8]_i_6_n_0\
    );
\dm_address[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(10),
      I1 => \dm_address_reg[15]_0\(10),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_11_n_0\,
      O => \dm_address[8]_i_7_n_0\
    );
\dm_address[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(9),
      I1 => \dm_address_reg[15]_0\(9),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_12_n_0\,
      O => \dm_address[8]_i_8_n_0\
    );
\dm_address[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(8),
      I1 => \dm_address_reg[15]_0\(8),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_13_n_0\,
      O => \dm_address[8]_i_9_n_0\
    );
\dm_address_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dm_address_reg[0]_i_2_n_0\,
      CO(2) => \dm_address_reg[0]_i_2_n_1\,
      CO(1) => \dm_address_reg[0]_i_2_n_2\,
      CO(0) => \dm_address_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \dm_address[0]_i_3_n_0\,
      DI(2) => \dm_address[0]_i_4_n_0\,
      DI(1) => \dm_address[0]_i_5_n_0\,
      DI(0) => \dm_address[0]_i_6_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \dm_address[0]_i_7_n_0\,
      S(2) => \dm_address[0]_i_8_n_0\,
      S(1) => \dm_address[0]_i_9_n_0\,
      S(0) => \dm_address[0]_i_10_n_0\
    );
\dm_address_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dm_address_reg[8]_i_1_n_0\,
      CO(3) => CO(0),
      CO(2) => \dm_address_reg[12]_i_1_n_1\,
      CO(1) => \dm_address_reg[12]_i_1_n_2\,
      CO(0) => \dm_address_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dm_address[12]_i_2_n_0\,
      DI(2) => \dm_address[12]_i_3_n_0\,
      DI(1) => \dm_address[12]_i_4_n_0\,
      DI(0) => \dm_address[12]_i_5_n_0\,
      O(3 downto 0) => \dm_address_reg[15]\(3 downto 0),
      S(3) => \dm_address[12]_i_6_n_0\,
      S(2) => \dm_address[12]_i_7_n_0\,
      S(1) => \dm_address[12]_i_8_n_0\,
      S(0) => \dm_address[12]_i_9_n_0\
    );
\dm_address_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dm_address_reg[0]_i_2_n_0\,
      CO(3) => \dm_address_reg[4]_i_1_n_0\,
      CO(2) => \dm_address_reg[4]_i_1_n_1\,
      CO(1) => \dm_address_reg[4]_i_1_n_2\,
      CO(0) => \dm_address_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dm_address[4]_i_2_n_0\,
      DI(2) => \dm_address[4]_i_3_n_0\,
      DI(1) => \dm_address[4]_i_4_n_0\,
      DI(0) => \dm_address[4]_i_5_n_0\,
      O(3 downto 0) => \dm_address_reg[7]\(3 downto 0),
      S(3) => \dm_address[4]_i_6_n_0\,
      S(2) => \dm_address[4]_i_7_n_0\,
      S(1) => \dm_address[4]_i_8_n_0\,
      S(0) => \dm_address[4]_i_9_n_0\
    );
\dm_address_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dm_address_reg[4]_i_1_n_0\,
      CO(3) => \dm_address_reg[8]_i_1_n_0\,
      CO(2) => \dm_address_reg[8]_i_1_n_1\,
      CO(1) => \dm_address_reg[8]_i_1_n_2\,
      CO(0) => \dm_address_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dm_address[8]_i_2_n_0\,
      DI(2) => \dm_address[8]_i_3_n_0\,
      DI(1) => \dm_address[8]_i_4_n_0\,
      DI(0) => \dm_address[8]_i_5_n_0\,
      O(3 downto 0) => \dm_address_reg[11]\(3 downto 0),
      S(3) => \dm_address[8]_i_6_n_0\,
      S(2) => \dm_address[8]_i_7_n_0\,
      S(1) => \dm_address[8]_i_8_n_0\,
      S(0) => \dm_address[8]_i_9_n_0\
    );
\hsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(0),
      R => prmry_reset2
    );
\hsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(10),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(10),
      R => prmry_reset2
    );
\hsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(11),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(11),
      R => prmry_reset2
    );
\hsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(12),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(12),
      R => prmry_reset2
    );
\hsize_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(13),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(13),
      R => prmry_reset2
    );
\hsize_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(14),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(14),
      R => prmry_reset2
    );
\hsize_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(15),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(15),
      R => prmry_reset2
    );
\hsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(1),
      R => prmry_reset2
    );
\hsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(2),
      R => prmry_reset2
    );
\hsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(3),
      R => prmry_reset2
    );
\hsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(4),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(4),
      R => prmry_reset2
    );
\hsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(5),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(5),
      R => prmry_reset2
    );
\hsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(6),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(6),
      R => prmry_reset2
    );
\hsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(7),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(7),
      R => prmry_reset2
    );
\hsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(8),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(8),
      R => prmry_reset2
    );
\hsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(9),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(9),
      R => prmry_reset2
    );
\stride_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(0),
      Q => stride_vid(0),
      R => prmry_reset2
    );
\stride_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(10),
      Q => stride_vid(10),
      R => prmry_reset2
    );
\stride_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(11),
      Q => stride_vid(11),
      R => prmry_reset2
    );
\stride_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(12),
      Q => stride_vid(12),
      R => prmry_reset2
    );
\stride_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(13),
      Q => stride_vid(13),
      R => prmry_reset2
    );
\stride_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(14),
      Q => stride_vid(14),
      R => prmry_reset2
    );
\stride_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15),
      Q => stride_vid(15),
      R => prmry_reset2
    );
\stride_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(1),
      Q => stride_vid(1),
      R => prmry_reset2
    );
\stride_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(2),
      Q => stride_vid(2),
      R => prmry_reset2
    );
\stride_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(3),
      Q => stride_vid(3),
      R => prmry_reset2
    );
\stride_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(4),
      Q => stride_vid(4),
      R => prmry_reset2
    );
\stride_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(5),
      Q => stride_vid(5),
      R => prmry_reset2
    );
\stride_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(6),
      Q => stride_vid(6),
      R => prmry_reset2
    );
\stride_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(7),
      Q => stride_vid(7),
      R => prmry_reset2
    );
\stride_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(8),
      Q => stride_vid(8),
      R => prmry_reset2
    );
\stride_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(9),
      Q => stride_vid(9),
      R => prmry_reset2
    );
\vsize_vid[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      I1 => p_28_out,
      I2 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      O => video_reg_update
    );
\vsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(0),
      Q => \^q\(0),
      R => prmry_reset2
    );
\vsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(10),
      Q => \^q\(10),
      R => prmry_reset2
    );
\vsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(11),
      Q => \^q\(11),
      R => prmry_reset2
    );
\vsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(12),
      Q => \^q\(12),
      R => prmry_reset2
    );
\vsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(1),
      Q => \^q\(1),
      R => prmry_reset2
    );
\vsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(2),
      Q => \^q\(2),
      R => prmry_reset2
    );
\vsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(3),
      Q => \^q\(3),
      R => prmry_reset2
    );
\vsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(4),
      Q => \^q\(4),
      R => prmry_reset2
    );
\vsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(5),
      Q => \^q\(5),
      R => prmry_reset2
    );
\vsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(6),
      Q => \^q\(6),
      R => prmry_reset2
    );
\vsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(7),
      Q => \^q\(7),
      R => prmry_reset2
    );
\vsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(8),
      Q => \^q\(8),
      R => prmry_reset2
    );
\vsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(9),
      Q => \^q\(9),
      R => prmry_reset2
    );
zero_hsize_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => zero_hsize_err_i_2_n_0,
      I1 => zero_hsize_err_i_3_n_0,
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(1),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(6),
      I4 => \^gen_normal_dm_command.cmnd_data_reg[15]\(2),
      O => zero_hsize_err0
    );
zero_hsize_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_data_reg[15]\(11),
      I1 => \^gen_normal_dm_command.cmnd_data_reg[15]\(10),
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(7),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(13),
      I4 => \^gen_normal_dm_command.cmnd_data_reg[15]\(8),
      I5 => load_new_addr,
      O => zero_hsize_err_i_2_n_0
    );
zero_hsize_err_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_data_reg[15]\(3),
      I1 => \^gen_normal_dm_command.cmnd_data_reg[15]\(15),
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(12),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(14),
      I4 => zero_hsize_err_i_4_n_0,
      O => zero_hsize_err_i_3_n_0
    );
zero_hsize_err_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_data_reg[15]\(9),
      I1 => \^gen_normal_dm_command.cmnd_data_reg[15]\(5),
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(4),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(0),
      O => zero_hsize_err_i_4_n_0
    );
zero_vsize_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => zero_vsize_err_i_2_n_0,
      I1 => zero_vsize_err_i_3_n_0,
      I2 => \^q\(9),
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => \^q\(2),
      O => zero_vsize_err0
    );
zero_vsize_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(0),
      I1 => load_new_addr,
      I2 => \^q\(1),
      I3 => \^q\(12),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => zero_vsize_err_i_2_n_0
    );
zero_vsize_err_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(3),
      I2 => \^q\(10),
      I3 => \^q\(8),
      O => zero_vsize_err_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cdc_sync is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_3_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cdc_sync : entity is "cdc_sync";
end system_axi_vdma_0_0_cdc_sync;

architecture STRUCTURE of system_axi_vdma_0_0_cdc_sync is
  signal \^p_1_out\ : STD_LOGIC;
  signal \^p_in_d1_cdc_from\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_1_out <= \^p_1_out\;
  p_in_d1_cdc_from <= \^p_in_d1_cdc_from\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_1_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from\,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => \^p_in_d1_cdc_from\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_1_out\,
      I1 => p_3_out,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cdc_sync_10 is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    p_6_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cdc_sync_10 : entity is "cdc_sync";
end system_axi_vdma_0_0_cdc_sync_10;

architecture STRUCTURE of system_axi_vdma_0_0_cdc_sync_10 is
  signal \^p_4_out\ : STD_LOGIC;
  signal \^p_in_d1_cdc_from\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_4_out <= \^p_4_out\;
  p_in_d1_cdc_from <= \^p_in_d1_cdc_from\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_4_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from\,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => \^p_in_d1_cdc_from\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_4_out\,
      I1 => p_6_out,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cdc_sync_13 is
  port (
    p_6_out : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cdc_sync_13 : entity is "cdc_sync";
end system_axi_vdma_0_0_cdc_sync_13;

architecture STRUCTURE of system_axi_vdma_0_0_cdc_sync_13 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => p_6_out,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => s_soft_reset_i_d1,
      I1 => s_soft_reset_i,
      I2 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cdc_sync_3 is
  port (
    p_3_out : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cdc_sync_3 : entity is "cdc_sync";
end system_axi_vdma_0_0_cdc_sync_3;

architecture STRUCTURE of system_axi_vdma_0_0_cdc_sync_3 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => p_3_out,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => s_soft_reset_i_d1,
      I1 => s_soft_reset_i,
      I2 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cdc_sync_4 is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    p_6_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cdc_sync_4 : entity is "cdc_sync";
end system_axi_vdma_0_0_cdc_sync_4;

architecture STRUCTURE of system_axi_vdma_0_0_cdc_sync_4 is
  signal \^p_4_out\ : STD_LOGIC;
  signal \^p_in_d1_cdc_from\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_4_out <= \^p_4_out\;
  p_in_d1_cdc_from <= \^p_in_d1_cdc_from\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_4_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from\,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => \^p_in_d1_cdc_from\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_4_out\,
      I1 => p_6_out,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cdc_sync_5 is
  port (
    p_6_out : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cdc_sync_5 : entity is "cdc_sync";
end system_axi_vdma_0_0_cdc_sync_5;

architecture STRUCTURE of system_axi_vdma_0_0_cdc_sync_5 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => p_6_out,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => s_soft_reset_i_d1,
      I1 => s_soft_reset_i,
      I2 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cdc_sync_6 is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_3_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cdc_sync_6 : entity is "cdc_sync";
end system_axi_vdma_0_0_cdc_sync_6;

architecture STRUCTURE of system_axi_vdma_0_0_cdc_sync_6 is
  signal \^p_1_out\ : STD_LOGIC;
  signal \^p_in_d1_cdc_from\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_1_out <= \^p_1_out\;
  p_in_d1_cdc_from <= \^p_in_d1_cdc_from\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_1_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from\,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => \^p_in_d1_cdc_from\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_1_out\,
      I1 => p_3_out,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cdc_sync_9 is
  port (
    p_3_out : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cdc_sync_9 : entity is "cdc_sync";
end system_axi_vdma_0_0_cdc_sync_9;

architecture STRUCTURE of system_axi_vdma_0_0_cdc_sync_9 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => p_3_out,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => s_soft_reset_i_d1,
      I1 => s_soft_reset_i,
      I2 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized0\ is
  port (
    scndry_out : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    \cmnds_queued_reg[0]\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized0\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized0\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \cmnds_queued_reg[0]\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized0_11\ is
  port (
    scndry_out : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized0_11\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized0_11\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized0_11\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized1\ is
  port (
    prmry_in_xored : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    prmry_in_xored_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\ : out STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    p_in_d1_cdc_from : in STD_LOGIC;
    p_in_d1_cdc_from_1 : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized1\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized1\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__6\ : label is "soft_lutpair285";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => prmry_min_assert_sftrst,
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      I3 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => prmry_min_assert_sftrst,
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      I3 => p_in_d1_cdc_from_1,
      O => prmry_in_xored_0
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2FFFFF2F2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      I2 => p_11_out,
      I3 => \^scndry_out\,
      I4 => prmry_min_assert_sftrst,
      I5 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      O => \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => prmry_min_assert_sftrst,
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      I3 => s_soft_reset_i_d1,
      I4 => s_soft_reset_i,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized12\ is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    s2mm_packet_sof : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\ : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    prmry_in_xored_1 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    irqdelay_wren_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized12\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized12\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized12\ is
  signal \^p_in_d1_cdc_from\ : STD_LOGIC;
  signal \^s2mm_packet_sof\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_in_d1_cdc_from <= \^p_in_d1_cdc_from\;
  s2mm_packet_sof <= \^s2mm_packet_sof\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^s2mm_packet_sof\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from\,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored_1,
      Q => \^p_in_d1_cdc_from\,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^s2mm_packet_sof\,
      I1 => reset_counts,
      I2 => s2mm_cdc2dmac_fsync,
      I3 => irqdelay_wren_i,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized12_39\ is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    p_21_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized12_39\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized12_39\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized12_39\ is
  signal \^p_in_d1_cdc_from\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_in_d1_cdc_from <= \^p_in_d1_cdc_from\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => p_21_out,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from\,
      Q => s_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => \^p_in_d1_cdc_from\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => prmry_reset2
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized13\ is
  port (
    s2mm_cdc2dmac_fsync : out STD_LOGIC;
    s2mm_valid_frame_sync_cmb : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_valid_video_prmtrs : in STD_LOGIC;
    s_fsync_d1 : in STD_LOGIC;
    s_fsync_d2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized13\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized13\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized13\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal \^s2mm_cdc2dmac_fsync\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  s2mm_cdc2dmac_fsync <= \^s2mm_cdc2dmac_fsync\;
\DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s2mm_cdc2dmac_fsync\,
      I1 => s2mm_valid_video_prmtrs,
      O => s2mm_valid_frame_sync_cmb
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^s2mm_cdc2dmac_fsync\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => s_fsync_d1,
      I1 => s_fsync_d2,
      I2 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized14\ is
  port (
    p_in_d1_cdc_from_0 : out STD_LOGIC;
    s2mm_fsync_out_i : out STD_LOGIC;
    prmry_in_xored : out STD_LOGIC;
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored_2 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_in_d1_cdc_from_3 : in STD_LOGIC;
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized14\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized14\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized14\ is
  signal \^p_in_d1_cdc_from_0\ : STD_LOGIC;
  signal \^s2mm_fsync_out_i\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__9\ : label is "soft_lutpair94";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_i_1\ : label is "soft_lutpair94";
begin
  p_in_d1_cdc_from_0 <= \^p_in_d1_cdc_from_0\;
  s2mm_fsync_out_i <= \^s2mm_fsync_out_i\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^s2mm_fsync_out_i\,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from_0\,
      Q => s_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored_2,
      Q => \^p_in_d1_cdc_from_0\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^s2mm_fsync_out_i\,
      I1 => p_in_d1_cdc_from_3,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => prmry_reset2
    );
\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s2mm_fsync_out_i\,
      I1 => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]\,
      O => \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized14_38\ is
  port (
    p_in_d1_cdc_from_0 : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    all_lines_xfred : out STD_LOGIC;
    all_lines_xfred_1 : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    prmry_in_xored_2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]\ : in STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized14_38\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized14_38\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized14_38\ is
  signal \^p_19_out\ : STD_LOGIC;
  signal \^p_in_d1_cdc_from_0\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1\ : label is "soft_lutpair52";
begin
  p_19_out <= \^p_19_out\;
  p_in_d1_cdc_from_0 <= \^p_in_d1_cdc_from_0\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_19_out\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from_0\,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored_2,
      Q => \^p_in_d1_cdc_from_0\,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_19_out\,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]\,
      O => all_lines_xfred_1
    );
\GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_19_out\,
      I1 => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]\,
      O => all_lines_xfred
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized16\ is
  port (
    dwidth_fifo_pipe_empty_m : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    p_86_out : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized16\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized16\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized16\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => dwidth_fifo_pipe_empty_m,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_86_out,
      Q => p_level_in_d1_cdc_from,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized17\ is
  port (
    mm2s_all_lines_xfred : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\ : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized17\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized17\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized17\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => mm2s_all_lines_xfred,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\,
      Q => p_level_in_d1_cdc_from,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized1_12\ is
  port (
    prmry_in_xored : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    prmry_in_xored_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\ : out STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    p_in_d1_cdc_from : in STD_LOGIC;
    p_in_d1_cdc_from_1 : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized1_12\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized1_12\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized1_12\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2\ : label is "soft_lutpair276";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => prmry_min_assert_sftrst,
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      I3 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => prmry_min_assert_sftrst,
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      I3 => p_in_d1_cdc_from_1,
      O => prmry_in_xored_0
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2FFFFF2F2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      I2 => p_11_out,
      I3 => \^scndry_out\,
      I4 => prmry_min_assert_sftrst,
      I5 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      O => \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => prmry_min_assert_sftrst,
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      I3 => s_soft_reset_i_d1,
      I4 => s_soft_reset_i,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized2\ is
  port (
    \FSM_sequential_dmacntrl_cs_reg[2]\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    \cmnds_queued_reg[0]\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized2\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized2\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \cmnds_queued_reg[0]\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => halt_i_reg,
      I1 => s2mm_soft_reset,
      I2 => dma_err,
      O => \FSM_sequential_dmacntrl_cs_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized20\ is
  port (
    sig_last_reg_out_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_reset2 : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_axis_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized20\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized20\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized20\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^sig_last_reg_out_reg\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  sig_last_reg_out_reg <= \^sig_last_reg_out_reg\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^sig_last_reg_out_reg\,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_halt,
      Q => p_level_in_d1_cdc_from,
      R => prmry_reset2
    );
sig_reset_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_last_reg_out_reg\,
      I1 => mm2s_axis_resetn,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized21\ is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    d_tready_before_fsync_clr_flag1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_dmasr_halted_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized21\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized21\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized21\ is
  signal \^p_in_d1_cdc_from\ : STD_LOGIC;
  signal s2mm_prmtr_updt_complete_s : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_in_d1_cdc_from <= \^p_in_d1_cdc_from\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => s2mm_prmtr_updt_complete_s,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from\,
      Q => s_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => \^p_in_d1_cdc_from\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => prmry_reset2
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => s2mm_prmtr_updt_complete_s,
      I1 => d_tready_before_fsync_clr_flag1,
      I2 => \out\,
      I3 => s2mm_dmasr_halted_s,
      O => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized22\ is
  port (
    s2mm_dmasr_halted_s : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized22\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized22\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized22\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s2mm_dmasr_halted_s,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_dmasr(0),
      Q => p_level_in_d1_cdc_from,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized23\ is
  port (
    s2mm_fsize_more_or_sof_late : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late_s : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized23\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized23\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized23\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s2mm_fsize_more_or_sof_late,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s2mm_fsize_more_or_sof_late_s,
      Q => p_level_in_d1_cdc_from,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized24\ is
  port (
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : out STD_LOGIC;
    halt_i0 : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg\ : out STD_LOGIC;
    \dm_address_reg_0__s_port_]\ : out STD_LOGIC;
    \vert_count_reg_0__s_port_]\ : out STD_LOGIC;
    \vert_count_reg[0]_0\ : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]\ : out STD_LOGIC;
    halted_set_i0 : out STD_LOGIC;
    s2mm_ftchcmdsts_idle : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \vert_count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \vert_count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \vert_count_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dm_address_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dm_address_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dm_address_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dm_address_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]\ : out STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[2]\ : out STD_LOGIC;
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\ : out STD_LOGIC;
    write_cmnd_cmb : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    run_stop_d1 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s2mm_soft_reset : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\ : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    s2mm_tstvect_fsync : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    s2mm_packet_sof : in STD_LOGIC;
    ch2_irqthresh_decr_mask_sig : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ : in STD_LOGIC;
    dm_address_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\ : in STD_LOGIC;
    s_axis_cmd_tvalid_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    vert_count_reg : in STD_LOGIC_VECTOR ( 12 downto 0 );
    prmry_resetn_i_reg_0 : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    \cmnds_queued_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cmnds_queued_reg[1]\ : in STD_LOGIC;
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    flag_to_repeat_after_fsize_less_err : in STD_LOGIC;
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    halt_i_reg : in STD_LOGIC;
    frame_sync_reg : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \vert_count_reg_1__s_port_\ : in STD_LOGIC;
    \vert_count_reg[11]_0\ : in STD_LOGIC;
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    valid_frame_sync_d2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\ : in STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized24\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized24\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized24\ is
  signal \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\ : STD_LOGIC;
  signal \^gen_normal_dm_command.cmnd_data_reg[0]\ : STD_LOGIC;
  signal \dm_address[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \dm_address[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \dm_address[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \dm_address[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \dm_address[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \dm_address[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \dm_address[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \dm_address[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \dm_address[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \dm_address_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \dm_address_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \dm_address_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \dm_address_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \dm_address_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \dm_address_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \dm_address_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \dm_address_reg_0__s_net_1\ : STD_LOGIC;
  signal dmacntrl_ns1 : STD_LOGIC;
  signal dmacntrl_ns15_out : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s2mm_fsize_mismatch_err_flag : STD_LOGIC;
  signal \^s2mm_ftchcmdsts_idle\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  signal \vert_count[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \vert_count[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \vert_count_reg_0__s_net_1\ : STD_LOGIC;
  signal \vert_count_reg_1__s_net_1\ : STD_LOGIC;
  signal \NLW_dm_address_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_vert_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vert_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[0]_i_3__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[1]_i_4\ : label is "soft_lutpair57";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1__0\ : label is "soft_lutpair56";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ <= \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\;
  \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]\ <= \^gen_normal_dm_command.cmnd_data_reg[0]\;
  \dm_address_reg_0__s_port_]\ <= \dm_address_reg_0__s_net_1\;
  s2mm_ftchcmdsts_idle <= \^s2mm_ftchcmdsts_idle\;
  \vert_count_reg_0__s_port_]\ <= \vert_count_reg_0__s_net_1\;
  \vert_count_reg_1__s_net_1\ <= \vert_count_reg_1__s_port_\;
\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[4]\(0),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[4]\(1),
      I2 => \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[4]\(3),
      I3 => s2mm_dmacr(1),
      I4 => \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_3_n_0\,
      O => \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg\
    );
\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\,
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\,
      I2 => valid_frame_sync_d2,
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[4]\(2),
      O => \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_3_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => flag_to_repeat_after_fsize_less_err,
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\,
      I2 => prmry_resetn_i_reg_0,
      I3 => valid_frame_sync_d2,
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(0),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\,
      I3 => \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\(0),
      O => D(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(1),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\,
      I3 => \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\(1),
      O => D(1)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(2),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\,
      I3 => \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\(2),
      O => D(2)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(3),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\,
      I3 => \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\(3),
      O => D(3)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(4),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\,
      I3 => \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\(4),
      O => D(4)
    );
\FSM_sequential_dmacntrl_cs[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA1A05E5F0000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0\,
      I4 => \FSM_sequential_dmacntrl_cs[0]_i_2__0_n_0\,
      I5 => in0(0),
      O => \FSM_sequential_dmacntrl_cs_reg[0]\
    );
\FSM_sequential_dmacntrl_cs[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8BBB88BBBB"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[0]_i_3__0_n_0\,
      I1 => \out\(0),
      I2 => dmacntrl_ns1,
      I3 => \FSM_sequential_dmacntrl_cs[1]_i_3__0_n_0\,
      I4 => \out\(1),
      I5 => \out\(2),
      O => \FSM_sequential_dmacntrl_cs[0]_i_2__0_n_0\
    );
\FSM_sequential_dmacntrl_cs[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => s_axis_cmd_tvalid_reg,
      I3 => dmacntrl_ns15_out,
      O => \FSM_sequential_dmacntrl_cs[0]_i_3__0_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA1A05E5F0000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0\,
      I4 => \FSM_sequential_dmacntrl_cs[1]_i_2__0_n_0\,
      I5 => in0(1),
      O => \FSM_sequential_dmacntrl_cs_reg[1]\
    );
\FSM_sequential_dmacntrl_cs[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04555F0004000A00"
    )
        port map (
      I0 => \out\(2),
      I1 => s_axis_cmd_tvalid_reg,
      I2 => dmacntrl_ns15_out,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \FSM_sequential_dmacntrl_cs[1]_i_3__0_n_0\,
      O => \FSM_sequential_dmacntrl_cs[1]_i_2__0_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s2mm_fsize_mismatch_err_flag,
      I1 => frame_sync_reg,
      I2 => s2mm_dmacr(0),
      I3 => s2mm_halt,
      I4 => s2mm_soft_reset,
      I5 => dma_err,
      O => \FSM_sequential_dmacntrl_cs[1]_i_3__0_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\,
      I1 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\,
      O => s2mm_fsize_mismatch_err_flag
    );
\FSM_sequential_dmacntrl_cs[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA1A05E5F0000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0\,
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_3__0_n_0\,
      I5 => in0(2),
      O => \FSM_sequential_dmacntrl_cs_reg[2]\
    );
\FSM_sequential_dmacntrl_cs[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => halt_i_reg,
      I2 => frame_sync_reg,
      I3 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      I4 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\,
      I5 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\,
      O => \FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000000F00"
    )
        port map (
      I0 => s_axis_cmd_tvalid_reg,
      I1 => dmacntrl_ns15_out,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => dmacntrl_ns1,
      I5 => \out\(1),
      O => \FSM_sequential_dmacntrl_cs[2]_i_3__0_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => dmacntrl_ns15_out,
      I1 => vert_count_reg(10),
      I2 => vert_count_reg(12),
      I3 => vert_count_reg(7),
      I4 => \vert_count_reg_1__s_net_1\,
      I5 => \vert_count_reg[11]_0\,
      O => dmacntrl_ns1
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \cmnds_queued_reg[7]\(0),
      I1 => \cmnds_queued_reg[7]\(2),
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0\,
      I3 => \cmnds_queued_reg[7]\(3),
      I4 => \cmnds_queued_reg[7]\(4),
      I5 => \cmnds_queued_reg[1]\,
      O => \^s2mm_ftchcmdsts_idle\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \cmnds_queued_reg[7]\(1),
      I1 => \out\(1),
      I2 => \FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0\,
      I3 => \out\(2),
      I4 => \out\(0),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\,
      I1 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\,
      I2 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0001000F0F0100"
    )
        port map (
      I0 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\,
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\,
      I2 => prmry_resetn_i_reg,
      I3 => s2mm_tstvect_fsync,
      I4 => ch2_delay_cnt_en,
      I5 => s2mm_packet_sof,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\,
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\,
      I2 => s2mm_tstvect_fsync,
      I3 => ch2_irqthresh_decr_mask_sig,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_data_reg[0]\,
      I1 => prmry_resetn_i_reg_0,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008FFFFFFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => dmacntrl_ns15_out,
      I4 => s_axis_cmd_tvalid_reg,
      I5 => prmry_resetn_i_reg_0,
      O => \^gen_normal_dm_command.cmnd_data_reg[0]\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => s_axis_cmd_tvalid_reg,
      I1 => dmacntrl_ns15_out,
      I2 => \out\(2),
      I3 => \out\(0),
      I4 => \out\(1),
      O => write_cmnd_cmb
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => dma_err,
      I1 => s2mm_soft_reset,
      I2 => s2mm_halt,
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\,
      I4 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\,
      I5 => frame_sync_reg,
      O => dmacntrl_ns15_out
    );
\dm_address[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \vert_count_reg_0__s_net_1\,
      I1 => dmacntrl_ns15_out,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(2),
      O => \dm_address_reg_0__s_net_1\
    );
\dm_address[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\,
      I1 => \vert_count_reg_0__s_net_1\,
      I2 => dm_address_reg(3),
      O => \dm_address[16]_i_2__0_n_0\
    );
\dm_address[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\,
      I1 => \vert_count_reg_0__s_net_1\,
      I2 => dm_address_reg(2),
      O => \dm_address[16]_i_3__0_n_0\
    );
\dm_address[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\,
      I1 => \vert_count_reg_0__s_net_1\,
      I2 => dm_address_reg(1),
      O => \dm_address[16]_i_4__0_n_0\
    );
\dm_address[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\,
      I1 => \vert_count_reg_0__s_net_1\,
      I2 => dm_address_reg(0),
      O => \dm_address[16]_i_5__0_n_0\
    );
\dm_address[20]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\,
      I1 => \vert_count_reg_0__s_net_1\,
      I2 => dm_address_reg(7),
      O => \dm_address[20]_i_2__0_n_0\
    );
\dm_address[20]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\,
      I1 => \vert_count_reg_0__s_net_1\,
      I2 => dm_address_reg(6),
      O => \dm_address[20]_i_3__0_n_0\
    );
\dm_address[20]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\,
      I1 => \vert_count_reg_0__s_net_1\,
      I2 => dm_address_reg(5),
      O => \dm_address[20]_i_4__0_n_0\
    );
\dm_address[20]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\,
      I1 => \vert_count_reg_0__s_net_1\,
      I2 => dm_address_reg(4),
      O => \dm_address[20]_i_5__0_n_0\
    );
\dm_address[24]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\,
      I1 => \vert_count_reg_0__s_net_1\,
      I2 => dm_address_reg(11),
      O => \dm_address[24]_i_2__0_n_0\
    );
\dm_address[24]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\,
      I1 => \vert_count_reg_0__s_net_1\,
      I2 => dm_address_reg(10),
      O => \dm_address[24]_i_3__0_n_0\
    );
\dm_address[24]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\,
      I1 => \vert_count_reg_0__s_net_1\,
      I2 => dm_address_reg(9),
      O => \dm_address[24]_i_4__0_n_0\
    );
\dm_address[24]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\,
      I1 => \vert_count_reg_0__s_net_1\,
      I2 => dm_address_reg(8),
      O => \dm_address[24]_i_5__0_n_0\
    );
\dm_address[28]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\,
      I1 => \vert_count_reg_0__s_net_1\,
      I2 => dm_address_reg(15),
      O => \dm_address[28]_i_2__0_n_0\
    );
\dm_address[28]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\,
      I1 => \vert_count_reg_0__s_net_1\,
      I2 => dm_address_reg(14),
      O => \dm_address[28]_i_3__0_n_0\
    );
\dm_address[28]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\,
      I1 => \vert_count_reg_0__s_net_1\,
      I2 => dm_address_reg(13),
      O => \dm_address[28]_i_4__0_n_0\
    );
\dm_address[28]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\,
      I1 => \vert_count_reg_0__s_net_1\,
      I2 => dm_address_reg(12),
      O => \dm_address[28]_i_5__0_n_0\
    );
\dm_address_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \dm_address_reg[16]_i_1__0_n_0\,
      CO(2) => \dm_address_reg[16]_i_1__0_n_1\,
      CO(1) => \dm_address_reg[16]_i_1__0_n_2\,
      CO(0) => \dm_address_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \dm_address_reg[19]\(3 downto 0),
      S(3) => \dm_address[16]_i_2__0_n_0\,
      S(2) => \dm_address[16]_i_3__0_n_0\,
      S(1) => \dm_address[16]_i_4__0_n_0\,
      S(0) => \dm_address[16]_i_5__0_n_0\
    );
\dm_address_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dm_address_reg[16]_i_1__0_n_0\,
      CO(3) => \dm_address_reg[20]_i_1__0_n_0\,
      CO(2) => \dm_address_reg[20]_i_1__0_n_1\,
      CO(1) => \dm_address_reg[20]_i_1__0_n_2\,
      CO(0) => \dm_address_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \dm_address_reg[23]\(3 downto 0),
      S(3) => \dm_address[20]_i_2__0_n_0\,
      S(2) => \dm_address[20]_i_3__0_n_0\,
      S(1) => \dm_address[20]_i_4__0_n_0\,
      S(0) => \dm_address[20]_i_5__0_n_0\
    );
\dm_address_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dm_address_reg[20]_i_1__0_n_0\,
      CO(3) => \dm_address_reg[24]_i_1__0_n_0\,
      CO(2) => \dm_address_reg[24]_i_1__0_n_1\,
      CO(1) => \dm_address_reg[24]_i_1__0_n_2\,
      CO(0) => \dm_address_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \dm_address_reg[27]\(3 downto 0),
      S(3) => \dm_address[24]_i_2__0_n_0\,
      S(2) => \dm_address[24]_i_3__0_n_0\,
      S(1) => \dm_address[24]_i_4__0_n_0\,
      S(0) => \dm_address[24]_i_5__0_n_0\
    );
\dm_address_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dm_address_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_dm_address_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \dm_address_reg[28]_i_1__0_n_1\,
      CO(1) => \dm_address_reg[28]_i_1__0_n_2\,
      CO(0) => \dm_address_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \dm_address_reg[31]\(3 downto 0),
      S(3) => \dm_address[28]_i_2__0_n_0\,
      S(2) => \dm_address[28]_i_3__0_n_0\,
      S(1) => \dm_address[28]_i_4__0_n_0\,
      S(0) => \dm_address[28]_i_5__0_n_0\
    );
\halt_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\,
      I1 => s2mm_stop,
      I2 => run_stop_d1,
      I3 => s2mm_dmacr(0),
      I4 => s2mm_soft_reset,
      I5 => soft_reset_d1,
      O => halt_i0
    );
\halted_set_i_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s2mm_ftchcmdsts_idle\,
      I1 => datamover_idle,
      I2 => s2mm_dmacr(0),
      O => halted_set_i0
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
\vert_count[0]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(1),
      I1 => Q(1),
      I2 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[0]_i_10__0_n_0\
    );
\vert_count[0]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(0),
      I1 => Q(0),
      I2 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[0]_i_11__0_n_0\
    );
\vert_count[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => dmacntrl_ns15_out,
      I4 => s_axis_cmd_tvalid_reg,
      I5 => \vert_count_reg_0__s_net_1\,
      O => \vert_count_reg[0]_0\
    );
\vert_count[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \FSM_sequential_dmacntrl_cs[1]_i_3__0_n_0\,
      O => \vert_count_reg_0__s_net_1\
    );
\vert_count[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[0]_i_4__0_n_0\
    );
\vert_count[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[0]_i_5__0_n_0\
    );
\vert_count[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[0]_i_6__0_n_0\
    );
\vert_count[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[0]_i_7__0_n_0\
    );
\vert_count[0]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(3),
      I1 => Q(3),
      I2 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[0]_i_8__0_n_0\
    );
\vert_count[0]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(2),
      I1 => Q(2),
      I2 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[0]_i_9__0_n_0\
    );
\vert_count[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => Q(12),
      I1 => vert_count_reg(12),
      I2 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[12]_i_2__0_n_0\
    );
\vert_count[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[4]_i_2__0_n_0\
    );
\vert_count[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[4]_i_3__0_n_0\
    );
\vert_count[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[4]_i_4__0_n_0\
    );
\vert_count[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[4]_i_5__0_n_0\
    );
\vert_count[4]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(7),
      I1 => Q(7),
      I2 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[4]_i_6__0_n_0\
    );
\vert_count[4]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(6),
      I1 => Q(6),
      I2 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[4]_i_7__0_n_0\
    );
\vert_count[4]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(5),
      I1 => Q(5),
      I2 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[4]_i_8__0_n_0\
    );
\vert_count[4]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(4),
      I1 => Q(4),
      I2 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[4]_i_9__0_n_0\
    );
\vert_count[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[8]_i_2__0_n_0\
    );
\vert_count[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[8]_i_3__0_n_0\
    );
\vert_count[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[8]_i_4__0_n_0\
    );
\vert_count[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[8]_i_5__0_n_0\
    );
\vert_count[8]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(11),
      I1 => Q(11),
      I2 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[8]_i_6__0_n_0\
    );
\vert_count[8]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(10),
      I1 => Q(10),
      I2 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[8]_i_7__0_n_0\
    );
\vert_count[8]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(9),
      I1 => Q(9),
      I2 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[8]_i_8__0_n_0\
    );
\vert_count[8]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(8),
      I1 => Q(8),
      I2 => \vert_count_reg_0__s_net_1\,
      O => \vert_count[8]_i_9__0_n_0\
    );
\vert_count_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vert_count_reg[0]_i_2__0_n_0\,
      CO(2) => \vert_count_reg[0]_i_2__0_n_1\,
      CO(1) => \vert_count_reg[0]_i_2__0_n_2\,
      CO(0) => \vert_count_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \vert_count[0]_i_4__0_n_0\,
      DI(2) => \vert_count[0]_i_5__0_n_0\,
      DI(1) => \vert_count[0]_i_6__0_n_0\,
      DI(0) => \vert_count[0]_i_7__0_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \vert_count[0]_i_8__0_n_0\,
      S(2) => \vert_count[0]_i_9__0_n_0\,
      S(1) => \vert_count[0]_i_10__0_n_0\,
      S(0) => \vert_count[0]_i_11__0_n_0\
    );
\vert_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vert_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_vert_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_vert_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \vert_count_reg[12]\(0),
      S(3 downto 1) => B"000",
      S(0) => \vert_count[12]_i_2__0_n_0\
    );
\vert_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vert_count_reg[0]_i_2__0_n_0\,
      CO(3) => \vert_count_reg[4]_i_1__0_n_0\,
      CO(2) => \vert_count_reg[4]_i_1__0_n_1\,
      CO(1) => \vert_count_reg[4]_i_1__0_n_2\,
      CO(0) => \vert_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \vert_count[4]_i_2__0_n_0\,
      DI(2) => \vert_count[4]_i_3__0_n_0\,
      DI(1) => \vert_count[4]_i_4__0_n_0\,
      DI(0) => \vert_count[4]_i_5__0_n_0\,
      O(3 downto 0) => \vert_count_reg[7]\(3 downto 0),
      S(3) => \vert_count[4]_i_6__0_n_0\,
      S(2) => \vert_count[4]_i_7__0_n_0\,
      S(1) => \vert_count[4]_i_8__0_n_0\,
      S(0) => \vert_count[4]_i_9__0_n_0\
    );
\vert_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vert_count_reg[4]_i_1__0_n_0\,
      CO(3) => \vert_count_reg[8]_i_1__0_n_0\,
      CO(2) => \vert_count_reg[8]_i_1__0_n_1\,
      CO(1) => \vert_count_reg[8]_i_1__0_n_2\,
      CO(0) => \vert_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \vert_count[8]_i_2__0_n_0\,
      DI(2) => \vert_count[8]_i_3__0_n_0\,
      DI(1) => \vert_count[8]_i_4__0_n_0\,
      DI(0) => \vert_count[8]_i_5__0_n_0\,
      O(3 downto 0) => \vert_count_reg[11]\(3 downto 0),
      S(3) => \vert_count[8]_i_6__0_n_0\,
      S(2) => \vert_count[8]_i_7__0_n_0\,
      S(1) => \vert_count[8]_i_8__0_n_0\,
      S(0) => \vert_count[8]_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized25\ is
  port (
    p_3_out : out STD_LOGIC;
    s_axis_fifo_ainit_nosync : out STD_LOGIC;
    s2mm_fsync_core : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\ : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\ : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\ : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halt : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s : in STD_LOGIC;
    delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1 : in STD_LOGIC;
    delay_s2mm_fsync_core_till_mmap_done_flag_d1 : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\ : in STD_LOGIC;
    run_stop_reg : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    s2mm_chnl_ready : in STD_LOGIC;
    mmap_not_finished_s : in STD_LOGIC;
    fsize_mismatch_err_s1 : in STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err_d1 : in STD_LOGIC;
    fsize_err_to_dm_halt_flag : in STD_LOGIC;
    s2mm_strm_all_lines_rcvd : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : in STD_LOGIC;
    s2mm_fsize_mismatch_err_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized25\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized25\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized25\ is
  signal \^p_3_out\ : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_fsync_d1_i_2_n_0 : STD_LOGIC;
  signal s_fsync_d1_i_3_n_0 : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of s_fsync_d1_i_3 : label is "soft_lutpair90";
begin
  p_3_out <= \^p_3_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^p_3_out\,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_halt,
      Q => p_level_in_d1_cdc_from,
      R => SR(0)
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4F4FFF4"
    )
        port map (
      I0 => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      I1 => delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
      I2 => s_fsync_d1_i_2_n_0,
      I3 => delay_s2mm_fsync_core_till_mmap_done_flag_d1,
      I4 => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\,
      I5 => s2mm_strm_all_lines_rcvd,
      O => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E000"
    )
        port map (
      I0 => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      I1 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\,
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      I3 => \^p_3_out\,
      I4 => s2mm_fsize_mismatch_err_s,
      I5 => fsize_err_to_dm_halt_flag,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => fsize_err_to_dm_halt_flag,
      I1 => fsize_mismatch_err_s1,
      I2 => drop_fsync_d_pulse_gen_fsize_less_err_d1,
      I3 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      I4 => \^p_3_out\,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\
    );
s_fsync_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      I1 => delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
      I2 => s_fsync_d1_i_2_n_0,
      I3 => delay_s2mm_fsync_core_till_mmap_done_flag_d1,
      I4 => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\,
      O => s2mm_fsync_core
    );
s_fsync_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400040404040"
    )
        port map (
      I0 => s_fsync_d1_i_3_n_0,
      I1 => run_stop_reg,
      I2 => sig_m_valid_out_reg,
      I3 => s2mm_chnl_ready,
      I4 => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\,
      I5 => mmap_not_finished_s,
      O => s_fsync_d1_i_2_n_0
    );
s_fsync_d1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^p_3_out\,
      I1 => fsize_mismatch_err_s1,
      I2 => drop_fsync_d_pulse_gen_fsize_less_err_d1,
      I3 => fsize_err_to_dm_halt_flag,
      O => s_fsync_d1_i_3_n_0
    );
\sig_last_skid_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_3_out\,
      I1 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      O => s_axis_fifo_ainit_nosync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized26\ is
  port (
    run_stop_reg : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized26\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized26\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized26\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => run_stop_reg,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_dmacr(0),
      Q => p_level_in_d1_cdc_from,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized27\ is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    prmry_reset2 : in STD_LOGIC;
    prmry_in_xored : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \vsize_vid_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_out_reg : in STD_LOGIC;
    minusOp : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized27\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized27\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized27\ is
  signal \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.s2mm_fsync_out_m_d1_reg\ : STD_LOGIC;
  signal \^p_in_d1_cdc_from\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg\ <= \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.s2mm_fsync_out_m_d1_reg\;
  p_in_d1_cdc_from <= \^p_in_d1_cdc_from\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.s2mm_fsync_out_m_d1_reg\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from\,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => \^p_in_d1_cdc_from\,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.s2mm_fsync_out_m_d1_reg\,
      I1 => \vsize_vid_reg[12]\(0),
      I2 => Q(0),
      I3 => sig_s_ready_out_reg,
      O => D(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.s2mm_fsync_out_m_d1_reg\,
      I1 => \vsize_vid_reg[12]\(10),
      I2 => minusOp(9),
      I3 => sig_s_ready_out_reg,
      O => D(10)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.s2mm_fsync_out_m_d1_reg\,
      I1 => \vsize_vid_reg[12]\(11),
      I2 => minusOp(10),
      I3 => sig_s_ready_out_reg,
      O => D(11)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.s2mm_fsync_out_m_d1_reg\,
      I1 => \vsize_vid_reg[12]\(12),
      I2 => minusOp(11),
      I3 => sig_s_ready_out_reg,
      O => D(12)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.s2mm_fsync_out_m_d1_reg\,
      I1 => \vsize_vid_reg[12]\(1),
      I2 => minusOp(0),
      I3 => sig_s_ready_out_reg,
      O => D(1)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.s2mm_fsync_out_m_d1_reg\,
      I1 => \vsize_vid_reg[12]\(2),
      I2 => minusOp(1),
      I3 => sig_s_ready_out_reg,
      O => D(2)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.s2mm_fsync_out_m_d1_reg\,
      I1 => \vsize_vid_reg[12]\(3),
      I2 => minusOp(2),
      I3 => sig_s_ready_out_reg,
      O => D(3)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.s2mm_fsync_out_m_d1_reg\,
      I1 => \vsize_vid_reg[12]\(4),
      I2 => minusOp(3),
      I3 => sig_s_ready_out_reg,
      O => D(4)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.s2mm_fsync_out_m_d1_reg\,
      I1 => \vsize_vid_reg[12]\(5),
      I2 => minusOp(4),
      I3 => sig_s_ready_out_reg,
      O => D(5)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.s2mm_fsync_out_m_d1_reg\,
      I1 => \vsize_vid_reg[12]\(6),
      I2 => minusOp(5),
      I3 => sig_s_ready_out_reg,
      O => D(6)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.s2mm_fsync_out_m_d1_reg\,
      I1 => \vsize_vid_reg[12]\(7),
      I2 => minusOp(6),
      I3 => sig_s_ready_out_reg,
      O => D(7)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.s2mm_fsync_out_m_d1_reg\,
      I1 => \vsize_vid_reg[12]\(8),
      I2 => minusOp(7),
      I3 => sig_s_ready_out_reg,
      O => D(8)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.s2mm_fsync_out_m_d1_reg\,
      I1 => \vsize_vid_reg[12]\(9),
      I2 => minusOp(8),
      I3 => sig_s_ready_out_reg,
      O => D(9)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized29\ is
  port (
    mmap_not_finished_s : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\ : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_chnl_ready : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0\ : in STD_LOGIC;
    run_stop_reg : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized29\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized29\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized29\ is
  signal \^mmap_not_finished_s\ : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  mmap_not_finished_s <= \^mmap_not_finished_s\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^mmap_not_finished_s\,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      Q => p_level_in_d1_cdc_from,
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04C0C0C000000000"
    )
        port map (
      I0 => s2mm_chnl_ready,
      I1 => \^mmap_not_finished_s\,
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0\,
      I3 => run_stop_reg,
      I4 => sig_m_valid_out_reg,
      I5 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized2_7\ is
  port (
    scndry_out : out STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized2_7\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized2_7\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized2_7\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized3\ is
  port (
    scndry_out : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized3\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized3\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => axis_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized3_8\ is
  port (
    scndry_out : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized3_8\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized3_8\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized3_8\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized4\ is
  port (
    prmry_in : out STD_LOGIC;
    run_stop_d1_reg : out STD_LOGIC;
    prmry_reset2_0 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    halt_i_reg : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_stop : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    assert_sftrst_d1 : in STD_LOGIC;
    halt_i_reg_0 : in STD_LOGIC;
    halt_reset_reg : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    reset_counts_6 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    hrd_resetn_i_reg : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized4\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized4\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized4\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal \^prmry_in\ : STD_LOGIC;
  signal s2mm_hrd_resetn : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of sig_s2mm_dm_prmry_resetn_inferred_i_1 : label is "soft_lutpair286";
begin
  prmry_in <= \^prmry_in\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s2mm_hrd_resetn,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => hrd_resetn_i_reg,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s2mm_hrd_resetn,
      I1 => min_assert_sftrst,
      I2 => s_soft_reset_i,
      O => \^prmry_in\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s2mm_hrd_resetn,
      O => prmry_reset2_0
    );
\I_DMA_REGISTER/reset_counts_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AEAE00000000"
    )
        port map (
      I0 => reset_counts_6,
      I1 => s2mm_soft_reset,
      I2 => \out\,
      I3 => min_assert_sftrst,
      I4 => assert_sftrst_d1,
      I5 => s2mm_hrd_resetn,
      O => reset_counts_reg
    );
\dmacr_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EAEA00000000"
    )
        port map (
      I0 => s2mm_soft_reset,
      I1 => s2mm_axi2ip_wrce(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\(0),
      I3 => min_assert_sftrst,
      I4 => assert_sftrst_d1,
      I5 => s2mm_hrd_resetn,
      O => \dmacr_i_reg[2]\
    );
\halt_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0888"
    )
        port map (
      I0 => \^prmry_in\,
      I1 => halt_i_reg_0,
      I2 => halt_reset_reg,
      I3 => s2mm_dmacr(0),
      I4 => halt_i0,
      O => halt_i_reg
    );
\run_stop_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => s2mm_stop,
      I2 => s2mm_soft_reset,
      I3 => s2mm_hrd_resetn,
      I4 => min_assert_sftrst,
      I5 => s_soft_reset_i,
      O => run_stop_d1_reg
    );
sig_s2mm_dm_prmry_resetn_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => min_assert_sftrst,
      I2 => s2mm_hrd_resetn,
      I3 => halt_reset_reg,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized4_15\ is
  port (
    prmry_in : out STD_LOGIC;
    run_stop_d1_reg : out STD_LOGIC;
    prmry_reset2 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    halt_i_reg : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    p_75_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    stop : in STD_LOGIC;
    p_81_out : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    assert_sftrst_d1 : in STD_LOGIC;
    halt_i_reg_0 : in STD_LOGIC;
    halt_reset_reg : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    hrd_resetn_i_reg : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized4_15\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized4_15\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized4_15\ is
  signal mm2s_hrd_resetn : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal \^prmry_in\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of sig_mm2s_dm_prmry_resetn_inferred_i_1 : label is "soft_lutpair277";
begin
  prmry_in <= \^prmry_in\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => mm2s_hrd_resetn,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => hrd_resetn_i_reg,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mm2s_hrd_resetn,
      I1 => min_assert_sftrst,
      I2 => s_soft_reset_i,
      O => \^prmry_in\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mm2s_hrd_resetn,
      O => prmry_reset2
    );
\I_DMA_REGISTER/reset_counts_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AEAE00000000"
    )
        port map (
      I0 => reset_counts,
      I1 => p_81_out,
      I2 => \out\,
      I3 => min_assert_sftrst,
      I4 => assert_sftrst_d1,
      I5 => mm2s_hrd_resetn,
      O => reset_counts_reg
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EAEA00000000"
    )
        port map (
      I0 => p_81_out,
      I1 => mm2s_axi2ip_wrce(0),
      I2 => D(0),
      I3 => min_assert_sftrst,
      I4 => assert_sftrst_d1,
      I5 => mm2s_hrd_resetn,
      O => \dmacr_i_reg[2]\
    );
halt_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0888"
    )
        port map (
      I0 => \^prmry_in\,
      I1 => halt_i_reg_0,
      I2 => halt_reset_reg,
      I3 => p_75_out(0),
      I4 => halt_i0,
      O => halt_i_reg
    );
run_stop_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => p_75_out(0),
      I1 => stop,
      I2 => p_81_out,
      I3 => mm2s_hrd_resetn,
      I4 => min_assert_sftrst,
      I5 => s_soft_reset_i,
      O => run_stop_d1_reg
    );
sig_mm2s_dm_prmry_resetn_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => min_assert_sftrst,
      I2 => mm2s_hrd_resetn,
      I3 => halt_reset_reg,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized5\ is
  port (
    scndry_out : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized5\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized5\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized5\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized5_14\ is
  port (
    scndry_out : out STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized5_14\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized5_14\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized5_14\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized6\ is
  port (
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmtr_updt_complete_i_reg : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_75_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_prmry_resetn : in STD_LOGIC;
    stop : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prepare_wrce_d1 : in STD_LOGIC;
    lite_wr_addr_phase_finished_data_phase_started : in STD_LOGIC;
    wvalid : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    ch1_dly_irq_set : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized6\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized6\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized6\ is
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \dmacr_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^mm2s_axi2ip_wrce\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal \reg_module_vsize[12]_i_2_n_0\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\ : label is "soft_lutpair3";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_3.reg_module_start_address1_i[31]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_3.reg_module_start_address3_i[31]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \reg_module_hsize[15]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_2\ : label is "soft_lutpair2";
begin
  mm2s_axi2ip_wrce(8 downto 0) <= \^mm2s_axi2ip_wrce\(8 downto 0);
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \reg_module_vsize[12]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(5)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => D(5),
      I1 => D(4),
      I2 => D(3),
      I3 => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\,
      I4 => mm2s_prmry_resetn,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => D(6),
      I1 => D(7),
      I2 => D(8),
      I3 => D(9),
      I4 => D(10),
      I5 => \^mm2s_axi2ip_wrce\(0),
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => p_0_out,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => prepare_wrce_d1,
      I1 => lite_wr_addr_phase_finished_data_phase_started,
      I2 => wvalid,
      I3 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \reg_module_vsize[12]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(6)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(7)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \out\(5),
      I1 => p_0_out,
      I2 => \out\(4),
      O => \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0\
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(8)
    );
\I_DMA_REGISTER/dly_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(2),
      I1 => \^mm2s_axi2ip_wrce\(1),
      I2 => ch1_dly_irq_set,
      I3 => dly_irq_reg_0,
      O => dly_irq_reg
    );
\I_DMA_REGISTER/ioc_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(1),
      I1 => \^mm2s_axi2ip_wrce\(1),
      I2 => mm2s_ioc_irq_set,
      I3 => ioc_irq_reg_0,
      O => ioc_irq_reg
    );
dma_interr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \dmacr_i[1]_i_2_n_0\,
      I1 => \out\(3),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => \out\(4),
      O => \^mm2s_axi2ip_wrce\(1)
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => D(0),
      I1 => \^mm2s_axi2ip_wrce\(0),
      I2 => p_75_out(0),
      I3 => mm2s_prmry_resetn,
      I4 => stop,
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\,
      O => \dmacr_i_reg[0]\
    );
\dmacr_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \dmacr_i[1]_i_2_n_0\,
      I1 => \out\(3),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => \out\(4),
      O => \^mm2s_axi2ip_wrce\(0)
    );
\dmacr_i[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_out,
      I1 => \out\(5),
      O => \dmacr_i[1]_i_2_n_0\
    );
prmtr_updt_complete_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(3),
      I2 => \out\(1),
      I3 => \reg_module_vsize[12]_i_2_n_0\,
      I4 => p_75_out(0),
      I5 => mm2s_prmry_resetn,
      O => prmtr_updt_complete_i_reg
    );
\ptr_ref_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(4),
      I2 => \dmacr_i[1]_i_2_n_0\,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \out\(2),
      O => \^mm2s_axi2ip_wrce\(2)
    );
\reg_module_hsize[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(3),
      I2 => \out\(1),
      I3 => \reg_module_vsize[12]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(4)
    );
\reg_module_vsize[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(3),
      I2 => \out\(1),
      I3 => \reg_module_vsize[12]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(3)
    );
\reg_module_vsize[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \out\(4),
      I1 => p_0_out,
      I2 => \out\(5),
      I3 => \out\(2),
      O => \reg_module_vsize[12]_i_2_n_0\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized7\ is
  port (
    p_15_out : out STD_LOGIC;
    \dmacr_i_reg[1]\ : out STD_LOGIC;
    p_14_out : out STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmtr_updt_complete_i_reg : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg\ : out STD_LOGIC;
    lsize_err_reg : out STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    lsize_more_err_reg : out STD_LOGIC;
    s2mm_axi2ip_wrce : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\ : in STD_LOGIC;
    s2mm_prmry_resetn : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prepare_wrce_d1 : in STD_LOGIC;
    lite_wr_addr_phase_finished_data_phase_started : in STD_LOGIC;
    wvalid : in STD_LOGIC;
    s2mm_dma_interr_set_minus_frame_errors : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late : in STD_LOGIC;
    fsize_mismatch_err : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg_0\ : in STD_LOGIC;
    lsize_mismatch_err : in STD_LOGIC;
    lsize_err_reg_0 : in STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    lsize_more_mismatch_err : in STD_LOGIC;
    lsize_more_err_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized7\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized7\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized7\ is
  signal \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0\ : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \dmacr_i[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[1]\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal \reg_module_vsize[12]_i_2__0_n_0\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\ : label is "soft_lutpair6";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_3.reg_module_start_address1_i[31]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_3.reg_module_start_address3_i[31]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dma_interr_i_2__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_2__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ptr_ref_i[4]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \reg_module_hsize[15]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_1__0\ : label is "soft_lutpair7";
begin
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  \dmacr_i_reg[1]\ <= \^dmacr_i_reg[1]\;
\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(5),
      I3 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\,
      O => s2mm_axi2ip_wrce(1)
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \out\(4),
      I1 => p_1_out,
      I2 => \out\(3),
      I3 => \out\(1),
      O => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\
    );
\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(5),
      I2 => \out\(2),
      I3 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\,
      O => s2mm_axi2ip_wrce(4)
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6F0F0F0F0"
    )
        port map (
      I0 => s2mm_dmacr(7),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(15),
      I2 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(16),
      I4 => s2mm_dmacr(8),
      I5 => \^dmacr_i_reg[1]\,
      O => p_15_out
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFEFEFEFE"
    )
        port map (
      I0 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0\,
      I1 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0\,
      I2 => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(18),
      I4 => s2mm_dmacr(10),
      I5 => \^dmacr_i_reg[1]\,
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40F0F040"
    )
        port map (
      I0 => s2mm_dmacr(10),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(18),
      I2 => \^dmacr_i_reg[1]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(17),
      I4 => s2mm_dmacr(9),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40F0F040"
    )
        port map (
      I0 => s2mm_dmacr(12),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(20),
      I2 => \^dmacr_i_reg[1]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(19),
      I4 => s2mm_dmacr(11),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFF"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(9),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(8),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(7),
      I4 => s2mm_prmry_resetn,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(12),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(13),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(10),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(11),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(14),
      I5 => \^dmacr_i_reg[1]\,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6F0F0F0F0"
    )
        port map (
      I0 => s2mm_dmacr(1),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(7),
      I2 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(8),
      I4 => s2mm_dmacr(2),
      I5 => \^dmacr_i_reg[1]\,
      O => p_14_out
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFEFEFEFE"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0\,
      I1 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0\,
      I2 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(10),
      I4 => s2mm_dmacr(4),
      I5 => \^dmacr_i_reg[1]\,
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40F0F040"
    )
        port map (
      I0 => s2mm_dmacr(4),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(10),
      I2 => \^dmacr_i_reg[1]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(9),
      I4 => s2mm_dmacr(3),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40F0F040"
    )
        port map (
      I0 => s2mm_dmacr(6),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(12),
      I2 => \^dmacr_i_reg[1]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(11),
      I4 => s2mm_dmacr(5),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => p_1_out,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => prepare_wrce_d1,
      I1 => lite_wr_addr_phase_finished_data_phase_started,
      I2 => wvalid,
      I3 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => prmry_reset2_0
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(5),
      I2 => \out\(2),
      I3 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\,
      O => s2mm_axi2ip_wrce(5)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(5),
      I2 => \dmacr_i[1]_i_2__0_n_0\,
      O => s2mm_axi2ip_wrce(6)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(0),
      I2 => \dmacr_i[1]_i_2__0_n_0\,
      O => s2mm_axi2ip_wrce(7)
    );
\I_DMA_REGISTER/GEN_FOR_FLUSH.fsize_err_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(1),
      I1 => \^dma_interr_reg_0\,
      I2 => fsize_mismatch_err,
      I3 => \GEN_FOR_FLUSH.fsize_err_reg_0\,
      O => \GEN_FOR_FLUSH.fsize_err_reg\
    );
\I_DMA_REGISTER/GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(3),
      I1 => \^dma_interr_reg_0\,
      I2 => s2mm_fsize_more_or_sof_late,
      I3 => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\,
      O => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\
    );
\I_DMA_REGISTER/dly_irq_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(5),
      I1 => \^dma_interr_reg_0\,
      I2 => ch2_dly_irq_set,
      I3 => dly_irq_reg_0,
      O => dly_irq_reg
    );
\I_DMA_REGISTER/dma_interr_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFF0"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(0),
      I1 => \^dma_interr_reg_0\,
      I2 => s2mm_dma_interr_set_minus_frame_errors,
      I3 => s2mm_fsize_more_or_sof_late,
      I4 => fsize_mismatch_err,
      I5 => dma_interr_reg_1,
      O => dma_interr_reg
    );
\I_DMA_REGISTER/ioc_irq_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(4),
      I1 => \^dma_interr_reg_0\,
      I2 => s2mm_ioc_irq_set,
      I3 => ioc_irq_reg_0,
      O => ioc_irq_reg
    );
\I_DMA_REGISTER/lsize_err_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(2),
      I1 => \^dma_interr_reg_0\,
      I2 => lsize_mismatch_err,
      I3 => lsize_err_reg_0,
      O => lsize_err_reg
    );
\I_DMA_REGISTER/lsize_more_err_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(6),
      I1 => \^dma_interr_reg_0\,
      I2 => lsize_more_mismatch_err,
      I3 => lsize_more_err_reg_0,
      O => lsize_more_err_reg
    );
\dma_interr_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(0),
      I2 => \dmacr_i[1]_i_2__0_n_0\,
      O => \^dma_interr_reg_0\
    );
\dmacr_i[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(0),
      I2 => \dmacr_i[1]_i_2__0_n_0\,
      O => \^dmacr_i_reg[1]\
    );
\dmacr_i[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(3),
      I2 => p_1_out,
      I3 => \out\(4),
      I4 => \out\(2),
      O => \dmacr_i[1]_i_2__0_n_0\
    );
\prmtr_updt_complete_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(5),
      I2 => \out\(2),
      I3 => \reg_module_vsize[12]_i_2__0_n_0\,
      I4 => s2mm_prmry_resetn,
      I5 => s2mm_dmacr(0),
      O => prmtr_updt_complete_i_reg
    );
\ptr_ref_i[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(5),
      I3 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\,
      O => s2mm_axi2ip_wrce(0)
    );
\reg_module_hsize[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(5),
      I2 => \out\(2),
      I3 => \reg_module_vsize[12]_i_2__0_n_0\,
      O => s2mm_axi2ip_wrce(3)
    );
\reg_module_vsize[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(5),
      I2 => \out\(2),
      I3 => \reg_module_vsize[12]_i_2__0_n_0\,
      O => s2mm_axi2ip_wrce(2)
    );
\reg_module_vsize[12]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \out\(4),
      I1 => p_1_out,
      I2 => \out\(3),
      I3 => \out\(1),
      O => \reg_module_vsize[12]_i_2__0_n_0\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => srst_d5,
      I1 => s_out_d5,
      I2 => s_out_d4,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized8\ is
  port (
    mm2s_introut : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    p_82_out : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized8\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized8\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized8\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => mm2s_introut,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_82_out,
      Q => p_level_in_d1_cdc_from,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cdc_sync__parameterized9\ is
  port (
    s2mm_introut : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2_0 : in STD_LOGIC;
    s2mm_ip2axi_introut : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cdc_sync__parameterized9\ : entity is "cdc_sync";
end \system_axi_vdma_0_0_cdc_sync__parameterized9\;

architecture STRUCTURE of \system_axi_vdma_0_0_cdc_sync__parameterized9\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s2mm_introut,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_ip2axi_introut,
      Q => p_level_in_d1_cdc_from,
      R => prmry_reset2_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cntr_incr_decr_addn_f is
  port (
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_dbeat_cntr_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_dbeat_cntr_reg[7]_0\ : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_1\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cntr_incr_decr_addn_f : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_0_0_cntr_incr_decr_addn_f;

architecture STRUCTURE of system_axi_vdma_0_0_cntr_incr_decr_addn_f is
  signal \^fifo_full_reg\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_dbeat_cntr_reg[7]_0\ : STD_LOGIC;
  signal \^sig_dbeat_cntr_reg[7]_1\ : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg_i_5_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__8\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__8\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__8\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_1 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_2 : label is "soft_lutpair259";
begin
  FIFO_Full_reg <= \^fifo_full_reg\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  \sig_dbeat_cntr_reg[7]_0\ <= \^sig_dbeat_cntr_reg[7]_0\;
  \sig_dbeat_cntr_reg[7]_1\ <= \^sig_dbeat_cntr_reg[7]_1\;
\FIFO_Full_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004880"
    )
        port map (
      I0 => \^fifo_full_reg\,
      I1 => \^q\(1),
      I2 => sig_inhibit_rdy_n_reg,
      I3 => \^q\(0),
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => \^fifo_full_reg\,
      I1 => sig_inhibit_rdy_n,
      I2 => p_11_out,
      I3 => FIFO_Full_reg_0,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => p_11_out,
      I2 => FIFO_Full_reg_0,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^fifo_full_reg\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0003"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^q\(0),
      I2 => sig_inhibit_rdy_n_reg,
      I3 => \^q\(1),
      I4 => \^fifo_full_reg\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF007F"
    )
        port map (
      I0 => \^sig_dbeat_cntr_reg[7]_0\,
      I1 => sig_last_dbeat_reg,
      I2 => sig_next_sequential_reg,
      I3 => sig_dqual_reg_empty,
      I4 => \INFERRED_GEN.cnt_i[2]_i_3_n_0\,
      I5 => \INFERRED_GEN.cnt_i[2]_i_4_n_0\,
      O => \^fifo_full_reg\
    );
\INFERRED_GEN.cnt_i[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_wdc_status_going_full,
      I1 => sig_next_calc_error_reg_reg,
      I2 => sig_rd_empty,
      O => \INFERRED_GEN.cnt_i[2]_i_3_n_0\
    );
\INFERRED_GEN.cnt_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0D0D0D0D0D0D0"
    )
        port map (
      I0 => sig_inhibit_rdy_n_1,
      I1 => FIFO_Full_reg_1,
      I2 => sig_wsc2stat_status_valid,
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(2),
      O => \INFERRED_GEN.cnt_i[2]_i_4_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]_2\(0),
      I1 => \^fifo_full_reg\,
      I2 => \out\(0),
      O => \sig_dbeat_cntr_reg[7]\(0)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \^fifo_full_reg\,
      I1 => \sig_dbeat_cntr_reg[7]_2\(3),
      I2 => \sig_dbeat_cntr_reg[7]_2\(2),
      I3 => \sig_dbeat_cntr_reg[7]_2\(0),
      I4 => \sig_dbeat_cntr_reg[7]_2\(1),
      I5 => \sig_dbeat_cntr_reg[7]_2\(4),
      O => \sig_dbeat_cntr_reg[7]\(1)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^fifo_full_reg\,
      I1 => \sig_dbeat_cntr_reg[7]_2\(5),
      I2 => \sig_dbeat_cntr_reg[3]\,
      O => \sig_dbeat_cntr_reg[7]\(2)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8288"
    )
        port map (
      I0 => \^fifo_full_reg\,
      I1 => \sig_dbeat_cntr_reg[7]_2\(6),
      I2 => \sig_dbeat_cntr_reg[7]_2\(5),
      I3 => \sig_dbeat_cntr_reg[3]\,
      O => \sig_dbeat_cntr_reg[7]\(3)
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[5]\,
      I1 => \^sig_dbeat_cntr_reg[7]_0\,
      I2 => \^fifo_full_reg\,
      O => E(0)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88828888"
    )
        port map (
      I0 => \^fifo_full_reg\,
      I1 => \sig_dbeat_cntr_reg[7]_2\(7),
      I2 => \sig_dbeat_cntr_reg[7]_2\(5),
      I3 => \sig_dbeat_cntr_reg[7]_2\(6),
      I4 => \sig_dbeat_cntr_reg[3]\,
      O => \sig_dbeat_cntr_reg[7]\(4)
    );
sig_last_mmap_dbeat_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080000000000"
    )
        port map (
      I0 => sig_s_ready_out_reg,
      I1 => sig_dqual_reg_full,
      I2 => sig_next_calc_error_reg_reg,
      I3 => sig_m_valid_out_reg,
      I4 => sig_halt_reg,
      I5 => \^sig_dbeat_cntr_reg[7]_1\,
      O => \^sig_dbeat_cntr_reg[7]_0\
    );
sig_last_mmap_dbeat_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222AAAAAAA2"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg_i_5_n_0,
      I1 => sig_halt_reg_dly3,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      I5 => sig_next_calc_error_reg_reg,
      O => \^sig_dbeat_cntr_reg[7]_1\
    );
sig_last_mmap_dbeat_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3F3F3F2F00"
    )
        port map (
      I0 => sig_posted_to_axi_reg,
      I1 => sig_halt_reg,
      I2 => sig_last_mmap_dbeat_reg,
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(2),
      O => sig_last_mmap_dbeat_reg_i_5_n_0
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_ld_new_cmd_reg,
      I2 => \^fifo_full_reg\,
      O => sig_ld_new_cmd_reg_reg
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => sig_last_mmap_dbeat,
      I1 => \^fifo_full_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => SR(0)
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fifo_full_reg\,
      O => sig_push_dqual_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cntr_incr_decr_addn_f_16 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cntr_incr_decr_addn_f_16 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_0_0_cntr_incr_decr_addn_f_16;

architecture STRUCTURE of system_axi_vdma_0_0_cntr_incr_decr_addn_f_16 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400510051000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_input_reg_empty,
      I2 => sig_psm_halt,
      I3 => \^q\(1),
      I4 => sig_wr_fifo,
      I5 => \^q\(0),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FBFB04"
    )
        port map (
      I0 => sig_psm_halt,
      I1 => sig_input_reg_empty,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FBFF00FF00FB04"
    )
        port map (
      I0 => sig_psm_halt,
      I1 => sig_input_reg_empty,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => sig_wr_fifo,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F80018080"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => \^q\(1),
      I3 => sig_psm_halt,
      I4 => sig_input_reg_empty,
      I5 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cntr_incr_decr_addn_f_17 is
  port (
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_full_p1 : out STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cntr_incr_decr_addn_f_17 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_0_0_cntr_incr_decr_addn_f_17;

architecture STRUCTURE of system_axi_vdma_0_0_cntr_incr_decr_addn_f_17 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__9\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1__9\ : label is "soft_lutpair257";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21020000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => m_axis_s2mm_sts_tready,
      I3 => sig_wr_fifo,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => s2mm_halt,
      I1 => s2mm_soft_reset,
      I2 => dma_err,
      I3 => \^q\(2),
      I4 => CO(0),
      I5 => \out\(0),
      O => p_9_out
    );
\INFERRED_GEN.cnt_i[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF20DF2020DF20"
    )
        port map (
      I0 => sig_inhibit_rdy_n_reg,
      I1 => FIFO_Full_reg,
      I2 => sig_wsc2stat_status_valid,
      I3 => m_axis_s2mm_sts_tready,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77E78818"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => m_axis_s2mm_sts_tready,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7708FF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_wr_fifo,
      I2 => m_axis_s2mm_sts_tready,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cntr_incr_decr_addn_f_18 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cntr_incr_decr_addn_f_18 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_0_0_cntr_incr_decr_addn_f_18;

architecture STRUCTURE of system_axi_vdma_0_0_cntr_incr_decr_addn_f_18 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
\FIFO_Full_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400510051000000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_addr_reg_empty_reg,
      I2 => sig_halt_reg,
      I3 => \^q\(1),
      I4 => sig_inhibit_rdy_n_reg,
      I5 => \^q\(0),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669666"
    )
        port map (
      I0 => \^sig_push_addr_reg1_out\,
      I1 => \^q\(0),
      I2 => sig_inhibit_rdy_n_reg_0,
      I3 => p_22_out,
      I4 => FIFO_Full_reg,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C6C6C69CC6C6C6"
    )
        port map (
      I0 => \^sig_push_addr_reg1_out\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sig_inhibit_rdy_n_reg_0,
      I4 => p_22_out,
      I5 => FIFO_Full_reg,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F80018080"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_inhibit_rdy_n_reg,
      I2 => \^q\(1),
      I3 => sig_halt_reg,
      I4 => sig_addr_reg_empty_reg,
      I5 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_next_addr_reg[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_addr_reg_empty_reg,
      I2 => sig_halt_reg,
      O => \^sig_push_addr_reg1_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cntr_incr_decr_addn_f_19 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_cmdcntl_sm_state_ns18_out : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns19_out : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cntr_incr_decr_addn_f_19 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_0_0_cntr_incr_decr_addn_f_19;

architecture STRUCTURE of system_axi_vdma_0_0_cntr_incr_decr_addn_f_19 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_cmdcntl_sm_state_ns1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__10\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1__10\ : label is "soft_lutpair253";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20101000"
    )
        port map (
      I0 => sig_sm_pop_cmd_fifo,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => sig_wr_fifo,
      I4 => \^q\(0),
      O => fifo_full_p1
    );
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0B0FF00FF30F"
    )
        port map (
      I0 => sig_cmdcntl_sm_state_ns1,
      I1 => sig_cmdcntl_sm_state_ns18_out,
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0),
      I4 => sig_cmdcntl_sm_state_ns19_out,
      I5 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      O => D(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_need_cmd_flush,
      I1 => \^q\(2),
      O => sig_cmdcntl_sm_state_ns1
    );
\FSM_sequential_sig_cmdcntl_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540000FF5000"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_need_cmd_flush,
      I2 => \out\(0),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0),
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2),
      I5 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      O => D(1)
    );
\INFERRED_GEN.cnt_i[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F708F70808F708"
    )
        port map (
      I0 => p_9_out_0,
      I1 => sig_inhibit_rdy_n_reg,
      I2 => FIFO_Full_reg,
      I3 => sig_sm_pop_cmd_fifo,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77E78818"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => sig_sm_pop_cmd_fifo,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F017F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => sig_sm_pop_cmd_fifo,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cntr_incr_decr_addn_f_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg_2 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cntr_incr_decr_addn_f_21 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_0_0_cntr_incr_decr_addn_f_21;

architecture STRUCTURE of system_axi_vdma_0_0_cntr_incr_decr_addn_f_21 is
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC;
  signal \^fifo_full_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
  signal \^sig_dqual_reg_empty_reg_0\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_4_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_5_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_1 : label is "soft_lutpair183";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\;
  FIFO_Full_reg(1 downto 0) <= \^fifo_full_reg\(1 downto 0);
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
  sig_dqual_reg_empty_reg_0 <= \^sig_dqual_reg_empty_reg_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF01FFFF"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[0]\,
      I1 => \sig_addr_posted_cntr_reg[2]\,
      I2 => \sig_addr_posted_cntr_reg[1]\,
      I3 => sig_next_calc_error_reg_reg,
      I4 => sig_dqual_reg_full,
      I5 => sig_data2rsc_valid,
      O => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\
    );
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80009200"
    )
        port map (
      I0 => \^fifo_full_reg\(0),
      I1 => \^sig_dqual_reg_empty_reg\,
      I2 => FIFO_Full_reg_0,
      I3 => \^fifo_full_reg\(1),
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AA6A"
    )
        port map (
      I0 => \^fifo_full_reg\(0),
      I1 => sig_mstr2data_cmd_valid,
      I2 => sig_inhibit_rdy_n_0,
      I3 => FIFO_Full_reg_1,
      I4 => \^sig_dqual_reg_empty_reg\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => \^fifo_full_reg\(0),
      I1 => sig_mstr2data_cmd_valid,
      I2 => sig_inhibit_rdy_n_0,
      I3 => FIFO_Full_reg_1,
      I4 => \^sig_dqual_reg_empty_reg\,
      I5 => \^fifo_full_reg\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A03AA"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^fifo_full_reg\(1),
      I2 => FIFO_Full_reg_0,
      I3 => \^sig_dqual_reg_empty_reg\,
      I4 => \^fifo_full_reg\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^fifo_full_reg\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^fifo_full_reg\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SR(0)
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \^sig_dqual_reg_empty_reg\,
      O => D(0)
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(4),
      I5 => \^sig_dqual_reg_empty_reg\,
      O => D(1)
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[0]\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^sig_dqual_reg_empty_reg\,
      O => D(2)
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD02"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[0]\,
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(6),
      I4 => \^sig_dqual_reg_empty_reg\,
      O => D(3)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \sig_dbeat_cntr_reg[5]\,
      O => E(0)
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEF0010"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \sig_dbeat_cntr_reg[0]\,
      I3 => Q(6),
      I4 => Q(7),
      I5 => \^sig_dqual_reg_empty_reg\,
      O => D(4)
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => m_axi_mm2s_rlast,
      I2 => \^sig_dqual_reg_empty_reg_0\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_next_cmd_cmplt_reg_reg
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg_0\,
      I1 => sig_last_dbeat_reg,
      I2 => sig_next_sequential_reg,
      I3 => sig_dqual_reg_empty,
      I4 => sig_next_cmd_cmplt_reg_i_4_n_0,
      O => \^sig_dqual_reg_empty_reg\
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => sig_halt_reg_reg,
      I2 => m_axi_mm2s_rvalid,
      I3 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\,
      O => \^sig_dqual_reg_empty_reg_0\
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAEE"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_5_n_0,
      I1 => sig_rsc2stat_status_valid,
      I2 => FIFO_Full_reg_2,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_next_calc_error_reg_reg,
      I5 => sig_rd_empty,
      O => sig_next_cmd_cmplt_reg_i_4_n_0
    );
sig_next_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[2]\,
      I1 => \sig_addr_posted_cntr_reg[1]\,
      I2 => \sig_addr_posted_cntr_reg[0]\,
      O => sig_next_cmd_cmplt_reg_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cntr_incr_decr_addn_f_25 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_calc_error_pushed_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    p_60_out : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cntr_incr_decr_addn_f_25 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_0_0_cntr_incr_decr_addn_f_25;

architecture STRUCTURE of system_axi_vdma_0_0_cntr_incr_decr_addn_f_25 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_1 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1\ : label is "soft_lutpair141";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008220"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_calc_error_pushed_reg,
      I2 => \^q\(0),
      I3 => sig_wr_fifo,
      I4 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666696666"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => sig_calc_error_pushed,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \^q\(2),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA66A66666"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_calc_error_pushed_reg,
      I2 => p_60_out,
      I3 => FIFO_Full_reg,
      I4 => sig_inhibit_rdy_n,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A03AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_wr_fifo,
      I2 => \^q\(0),
      I3 => sig_calc_error_pushed_reg,
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cntr_incr_decr_addn_f_27 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    p_62_out : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cntr_incr_decr_addn_f_27 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_0_0_cntr_incr_decr_addn_f_27;

architecture STRUCTURE of system_axi_vdma_0_0_cntr_incr_decr_addn_f_27 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__3\ : label is "soft_lutpair139";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08060000"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => p_62_out,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF20DF2020DF20"
    )
        port map (
      I0 => sig_inhibit_rdy_n_reg,
      I1 => FIFO_Full_reg,
      I2 => sig_rsc2stat_status_valid,
      I3 => p_62_out,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_inhibit_rdy_n_reg,
      I2 => FIFO_Full_reg,
      I3 => sig_rsc2stat_status_valid,
      I4 => sts_tready_reg,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52F0F0F4"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_62_out,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cntr_incr_decr_addn_f_28 is
  port (
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_addr_reg_empty_reg : out STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cntr_incr_decr_addn_f_28 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_0_0_cntr_incr_decr_addn_f_28;

architecture STRUCTURE of system_axi_vdma_0_0_cntr_incr_decr_addn_f_28 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_addr_reg_empty_reg\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair138";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_addr_reg_empty_reg <= \^sig_addr_reg_empty_reg\;
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008220"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_addr_reg_empty_reg\,
      I2 => \^q\(0),
      I3 => FIFO_Full_reg,
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F7F708"
    )
        port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => sig_inhibit_rdy_n,
      I2 => FIFO_Full_reg_0,
      I3 => \^sig_addr_reg_empty_reg\,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAA6A666666"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_addr_reg_empty_reg\,
      I2 => FIFO_Full_reg_0,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_mstr2addr_cmd_valid,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A03AA"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => FIFO_Full_reg,
      I2 => \^q\(0),
      I3 => \^sig_addr_reg_empty_reg\,
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SR(0)
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sig_data2addr_stop_req,
      I1 => sig_sf_allow_addr_req,
      I2 => sig_addr_reg_empty,
      I3 => sig_rd_empty,
      O => \^sig_addr_reg_empty_reg\
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_addr_reg_empty,
      I2 => sig_sf_allow_addr_req,
      I3 => sig_data2addr_stop_req,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_posted_to_axi_2_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_cntr_incr_decr_addn_f_29 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    FIFO_Full_reg : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    lsig_ld_offset : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_cntr_incr_decr_addn_f_29 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_0_0_cntr_incr_decr_addn_f_29;

architecture STRUCTURE of system_axi_vdma_0_0_cntr_incr_decr_addn_f_29 is
  signal \^fifo_full_reg\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][7]_srl4_i_1__0\ : label is "soft_lutpair132";
begin
  FIFO_Full_reg <= \^fifo_full_reg\;
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02202000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      I3 => \^q\(0),
      I4 => \^fifo_full_reg\,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AA6A"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_mstr2sf_cmd_valid,
      I2 => sig_inhibit_rdy_n_reg,
      I3 => FIFO_Full_reg_0,
      I4 => lsig_ld_offset,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAA6A666666"
    )
        port map (
      I0 => \^q\(1),
      I1 => lsig_ld_offset,
      I2 => FIFO_Full_reg_0,
      I3 => sig_inhibit_rdy_n_reg,
      I4 => sig_mstr2sf_cmd_valid,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7780FF01"
    )
        port map (
      I0 => \^fifo_full_reg\,
      I1 => \^q\(0),
      I2 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg_0,
      I1 => sig_inhibit_rdy_n_reg,
      I2 => sig_mstr2sf_cmd_valid,
      O => \^fifo_full_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \system_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FIFO_Full_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000200020800"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => sig_push_coelsc_reg,
      I4 => \^q\(0),
      I5 => \^sig_wr_fifo\,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44BB4B4B4B4B4B4"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_push_coelsc_reg,
      I2 => \^q\(0),
      I3 => FIFO_Full_reg,
      I4 => sig_inhibit_rdy_n,
      I5 => m_axi_s2mm_bvalid,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08F7FF00F70800"
    )
        port map (
      I0 => m_axi_s2mm_bvalid,
      I1 => sig_inhibit_rdy_n,
      I2 => FIFO_Full_reg,
      I3 => \^q\(0),
      I4 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F80FE017F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^sig_wr_fifo\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => sig_push_coelsc_reg,
      I5 => \^q\(3),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7708FF00FF00FF10"
    )
        port map (
      I0 => \^sig_wr_fifo\,
      I1 => \^q\(0),
      I2 => sig_push_coelsc_reg,
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => sig_stream_rst
    );
\INFERRED_GEN.data_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => m_axi_s2mm_bvalid,
      O => \^sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized1\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    \sig_wdc_statcnt_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    FIFO_Full_reg : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized1\ : entity is "cntr_incr_decr_addn_f";
end \system_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized1\ is
  signal \^gen_enable_indet_btt.sig_coelsc_eop_reg\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_2__0\ : label is "soft_lutpair272";
begin
  \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ <= \^gen_enable_indet_btt.sig_coelsc_eop_reg\;
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002002000200008"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      I3 => sig_rd_empty,
      I4 => \^q\(0),
      I5 => sig_inhibit_rdy_n_reg,
      O => fifo_full_p1
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_coelsc_reg_empty,
      I2 => \INFERRED_GEN.cnt_i_reg[3]_1\(0),
      I3 => \out\(0),
      O => \^gen_enable_indet_btt.sig_coelsc_eop_reg\
    );
\INFERRED_GEN.cnt_i[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669666"
    )
        port map (
      I0 => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      I1 => \^q\(0),
      I2 => sig_inhibit_rdy_n_reg_0,
      I3 => sig_data2wsc_valid,
      I4 => FIFO_Full_reg,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40BFFF00BF4000"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_data2wsc_valid,
      I2 => sig_inhibit_rdy_n_reg_0,
      I3 => \^q\(0),
      I4 => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => sig_rd_empty,
      I2 => \INFERRED_GEN.cnt_i_reg[3]_1\(0),
      O => \INFERRED_GEN.cnt_i_reg[1]_0\
    );
\INFERRED_GEN.cnt_i[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE017F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_inhibit_rdy_n_reg,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7780FF00FF00FF01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      I3 => sig_rd_empty,
      I4 => \^q\(0),
      I5 => sig_inhibit_rdy_n_reg,
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9A9A65654565"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg[3]\(1),
      I1 => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      I2 => sig_inhibit_rdy_n_reg,
      I3 => \sig_wdc_statcnt_reg[3]\(2),
      I4 => \sig_wdc_statcnt_reg[3]\(3),
      I5 => \sig_wdc_statcnt_reg[3]\(0),
      O => D(0)
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7AE0851"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg[3]\(0),
      I1 => sig_inhibit_rdy_n_reg,
      I2 => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      I3 => \sig_wdc_statcnt_reg[3]\(1),
      I4 => \sig_wdc_statcnt_reg[3]\(2),
      O => D(1)
    );
\sig_wdc_statcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFBFFFFE0000"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg[3]\(3),
      I1 => \sig_wdc_statcnt_reg[3]\(2),
      I2 => \sig_wdc_statcnt_reg[3]\(1),
      I3 => \sig_wdc_statcnt_reg[3]\(0),
      I4 => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      I5 => sig_inhibit_rdy_n_reg,
      O => E(0)
    );
\sig_wdc_statcnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FF00FF00BA45"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg[3]\(2),
      I1 => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      I2 => sig_inhibit_rdy_n_reg,
      I3 => \sig_wdc_statcnt_reg[3]\(3),
      I4 => \sig_wdc_statcnt_reg[3]\(0),
      I5 => \sig_wdc_statcnt_reg[3]\(1),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized2\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized2\ : entity is "cntr_incr_decr_addn_f";
end \system_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized2\ is
  signal FIFO_Full_i_2_n_0 : STD_LOGIC;
  signal FIFO_Full_i_3_n_0 : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_3 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__11\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__11\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[4]_i_3\ : label is "soft_lutpair246";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  SS(0) <= \^ss\(0);
\FIFO_Full_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808AA2"
    )
        port map (
      I0 => FIFO_Full_i_2_n_0,
      I1 => sig_m_valid_out_reg,
      I2 => \^q\(3),
      I3 => FIFO_Full_i_3_n_0,
      I4 => \^q\(4),
      O => fifo_full_p1
    );
FIFO_Full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8440000000000002"
    )
        port map (
      I0 => sig_m_valid_out_reg,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => sig_wr_fifo,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => FIFO_Full_i_2_n_0
    );
FIFO_Full_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => sig_wr_fifo,
      I3 => \^q\(0),
      I4 => sig_m_valid_out_reg,
      O => FIFO_Full_i_3_n_0
    );
\INFERRED_GEN.cnt_i[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => sig_inhibit_rdy_n_reg,
      I1 => FIFO_Full_reg,
      I2 => slice_insert_valid,
      I3 => \^q\(0),
      I4 => sig_m_valid_out_reg,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC9CCCCC66C66666"
    )
        port map (
      I0 => sig_m_valid_out_reg,
      I1 => \^q\(1),
      I2 => slice_insert_valid,
      I3 => FIFO_Full_reg,
      I4 => sig_inhibit_rdy_n_reg,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CCCCCC6"
    )
        port map (
      I0 => sig_m_valid_out_reg,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCCCCCCCCCCCC6"
    )
        port map (
      I0 => sig_m_valid_out_reg,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => sig_wr_fifo,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_eop_sent_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^ss\(0)
    );
\INFERRED_GEN.cnt_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000036AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \INFERRED_GEN.cnt_i[4]_i_3_n_0\,
      I4 => \^q\(3),
      I5 => sig_m_valid_out_reg,
      O => addr_i_p1(4)
    );
\INFERRED_GEN.cnt_i[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202000"
    )
        port map (
      I0 => slice_insert_valid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n_reg,
      I3 => \^q\(0),
      I4 => sig_m_valid_out_reg,
      O => \INFERRED_GEN.cnt_i[4]_i_3_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(4),
      Q => \^q\(4),
      S => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_dynshreg_f is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_psm_halt : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_10_out : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_dynshreg_f : entity is "dynshreg_f";
end system_axi_vdma_0_0_dynshreg_f;

architecture STRUCTURE of system_axi_vdma_0_0_dynshreg_f is
  signal \^out\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal \sig_calc_error_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_calc_error_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_calc_error_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_calc_error_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(49 downto 0) <= \^out\(49 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => s_axis_s2mm_cmd_tvalid,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(16),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(17),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(18),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(19),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(20),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(21),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(22),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(23),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(24),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(25),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(26),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(27),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(28),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(29),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(30),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(31),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(32),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(33),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(34),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(35),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(36),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(37),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(38),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(39),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(40),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(41),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(42),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(43),
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(44),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(45),
      Q => \^out\(46)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(46),
      Q => \^out\(47)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(47),
      Q => \^out\(48)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(48),
      Q => \^out\(49)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(9),
      Q => \^out\(9)
    );
\sig_calc_error_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => \sig_calc_error_reg_i_2__0_n_0\,
      I1 => \sig_calc_error_reg_i_3__0_n_0\,
      I2 => sig_psm_halt,
      I3 => sig_input_reg_empty,
      I4 => Q(2),
      I5 => p_10_out,
      O => sig_calc_error_reg_reg
    );
\sig_calc_error_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(3),
      I2 => \^out\(0),
      I3 => \^out\(1),
      I4 => \sig_calc_error_reg_i_4__0_n_0\,
      O => \sig_calc_error_reg_i_2__0_n_0\
    );
\sig_calc_error_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^out\(12),
      I1 => \^out\(13),
      I2 => \^out\(14),
      I3 => \^out\(15),
      I4 => \sig_calc_error_reg_i_5__0_n_0\,
      O => \sig_calc_error_reg_i_3__0_n_0\
    );
\sig_calc_error_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^out\(7),
      I1 => \^out\(6),
      I2 => \^out\(5),
      I3 => \^out\(4),
      O => \sig_calc_error_reg_i_4__0_n_0\
    );
\sig_calc_error_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^out\(11),
      I1 => \^out\(10),
      I2 => \^out\(9),
      I3 => \^out\(8),
      O => \sig_calc_error_reg_i_5__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_dynshreg_f_26 is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_60_out : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_dynshreg_f_26 : entity is "dynshreg_f";
end system_axi_vdma_0_0_dynshreg_f_26;

architecture STRUCTURE of system_axi_vdma_0_0_dynshreg_f_26 is
  signal \^out\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal sig_calc_error_reg_i_2_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(49 downto 0) <= \^out\(49 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_60_out,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(16),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(17),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(18),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(19),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(20),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(21),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(22),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(23),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(24),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(25),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(26),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(27),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(28),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(29),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(30),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(31),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(32),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(33),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(34),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(35),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(36),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(37),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(38),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(39),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(40),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(41),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(42),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(43),
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(44),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(45),
      Q => \^out\(46)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(46),
      Q => \^out\(47)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(47),
      Q => \^out\(48)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(48),
      Q => \^out\(49)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[63]\(9),
      Q => \^out\(9)
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F2F0F0"
    )
        port map (
      I0 => sig_calc_error_reg_i_2_n_0,
      I1 => sig_calc_error_reg_i_3_n_0,
      I2 => \in\(0),
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => Q(2),
      O => sig_calc_error_reg_reg
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^out\(8),
      I1 => \^out\(11),
      I2 => \^out\(9),
      I3 => \^out\(10),
      I4 => sig_calc_error_reg_i_4_n_0,
      O => sig_calc_error_reg_i_2_n_0
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(3),
      I2 => \^out\(0),
      I3 => \^out\(1),
      I4 => sig_calc_error_reg_i_5_n_0,
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(13),
      I1 => \^out\(12),
      I2 => \^out\(15),
      I3 => \^out\(14),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(6),
      I1 => \^out\(5),
      I2 => \^out\(7),
      I3 => \^out\(4),
      O => sig_calc_error_reg_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_dynshreg_f__parameterized0\ is
  port (
    decerr_i_reg : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \system_axi_vdma_0_0_dynshreg_f__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_dynshreg_f__parameterized0\ is
  signal m_axis_mm2s_sts_tdata : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of decerr_i_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of slverr_i_i_1 : label is "soft_lutpair140";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => sig_rd_sts_slverr_reg_reg(0),
      Q => m_axis_mm2s_sts_tdata(4)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n_reg,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => sig_rd_sts_slverr_reg_reg(1),
      Q => m_axis_mm2s_sts_tdata(5)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => sig_rd_sts_slverr_reg_reg(2),
      Q => m_axis_mm2s_sts_tdata(6)
    );
decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(5),
      I1 => Q(2),
      O => decerr_i_reg
    );
interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(4),
      I1 => Q(2),
      O => interr_i_reg
    );
slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(6),
      I1 => Q(2),
      O => slverr_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_dynshreg_f__parameterized1\ is
  port (
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    sig_calc_error_reg_reg : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \system_axi_vdma_0_0_dynshreg_f__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_dynshreg_f__parameterized1\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \^sig_calc_error_reg_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(38 downto 0) <= \^out\(38 downto 0);
  sig_calc_error_reg_reg <= \^sig_calc_error_reg_reg\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(35),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_mstr2addr_cmd_valid,
      O => \^sig_calc_error_reg_reg\
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(36),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(38),
      O => sig_addr_valid_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_dynshreg_f__parameterized10\ is
  port (
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_single_dbeat_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_single_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_0\ : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_xfer_calc_err_reg_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_dynshreg_f__parameterized10\ : entity is "dynshreg_f";
end \system_axi_vdma_0_0_dynshreg_f__parameterized10\;

architecture STRUCTURE of \system_axi_vdma_0_0_dynshreg_f__parameterized10\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal \sig_last_dbeat_i_3__0_n_0\ : STD_LOGIC;
  signal \^sig_next_calc_error_reg_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[0]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[6]_i_1\ : label is "soft_lutpair264";
begin
  \out\(6 downto 0) <= \^out\(6 downto 0);
  sig_next_calc_error_reg_reg <= \^sig_next_calc_error_reg_reg\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(6),
      Q => sig_cmd_fifo_data_out(10)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(7),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(8),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(9),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => p_11_out,
      I2 => FIFO_Full_reg,
      O => \^sig_next_calc_error_reg_reg\
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(4),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(5),
      Q => sig_cmd_fifo_data_out(9)
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E22E"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => sig_last_dbeat_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      O => \sig_dbeat_cntr_reg[3]\(0)
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC3AAAA"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => sig_last_dbeat_reg_0,
      O => \sig_dbeat_cntr_reg[3]\(1)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E2E2E22E"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(10),
      I1 => sig_last_dbeat_reg_0,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \sig_dbeat_cntr_reg[3]\(2)
    );
\sig_first_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0C0C050505050"
    )
        port map (
      I0 => \sig_last_dbeat_i_3__0_n_0\,
      I1 => sig_first_dbeat_reg_0,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \sig_dbeat_cntr_reg[5]\,
      I4 => sig_s_ready_out_reg,
      I5 => sig_last_dbeat_reg_0,
      O => sig_first_dbeat_reg
    );
\sig_last_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFCA0A0AC0CA0A0"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\,
      I1 => \sig_last_dbeat_i_3__0_n_0\,
      I2 => sig_last_dbeat_reg_0,
      I3 => \sig_dbeat_cntr_reg[7]_0\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_last_dbeat_reg_1,
      O => sig_last_dbeat_reg
    );
\sig_last_dbeat_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => \^out\(3),
      I2 => sig_cmd_fifo_data_out(10),
      I3 => sig_cmd_fifo_data_out(9),
      O => \sig_last_dbeat_i_3__0_n_0\
    );
\sig_next_strt_strb_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => \^out\(1),
      O => D(0)
    );
\sig_next_strt_strb_reg[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => D(1)
    );
\sig_next_strt_strb_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      O => D(2)
    );
sig_single_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EEE000022220000"
    )
        port map (
      I0 => \sig_last_dbeat_i_3__0_n_0\,
      I1 => sig_last_dbeat_reg_0,
      I2 => sig_s_ready_out_reg,
      I3 => \sig_dbeat_cntr_reg[5]\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_single_dbeat_reg_0,
      O => sig_single_dbeat_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_dynshreg_f__parameterized2\ is
  port (
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \system_axi_vdma_0_0_dynshreg_f__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_dynshreg_f__parameterized2\ is
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 9 downto 7 );
  signal sig_last_dbeat_i_3_n_0 : STD_LOGIC;
  signal \^sig_next_calc_error_reg_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair184";
begin
  sig_next_calc_error_reg_reg <= \^sig_next_calc_error_reg_reg\;
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => sig_cmd_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n_0,
      I2 => sig_mstr2data_cmd_valid,
      O => \^sig_next_calc_error_reg_reg\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => sig_cmd_fifo_data_out(9)
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => sig_last_dbeat_reg_0,
      I2 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => sig_last_dbeat_reg_0,
      I2 => Q(1),
      I3 => Q(0),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => sig_last_dbeat_reg_0,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => D(2)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => sig_first_dbeat,
      I1 => sig_last_dbeat_i_3_n_0,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \sig_dbeat_cntr_reg[5]\,
      I4 => sig_last_dbeat_reg_0,
      O => sig_first_dbeat_reg
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35003F0035003000"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[3]\,
      I1 => sig_last_dbeat_i_3_n_0,
      I2 => sig_last_dbeat_reg_0,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \sig_dbeat_cntr_reg[5]\,
      I5 => sig_last_dbeat_reg_1,
      O => sig_last_dbeat_reg
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => sig_cmd_fifo_data_out(9),
      I2 => sig_cmd_fifo_data_out(7),
      O => sig_last_dbeat_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_dynshreg_f__parameterized3\ is
  port (
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    lsig_ld_offset : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \system_axi_vdma_0_0_dynshreg_f__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_0_0_dynshreg_f__parameterized3\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
begin
\INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3AC"
    )
        port map (
      I0 => p_0_out(7),
      I1 => prmry_resetn_i_reg,
      I2 => lsig_ld_offset,
      I3 => lsig_0ffset_cntr,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => FIFO_Full_reg,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => p_0_out(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_dynshreg_f__parameterized4\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i_reg : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_wsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_dynshreg_f__parameterized4\ : entity is "dynshreg_f";
end \system_axi_vdma_0_0_dynshreg_f__parameterized4\;

architecture STRUCTURE of \system_axi_vdma_0_0_dynshreg_f__parameterized4\ is
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3\ : STD_LOGIC;
  signal m_axis_s2mm_sts_tdata : STD_LOGIC_VECTOR ( 23 downto 4 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  signal \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \decerr_i_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \slverr_i_i_1__0\ : label is "soft_lutpair258";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(23),
      I1 => \hsize_vid_reg[15]\(15),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(22),
      I1 => \hsize_vid_reg[15]\(14),
      I2 => m_axis_s2mm_sts_tdata(20),
      I3 => \hsize_vid_reg[15]\(12),
      I4 => \hsize_vid_reg[15]\(13),
      I5 => m_axis_s2mm_sts_tdata(21),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(19),
      I1 => \hsize_vid_reg[15]\(11),
      I2 => m_axis_s2mm_sts_tdata(18),
      I3 => \hsize_vid_reg[15]\(10),
      I4 => \hsize_vid_reg[15]\(9),
      I5 => m_axis_s2mm_sts_tdata(17),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(16),
      I1 => \hsize_vid_reg[15]\(8),
      I2 => m_axis_s2mm_sts_tdata(14),
      I3 => \hsize_vid_reg[15]\(6),
      I4 => \hsize_vid_reg[15]\(7),
      I5 => m_axis_s2mm_sts_tdata(15),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(13),
      I1 => \hsize_vid_reg[15]\(5),
      I2 => m_axis_s2mm_sts_tdata(12),
      I3 => \hsize_vid_reg[15]\(4),
      I4 => \hsize_vid_reg[15]\(3),
      I5 => m_axis_s2mm_sts_tdata(11),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(10),
      I1 => \hsize_vid_reg[15]\(2),
      I2 => m_axis_s2mm_sts_tdata(9),
      I3 => \hsize_vid_reg[15]\(1),
      I4 => \hsize_vid_reg[15]\(0),
      I5 => m_axis_s2mm_sts_tdata(8),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0\,
      CO(3 downto 2) => \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0),
      CO(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0\,
      S(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0\,
      CO(2) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1\,
      CO(1) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2\,
      CO(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0\,
      S(2) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0\,
      S(1) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0\,
      S(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(23),
      I1 => \hsize_vid_reg[15]\(15),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(22),
      I1 => \hsize_vid_reg[15]\(14),
      I2 => m_axis_s2mm_sts_tdata(20),
      I3 => \hsize_vid_reg[15]\(12),
      I4 => \hsize_vid_reg[15]\(13),
      I5 => m_axis_s2mm_sts_tdata(21),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(19),
      I1 => \hsize_vid_reg[15]\(11),
      I2 => m_axis_s2mm_sts_tdata(18),
      I3 => \hsize_vid_reg[15]\(10),
      I4 => \hsize_vid_reg[15]\(9),
      I5 => m_axis_s2mm_sts_tdata(17),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(16),
      I1 => \hsize_vid_reg[15]\(8),
      I2 => m_axis_s2mm_sts_tdata(14),
      I3 => \hsize_vid_reg[15]\(6),
      I4 => \hsize_vid_reg[15]\(7),
      I5 => m_axis_s2mm_sts_tdata(15),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(13),
      I1 => \hsize_vid_reg[15]\(5),
      I2 => m_axis_s2mm_sts_tdata(12),
      I3 => \hsize_vid_reg[15]\(4),
      I4 => \hsize_vid_reg[15]\(3),
      I5 => m_axis_s2mm_sts_tdata(11),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(10),
      I1 => \hsize_vid_reg[15]\(2),
      I2 => m_axis_s2mm_sts_tdata(9),
      I3 => \hsize_vid_reg[15]\(1),
      I4 => \hsize_vid_reg[15]\(0),
      I5 => m_axis_s2mm_sts_tdata(8),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0\,
      CO(3 downto 2) => \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0\,
      S(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0\,
      CO(2) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1\,
      CO(1) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2\,
      CO(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0\,
      S(2) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0\,
      S(1) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0\,
      S(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0\
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => m_axis_s2mm_sts_tdata(10)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => m_axis_s2mm_sts_tdata(11)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => m_axis_s2mm_sts_tdata(12)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => m_axis_s2mm_sts_tdata(13)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => m_axis_s2mm_sts_tdata(14)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => m_axis_s2mm_sts_tdata(15)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => m_axis_s2mm_sts_tdata(16)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => m_axis_s2mm_sts_tdata(17)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => m_axis_s2mm_sts_tdata(18)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => m_axis_s2mm_sts_tdata(19)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => m_axis_s2mm_sts_tdata(20)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => m_axis_s2mm_sts_tdata(21)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => m_axis_s2mm_sts_tdata(22)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => m_axis_s2mm_sts_tdata(23)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => m_axis_s2mm_sts_tdata(4)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n_reg,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => m_axis_s2mm_sts_tdata(5)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => m_axis_s2mm_sts_tdata(6)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => m_axis_s2mm_sts_tdata(8)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => m_axis_s2mm_sts_tdata(9)
    );
\decerr_i_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(5),
      I1 => Q(2),
      O => decerr_i_reg
    );
\interr_i_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(4),
      I1 => Q(2),
      O => interr_i_reg
    );
\slverr_i_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(6),
      I1 => Q(2),
      O => slverr_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_dynshreg_f__parameterized5\ is
  port (
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    sig_data2wsc_calc_err_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 2 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_dynshreg_f__parameterized5\ : entity is "dynshreg_f";
end \system_axi_vdma_0_0_dynshreg_f__parameterized5\;

architecture STRUCTURE of \system_axi_vdma_0_0_dynshreg_f__parameterized5\ is
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair274";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
begin
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F08"
    )
        port map (
      I0 => sig_wresp_sfifo_out(0),
      I1 => sig_wresp_sfifo_out(1),
      I2 => sig_data2wsc_calc_err_reg(0),
      I3 => \in\(0),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => sig_wresp_sfifo_out(1),
      I1 => sig_wresp_sfifo_out(0),
      I2 => sig_data2wsc_calc_err_reg(0),
      I3 => \in\(1),
      O => p_2_out
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_dynshreg_f__parameterized6\ is
  port (
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    FIFO_Full_reg : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INDET_BTT.lsig_eop_reg_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_dynshreg_f__parameterized6\ : entity is "dynshreg_f";
end \system_axi_vdma_0_0_dynshreg_f__parameterized6\;

architecture STRUCTURE of \system_axi_vdma_0_0_dynshreg_f__parameterized6\ is
  signal \^gen_enable_indet_btt.sig_coelsc_eop_reg\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[3]_i_2\ : label is "soft_lutpair273";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][10]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][10]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][11]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][11]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][12]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][12]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][13]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][13]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][14]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][14]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][15]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][15]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][16]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][16]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][17]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][17]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][18]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][18]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][19]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][19]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][19]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][20]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][20]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][20]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][21]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][21]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][21]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][22]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][22]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][22]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][7]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][7]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][8]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][8]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][9]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][9]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 ";
begin
  \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ <= \^gen_enable_indet_btt.sig_coelsc_eop_reg\;
  \out\(18 downto 0) <= \^out\(18 downto 0);
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(0),
      I1 => \in\(0),
      O => p_4_out
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => p_0_in
    );
\INFERRED_GEN.cnt_i[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^out\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      I2 => sig_coelsc_reg_empty,
      O => FIFO_Full_reg
    );
\INFERRED_GEN.data_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[5][4]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_inhibit_rdy_n_reg,
      I1 => sig_data2wsc_valid,
      I2 => FIFO_Full_reg_0,
      O => \^gen_enable_indet_btt.sig_coelsc_eop_reg\
    );
\INFERRED_GEN.data_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INDET_BTT.lsig_eop_reg_reg\(5),
      Q => \^out\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_dynshreg_f__parameterized7\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    sig_cmdcntl_sm_state_ns19_out : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns18_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_dynshreg_f__parameterized7\ : entity is "dynshreg_f";
end \system_axi_vdma_0_0_dynshreg_f__parameterized7\;

architecture STRUCTURE of \system_axi_vdma_0_0_dynshreg_f__parameterized7\ is
  signal \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_cmdcntl_sm_state[0]_i_4\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2\ : label is "soft_lutpair254";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(18 downto 0) <= \^out\(18 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(17),
      I1 => Q(2),
      O => sig_cmdcntl_sm_state_ns19_out
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00045504"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2),
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      I2 => sig_cmd_fifo_data_out(24),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0),
      I4 => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0\,
      O => D(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFB0AFB"
    )
        port map (
      I0 => \^out\(17),
      I1 => p_7_out,
      I2 => Q(2),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      I4 => sig_need_cmd_flush,
      O => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0\
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABA0000"
    )
        port map (
      I0 => lsig_cmd_fetch_pause,
      I1 => sig_cmd_fifo_data_out(24),
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_need_cmd_flush,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => lsig_first_dbeat,
      O => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => sig_cmd_fifo_data_out(24)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][6]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n_reg,
      I2 => p_9_out_0,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
sig_sm_ld_dre_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004000400"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2),
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0),
      I2 => \^out\(17),
      I3 => sig_cmdcntl_sm_state_ns18_out,
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      I5 => sig_need_cmd_flush,
      O => sig_sm_ld_dre_cmd_ns
    );
sig_sm_pop_cmd_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022002000200020"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\,
      I1 => \^out\(17),
      I2 => p_7_out,
      I3 => Q(2),
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      I5 => sig_need_cmd_flush,
      O => sig_sm_pop_cmd_fifo_ns
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_dynshreg_f__parameterized8\ is
  port (
    ld_btt_cntr_reg3_reg : out STD_LOGIC;
    sig_btt_cntr0 : out STD_LOGIC;
    ld_btt_cntr_reg1_reg : out STD_LOGIC;
    lsig_set_absorb2tlast : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tstrb_fifo_rdy : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    ld_btt_cntr_reg1 : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    sig_valid_fifo_ld12_out : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slice_insert_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    \storage_data_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_dynshreg_f__parameterized8\ : entity is "dynshreg_f";
end \system_axi_vdma_0_0_dynshreg_f__parameterized8\;

architecture STRUCTURE of \system_axi_vdma_0_0_dynshreg_f__parameterized8\ is
  signal \^lsig_set_absorb2tlast\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sig_btt_cntr0\ : STD_LOGIC;
  signal sig_tstrb_fifo_data_out : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][1]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][2]_i_1\ : label is "soft_lutpair248";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 ";
  attribute SOFT_HLUTNM of \sig_byte_cntr[0]_i_3\ : label is "soft_lutpair247";
begin
  lsig_set_absorb2tlast <= \^lsig_set_absorb2tlast\;
  \out\(7 downto 0) <= \^out\(7 downto 0);
  sig_btt_cntr0 <= \^sig_btt_cntr0\;
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_INDET_BTT.lsig_absorb2tlast_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400044004400"
    )
        port map (
      I0 => Q(4),
      I1 => sig_tstrb_fifo_data_out(7),
      I2 => \^out\(6),
      I3 => sig_m_valid_out_reg_0,
      I4 => \sig_mssa_index_reg_out_reg[0]\,
      I5 => sig_strm_tlast,
      O => \^lsig_set_absorb2tlast\
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \^out\(0),
      I2 => \sig_strb_reg_out_reg[3]\(0),
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \^out\(1),
      I2 => \sig_strb_reg_out_reg[3]\(1),
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \^out\(2),
      I2 => \sig_strb_reg_out_reg[3]\(2),
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \^out\(3),
      I2 => \sig_strb_reg_out_reg[3]\(3),
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(3)
    );
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => slice_insert_valid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n_reg,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(7),
      Q => sig_tstrb_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(8),
      Q => \^out\(7)
    );
ld_btt_cntr_reg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AE00AE00AE"
    )
        port map (
      I0 => ld_btt_cntr_reg1,
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => \^sig_btt_cntr0\,
      I4 => CO(0),
      I5 => sig_valid_fifo_ld12_out,
      O => ld_btt_cntr_reg1_reg
    );
ld_btt_cntr_reg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515101055150000"
    )
        port map (
      I0 => \^sig_btt_cntr0\,
      I1 => CO(0),
      I2 => sig_tstrb_fifo_rdy,
      I3 => sig_btt_eq_0,
      I4 => ld_btt_cntr_reg3,
      I5 => ld_btt_cntr_reg2,
      O => ld_btt_cntr_reg3_reg
    );
\sig_btt_cntr[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222FFFF"
    )
        port map (
      I0 => \^lsig_set_absorb2tlast\,
      I1 => lsig_absorb2tlast,
      I2 => sig_eop_halt_xfer_reg,
      I3 => sig_m_valid_out_reg,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^sig_btt_cntr0\
    );
\sig_byte_cntr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^out\(1),
      I1 => \sig_strb_reg_out_reg[3]\(1),
      I2 => \^out\(2),
      I3 => \sig_strb_reg_out_reg[3]\(2),
      O => \sig_byte_cntr_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_dynshreg_f__parameterized9\ is
  port (
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_dynshreg_f__parameterized9\ : entity is "dynshreg_f";
end \system_axi_vdma_0_0_dynshreg_f__parameterized9\;

architecture STRUCTURE of \system_axi_vdma_0_0_dynshreg_f__parameterized9\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \^sig_calc_error_reg_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(39 downto 0) <= \^out\(39 downto 0);
  sig_calc_error_reg_reg <= \^sig_calc_error_reg_reg\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(36),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_inhibit_rdy_n_reg,
      I1 => p_22_out,
      I2 => FIFO_Full_reg,
      O => \^sig_calc_error_reg_reg\
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(37),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\sig_addr_valid_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(39),
      O => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_blk_mem_gen_prim_wrapper is
  port (
    \sig_data_skid_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    DIN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 35 downto 0 );
    lsig_0ffset_cntr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end system_axi_vdma_0_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of system_axi_vdma_0_0_blk_mem_gen_prim_wrapper is
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 35 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_32\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_33\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_34\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_35\ : label is "soft_lutpair114";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 5) => \gc1.count_d2_reg[6]\(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 5) => Q(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => m_axi_mm2s_aclk,
      CLKBWRCLK => m_axi_mm2s_aclk,
      DIADI(15 downto 8) => m_axi_mm2s_rdata(16 downto 9),
      DIADI(7 downto 0) => m_axi_mm2s_rdata(7 downto 0),
      DIBDI(15 downto 8) => m_axi_mm2s_rdata(34 downto 27),
      DIBDI(7 downto 0) => m_axi_mm2s_rdata(25 downto 18),
      DIPADIP(1) => m_axi_mm2s_rdata(17),
      DIPADIP(0) => m_axi_mm2s_rdata(8),
      DIPBDIP(1) => m_axi_mm2s_rdata(35),
      DIPBDIP(0) => m_axi_mm2s_rdata(26),
      DOADO(15 downto 8) => \sig_data_skid_reg_reg[31]\(12 downto 5),
      DOADO(7 downto 4) => \sig_data_skid_reg_reg[31]\(3 downto 0),
      DOADO(3 downto 0) => sig_data_fifo_data_out(3 downto 0),
      DOBDO(15 downto 13) => sig_data_fifo_data_out(34 downto 32),
      DOBDO(12 downto 8) => \sig_data_skid_reg_reg[31]\(27 downto 23),
      DOBDO(7 downto 0) => \sig_data_skid_reg_reg[31]\(21 downto 14),
      DOPADOP(1) => \sig_data_skid_reg_reg[31]\(13),
      DOPADOP(0) => \sig_data_skid_reg_reg[31]\(4),
      DOPBDOP(1) => sig_data_fifo_data_out(35),
      DOPBDOP(0) => \sig_data_skid_reg_reg[31]\(22),
      ENARDEN => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      ENBWREN => E(0),
      REGCEAREGCE => \gpregsm1.curr_fwft_state_reg[1]\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => SR(0),
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\gf36e1_inst.sngfifo36e1_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(35),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(3),
      O => DIN(3)
    );
\gf36e1_inst.sngfifo36e1_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(34),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(2),
      O => DIN(2)
    );
\gf36e1_inst.sngfifo36e1_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(33),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(1),
      O => DIN(1)
    );
\gf36e1_inst.sngfifo36e1_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(32),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(0),
      O => DIN(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    hold_ff_q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1\ : out STD_LOGIC;
    \sig_user_skid_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_ld_offset : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 27 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lsig_0ffset_cntr : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_loaded : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    \gpregsm1.user_valid_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \system_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_57\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\ : STD_LOGIC;
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^hold_ff_q_reg_0\ : STD_LOGIC;
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 72 downto 36 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_7\ : label is "soft_lutpair115";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of aempty_fwft_fb_i_i_2 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_10\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_11\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_12\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_13\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_14\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_15\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_16\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_17\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_18\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_19\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_20\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_21\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_22\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_23\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_24\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_25\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_26\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_27\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_28\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_29\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_30\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_31\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_36\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_37\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_38\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_39\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_5\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_6\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_7\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_8\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_9\ : label is "soft_lutpair120";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1\ <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\;
  DOBDO(1 downto 0) <= \^dobdo\(1 downto 0);
  hold_ff_q_reg_0 <= \^hold_ff_q_reg_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\,
      I1 => \out\(1),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A2AAAA"
    )
        port map (
      I0 => \out\(0),
      I1 => \^dobdo\(1),
      I2 => \^dobdo\(0),
      I3 => lsig_0ffset_cntr,
      I4 => prmry_resetn_i_reg,
      O => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"100",
      ADDRARDADDR(12 downto 6) => \gc1.count_d2_reg[6]\(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 13) => B"100",
      ADDRBWRADDR(12 downto 6) => Q(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => m_axi_mm2s_aclk,
      CLKBWRCLK => m_axi_mm2s_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 29) => B"000",
      DIADI(28 downto 24) => m_axi_mm2s_rdata(19 downto 15),
      DIADI(23 downto 21) => B"000",
      DIADI(20 downto 16) => m_axi_mm2s_rdata(14 downto 10),
      DIADI(15 downto 13) => B"000",
      DIADI(12 downto 8) => m_axi_mm2s_rdata(9 downto 5),
      DIADI(7 downto 5) => B"000",
      DIADI(4 downto 0) => m_axi_mm2s_rdata(4 downto 0),
      DIBDI(31 downto 27) => B"00000",
      DIBDI(26 downto 24) => DIBDI(9 downto 7),
      DIBDI(23 downto 21) => B"000",
      DIBDI(20 downto 16) => DIBDI(6 downto 2),
      DIBDI(15 downto 13) => B"000",
      DIBDI(12 downto 11) => DIBDI(1 downto 0),
      DIBDI(10 downto 8) => m_axi_mm2s_rdata(27 downto 25),
      DIBDI(7 downto 5) => B"000",
      DIBDI(4 downto 0) => m_axi_mm2s_rdata(24 downto 20),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\,
      DOADO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22\,
      DOADO(29) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23\,
      DOADO(28 downto 24) => sig_data_fifo_data_out(55 downto 51),
      DOADO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\,
      DOADO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30\,
      DOADO(21) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31\,
      DOADO(20 downto 16) => sig_data_fifo_data_out(50 downto 46),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39\,
      DOADO(12 downto 8) => sig_data_fifo_data_out(45 downto 41),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47\,
      DOADO(4 downto 0) => sig_data_fifo_data_out(40 downto 36),
      DOBDO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\,
      DOBDO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54\,
      DOBDO(29) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55\,
      DOBDO(28) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56\,
      DOBDO(27) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_57\,
      DOBDO(26) => \^dobdo\(1),
      DOBDO(25 downto 24) => sig_data_fifo_data_out(72 downto 71),
      DOBDO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\,
      DOBDO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62\,
      DOBDO(21) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63\,
      DOBDO(20 downto 19) => sig_data_fifo_data_out(70 downto 69),
      DOBDO(18) => \^dobdo\(0),
      DOBDO(17 downto 16) => sig_data_fifo_data_out(67 downto 66),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\,
      DOBDO(12 downto 8) => sig_data_fifo_data_out(65 downto 61),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79\,
      DOBDO(4 downto 0) => sig_data_fifo_data_out(60 downto 56),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\,
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      ENBWREN => E(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => SR(0),
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\INCLUDE_UNPACKING.lsig_cmd_loaded_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF0000FFFF"
    )
        port map (
      I0 => lsig_0ffset_cntr,
      I1 => \^dobdo\(0),
      I2 => \^dobdo\(1),
      I3 => prmry_resetn_i_reg,
      I4 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I5 => lsig_cmd_loaded,
      O => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040004055555555"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I1 => prmry_resetn_i_reg,
      I2 => \^dobdo\(1),
      I3 => \^dobdo\(0),
      I4 => lsig_0ffset_cntr,
      I5 => lsig_cmd_loaded,
      O => lsig_ld_offset
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20AAAAAA"
    )
        port map (
      I0 => lsig_cmd_loaded,
      I1 => lsig_0ffset_cntr,
      I2 => \^dobdo\(0),
      I3 => \^dobdo\(1),
      I4 => prmry_resetn_i_reg,
      O => \INFERRED_GEN.cnt_i_reg[2]\
    );
aempty_fwft_fb_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => prmry_resetn_i_reg,
      I1 => lsig_0ffset_cntr,
      I2 => \^dobdo\(0),
      I3 => \^dobdo\(1),
      O => \^hold_ff_q_reg_0\
    );
\gf36e1_inst.sngfifo36e1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D000D0000000"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(72),
      I3 => lsig_cmd_loaded,
      I4 => \gpregsm1.user_valid_reg\,
      I5 => hold_ff_q,
      O => \sig_user_skid_reg_reg[0]\(0)
    );
\gf36e1_inst.sngfifo36e1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(57),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(21),
      O => DIN(21)
    );
\gf36e1_inst.sngfifo36e1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(56),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(20),
      O => DIN(20)
    );
\gf36e1_inst.sngfifo36e1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(55),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(19),
      O => DIN(19)
    );
\gf36e1_inst.sngfifo36e1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(54),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(18),
      O => DIN(18)
    );
\gf36e1_inst.sngfifo36e1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(53),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(17),
      O => DIN(17)
    );
\gf36e1_inst.sngfifo36e1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(52),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(16),
      O => DIN(16)
    );
\gf36e1_inst.sngfifo36e1_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(51),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(15),
      O => DIN(15)
    );
\gf36e1_inst.sngfifo36e1_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(50),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(14),
      O => DIN(14)
    );
\gf36e1_inst.sngfifo36e1_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(49),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(13),
      O => DIN(13)
    );
\gf36e1_inst.sngfifo36e1_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(48),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(12),
      O => DIN(12)
    );
\gf36e1_inst.sngfifo36e1_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(47),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(11),
      O => DIN(11)
    );
\gf36e1_inst.sngfifo36e1_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(46),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(10),
      O => DIN(10)
    );
\gf36e1_inst.sngfifo36e1_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(45),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(9),
      O => DIN(9)
    );
\gf36e1_inst.sngfifo36e1_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(44),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8),
      O => DIN(8)
    );
\gf36e1_inst.sngfifo36e1_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(43),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(7),
      O => DIN(7)
    );
\gf36e1_inst.sngfifo36e1_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(42),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(6),
      O => DIN(6)
    );
\gf36e1_inst.sngfifo36e1_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(41),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5),
      O => DIN(5)
    );
\gf36e1_inst.sngfifo36e1_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(40),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4),
      O => DIN(4)
    );
\gf36e1_inst.sngfifo36e1_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(39),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3),
      O => DIN(3)
    );
\gf36e1_inst.sngfifo36e1_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(38),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2),
      O => DIN(2)
    );
\gf36e1_inst.sngfifo36e1_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(37),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1),
      O => DIN(1)
    );
\gf36e1_inst.sngfifo36e1_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(36),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      O => DIN(0)
    );
\gf36e1_inst.sngfifo36e1_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(71),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(67),
      O => DIN(31)
    );
\gf36e1_inst.sngfifo36e1_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(70),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(66),
      O => DIN(30)
    );
\gf36e1_inst.sngfifo36e1_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(69),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(65),
      O => DIN(29)
    );
\gf36e1_inst.sngfifo36e1_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(64),
      O => DIN(28)
    );
\gf36e1_inst.sngfifo36e1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(63),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(27),
      O => DIN(27)
    );
\gf36e1_inst.sngfifo36e1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(62),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(26),
      O => DIN(26)
    );
\gf36e1_inst.sngfifo36e1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(61),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(25),
      O => DIN(25)
    );
\gf36e1_inst.sngfifo36e1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(60),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(24),
      O => DIN(24)
    );
\gf36e1_inst.sngfifo36e1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(59),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(23),
      O => DIN(23)
    );
\gf36e1_inst.sngfifo36e1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(58),
      I1 => lsig_0ffset_cntr,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(22),
      O => DIN(22)
    );
hold_ff_q_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^hold_ff_q_reg_0\,
      I2 => hold_ff_q,
      I3 => \gpregsm1.user_valid_reg\,
      O => hold_ff_q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lsig_combined_data : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \system_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 5) => \gc1.count_d2_reg[6]\(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 5) => Q(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => m_axi_s2mm_aclk,
      CLKBWRCLK => m_axi_s2mm_aclk,
      DIADI(15 downto 8) => lsig_combined_data(16 downto 9),
      DIADI(7 downto 0) => lsig_combined_data(7 downto 0),
      DIBDI(15 downto 8) => lsig_combined_data(34 downto 27),
      DIBDI(7 downto 0) => lsig_combined_data(25 downto 18),
      DIPADIP(1) => lsig_combined_data(17),
      DIPADIP(0) => lsig_combined_data(8),
      DIPBDIP(1) => lsig_combined_data(35),
      DIPBDIP(0) => lsig_combined_data(26),
      DOADO(15 downto 8) => sig_data_fifo_data_out(16 downto 9),
      DOADO(7 downto 0) => sig_data_fifo_data_out(7 downto 0),
      DOBDO(15 downto 8) => sig_data_fifo_data_out(34 downto 27),
      DOBDO(7 downto 0) => sig_data_fifo_data_out(25 downto 18),
      DOPADOP(1) => sig_data_fifo_data_out(17),
      DOPADOP(0) => sig_data_fifo_data_out(8),
      DOPBDOP(1) => sig_data_fifo_data_out(35),
      DOPBDOP(0) => sig_data_fifo_data_out(26),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => ram_full_i_reg(0),
      REGCEAREGCE => tmp_ram_regout_en,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => sig_stream_rst,
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => ram_full_i_reg(0),
      WEBWE(2) => ram_full_i_reg(0),
      WEBWE(1) => ram_full_i_reg(0),
      WEBWE(0) => ram_full_i_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \sig_data_reg_out_reg[65]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_skid_reg_reg[67]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lsig_combined_data : in STD_LOGIC_VECTOR ( 27 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \system_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\ : STD_LOGIC;
  signal \^sig_data_fifo_data_out\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \sig_data_reg_out[64]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[64]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[64]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[65]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[65]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[65]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[65]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[65]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[64]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[64]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[64]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[64]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[64]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[64]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[65]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[65]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[65]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[65]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[66]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[66]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[67]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_data_reg_out[64]_i_4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sig_data_reg_out[65]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sig_data_reg_out[65]_i_4\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sig_data_reg_out[65]_i_5\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sig_data_reg_out[65]_i_6\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[64]_i_4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[64]_i_5\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[64]_i_7\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[65]_i_3\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[65]_i_4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[66]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[67]_i_2\ : label is "soft_lutpair195";
begin
  sig_data_fifo_data_out(37 downto 0) <= \^sig_data_fifo_data_out\(37 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"100",
      ADDRARDADDR(12 downto 6) => \gc1.count_d2_reg[6]\(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 13) => B"100",
      ADDRBWRADDR(12 downto 6) => Q(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => m_axi_s2mm_aclk,
      CLKBWRCLK => m_axi_s2mm_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 28) => B"0000",
      DIADI(27 downto 24) => lsig_combined_data(18 downto 15),
      DIADI(23 downto 21) => B"000",
      DIADI(20 downto 16) => lsig_combined_data(14 downto 10),
      DIADI(15 downto 13) => B"000",
      DIADI(12 downto 8) => lsig_combined_data(9 downto 5),
      DIADI(7 downto 5) => B"000",
      DIADI(4 downto 0) => lsig_combined_data(4 downto 0),
      DIBDI(31 downto 28) => B"0000",
      DIBDI(27 downto 24) => DIBDI(9 downto 6),
      DIBDI(23 downto 21) => B"000",
      DIBDI(20 downto 16) => DIBDI(5 downto 1),
      DIBDI(15 downto 13) => B"000",
      DIBDI(12) => DIBDI(0),
      DIBDI(11 downto 8) => lsig_combined_data(27 downto 24),
      DIBDI(7 downto 5) => B"000",
      DIBDI(4 downto 0) => lsig_combined_data(23 downto 19),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\,
      DOADO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22\,
      DOADO(29) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23\,
      DOADO(28) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_24\,
      DOADO(27 downto 24) => \^sig_data_fifo_data_out\(18 downto 15),
      DOADO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\,
      DOADO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30\,
      DOADO(21) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31\,
      DOADO(20 downto 16) => \^sig_data_fifo_data_out\(14 downto 10),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39\,
      DOADO(12 downto 8) => \^sig_data_fifo_data_out\(9 downto 5),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47\,
      DOADO(4 downto 0) => \^sig_data_fifo_data_out\(4 downto 0),
      DOBDO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\,
      DOBDO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54\,
      DOBDO(29) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55\,
      DOBDO(28) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56\,
      DOBDO(27 downto 24) => \^sig_data_fifo_data_out\(37 downto 34),
      DOBDO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\,
      DOBDO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62\,
      DOBDO(21) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63\,
      DOBDO(20 downto 16) => \^sig_data_fifo_data_out\(33 downto 29),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\,
      DOBDO(12 downto 8) => \^sig_data_fifo_data_out\(28 downto 24),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79\,
      DOBDO(4 downto 0) => \^sig_data_fifo_data_out\(23 downto 19),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\,
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => ram_full_i_reg(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => tmp_ram_regout_en,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => sig_stream_rst,
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ram_full_i_reg(0),
      WEBWE(6) => ram_full_i_reg(0),
      WEBWE(5) => ram_full_i_reg(0),
      WEBWE(4) => ram_full_i_reg(0),
      WEBWE(3) => ram_full_i_reg(0),
      WEBWE(2) => ram_full_i_reg(0),
      WEBWE(1) => ram_full_i_reg(0),
      WEBWE(0) => ram_full_i_reg(0)
    );
\sig_data_reg_out[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \sig_data_reg_out[64]_i_2_n_0\,
      I1 => \sig_data_skid_reg[64]_i_2_n_0\,
      I2 => \sig_data_skid_reg[64]_i_3_n_0\,
      I3 => \sig_data_reg_out[64]_i_3_n_0\,
      I4 => sig_s_ready_dup_reg,
      I5 => \sig_data_skid_reg_reg[65]\(0),
      O => \sig_data_reg_out_reg[65]\(0)
    );
\sig_data_reg_out[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000000000"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(32),
      I1 => \sig_data_skid_reg[64]_i_7_n_0\,
      I2 => \^sig_data_fifo_data_out\(28),
      I3 => \^sig_data_fifo_data_out\(29),
      I4 => \^sig_data_fifo_data_out\(30),
      I5 => \^sig_data_fifo_data_out\(31),
      O => \sig_data_reg_out[64]_i_2_n_0\
    );
\sig_data_reg_out[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(32),
      I1 => \^sig_data_fifo_data_out\(31),
      I2 => \^sig_data_fifo_data_out\(33),
      I3 => \^sig_data_fifo_data_out\(34),
      I4 => \^sig_data_fifo_data_out\(35),
      I5 => \sig_data_reg_out[64]_i_4_n_0\,
      O => \sig_data_reg_out[64]_i_3_n_0\
    );
\sig_data_reg_out[64]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F6D"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(28),
      I1 => \^sig_data_fifo_data_out\(29),
      I2 => \^sig_data_fifo_data_out\(30),
      I3 => \^sig_data_fifo_data_out\(31),
      O => \sig_data_reg_out[64]_i_4_n_0\
    );
\sig_data_reg_out[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8FFFFFFA80000"
    )
        port map (
      I0 => \sig_data_reg_out[65]_i_2_n_0\,
      I1 => \sig_data_reg_out[65]_i_3_n_0\,
      I2 => \sig_data_reg_out[65]_i_4_n_0\,
      I3 => \sig_data_reg_out[65]_i_5_n_0\,
      I4 => sig_s_ready_dup_reg,
      I5 => \sig_data_skid_reg_reg[65]\(1),
      O => \sig_data_reg_out_reg[65]\(1)
    );
\sig_data_reg_out[65]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(30),
      I1 => \^sig_data_fifo_data_out\(28),
      I2 => \^sig_data_fifo_data_out\(31),
      O => \sig_data_reg_out[65]_i_2_n_0\
    );
\sig_data_reg_out[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBBBBBBABA"
    )
        port map (
      I0 => \sig_data_reg_out[65]_i_6_n_0\,
      I1 => \sig_data_skid_reg[65]_i_5_n_0\,
      I2 => \^sig_data_fifo_data_out\(35),
      I3 => \^sig_data_fifo_data_out\(30),
      I4 => \^sig_data_fifo_data_out\(31),
      I5 => \^sig_data_fifo_data_out\(33),
      O => \sig_data_reg_out[65]_i_3_n_0\
    );
\sig_data_reg_out[65]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000002"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(30),
      I1 => \^sig_data_fifo_data_out\(35),
      I2 => \^sig_data_fifo_data_out\(34),
      I3 => \^sig_data_fifo_data_out\(33),
      I4 => \^sig_data_fifo_data_out\(32),
      O => \sig_data_reg_out[65]_i_4_n_0\
    );
\sig_data_reg_out[65]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"800C0008"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(28),
      I1 => \sig_data_skid_reg[65]_i_3_n_0\,
      I2 => \^sig_data_fifo_data_out\(32),
      I3 => \^sig_data_fifo_data_out\(31),
      I4 => \^sig_data_fifo_data_out\(30),
      O => \sig_data_reg_out[65]_i_5_n_0\
    );
\sig_data_reg_out[65]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(32),
      I1 => \^sig_data_fifo_data_out\(33),
      I2 => \^sig_data_fifo_data_out\(34),
      I3 => \^sig_data_fifo_data_out\(29),
      I4 => \^sig_data_fifo_data_out\(30),
      O => \sig_data_reg_out[65]_i_6_n_0\
    );
\sig_data_skid_reg[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFEEEEEF"
    )
        port map (
      I0 => \sig_data_skid_reg[64]_i_2_n_0\,
      I1 => \sig_data_skid_reg[64]_i_3_n_0\,
      I2 => \^sig_data_fifo_data_out\(33),
      I3 => \^sig_data_fifo_data_out\(32),
      I4 => \^sig_data_fifo_data_out\(31),
      I5 => \sig_data_skid_reg[64]_i_4_n_0\,
      O => \sig_data_skid_reg_reg[67]\(0)
    );
\sig_data_skid_reg[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044010000"
    )
        port map (
      I0 => \sig_data_skid_reg[64]_i_5_n_0\,
      I1 => \^sig_data_fifo_data_out\(31),
      I2 => \^sig_data_fifo_data_out\(32),
      I3 => \^sig_data_fifo_data_out\(30),
      I4 => \^sig_data_fifo_data_out\(29),
      I5 => \^sig_data_fifo_data_out\(28),
      O => \sig_data_skid_reg[64]_i_2_n_0\
    );
\sig_data_skid_reg[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000220820228"
    )
        port map (
      I0 => \sig_data_skid_reg[64]_i_6_n_0\,
      I1 => \^sig_data_fifo_data_out\(35),
      I2 => \^sig_data_fifo_data_out\(34),
      I3 => \^sig_data_fifo_data_out\(32),
      I4 => \^sig_data_fifo_data_out\(33),
      I5 => \^sig_data_fifo_data_out\(31),
      O => \sig_data_skid_reg[64]_i_3_n_0\
    );
\sig_data_skid_reg[64]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3EF3"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(31),
      I1 => \^sig_data_fifo_data_out\(30),
      I2 => \^sig_data_fifo_data_out\(29),
      I3 => \^sig_data_fifo_data_out\(28),
      I4 => \sig_data_skid_reg[64]_i_7_n_0\,
      O => \sig_data_skid_reg[64]_i_4_n_0\
    );
\sig_data_skid_reg[64]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FF6"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(33),
      I1 => \^sig_data_fifo_data_out\(32),
      I2 => \^sig_data_fifo_data_out\(34),
      I3 => \^sig_data_fifo_data_out\(35),
      O => \sig_data_skid_reg[64]_i_5_n_0\
    );
\sig_data_skid_reg[64]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(29),
      I1 => \^sig_data_fifo_data_out\(30),
      I2 => \^sig_data_fifo_data_out\(28),
      O => \sig_data_skid_reg[64]_i_6_n_0\
    );
\sig_data_skid_reg[64]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(33),
      I1 => \^sig_data_fifo_data_out\(34),
      I2 => \^sig_data_fifo_data_out\(35),
      O => \sig_data_skid_reg[64]_i_7_n_0\
    );
\sig_data_skid_reg[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00F0000A2AEA2A2"
    )
        port map (
      I0 => \sig_data_skid_reg[65]_i_2_n_0\,
      I1 => \^sig_data_fifo_data_out\(30),
      I2 => \^sig_data_fifo_data_out\(31),
      I3 => \^sig_data_fifo_data_out\(32),
      I4 => \sig_data_skid_reg[65]_i_3_n_0\,
      I5 => \^sig_data_fifo_data_out\(28),
      O => \sig_data_skid_reg_reg[67]\(1)
    );
\sig_data_skid_reg[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2222222"
    )
        port map (
      I0 => \sig_data_skid_reg[65]_i_4_n_0\,
      I1 => \sig_data_skid_reg[65]_i_5_n_0\,
      I2 => \sig_data_skid_reg[67]_i_2_n_0\,
      I3 => \^sig_data_fifo_data_out\(29),
      I4 => \^sig_data_fifo_data_out\(30),
      I5 => \sig_data_reg_out[65]_i_4_n_0\,
      O => \sig_data_skid_reg[65]_i_2_n_0\
    );
\sig_data_skid_reg[65]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44000004"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(35),
      I1 => \^sig_data_fifo_data_out\(29),
      I2 => \^sig_data_fifo_data_out\(34),
      I3 => \^sig_data_fifo_data_out\(33),
      I4 => \^sig_data_fifo_data_out\(32),
      O => \sig_data_skid_reg[65]_i_3_n_0\
    );
\sig_data_skid_reg[65]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFA"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(35),
      I1 => \^sig_data_fifo_data_out\(30),
      I2 => \^sig_data_fifo_data_out\(31),
      I3 => \^sig_data_fifo_data_out\(33),
      O => \sig_data_skid_reg[65]_i_4_n_0\
    );
\sig_data_skid_reg[65]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFCFAFF"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(35),
      I1 => \^sig_data_fifo_data_out\(31),
      I2 => \^sig_data_fifo_data_out\(29),
      I3 => \^sig_data_fifo_data_out\(32),
      I4 => \^sig_data_fifo_data_out\(34),
      O => \sig_data_skid_reg[65]_i_5_n_0\
    );
\sig_data_skid_reg[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44004000000000"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(34),
      I1 => \sig_data_skid_reg[66]_i_2_n_0\,
      I2 => \^sig_data_fifo_data_out\(28),
      I3 => \^sig_data_fifo_data_out\(33),
      I4 => \^sig_data_fifo_data_out\(32),
      I5 => \sig_data_skid_reg[66]_i_3_n_0\,
      O => \sig_data_skid_reg_reg[67]\(2)
    );
\sig_data_skid_reg[66]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(35),
      I1 => \^sig_data_fifo_data_out\(29),
      I2 => \^sig_data_fifo_data_out\(31),
      I3 => \^sig_data_fifo_data_out\(30),
      O => \sig_data_skid_reg[66]_i_2_n_0\
    );
\sig_data_skid_reg[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22000000A2A200E0"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(31),
      I1 => \^sig_data_fifo_data_out\(35),
      I2 => \^sig_data_fifo_data_out\(34),
      I3 => \^sig_data_fifo_data_out\(29),
      I4 => \^sig_data_fifo_data_out\(30),
      I5 => \^sig_data_fifo_data_out\(28),
      O => \sig_data_skid_reg[66]_i_3_n_0\
    );
\sig_data_skid_reg[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(30),
      I1 => \^sig_data_fifo_data_out\(29),
      I2 => \^sig_data_fifo_data_out\(35),
      I3 => \^sig_data_fifo_data_out\(31),
      I4 => \^sig_data_fifo_data_out\(28),
      I5 => \sig_data_skid_reg[67]_i_2_n_0\,
      O => \sig_data_skid_reg_reg[67]\(3)
    );
\sig_data_skid_reg[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(34),
      I1 => \^sig_data_fifo_data_out\(33),
      I2 => \^sig_data_fifo_data_out\(32),
      O => \sig_data_skid_reg[67]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_builtin_prim_v6 is
  port (
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : out STD_LOGIC;
    FULL : out STD_LOGIC;
    DO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RST : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    r1_last_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_fsync_out_m_i : in STD_LOGIC;
    EMPTY : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    sig_s_ready_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_builtin_prim_v6 : entity is "builtin_prim_v6";
end system_axi_vdma_0_0_builtin_prim_v6;

architecture STRUCTURE of system_axi_vdma_0_0_builtin_prim_v6 is
  signal \^do\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^full\ : STD_LOGIC;
  signal \^gen_s2mm_flush_sof_logic.mmap_not_finished_reg\ : STD_LOGIC;
  signal \^gen_s2mm_flush_sof_logic.mmap_not_finished_reg_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_10\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_100\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_101\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_102\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_103\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_104\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_110\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_111\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_112\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_113\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_74\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_75\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_76\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_77\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_78\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_79\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_80\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_81\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_82\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_83\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_84\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_85\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_86\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_87\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_88\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_89\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_90\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_91\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_92\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_93\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_94\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_95\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_96\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_97\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_98\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_99\ : STD_LOGIC;
  signal p_3_out_0 : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
begin
  DO(0) <= \^do\(0);
  FULL <= \^full\;
  \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ <= \^gen_s2mm_flush_sof_logic.mmap_not_finished_reg\;
  \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ <= \^gen_s2mm_flush_sof_logic.mmap_not_finished_reg_0\;
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => \^gen_s2mm_flush_sof_logic.mmap_not_finished_reg_0\,
      I1 => Q(0),
      I2 => sig_s_ready_out_reg_0,
      I3 => EMPTY,
      I4 => \^gen_s2mm_flush_sof_logic.mmap_not_finished_reg\,
      I5 => \^do\(0),
      O => E(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFFFFFF"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\,
      I1 => \^do\(0),
      I2 => sig_s_ready_out_reg,
      I3 => sig_s_ready_out_reg_0,
      I4 => Q(0),
      I5 => s2mm_fsync_out_m_i,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
        port map (
      I0 => sig_s_ready_out_reg_0,
      I1 => EMPTY,
      I2 => \^gen_s2mm_flush_sof_logic.mmap_not_finished_reg\,
      I3 => \^do\(0),
      I4 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\,
      I5 => s2mm_fsync_out_m_i,
      O => \^gen_s2mm_flush_sof_logic.mmap_not_finished_reg_0\
    );
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"000A",
      ALMOST_FULL_OFFSET => X"0097",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => \gf36e1_inst.sngfifo36e1_n_10\,
      ALMOSTFULL => p_3_out_0,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 1) => B"000000000000000000000000000000000000000000000000000000000000000",
      DI(0) => r1_last_reg(0),
      DIP(7 downto 0) => B"00000000",
      DO(63 downto 32) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 32),
      DO(31) => \gf36e1_inst.sngfifo36e1_n_74\,
      DO(30) => \gf36e1_inst.sngfifo36e1_n_75\,
      DO(29) => \gf36e1_inst.sngfifo36e1_n_76\,
      DO(28) => \gf36e1_inst.sngfifo36e1_n_77\,
      DO(27) => \gf36e1_inst.sngfifo36e1_n_78\,
      DO(26) => \gf36e1_inst.sngfifo36e1_n_79\,
      DO(25) => \gf36e1_inst.sngfifo36e1_n_80\,
      DO(24) => \gf36e1_inst.sngfifo36e1_n_81\,
      DO(23) => \gf36e1_inst.sngfifo36e1_n_82\,
      DO(22) => \gf36e1_inst.sngfifo36e1_n_83\,
      DO(21) => \gf36e1_inst.sngfifo36e1_n_84\,
      DO(20) => \gf36e1_inst.sngfifo36e1_n_85\,
      DO(19) => \gf36e1_inst.sngfifo36e1_n_86\,
      DO(18) => \gf36e1_inst.sngfifo36e1_n_87\,
      DO(17) => \gf36e1_inst.sngfifo36e1_n_88\,
      DO(16) => \gf36e1_inst.sngfifo36e1_n_89\,
      DO(15) => \gf36e1_inst.sngfifo36e1_n_90\,
      DO(14) => \gf36e1_inst.sngfifo36e1_n_91\,
      DO(13) => \gf36e1_inst.sngfifo36e1_n_92\,
      DO(12) => \gf36e1_inst.sngfifo36e1_n_93\,
      DO(11) => \gf36e1_inst.sngfifo36e1_n_94\,
      DO(10) => \gf36e1_inst.sngfifo36e1_n_95\,
      DO(9) => \gf36e1_inst.sngfifo36e1_n_96\,
      DO(8) => \gf36e1_inst.sngfifo36e1_n_97\,
      DO(7) => \gf36e1_inst.sngfifo36e1_n_98\,
      DO(6) => \gf36e1_inst.sngfifo36e1_n_99\,
      DO(5) => \gf36e1_inst.sngfifo36e1_n_100\,
      DO(4) => \gf36e1_inst.sngfifo36e1_n_101\,
      DO(3) => \gf36e1_inst.sngfifo36e1_n_102\,
      DO(2) => \gf36e1_inst.sngfifo36e1_n_103\,
      DO(1) => \gf36e1_inst.sngfifo36e1_n_104\,
      DO(0) => \^do\(0),
      DOP(7 downto 4) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 4),
      DOP(3) => \gf36e1_inst.sngfifo36e1_n_110\,
      DOP(2) => \gf36e1_inst.sngfifo36e1_n_111\,
      DOP(1) => \gf36e1_inst.sngfifo36e1_n_112\,
      DOP(0) => \gf36e1_inst.sngfifo36e1_n_113\,
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => \^gen_s2mm_flush_sof_logic.mmap_not_finished_reg\,
      FULL => \^full\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => m_axi_s2mm_aclk,
      RDCOUNT(12 downto 10) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12 downto 10),
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => RD_EN,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => RST,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => s_axis_s2mm_aclk,
      WRCOUNT(12 downto 10) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12 downto 10),
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => WR_EN,
      WRERR => \gf36e1_inst.sngfifo36e1_n_15\
    );
\s_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \state_reg[1]\,
      I1 => p_3_out,
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      I3 => s2mm_fsync_out_i,
      I4 => \^full\,
      I5 => sig_s_ready_out_reg_1,
      O => s_valid0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_builtin_prim_v6_37 is
  port (
    EMPTY : out STD_LOGIC;
    FULL : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 35 downto 0 );
    RD_EN : out STD_LOGIC;
    WR_EN : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_s2mm_tready_i : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    RST : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 35 downto 0 );
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    sig_s_ready_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_builtin_prim_v6_37 : entity is "builtin_prim_v6";
end system_axi_vdma_0_0_builtin_prim_v6_37;

architecture STRUCTURE of system_axi_vdma_0_0_builtin_prim_v6_37 is
  signal \^dout\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10\ : label is "soft_lutpair91";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__1\ : label is "soft_lutpair91";
begin
  DOUT(35 downto 0) <= \^dout\(35 downto 0);
  EMPTY <= \^empty\;
  FULL <= \^full\;
  RD_EN <= \^rd_en\;
  WR_EN <= \^wr_en\;
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^empty\,
      I1 => sig_s_ready_out_reg_1,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\
    );
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"000A",
      ALMOST_FULL_OFFSET => X"0097",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => p_11_out,
      ALMOSTFULL => p_10_out,
      DBITERR => p_13_out,
      DI(63 downto 32) => B"00000000000000000000000000000000",
      DI(31 downto 0) => DIN(31 downto 0),
      DIP(7 downto 4) => B"0000",
      DIP(3 downto 0) => DIN(35 downto 32),
      DO(63 downto 32) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 32),
      DO(31 downto 0) => \^dout\(31 downto 0),
      DOP(7 downto 4) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 4),
      DOP(3 downto 0) => \^dout\(35 downto 32),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => \^empty\,
      FULL => \^full\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => m_axi_s2mm_aclk,
      RDCOUNT(12 downto 10) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12 downto 10),
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => \^rd_en\,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => RST,
      RSTREG => '0',
      SBITERR => p_12_out,
      WRCLK => s_axis_s2mm_aclk,
      WRCOUNT(12 downto 10) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12 downto 10),
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => \^wr_en\,
      WRERR => \gf36e1_inst.sngfifo36e1_n_15\
    );
\gf36e1_inst.sngfifo36e1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_s_ready_out_reg_0,
      I1 => \^empty\,
      I2 => sig_s_ready_out_reg_1,
      O => \^rd_en\
    );
\gf36e1_inst.sngfifo36e1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \state_reg[1]\,
      I1 => s2mm_fsync_out_i,
      I2 => \^full\,
      I3 => sig_s_ready_out_reg,
      I4 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      I5 => p_3_out,
      O => \^wr_en\
    );
\r0_out_sel_next_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^full\,
      I1 => sig_s_ready_out_reg,
      I2 => s2mm_fsync_out_i,
      I3 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      I4 => p_3_out,
      O => s_axis_s2mm_tready_i
    );
\sig_mssa_index_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84B4FFFF84B40000"
    )
        port map (
      I0 => \^dout\(34),
      I1 => \^dout\(33),
      I2 => \^dout\(35),
      I3 => \^dout\(32),
      I4 => sig_s_ready_dup3_reg,
      I5 => \sig_strb_skid_reg_reg[2]\,
      O => D(0)
    );
\sig_mssa_index_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0F4FFFFA0F40000"
    )
        port map (
      I0 => \^dout\(33),
      I1 => \^dout\(35),
      I2 => \^dout\(34),
      I3 => \^dout\(32),
      I4 => sig_s_ready_dup3_reg,
      I5 => \sig_strb_skid_reg_reg[1]\,
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_builtin_prim_v6_42 is
  port (
    EMPTY : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RD_EN : out STD_LOGIC;
    WR_EN : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ : out STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    RST : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    FULL : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    hold_ff_q_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_builtin_prim_v6_42 : entity is "builtin_prim_v6";
end system_axi_vdma_0_0_builtin_prim_v6_42;

architecture STRUCTURE of system_axi_vdma_0_0_builtin_prim_v6_42 is
  signal \^empty\ : STD_LOGIC;
  signal \^gen_linebuf_no_sof.gen_linebuffer.gen_sof.sof_flag_reg\ : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_10\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_100\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_101\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_102\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_103\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_110\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_111\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_112\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_113\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_74\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_75\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_76\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_77\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_78\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_79\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_80\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_81\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_82\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_83\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_84\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_85\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_86\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_87\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_88\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_89\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_90\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_91\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_92\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_93\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_94\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_95\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_96\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_97\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_98\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_99\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
begin
  EMPTY <= \^empty\;
  \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ <= \^gen_linebuf_no_sof.gen_linebuffer.gen_sof.sof_flag_reg\;
  RD_EN <= \^rd_en\;
  WR_EN <= \^wr_en\;
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => DIN(1),
      I1 => p_28_out,
      I2 => mm2s_halt,
      I3 => mm2s_prmry_resetn,
      I4 => \^gen_linebuf_no_sof.gen_linebuffer.gen_sof.sof_flag_reg\,
      O => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\
    );
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"000A",
      ALMOST_FULL_OFFSET => X"0097",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => \gf36e1_inst.sngfifo36e1_n_10\,
      ALMOSTFULL => p_3_out,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 2) => B"00000000000000000000000000000000000000000000000000000000000000",
      DI(1 downto 0) => DIN(1 downto 0),
      DIP(7 downto 0) => B"00000000",
      DO(63 downto 32) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 32),
      DO(31) => \gf36e1_inst.sngfifo36e1_n_74\,
      DO(30) => \gf36e1_inst.sngfifo36e1_n_75\,
      DO(29) => \gf36e1_inst.sngfifo36e1_n_76\,
      DO(28) => \gf36e1_inst.sngfifo36e1_n_77\,
      DO(27) => \gf36e1_inst.sngfifo36e1_n_78\,
      DO(26) => \gf36e1_inst.sngfifo36e1_n_79\,
      DO(25) => \gf36e1_inst.sngfifo36e1_n_80\,
      DO(24) => \gf36e1_inst.sngfifo36e1_n_81\,
      DO(23) => \gf36e1_inst.sngfifo36e1_n_82\,
      DO(22) => \gf36e1_inst.sngfifo36e1_n_83\,
      DO(21) => \gf36e1_inst.sngfifo36e1_n_84\,
      DO(20) => \gf36e1_inst.sngfifo36e1_n_85\,
      DO(19) => \gf36e1_inst.sngfifo36e1_n_86\,
      DO(18) => \gf36e1_inst.sngfifo36e1_n_87\,
      DO(17) => \gf36e1_inst.sngfifo36e1_n_88\,
      DO(16) => \gf36e1_inst.sngfifo36e1_n_89\,
      DO(15) => \gf36e1_inst.sngfifo36e1_n_90\,
      DO(14) => \gf36e1_inst.sngfifo36e1_n_91\,
      DO(13) => \gf36e1_inst.sngfifo36e1_n_92\,
      DO(12) => \gf36e1_inst.sngfifo36e1_n_93\,
      DO(11) => \gf36e1_inst.sngfifo36e1_n_94\,
      DO(10) => \gf36e1_inst.sngfifo36e1_n_95\,
      DO(9) => \gf36e1_inst.sngfifo36e1_n_96\,
      DO(8) => \gf36e1_inst.sngfifo36e1_n_97\,
      DO(7) => \gf36e1_inst.sngfifo36e1_n_98\,
      DO(6) => \gf36e1_inst.sngfifo36e1_n_99\,
      DO(5) => \gf36e1_inst.sngfifo36e1_n_100\,
      DO(4) => \gf36e1_inst.sngfifo36e1_n_101\,
      DO(3) => \gf36e1_inst.sngfifo36e1_n_102\,
      DO(2) => \gf36e1_inst.sngfifo36e1_n_103\,
      DO(1 downto 0) => fifo_dout(1 downto 0),
      DOP(7 downto 4) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 4),
      DOP(3) => \gf36e1_inst.sngfifo36e1_n_110\,
      DOP(2) => \gf36e1_inst.sngfifo36e1_n_111\,
      DOP(1) => \gf36e1_inst.sngfifo36e1_n_112\,
      DOP(0) => \gf36e1_inst.sngfifo36e1_n_113\,
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => \^empty\,
      FULL => p_5_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => m_axis_mm2s_aclk,
      RDCOUNT(12 downto 10) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12 downto 10),
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => \^rd_en\,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => RST,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => m_axi_mm2s_aclk,
      WRCOUNT(12 downto 10) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12 downto 10),
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => \^wr_en\,
      WRERR => \gf36e1_inst.sngfifo36e1_n_15\
    );
\gf36e1_inst.sngfifo36e1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \out\,
      I1 => \^empty\,
      I2 => sig_s_ready_out_reg,
      O => \^rd_en\
    );
\gf36e1_inst.sngfifo36e1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^gen_linebuf_no_sof.gen_linebuffer.gen_sof.sof_flag_reg\,
      I1 => FULL,
      I2 => p_5_out,
      O => \^wr_en\
    );
\gpregsm1.curr_fwft_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => p_5_out,
      I1 => FULL,
      I2 => mm2s_prmry_resetn,
      I3 => mm2s_halt,
      I4 => p_28_out,
      I5 => hold_ff_q_reg,
      O => \^gen_linebuf_no_sof.gen_linebuffer.gen_sof.sof_flag_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_builtin_prim_v6_43 is
  port (
    EMPTY : out STD_LOGIC;
    FULL : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RST : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_builtin_prim_v6_43 : entity is "builtin_prim_v6";
end system_axi_vdma_0_0_builtin_prim_v6_43;

architecture STRUCTURE of system_axi_vdma_0_0_builtin_prim_v6_43 is
  signal \^empty\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
begin
  EMPTY <= \^empty\;
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"000A",
      ALMOST_FULL_OFFSET => X"0097",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => p_11_out,
      ALMOSTFULL => p_10_out,
      DBITERR => p_13_out,
      DI(63 downto 32) => B"00000000000000000000000000000000",
      DI(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(31 downto 0),
      DIP(7 downto 4) => B"0000",
      DIP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35 downto 32),
      DO(63 downto 32) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 32),
      DO(31 downto 0) => fifo_dout(31 downto 0),
      DOP(7 downto 4) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 4),
      DOP(3 downto 0) => fifo_dout(35 downto 32),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => \^empty\,
      FULL => FULL,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => m_axis_mm2s_aclk,
      RDCOUNT(12 downto 10) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12 downto 10),
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => RD_EN,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => RST,
      RSTREG => '0',
      SBITERR => p_12_out,
      WRCLK => m_axi_mm2s_aclk,
      WRCOUNT(12 downto 10) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12 downto 10),
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => WR_EN,
      WRERR => \gf36e1_inst.sngfifo36e1_n_15\
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^empty\,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      O => sig_m_valid_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_dmem is
  port (
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    \sig_xfer_len_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[2]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_dmem : entity is "dmem";
end system_axi_vdma_0_0_dmem;

architecture STRUCTURE of system_axi_vdma_0_0_dmem is
  signal \sig_child_addr_cntr_lsh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \^sig_xfer_is_seq_reg_reg_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_csm_state[2]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of sig_xfer_is_seq_reg_i_1 : label is "soft_lutpair212";
begin
  sig_xfer_is_seq_reg_reg_0(8 downto 0) <= \^sig_xfer_is_seq_reg_reg_0\(8 downto 0);
\FSM_sequential_sig_csm_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => sig_child_qual_first_of_2,
      I1 => \^sig_xfer_is_seq_reg_reg_0\(8),
      I2 => \^sig_xfer_is_seq_reg_reg_0\(7),
      O => sig_csm_state_ns1
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(0),
      Q => \^sig_xfer_is_seq_reg_reg_0\(0),
      R => sig_stream_rst
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(1),
      Q => \^sig_xfer_is_seq_reg_reg_0\(1),
      R => sig_stream_rst
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(2),
      Q => \^sig_xfer_is_seq_reg_reg_0\(2),
      R => sig_stream_rst
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(3),
      Q => \^sig_xfer_is_seq_reg_reg_0\(3),
      R => sig_stream_rst
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(4),
      Q => \^sig_xfer_is_seq_reg_reg_0\(4),
      R => sig_stream_rst
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(5),
      Q => \^sig_xfer_is_seq_reg_reg_0\(5),
      R => sig_stream_rst
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(6),
      Q => \^sig_xfer_is_seq_reg_reg_0\(6),
      R => sig_stream_rst
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(7),
      Q => \^sig_xfer_is_seq_reg_reg_0\(7),
      R => sig_stream_rst
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_0_out(8),
      Q => \^sig_xfer_is_seq_reg_reg_0\(8),
      R => sig_stream_rst
    );
\sig_child_addr_cntr_lsh[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(3),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[0]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(2),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[0]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(1),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[0]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(0),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[0]_i_6_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(6),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[4]_i_2_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(5),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[4]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(4),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[4]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0\,
      CO(2) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \sig_child_addr_cntr_lsh[0]_i_3_n_0\,
      DI(2) => \sig_child_addr_cntr_lsh[0]_i_4_n_0\,
      DI(1) => \sig_child_addr_cntr_lsh[0]_i_5_n_0\,
      DI(0) => \sig_child_addr_cntr_lsh[0]_i_6_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => \gpr1.dout_i_reg[3]_0\(3 downto 0)
    );
\sig_child_addr_cntr_lsh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0\,
      CO(3) => \sig_child_addr_cntr_lsh_reg[11]\(0),
      CO(2) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_child_addr_cntr_lsh[4]_i_2_n_0\,
      DI(1) => \sig_child_addr_cntr_lsh[4]_i_3_n_0\,
      DI(0) => \sig_child_addr_cntr_lsh[4]_i_4_n_0\,
      O(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      S(3 downto 0) => \sig_child_addr_reg_reg[7]\(3 downto 0)
    );
sig_xfer_is_seq_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(7),
      I1 => \^sig_xfer_is_seq_reg_reg_0\(8),
      I2 => sig_child_qual_first_of_2,
      O => sig_xfer_is_seq_reg_reg
    );
\sig_xfer_len_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBDF0420"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg[1]\,
      I1 => \^sig_xfer_is_seq_reg_reg_0\(4),
      I2 => \sig_child_addr_cntr_lsh_reg[2]\,
      I3 => \^sig_xfer_is_seq_reg_reg_0\(3),
      I4 => \^sig_xfer_is_seq_reg_reg_0\(5),
      O => \sig_xfer_len_reg_reg[3]\(0)
    );
\sig_xfer_len_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFDFF00400200"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg[1]\,
      I1 => \^sig_xfer_is_seq_reg_reg_0\(5),
      I2 => \^sig_xfer_is_seq_reg_reg_0\(3),
      I3 => \sig_child_addr_cntr_lsh_reg[2]\,
      I4 => \^sig_xfer_is_seq_reg_reg_0\(4),
      I5 => \^sig_xfer_is_seq_reg_reg_0\(6),
      O => \sig_xfer_len_reg_reg[3]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_rd_bin_cntr is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_rd_bin_cntr : entity is "rd_bin_cntr";
end system_axi_vdma_0_0_rd_bin_cntr;

architecture STRUCTURE of system_axi_vdma_0_0_rd_bin_cntr is
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gc1.count[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ram_empty_fb_i_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_5__1_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_full_fb_i_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_full_fb_i_i_3__1_n_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \gc1.count[6]_i_2__0\ : label is "soft_lutpair191";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(6 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
\gc1.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      O => \plusOp__3\(0)
    );
\gc1.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      O => \plusOp__3\(1)
    );
\gc1.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_pntr_plus2(2),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(0),
      O => \plusOp__3\(2)
    );
\gc1.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus2(3),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(2),
      O => \plusOp__3\(3)
    );
\gc1.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus2(4),
      I1 => rd_pntr_plus2(2),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(3),
      O => \plusOp__3\(4)
    );
\gc1.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus2(5),
      I1 => rd_pntr_plus2(3),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(1),
      I4 => rd_pntr_plus2(2),
      I5 => rd_pntr_plus2(4),
      O => \plusOp__3\(5)
    );
\gc1.count[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_pntr_plus2(6),
      I1 => \gc1.count[6]_i_2__0_n_0\,
      I2 => rd_pntr_plus2(5),
      O => \plusOp__3\(6)
    );
\gc1.count[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rd_pntr_plus2(4),
      I1 => rd_pntr_plus2(2),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(3),
      O => \gc1.count[6]_i_2__0_n_0\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => rd_pntr_plus2(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => rd_pntr_plus2(1),
      Q => \^q\(1),
      R => sig_stream_rst
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => rd_pntr_plus2(2),
      Q => rd_pntr_plus1(2),
      R => sig_stream_rst
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => rd_pntr_plus2(3),
      Q => \^q\(2),
      R => sig_stream_rst
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => rd_pntr_plus2(4),
      Q => rd_pntr_plus1(4),
      R => sig_stream_rst
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => rd_pntr_plus2(5),
      Q => rd_pntr_plus1(5),
      R => sig_stream_rst
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => rd_pntr_plus2(6),
      Q => rd_pntr_plus1(6),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => rd_pntr_plus1(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => rd_pntr_plus1(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => rd_pntr_plus1(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => rd_pntr_plus1(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      R => sig_stream_rst
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \plusOp__3\(0),
      Q => rd_pntr_plus2(0),
      R => sig_stream_rst
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \plusOp__3\(1),
      Q => rd_pntr_plus2(1),
      S => sig_stream_rst
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \plusOp__3\(2),
      Q => rd_pntr_plus2(2),
      R => sig_stream_rst
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \plusOp__3\(3),
      Q => rd_pntr_plus2(3),
      R => sig_stream_rst
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \plusOp__3\(4),
      Q => rd_pntr_plus2(4),
      R => sig_stream_rst
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \plusOp__3\(5),
      Q => rd_pntr_plus2(5),
      R => sig_stream_rst
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => \plusOp__3\(6),
      Q => rd_pntr_plus2(6),
      R => sig_stream_rst
    );
\ram_empty_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFFFFF2AFF2AFF"
    )
        port map (
      I0 => \out\,
      I1 => \ram_empty_fb_i_i_2__1_n_0\,
      I2 => E(0),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \ram_empty_fb_i_i_3__1_n_0\,
      I5 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      O => ram_empty_fb_i_reg
    );
\ram_empty_fb_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \ram_empty_fb_i_i_4__1_n_0\,
      I1 => \ram_empty_fb_i_i_5__1_n_0\,
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I3 => \gcc0.gc0.count_d1_reg[6]\(1),
      I4 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I5 => \gcc0.gc0.count_d1_reg[6]\(0),
      O => \ram_empty_fb_i_i_2__1_n_0\
    );
\ram_empty_fb_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ram_empty_fb_i_i_6__0_n_0\,
      I1 => rd_pntr_plus1(4),
      I2 => \gcc0.gc0.count_d1_reg[6]\(4),
      I3 => rd_pntr_plus1(5),
      I4 => \gcc0.gc0.count_d1_reg[6]\(5),
      I5 => \gcc0.gc0.count_d1_reg[0]\,
      O => \ram_empty_fb_i_i_3__1_n_0\
    );
\ram_empty_fb_i_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I1 => \gcc0.gc0.count_d1_reg[6]\(4),
      I2 => \gcc0.gc0.count_d1_reg[6]\(5),
      I3 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I4 => \gcc0.gc0.count_d1_reg[6]\(6),
      I5 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      O => \ram_empty_fb_i_i_4__1_n_0\
    );
\ram_empty_fb_i_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I1 => \gcc0.gc0.count_d1_reg[6]\(3),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I3 => \gcc0.gc0.count_d1_reg[6]\(2),
      O => \ram_empty_fb_i_i_5__1_n_0\
    );
\ram_empty_fb_i_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gcc0.gc0.count_d1_reg[6]\(6),
      I2 => rd_pntr_plus1(2),
      I3 => \gcc0.gc0.count_d1_reg[6]\(2),
      O => \ram_empty_fb_i_i_6__0_n_0\
    );
\ram_full_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A002A002A0A2A00"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \ram_empty_fb_i_i_2__1_n_0\,
      I2 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I3 => ram_full_fb_i_reg,
      I4 => E(0),
      I5 => \ram_full_fb_i_i_2__1_n_0\,
      O => ram_full_i_reg
    );
\ram_full_fb_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ram_full_fb_i_i_3__1_n_0\,
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I2 => \gcc0.gc0.count_reg[6]\(3),
      I3 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I4 => \gcc0.gc0.count_reg[6]\(2),
      I5 => \gcc0.gc0.count_reg[0]\,
      O => \ram_full_fb_i_i_2__1_n_0\
    );
\ram_full_fb_i_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I1 => \gcc0.gc0.count_reg[6]\(1),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I3 => \gcc0.gc0.count_reg[6]\(0),
      O => \ram_full_fb_i_i_3__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_rd_bin_cntr_36 is
  port (
    ram_full_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_rd_bin_cntr_36 : entity is "rd_bin_cntr";
end system_axi_vdma_0_0_rd_bin_cntr_36;

architecture STRUCTURE of system_axi_vdma_0_0_rd_bin_cntr_36 is
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gc1.count[6]_i_2_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_6_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_6_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \gc1.count[6]_i_2\ : label is "soft_lutpair109";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(6 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
\gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      O => plusOp(0)
    );
\gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      O => plusOp(1)
    );
\gc1.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_pntr_plus2(2),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(0),
      O => plusOp(2)
    );
\gc1.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus2(3),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(2),
      O => plusOp(3)
    );
\gc1.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus2(4),
      I1 => rd_pntr_plus2(2),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(3),
      O => plusOp(4)
    );
\gc1.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus2(5),
      I1 => rd_pntr_plus2(3),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(1),
      I4 => rd_pntr_plus2(2),
      I5 => rd_pntr_plus2(4),
      O => plusOp(5)
    );
\gc1.count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_pntr_plus2(6),
      I1 => \gc1.count[6]_i_2_n_0\,
      I2 => rd_pntr_plus2(5),
      O => plusOp(6)
    );
\gc1.count[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rd_pntr_plus2(4),
      I1 => rd_pntr_plus2(2),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(3),
      O => \gc1.count[6]_i_2_n_0\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => rd_pntr_plus2(0),
      Q => rd_pntr_plus1(0),
      S => SR(0)
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => rd_pntr_plus2(1),
      Q => rd_pntr_plus1(1),
      R => SR(0)
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => rd_pntr_plus2(2),
      Q => rd_pntr_plus1(2),
      R => SR(0)
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => rd_pntr_plus2(3),
      Q => rd_pntr_plus1(3),
      R => SR(0)
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => rd_pntr_plus2(4),
      Q => \^q\(0),
      R => SR(0)
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => rd_pntr_plus2(5),
      Q => \^q\(1),
      R => SR(0)
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => rd_pntr_plus2(6),
      Q => \^q\(2),
      R => SR(0)
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => rd_pntr_plus1(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      R => SR(0)
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => rd_pntr_plus1(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      R => SR(0)
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => rd_pntr_plus1(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      R => SR(0)
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => rd_pntr_plus1(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      R => SR(0)
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      R => SR(0)
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      R => SR(0)
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      R => SR(0)
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => plusOp(0),
      Q => rd_pntr_plus2(0),
      R => SR(0)
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => plusOp(1),
      Q => rd_pntr_plus2(1),
      S => SR(0)
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => plusOp(2),
      Q => rd_pntr_plus2(2),
      R => SR(0)
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => plusOp(3),
      Q => rd_pntr_plus2(3),
      R => SR(0)
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => plusOp(4),
      Q => rd_pntr_plus2(4),
      R => SR(0)
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => plusOp(5),
      Q => rd_pntr_plus2(5),
      R => SR(0)
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_empty_fb_i_reg_0,
      D => plusOp(6),
      Q => rd_pntr_plus2(6),
      R => SR(0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FCF4FCF4FFF4FCF"
    )
        port map (
      I0 => ram_empty_fb_i_i_2_n_0,
      I1 => \out\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => ram_full_i_reg_1(0),
      I4 => ram_empty_fb_i_reg_0,
      I5 => ram_empty_fb_i_i_3_n_0,
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => ram_empty_fb_i_i_4_n_0,
      I1 => ram_empty_fb_i_i_5_n_0,
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I3 => \gcc0.gc0.count_d1_reg[6]\(2),
      I4 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I5 => \gcc0.gc0.count_d1_reg[6]\(1),
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => ram_empty_fb_i_i_6_n_0,
      I1 => rd_pntr_plus1(1),
      I2 => \gcc0.gc0.count_d1_reg[6]\(1),
      I3 => rd_pntr_plus1(0),
      I4 => \gcc0.gc0.count_d1_reg[6]\(0),
      I5 => \gcc0.gc0.count_d1_reg[4]\,
      O => ram_empty_fb_i_i_3_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I1 => \gcc0.gc0.count_d1_reg[6]\(4),
      I2 => \gcc0.gc0.count_d1_reg[6]\(3),
      I3 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I4 => \gcc0.gc0.count_d1_reg[6]\(5),
      I5 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I1 => \gcc0.gc0.count_d1_reg[6]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I3 => \gcc0.gc0.count_d1_reg[6]\(0),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \gcc0.gc0.count_d1_reg[6]\(3),
      I2 => rd_pntr_plus1(2),
      I3 => \gcc0.gc0.count_d1_reg[6]\(2),
      O => ram_empty_fb_i_i_6_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0F0F000200020"
    )
        port map (
      I0 => ram_full_i_reg_0,
      I1 => ram_full_fb_i_i_3_n_0,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => ram_empty_fb_i_reg_0,
      I4 => ram_empty_fb_i_i_2_n_0,
      I5 => ram_full_fb_i_reg,
      O => ram_full_i_reg
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => ram_full_fb_i_i_5_n_0,
      I1 => ram_full_fb_i_i_6_n_0,
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I3 => \gcc0.gc0.count_reg[6]\(0),
      I4 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I5 => \gcc0.gc0.count_reg[6]\(1),
      O => ram_full_fb_i_i_3_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I1 => \gcc0.gc0.count_reg[6]\(6),
      I2 => \gcc0.gc0.count_reg[6]\(5),
      I3 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I4 => \gcc0.gc0.count_reg[6]\(4),
      I5 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      O => ram_full_fb_i_i_5_n_0
    );
ram_full_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I1 => \gcc0.gc0.count_reg[6]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I3 => \gcc0.gc0.count_reg[6]\(3),
      O => ram_full_fb_i_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_rd_bin_cntr__parameterized0\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \system_axi_vdma_0_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_rd_bin_cntr__parameterized0\ is
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_empty_fb_i_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_5__0_n_0\ : STD_LOGIC;
  signal \ram_full_fb_i_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_full_fb_i_i_3__0_n_0\ : STD_LOGIC;
  signal \^ram_full_i_reg_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1__0\ : label is "soft_lutpair204";
begin
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
  ram_full_i_reg_0 <= \^ram_full_i_reg_0\;
\gc1.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      O => \plusOp__1\(0)
    );
\gc1.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      O => \plusOp__1\(1)
    );
\gc1.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_pntr_plus2(2),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(0),
      O => \plusOp__1\(2)
    );
\gc1.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus2(3),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(2),
      O => \plusOp__1\(3)
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(0),
      Q => rd_pntr_plus1(0),
      S => sig_stream_rst
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(1),
      Q => rd_pntr_plus1(1),
      R => sig_stream_rst
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(2),
      Q => rd_pntr_plus1(2),
      R => sig_stream_rst
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(3),
      Q => rd_pntr_plus1(3),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^gpr1.dout_i_reg[1]\(0),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^gpr1.dout_i_reg[1]\(1),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^gpr1.dout_i_reg[1]\(2),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^gpr1.dout_i_reg[1]\(3),
      R => sig_stream_rst
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__1\(0),
      Q => rd_pntr_plus2(0),
      R => sig_stream_rst
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__1\(1),
      Q => rd_pntr_plus2(1),
      S => sig_stream_rst
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__1\(2),
      Q => rd_pntr_plus2(2),
      R => sig_stream_rst
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__1\(3),
      Q => rd_pntr_plus2(3),
      R => sig_stream_rst
    );
\ram_empty_fb_i_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gcc0.gc0.count_d1_reg[3]\(0),
      I1 => \^gpr1.dout_i_reg[1]\(0),
      I2 => \gcc0.gc0.count_d1_reg[3]\(3),
      I3 => \^gpr1.dout_i_reg[1]\(3),
      I4 => \ram_empty_fb_i_i_4__0_n_0\,
      O => \^ram_full_i_reg_0\
    );
\ram_empty_fb_i_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gcc0.gc0.count_d1_reg[3]\(1),
      I1 => rd_pntr_plus1(1),
      I2 => \gcc0.gc0.count_d1_reg[3]\(0),
      I3 => rd_pntr_plus1(0),
      I4 => \ram_empty_fb_i_i_5__0_n_0\,
      O => ram_empty_i_reg
    );
\ram_empty_fb_i_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(2),
      I1 => \gcc0.gc0.count_d1_reg[3]\(2),
      I2 => \^gpr1.dout_i_reg[1]\(1),
      I3 => \gcc0.gc0.count_d1_reg[3]\(1),
      O => \ram_empty_fb_i_i_4__0_n_0\
    );
\ram_empty_fb_i_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \gcc0.gc0.count_d1_reg[3]\(3),
      I2 => rd_pntr_plus1(2),
      I3 => \gcc0.gc0.count_d1_reg[3]\(2),
      O => \ram_empty_fb_i_i_5__0_n_0\
    );
\ram_full_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0020AAAA0020"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \ram_full_fb_i_i_2__0_n_0\,
      I2 => sig_clr_dbc_reg,
      I3 => E(0),
      I4 => ram_full_fb_i_reg,
      I5 => \^ram_full_i_reg_0\,
      O => ram_full_i_reg
    );
\ram_full_fb_i_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => Q(1),
      I1 => \^gpr1.dout_i_reg[1]\(1),
      I2 => Q(0),
      I3 => \^gpr1.dout_i_reg[1]\(0),
      I4 => \ram_full_fb_i_i_3__0_n_0\,
      O => \ram_full_fb_i_i_2__0_n_0\
    );
\ram_full_fb_i_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(2),
      I1 => Q(2),
      I2 => \^gpr1.dout_i_reg[1]\(3),
      I3 => Q(3),
      O => \ram_full_fb_i_i_3__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_rd_fwft is
  port (
    \out\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    tmp_ram_regout_en : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    hold_ff_q_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_rd_fwft : entity is "rd_fwft";
end system_axi_vdma_0_0_rd_fwft;

architecture STRUCTURE of system_axi_vdma_0_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal \aempty_fwft_fb_i_i_2__0_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__0_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_7_out\ : STD_LOGIC;
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\ <= user_valid;
  p_7_out <= \^p_7_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_7_out\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => tmp_ram_rd_en
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD550000FFFFFFFF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => user_valid,
      I2 => hold_ff_q_reg_0,
      I3 => sig_s_ready_out_reg,
      I4 => curr_fwft_state(1),
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => tmp_ram_regout_en
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFDFFD5555555"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => ram_empty_fb_i_reg,
      I2 => \aempty_fwft_fb_i_i_2__0_n_0\,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      I5 => aempty_fwft_fb_i,
      O => aempty_fwft_fb_i_i_1_n_0
    );
\aempty_fwft_fb_i_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_s_ready_out_reg,
      I1 => hold_ff_q_reg_0,
      I2 => user_valid,
      O => \aempty_fwft_fb_i_i_2__0_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD55FDDD"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => empty_fwft_fb_i,
      I2 => \aempty_fwft_fb_i_i_2__0_n_0\,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      O => \empty_fwft_fb_i_i_1__0_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__0_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000EEEAAAAA"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => sig_s_ready_out_reg,
      I2 => hold_ff_q_reg_0,
      I3 => user_valid,
      I4 => curr_fwft_state(0),
      I5 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => sig_stream_rst
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__0_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\gc1.count_d1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF77777"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => user_valid,
      I3 => hold_ff_q_reg_0,
      I4 => sig_s_ready_out_reg,
      I5 => ram_empty_fb_i_reg,
      O => \^p_7_out\
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => sig_s_ready_out_reg,
      I2 => hold_ff_q_reg_0,
      I3 => user_valid,
      I4 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00088888FFFFFFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => user_valid,
      I3 => hold_ff_q_reg_0,
      I4 => sig_s_ready_out_reg,
      I5 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => sig_stream_rst
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => sig_stream_rst
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => sig_stream_rst
    );
\hold_ff_q_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_s_ready_out_reg,
      I2 => hold_ff_q_reg_0,
      I3 => user_valid,
      O => hold_ff_q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_rd_fwft_34 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hold_ff_q_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]_0\ : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hold_ff_q : in STD_LOGIC;
    lsig_cmd_loaded : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_rd_fwft_34 : entity is "rd_fwft";
end system_axi_vdma_0_0_rd_fwft_34;

architecture STRUCTURE of system_axi_vdma_0_0_rd_fwft_34 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__0_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \gpregsm1.curr_fwft_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  hold_ff_q_reg <= user_valid;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\aempty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF80EB00FFFFFFFF"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => aempty_fwft_fb_i,
      I4 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \aempty_fwft_fb_i_i_1__0_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__0_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__0_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F333FBF3"
    )
        port map (
      I0 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => empty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      O => empty_fwft_fb_i_i_1_n_0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => SR(0)
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_i,
      R => '0'
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBFAAAAAAAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => prmry_resetn_i_reg,
      I2 => lsig_0ffset_cntr,
      I3 => DOBDO(0),
      I4 => DOBDO(1),
      I5 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => hold_ff_q,
      I1 => user_valid,
      I2 => lsig_cmd_loaded,
      O => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => \gpregsm1.curr_fwft_state_reg[0]_0\,
      I2 => ram_empty_fb_i_reg,
      O => \gpregsm1.curr_fwft_state[1]_i_1__0_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => SR(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[1]_i_1__0_n_0\,
      Q => curr_fwft_state(1),
      R => SR(0)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_rd_handshaking_flags__parameterized0\ is
  port (
    hold_ff_q_reg : out STD_LOGIC;
    hold_ff_q_reg_0 : out STD_LOGIC;
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    ram_valid_i : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_rd_handshaking_flags__parameterized0\ : entity is "rd_handshaking_flags";
end \system_axi_vdma_0_0_rd_handshaking_flags__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_rd_handshaking_flags__parameterized0\ is
  signal \^hold_ff_q_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_csm_state[0]_i_4\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \hold_ff_q_i_1__1\ : label is "soft_lutpair201";
begin
  hold_ff_q_reg <= \^hold_ff_q_reg\;
\FSM_sequential_sig_csm_state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hold_ff_q_reg\,
      I1 => hold_ff_q,
      O => \FSM_sequential_sig_csm_state_reg[0]\
    );
\gv.ram_valid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ram_valid_i,
      Q => \^hold_ff_q_reg\,
      R => sig_stream_rst
    );
\hold_ff_q_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => p_32_out,
      I2 => hold_ff_q,
      I3 => \^hold_ff_q_reg\,
      O => hold_ff_q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end system_axi_vdma_0_0_rd_status_flags_ss;

architecture STRUCTURE of system_axi_vdma_0_0_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_rd_status_flags_ss_35 is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    \gc1.count_reg[6]\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_rd_status_flags_ss_35 : entity is "rd_status_flags_ss";
end system_axi_vdma_0_0_rd_status_flags_ss_35;

architecture STRUCTURE of system_axi_vdma_0_0_rd_status_flags_ss_35 is
  signal \^gc1.count_reg[6]\ : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \gc1.count_reg[6]\ <= \^gc1.count_reg[6]\;
  \out\ <= ram_empty_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gc1.count_reg[6]\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\
    );
\gc1.count_d1[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[0]\,
      O => \^gc1.count_reg[6]\
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_rd_status_flags_ss__parameterized0\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_valid_i : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    sig_clr_dbc_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    \gv.ram_valid_d1_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \system_axi_vdma_0_0_rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_rd_status_flags_ss__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal \ram_empty_fb_i_i_1__0_n_0\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  E(0) <= \^e\(0);
\gc1.count_d1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8AB"
    )
        port map (
      I0 => p_32_out,
      I1 => hold_ff_q,
      I2 => \gv.ram_valid_d1_reg\,
      I3 => ram_empty_i,
      I4 => ram_empty_fb_i,
      O => \^e\(0)
    );
\gv.ram_valid_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5501"
    )
        port map (
      I0 => ram_empty_i,
      I1 => \gv.ram_valid_d1_reg\,
      I2 => hold_ff_q,
      I3 => p_32_out,
      O => ram_valid_i
    );
\ram_empty_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2FAFAFFFAF"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => \gcc0.gc0.count_d1_reg[0]\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \^e\(0),
      I4 => \gcc0.gc0.count_d1_reg[1]\,
      I5 => sig_clr_dbc_reg_reg(0),
      O => \ram_empty_fb_i_i_1__0_n_0\
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \ram_empty_fb_i_i_1__0_n_0\,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \ram_empty_fb_i_i_1__0_n_0\,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_reset_builtin is
  port (
    RST : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_reset_builtin : entity is "reset_builtin";
end system_axi_vdma_0_0_reset_builtin;

architecture STRUCTURE of system_axi_vdma_0_0_reset_builtin is
  signal power_on_rd_rst : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of power_on_rd_rst : signal is "true";
  attribute msgon : string;
  attribute msgon of power_on_rd_rst : signal is "true";
  signal power_on_wr_rst : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of power_on_wr_rst : signal is "true";
  attribute msgon of power_on_wr_rst : signal is "true";
  signal rd_rst_reg1 : STD_LOGIC;
  attribute async_reg of rd_rst_reg1 : signal is "true";
  attribute msgon of rd_rst_reg1 : signal is "true";
  signal rd_rst_reg2 : STD_LOGIC;
  attribute async_reg of rd_rst_reg2 : signal is "true";
  attribute msgon of rd_rst_reg2 : signal is "true";
  signal \rsync.ric.wr_rst_fb_reg[1]_srl4_n_0\ : STD_LOGIC;
  signal \rsync.ric.wr_rst_fb_reg_n_0_[0]\ : STD_LOGIC;
  signal \rsync.ric.wr_rst_reg_i_1_n_0\ : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC;
  signal wr_rst_reg1 : STD_LOGIC;
  attribute async_reg of wr_rst_reg1 : signal is "true";
  attribute msgon of wr_rst_reg1 : signal is "true";
  signal wr_rst_reg2 : STD_LOGIC;
  attribute async_reg of wr_rst_reg2 : signal is "true";
  attribute msgon of wr_rst_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[0]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[1]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[2]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[3]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[4]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[5]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[0]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[1]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[2]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[3]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[4]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[5]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.rd_rst_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.rd_rst_reg1_reg\ : label is "yes";
  attribute msgon of \rsync.ric.rd_rst_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.rd_rst_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.rd_rst_reg2_reg\ : label is "yes";
  attribute msgon of \rsync.ric.rd_rst_reg2_reg\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rsync.ric.wr_rst_fb_reg[1]_srl4\ : label is "U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg ";
  attribute srl_name : string;
  attribute srl_name of \rsync.ric.wr_rst_fb_reg[1]_srl4\ : label is "U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4 ";
  attribute ASYNC_REG_boolean of \rsync.ric.wr_rst_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.wr_rst_reg1_reg\ : label is "yes";
  attribute msgon of \rsync.ric.wr_rst_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.wr_rst_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.wr_rst_reg2_reg\ : label is "yes";
  attribute msgon of \rsync.ric.wr_rst_reg2_reg\ : label is "true";
begin
\gf36e1_inst.sngfifo36e1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wr_rst_reg,
      I1 => power_on_wr_rst(0),
      O => RST
    );
\rsync.ric.power_on_rd_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => power_on_rd_rst(1),
      Q => power_on_rd_rst(0),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => power_on_rd_rst(2),
      Q => power_on_rd_rst(1),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => power_on_rd_rst(3),
      Q => power_on_rd_rst(2),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => power_on_rd_rst(4),
      Q => power_on_rd_rst(3),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => power_on_rd_rst(5),
      Q => power_on_rd_rst(4),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => power_on_rd_rst(5),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => power_on_wr_rst(1),
      Q => power_on_wr_rst(0),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => power_on_wr_rst(2),
      Q => power_on_wr_rst(1),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => power_on_wr_rst(3),
      Q => power_on_wr_rst(2),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => power_on_wr_rst(4),
      Q => power_on_wr_rst(3),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => power_on_wr_rst(5),
      Q => power_on_wr_rst(4),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => power_on_wr_rst(5),
      R => '0'
    );
\rsync.ric.rd_rst_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '0',
      PRE => sig_reset_reg,
      Q => rd_rst_reg1
    );
\rsync.ric.rd_rst_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => rd_rst_reg1,
      PRE => sig_reset_reg,
      Q => rd_rst_reg2
    );
\rsync.ric.wr_rst_fb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \rsync.ric.wr_rst_fb_reg[1]_srl4_n_0\,
      Q => \rsync.ric.wr_rst_fb_reg_n_0_[0]\,
      R => '0'
    );
\rsync.ric.wr_rst_fb_reg[1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axis_s2mm_aclk,
      D => wr_rst_reg,
      Q => \rsync.ric.wr_rst_fb_reg[1]_srl4_n_0\
    );
\rsync.ric.wr_rst_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      PRE => sig_reset_reg,
      Q => wr_rst_reg1
    );
\rsync.ric.wr_rst_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => wr_rst_reg1,
      PRE => sig_reset_reg,
      Q => wr_rst_reg2
    );
\rsync.ric.wr_rst_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_reg,
      I1 => \rsync.ric.wr_rst_fb_reg_n_0_[0]\,
      O => \rsync.ric.wr_rst_reg_i_1_n_0\
    );
\rsync.ric.wr_rst_reg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \rsync.ric.wr_rst_reg_i_1_n_0\,
      PRE => wr_rst_reg2,
      Q => wr_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_reset_builtin_40 is
  port (
    RST : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axis_fifo_ainit_nosync_reg : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_reset_builtin_40 : entity is "reset_builtin";
end system_axi_vdma_0_0_reset_builtin_40;

architecture STRUCTURE of system_axi_vdma_0_0_reset_builtin_40 is
  signal power_on_rd_rst : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of power_on_rd_rst : signal is "true";
  attribute msgon : string;
  attribute msgon of power_on_rd_rst : signal is "true";
  signal power_on_wr_rst : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of power_on_wr_rst : signal is "true";
  attribute msgon of power_on_wr_rst : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  signal rd_rst_reg1 : STD_LOGIC;
  attribute async_reg of rd_rst_reg1 : signal is "true";
  attribute msgon of rd_rst_reg1 : signal is "true";
  signal rd_rst_reg2 : STD_LOGIC;
  attribute async_reg of rd_rst_reg2 : signal is "true";
  attribute msgon of rd_rst_reg2 : signal is "true";
  signal \rsync.ric.rd_rst_fb_reg[1]_srl4_n_0\ : STD_LOGIC;
  signal \rsync.ric.rd_rst_fb_reg_n_0_[0]\ : STD_LOGIC;
  signal \rsync.ric.rd_rst_reg_i_1_n_0\ : STD_LOGIC;
  signal wr_rst_reg1 : STD_LOGIC;
  attribute async_reg of wr_rst_reg1 : signal is "true";
  attribute msgon of wr_rst_reg1 : signal is "true";
  signal wr_rst_reg2 : STD_LOGIC;
  attribute async_reg of wr_rst_reg2 : signal is "true";
  attribute msgon of wr_rst_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[0]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[1]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[2]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[3]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[4]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[5]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[0]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[1]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[2]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[3]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[4]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[5]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[5]\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rsync.ric.rd_rst_fb_reg[1]_srl4\ : label is "U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg ";
  attribute srl_name : string;
  attribute srl_name of \rsync.ric.rd_rst_fb_reg[1]_srl4\ : label is "U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4 ";
  attribute ASYNC_REG_boolean of \rsync.ric.rd_rst_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.rd_rst_reg1_reg\ : label is "yes";
  attribute msgon of \rsync.ric.rd_rst_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.rd_rst_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.rd_rst_reg2_reg\ : label is "yes";
  attribute msgon of \rsync.ric.rd_rst_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.wr_rst_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.wr_rst_reg1_reg\ : label is "yes";
  attribute msgon of \rsync.ric.wr_rst_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.wr_rst_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.wr_rst_reg2_reg\ : label is "yes";
  attribute msgon of \rsync.ric.wr_rst_reg2_reg\ : label is "true";
begin
\gf36e1_inst.sngfifo36e1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rd_rst_reg,
      I1 => power_on_rd_rst(0),
      O => RST
    );
\rsync.ric.power_on_rd_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => power_on_rd_rst(1),
      Q => power_on_rd_rst(0),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => power_on_rd_rst(2),
      Q => power_on_rd_rst(1),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => power_on_rd_rst(3),
      Q => power_on_rd_rst(2),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => power_on_rd_rst(4),
      Q => power_on_rd_rst(3),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => power_on_rd_rst(5),
      Q => power_on_rd_rst(4),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => power_on_rd_rst(5),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => power_on_wr_rst(1),
      Q => power_on_wr_rst(0),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => power_on_wr_rst(2),
      Q => power_on_wr_rst(1),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => power_on_wr_rst(3),
      Q => power_on_wr_rst(2),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => power_on_wr_rst(4),
      Q => power_on_wr_rst(3),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => power_on_wr_rst(5),
      Q => power_on_wr_rst(4),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => power_on_wr_rst(5),
      R => '0'
    );
\rsync.ric.rd_rst_fb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \rsync.ric.rd_rst_fb_reg[1]_srl4_n_0\,
      Q => \rsync.ric.rd_rst_fb_reg_n_0_[0]\,
      R => '0'
    );
\rsync.ric.rd_rst_fb_reg[1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axis_mm2s_aclk,
      D => rd_rst_reg,
      Q => \rsync.ric.rd_rst_fb_reg[1]_srl4_n_0\
    );
\rsync.ric.rd_rst_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      PRE => s_axis_fifo_ainit_nosync_reg,
      Q => rd_rst_reg1
    );
\rsync.ric.rd_rst_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => rd_rst_reg1,
      PRE => s_axis_fifo_ainit_nosync_reg,
      Q => rd_rst_reg2
    );
\rsync.ric.rd_rst_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_reg,
      I1 => \rsync.ric.rd_rst_fb_reg_n_0_[0]\,
      O => \rsync.ric.rd_rst_reg_i_1_n_0\
    );
\rsync.ric.rd_rst_reg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \rsync.ric.rd_rst_reg_i_1_n_0\,
      PRE => rd_rst_reg2,
      Q => rd_rst_reg
    );
\rsync.ric.wr_rst_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      PRE => s_axis_fifo_ainit_nosync_reg,
      Q => wr_rst_reg1
    );
\rsync.ric.wr_rst_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wr_rst_reg1,
      PRE => s_axis_fifo_ainit_nosync_reg,
      Q => wr_rst_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_updn_cntr is
  port (
    sig_ok_to_post_rd_addr_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    \sig_token_cntr_reg[4]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \sig_token_cntr_reg[3]\ : in STD_LOGIC;
    \sig_token_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_updn_cntr : entity is "updn_cntr";
end system_axi_vdma_0_0_updn_cntr;

architecture STRUCTURE of system_axi_vdma_0_0_updn_cntr is
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[4]_i_6_n_0\ : STD_LOGIC;
  signal \count[6]_i_3_n_0\ : STD_LOGIC;
  signal \count[6]_i_4_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal sig_ok_to_post_rd_addr0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_4_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_6_n_0 : STD_LOGIC;
  signal \NLW_count_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \count_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \count_reg[6]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      O => \count[0]_i_1_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[1]\,
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_reg__0\(3),
      I1 => \count_reg__0\(4),
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_reg_n_0_[2]\,
      I1 => \count_reg__0\(3),
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_reg_n_0_[1]\,
      I1 => \count_reg_n_0_[2]\,
      O => \count[4]_i_5_n_0\
    );
\count[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_reg_n_0_[1]\,
      I1 => ram_empty_fb_i_reg,
      O => \count[4]_i_6_n_0\
    );
\count[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_reg__0\(5),
      I1 => \count_reg__0\(6),
      O => \count[6]_i_3_n_0\
    );
\count[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_reg__0\(4),
      I1 => \count_reg__0\(5),
      O => \count[6]_i_4_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_full_i_reg_0(0),
      D => \count[0]_i_1_n_0\,
      Q => \count_reg_n_0_[0]\,
      R => SR(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_full_i_reg_0(0),
      D => \count_reg[4]_i_1_n_7\,
      Q => \count_reg_n_0_[1]\,
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_full_i_reg_0(0),
      D => \count_reg[4]_i_1_n_6\,
      Q => \count_reg_n_0_[2]\,
      R => SR(0)
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_full_i_reg_0(0),
      D => \count_reg[4]_i_1_n_5\,
      Q => \count_reg__0\(3),
      R => SR(0)
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_full_i_reg_0(0),
      D => \count_reg[4]_i_1_n_4\,
      Q => \count_reg__0\(4),
      R => SR(0)
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => \count_reg_n_0_[0]\,
      DI(3) => \count_reg__0\(3),
      DI(2) => \count_reg_n_0_[2]\,
      DI(1) => \count_reg_n_0_[1]\,
      DI(0) => \count[4]_i_2_n_0\,
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3) => \count[4]_i_3_n_0\,
      S(2) => \count[4]_i_4_n_0\,
      S(1) => \count[4]_i_5_n_0\,
      S(0) => \count[4]_i_6_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_full_i_reg_0(0),
      D => \count_reg[6]_i_2_n_7\,
      Q => \count_reg__0\(5),
      R => SR(0)
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => ram_full_i_reg_0(0),
      D => \count_reg[6]_i_2_n_6\,
      Q => \count_reg__0\(6),
      R => SR(0)
    );
\count_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3 downto 1) => \NLW_count_reg[6]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \count_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count_reg__0\(4),
      O(3 downto 2) => \NLW_count_reg[6]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \count_reg[6]_i_2_n_6\,
      O(0) => \count_reg[6]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \count[6]_i_3_n_0\,
      S(0) => \count[6]_i_4_n_0\
    );
sig_ok_to_post_rd_addr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr0,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_posted_to_axi_2_reg,
      O => sig_ok_to_post_rd_addr_reg
    );
sig_ok_to_post_rd_addr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020002002202"
    )
        port map (
      I0 => \sig_token_cntr_reg[4]\,
      I1 => ram_full_i_reg,
      I2 => sig_ok_to_post_rd_addr_i_4_n_0,
      I3 => \sig_token_cntr_reg[3]\,
      I4 => \count_reg__0\(6),
      I5 => sig_ok_to_post_rd_addr_i_6_n_0,
      O => sig_ok_to_post_rd_addr0
    );
sig_ok_to_post_rd_addr_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0E3E027E061E00"
    )
        port map (
      I0 => \sig_token_cntr_reg[2]\(0),
      I1 => \sig_token_cntr_reg[2]\(1),
      I2 => \sig_token_cntr_reg[2]\(2),
      I3 => \count_reg__0\(5),
      I4 => \count_reg__0\(4),
      I5 => \count_reg__0\(3),
      O => sig_ok_to_post_rd_addr_i_4_n_0
    );
sig_ok_to_post_rd_addr_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0102201080400804"
    )
        port map (
      I0 => \count_reg__0\(5),
      I1 => \sig_token_cntr_reg[2]\(0),
      I2 => \sig_token_cntr_reg[2]\(1),
      I3 => \sig_token_cntr_reg[2]\(2),
      I4 => \count_reg__0\(4),
      I5 => \count_reg__0\(3),
      O => sig_ok_to_post_rd_addr_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_updn_cntr__parameterized0\ is
  port (
    sig_m_valid_out_reg : out STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_updn_cntr__parameterized0\ : entity is "updn_cntr";
end \system_axi_vdma_0_0_updn_cntr__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_updn_cntr__parameterized0\ is
  signal \count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal \^sig_byte_cntr_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \count[3]_i_2\ : label is "soft_lutpair202";
begin
  \sig_byte_cntr_reg[0]\ <= \^sig_byte_cntr_reg[0]\;
\count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      O => \count[0]_i_1__0_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => E(0),
      I2 => \count_reg_n_0_[1]\,
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4D2"
    )
        port map (
      I0 => E(0),
      I1 => \count_reg_n_0_[0]\,
      I2 => \count_reg_n_0_[2]\,
      I3 => \count_reg_n_0_[1]\,
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA96AAA"
    )
        port map (
      I0 => \count_reg_n_0_[3]\,
      I1 => \count_reg_n_0_[2]\,
      I2 => \count_reg_n_0_[1]\,
      I3 => \count_reg_n_0_[0]\,
      I4 => E(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \count[0]_i_1__0_n_0\,
      Q => \count_reg_n_0_[0]\,
      R => sig_stream_rst
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \count[1]_i_1_n_0\,
      Q => \count_reg_n_0_[1]\,
      R => sig_stream_rst
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \count[2]_i_1_n_0\,
      Q => \count_reg_n_0_[2]\,
      R => sig_stream_rst
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \count[3]_i_2_n_0\,
      Q => \count_reg_n_0_[3]\,
      R => sig_stream_rst
    );
\sig_byte_cntr[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[4]\(0),
      I1 => sig_eop_halt_xfer,
      I2 => \count_reg_n_0_[2]\,
      I3 => \count_reg_n_0_[3]\,
      I4 => \count_reg_n_0_[0]\,
      I5 => \count_reg_n_0_[1]\,
      O => \^sig_byte_cntr_reg[0]\
    );
sig_m_valid_dup_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]\,
      I1 => \out\,
      I2 => lsig_packer_full,
      I3 => ram_full_i_reg,
      O => sig_m_valid_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_wr_bin_cntr is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gcc0.gc0.count_d1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc1.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc1.count_d1_reg[1]\ : in STD_LOGIC;
    \gc1.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_wr_bin_cntr : entity is "wr_bin_cntr";
end system_axi_vdma_0_0_wr_bin_cntr;

architecture STRUCTURE of system_axi_vdma_0_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \gcc0.gc0.count[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__4\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_2__0\ : label is "soft_lutpair193";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  \gcc0.gc0.count_d1_reg[6]_0\(3 downto 0) <= \^gcc0.gc0.count_d1_reg[6]_0\(3 downto 0);
\gcc0.gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__4\(0)
    );
\gcc0.gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      O => \plusOp__4\(1)
    );
\gcc0.gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      I1 => p_12_out(1),
      I2 => p_12_out(0),
      O => \plusOp__4\(2)
    );
\gcc0.gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      I1 => p_12_out(0),
      I2 => p_12_out(1),
      I3 => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      O => \plusOp__4\(3)
    );
\gcc0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_12_out(4),
      I1 => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      I2 => p_12_out(1),
      I3 => p_12_out(0),
      I4 => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      O => \plusOp__4\(4)
    );
\gcc0.gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[6]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      I2 => p_12_out(0),
      I3 => p_12_out(1),
      I4 => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      I5 => p_12_out(4),
      O => \plusOp__4\(5)
    );
\gcc0.gc0.count[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[6]_0\(3),
      I1 => \gcc0.gc0.count[6]_i_2__0_n_0\,
      I2 => \^gcc0.gc0.count_d1_reg[6]_0\(2),
      O => \plusOp__4\(6)
    );
\gcc0.gc0.count[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_12_out(4),
      I1 => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      I2 => p_12_out(1),
      I3 => p_12_out(0),
      I4 => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      O => \gcc0.gc0.count[6]_i_2__0_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_12_out(0),
      Q => \^q\(0),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_12_out(1),
      Q => \^q\(1),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      Q => \^q\(2),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      Q => \^q\(3),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_12_out(4),
      Q => \^q\(4),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[6]_0\(2),
      Q => \^q\(5),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[6]_0\(3),
      Q => \^q\(6),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__4\(0),
      Q => p_12_out(0),
      S => sig_stream_rst
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__4\(1),
      Q => p_12_out(1),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__4\(2),
      Q => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__4\(3),
      Q => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__4\(4),
      Q => p_12_out(4),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__4\(5),
      Q => \^gcc0.gc0.count_d1_reg[6]_0\(2),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__4\(6),
      Q => \^gcc0.gc0.count_d1_reg[6]_0\(3),
      R => sig_stream_rst
    );
\ram_empty_fb_i_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc1.count_d1_reg[3]\(0),
      I2 => \^q\(3),
      I3 => \gc1.count_d1_reg[3]\(1),
      I4 => \gc1.count_d1_reg[1]\,
      O => ram_empty_fb_i_reg
    );
\ram_full_fb_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => \gc1.count_d2_reg[4]\(0),
      I2 => p_12_out(1),
      I3 => \gc1.count_d2_reg[4]\(1),
      I4 => \gc1.count_d2_reg[4]\(2),
      I5 => p_12_out(4),
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_wr_bin_cntr_33 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gcc0.gc0.count_d1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gc1.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_wr_bin_cntr_33 : entity is "wr_bin_cntr";
end system_axi_vdma_0_0_wr_bin_cntr_33;

architecture STRUCTURE of system_axi_vdma_0_0_wr_bin_cntr_33 is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \gcc0.gc0.count[6]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_2\ : label is "soft_lutpair111";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  \gcc0.gc0.count_d1_reg[6]_0\(6 downto 0) <= \^gcc0.gc0.count_d1_reg[6]_0\(6 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[6]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      I2 => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[6]_0\(3),
      I1 => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[6]_0\(2),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[6]_0\(4),
      I1 => \^gcc0.gc0.count_d1_reg[6]_0\(2),
      I2 => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      I4 => \^gcc0.gc0.count_d1_reg[6]_0\(3),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[6]_0\(5),
      I1 => \^gcc0.gc0.count_d1_reg[6]_0\(3),
      I2 => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      I3 => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      I4 => \^gcc0.gc0.count_d1_reg[6]_0\(2),
      I5 => \^gcc0.gc0.count_d1_reg[6]_0\(4),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[6]_0\(6),
      I1 => \gcc0.gc0.count[6]_i_2_n_0\,
      I2 => \^gcc0.gc0.count_d1_reg[6]_0\(5),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[6]_0\(4),
      I1 => \^gcc0.gc0.count_d1_reg[6]_0\(2),
      I2 => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      I4 => \^gcc0.gc0.count_d1_reg[6]_0\(3),
      O => \gcc0.gc0.count[6]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[6]_0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[6]_0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[6]_0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[6]_0\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[6]_0\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gcc0.gc0.count_d1_reg[6]_0\(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gcc0.gc0.count_d1_reg[6]_0\(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^gcc0.gc0.count_d1_reg[6]_0\(4),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^gcc0.gc0.count_d1_reg[6]_0\(5),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^gcc0.gc0.count_d1_reg[6]_0\(6),
      R => SR(0)
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc1.count_d1_reg[6]\(0),
      I2 => \^q\(6),
      I3 => \gc1.count_d1_reg[6]\(2),
      I4 => \gc1.count_d1_reg[6]\(1),
      I5 => \^q\(5),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_wr_bin_cntr__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \system_axi_vdma_0_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_wr_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__0\ : label is "soft_lutpair211";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__2\(0)
    );
\gcc0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__2\(1)
    );
\gcc0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \plusOp__2\(2)
    );
\gcc0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__2\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[1]\(0),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[1]\(1),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[1]\(2),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[1]\(3),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__2\(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__2\(1),
      Q => \^q\(1),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__2\(2),
      Q => \^q\(2),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__2\(3),
      Q => \^q\(3),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \gc1.count_d1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end system_axi_vdma_0_0_wr_status_flags_ss;

architecture STRUCTURE of system_axi_vdma_0_0_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \gcc0.gc0.count_reg[0]\ <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_i,
      I1 => lsig_packer_full,
      I2 => ram_full_fb_i,
      O => \gcc0.gc0.count_reg[0]_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ram_full_i,
      I1 => lsig_packer_full,
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => E(0)
    );
\INCLUDE_PACKING.lsig_packer_full_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFC"
    )
        port map (
      I0 => ram_full_i,
      I1 => lsig_first_dbeat,
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I3 => lsig_packer_full,
      O => \INCLUDE_PACKING.lsig_packer_full_reg\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_empty_fb_i_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66666F66"
    )
        port map (
      I0 => \gc1.count_d1_reg[1]\(0),
      I1 => Q(0),
      I2 => ram_full_fb_i,
      I3 => lsig_packer_full,
      I4 => ram_full_i,
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_wr_status_flags_ss_32 is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_wr_status_flags_ss_32 : entity is "wr_status_flags_ss";
end system_axi_vdma_0_0_wr_status_flags_ss_32;

architecture STRUCTURE of system_axi_vdma_0_0_wr_status_flags_ss_32 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ <= ram_full_i;
  \out\ <= ram_full_fb_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_wr_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    \sig_byte_cntr_reg[0]_0\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[2]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_byte_cntr_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_burst_dbeat_cntr_reg[2]_0\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[1]\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \storage_data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_data_reg_out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_dre2ibtt_eop : in STD_LOGIC;
    sig_burst_dbeat_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_strb_reg_out_reg[2]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[2]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[0]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[3]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \system_axi_vdma_0_0_wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_wr_status_flags_ss__parameterized0\ is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  signal \^sig_burst_dbeat_cntr_reg[2]\ : STD_LOGIC;
  signal \sig_byte_cntr[2]_i_3_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[6]_i_5_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[6]_i_6_n_0\ : STD_LOGIC;
  signal \^sig_byte_cntr_reg[0]_0\ : STD_LOGIC;
  signal \^sig_byte_cntr_reg[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][28]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1\ : label is "soft_lutpair209";
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[0]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[1]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[2]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sig_byte_cntr[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sig_byte_cntr[2]_i_5\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sig_byte_cntr[3]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sig_byte_cntr[4]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sig_byte_cntr[5]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sig_byte_cntr[6]_i_1\ : label is "soft_lutpair210";
begin
  \out\ <= ram_full_fb_i;
  \sig_burst_dbeat_cntr_reg[2]\ <= \^sig_burst_dbeat_cntr_reg[2]\;
  \sig_byte_cntr_reg[0]\ <= ram_full_i;
  \sig_byte_cntr_reg[0]_0\ <= \^sig_byte_cntr_reg[0]_0\;
  \sig_byte_cntr_reg[2]\ <= \^sig_byte_cntr_reg[2]\;
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(0),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(10),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(10)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(11),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(11)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(12),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(12)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(13),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(13)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(14),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(14)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(15),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(15)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(16),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(16)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(17),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(17)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(18),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(18)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(19),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(19)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(1),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(20),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(20)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(21),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(21)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(22),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(22)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(23),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(23)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(24),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(24)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(25),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(25)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(26),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(26)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(27),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(27)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(28),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(28)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(29),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(29)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(2),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(30),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(30)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(31),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(31)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(3),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(4),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(5),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(6),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(7),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(8),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(8)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \sig_data_reg_out_reg[31]\(9),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(9)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => sig_dre2ibtt_eop,
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF02A202A2"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => ram_full_i_reg_0,
      I5 => lsig_packer_full,
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2000000000000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \storage_data_reg[3]\(0),
      I5 => \sig_strb_reg_out_reg[3]\(0),
      O => D(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2000000000000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \storage_data_reg[3]\(1),
      I5 => \sig_strb_reg_out_reg[3]\(1),
      O => D(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2000000000000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \storage_data_reg[3]\(2),
      I5 => \sig_strb_reg_out_reg[3]\(2),
      O => D(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2000000000000"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      I4 => \storage_data_reg[3]\(3),
      I5 => \sig_strb_reg_out_reg[3]\(3),
      O => D(3)
    );
\INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F70"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I1 => sig_sf_strt_addr_offset,
      I2 => \^sig_byte_cntr_reg[0]_0\,
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\
    );
\INCLUDE_PACKING.lsig_first_dbeat_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lsig_first_dbeat,
      I1 => \^sig_byte_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg\
    );
\count[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => sig_clr_dbc_reg,
      I2 => E(0),
      O => \count_reg[3]\(0)
    );
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_clr_dbc_reg,
      I1 => ram_full_fb_i,
      O => \gcc0.gc0.count_d1_reg[3]\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      Q => ram_full_i,
      R => '0'
    );
\sig_burst_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => sig_burst_dbeat_cntr(0),
      I1 => \^sig_burst_dbeat_cntr_reg[2]\,
      I2 => lsig_first_dbeat,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_burst_dbeat_cntr_reg[0]\
    );
\sig_burst_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006C0000"
    )
        port map (
      I0 => sig_burst_dbeat_cntr(0),
      I1 => sig_burst_dbeat_cntr(1),
      I2 => \^sig_burst_dbeat_cntr_reg[2]\,
      I3 => lsig_first_dbeat,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_burst_dbeat_cntr_reg[1]\
    );
\sig_burst_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA00000000"
    )
        port map (
      I0 => sig_burst_dbeat_cntr(2),
      I1 => sig_burst_dbeat_cntr(0),
      I2 => sig_burst_dbeat_cntr(1),
      I3 => \^sig_burst_dbeat_cntr_reg[2]\,
      I4 => lsig_first_dbeat,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_burst_dbeat_cntr_reg[2]_0\
    );
\sig_burst_dbeat_cntr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_sf_strt_addr_offset,
      O => \^sig_burst_dbeat_cntr_reg[2]\
    );
\sig_byte_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969696"
    )
        port map (
      I0 => \sig_byte_cntr[2]_i_3_n_0\,
      I1 => \sig_strb_reg_out_reg[2]_0\,
      I2 => Q(1),
      I3 => \^sig_byte_cntr_reg[0]_0\,
      I4 => sig_clr_dbc_reg,
      O => \sig_byte_cntr_reg[6]\(0)
    );
\sig_byte_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE01FE0E81717E8"
    )
        port map (
      I0 => \sig_strb_reg_out_reg[2]_0\,
      I1 => Q(1),
      I2 => \sig_byte_cntr[2]_i_3_n_0\,
      I3 => \sig_strb_reg_out_reg[2]\,
      I4 => Q(2),
      I5 => \^sig_byte_cntr_reg[2]\,
      O => \sig_byte_cntr_reg[6]\(1)
    );
\sig_byte_cntr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007000707000"
    )
        port map (
      I0 => sig_clr_dbc_reg,
      I1 => \^sig_byte_cntr_reg[0]_0\,
      I2 => Q(0),
      I3 => \sig_strb_reg_out_reg[0]\,
      I4 => \sig_strb_reg_out_reg[3]_0\,
      I5 => \sig_strb_reg_out_reg[1]_0\,
      O => \sig_byte_cntr[2]_i_3_n_0\
    );
\sig_byte_cntr[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_clr_dbc_reg,
      I1 => \^sig_byte_cntr_reg[0]_0\,
      O => \^sig_byte_cntr_reg[2]\
    );
\sig_byte_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => \sig_byte_cntr[3]_i_2_n_0\,
      I1 => sig_clr_dbc_reg,
      I2 => \^sig_byte_cntr_reg[0]_0\,
      I3 => Q(3),
      O => \sig_byte_cntr_reg[6]\(2)
    );
\sig_byte_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFBBBFBFBF"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[2]\,
      I1 => Q(2),
      I2 => \sig_strb_reg_out_reg[2]\,
      I3 => \sig_byte_cntr[2]_i_3_n_0\,
      I4 => Q(1),
      I5 => \sig_strb_reg_out_reg[2]_0\,
      O => \sig_byte_cntr[3]_i_2_n_0\
    );
\sig_byte_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => \sig_byte_cntr[6]_i_5_n_0\,
      I1 => sig_clr_dbc_reg,
      I2 => \^sig_byte_cntr_reg[0]_0\,
      I3 => Q(4),
      O => \sig_byte_cntr_reg[6]\(3)
    );
\sig_byte_cntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87778888"
    )
        port map (
      I0 => \sig_byte_cntr[6]_i_5_n_0\,
      I1 => Q(4),
      I2 => sig_clr_dbc_reg,
      I3 => \^sig_byte_cntr_reg[0]_0\,
      I4 => Q(5),
      O => \sig_byte_cntr_reg[6]\(4)
    );
\sig_byte_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]_0\,
      I1 => sig_clr_dbc_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => SR(0)
    );
\sig_byte_cntr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002A"
    )
        port map (
      I0 => sig_m_valid_out_reg,
      I1 => ram_full_i_reg_0,
      I2 => lsig_packer_full,
      I3 => ram_full_i,
      I4 => \INFERRED_GEN.cnt_i_reg[4]\,
      O => \^sig_byte_cntr_reg[0]_0\
    );
\sig_byte_cntr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F00808080"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => \sig_byte_cntr[6]_i_5_n_0\,
      I3 => sig_clr_dbc_reg,
      I4 => \^sig_byte_cntr_reg[0]_0\,
      I5 => Q(6),
      O => \sig_byte_cntr_reg[6]\(5)
    );
\sig_byte_cntr[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A200A200A200"
    )
        port map (
      I0 => Q(3),
      I1 => \sig_byte_cntr[6]_i_6_n_0\,
      I2 => \sig_strb_reg_out_reg[2]\,
      I3 => Q(2),
      I4 => \^sig_byte_cntr_reg[0]_0\,
      I5 => sig_clr_dbc_reg,
      O => \sig_byte_cntr[6]_i_5_n_0\
    );
\sig_byte_cntr[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F777F777FFFF"
    )
        port map (
      I0 => \sig_strb_reg_out_reg[1]\,
      I1 => Q(0),
      I2 => sig_clr_dbc_reg,
      I3 => \^sig_byte_cntr_reg[0]_0\,
      I4 => Q(1),
      I5 => \sig_strb_reg_out_reg[2]_0\,
      O => \sig_byte_cntr[6]_i_6_n_0\
    );
sig_clr_dbc_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => lsig_first_dbeat,
      I1 => \^sig_burst_dbeat_cntr_reg[2]\,
      I2 => sig_burst_dbeat_cntr(1),
      I3 => sig_burst_dbeat_cntr(0),
      I4 => sig_burst_dbeat_cntr(2),
      O => sig_clr_dbeat_cntr0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_genlock_mngr is
  port (
    p_49_out : out STD_LOGIC;
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg_0\ : out STD_LOGIC;
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    num_fstore_minus1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_75_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_prmry_resetn : in STD_LOGIC;
    p_74_out : in STD_LOGIC;
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_genlock_mngr : entity is "axi_vdma_genlock_mngr";
end system_axi_vdma_0_0_axi_vdma_genlock_mngr;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_genlock_mngr is
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\ : STD_LOGIC;
  signal \^dynamic_genlock_for_slave.mstr_reverse_order_reg_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0\ : STD_LOGIC;
  signal binary_frame_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data1 : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal ds_binary_frame_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ds_mstr_reverse_order_d1 : STD_LOGIC;
  signal mstr_reverse_order : STD_LOGIC;
  signal mstr_reverse_order_d1 : STD_LOGIC;
  signal mstr_reverse_order_d2 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal raw_frame_ptr : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1\ : label is "soft_lutpair42";
begin
  \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg_0\ <= \^dynamic_genlock_for_slave.mstr_reverse_order_reg_0\;
\DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I\: entity work.system_axi_vdma_0_0_axi_vdma_genlock_mux_47
     port map (
      D(1) => data1,
      D(0) => \DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2\,
      \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\(2 downto 0) => \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\(2 downto 0),
      data2 => data2,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      prmry_reset2 => prmry_reset2
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.GREY_CODER_I\: entity work.\system_axi_vdma_0_0_axi_vdma_greycoder__parameterized0\
     port map (
      D(1 downto 0) => p_0_out(1 downto 0),
      Q(2 downto 0) => binary_frame_ptr(2 downto 0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0]\,
      O => \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0\,
      Q => binary_frame_ptr(0),
      R => prmry_reset2
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\,
      Q => binary_frame_ptr(1),
      R => prmry_reset2
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\,
      Q => binary_frame_ptr(2),
      R => prmry_reset2
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => Q(0),
      I1 => num_fstore_minus1(0),
      I2 => mstr_reverse_order,
      I3 => Q(1),
      O => raw_frame_ptr(1)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => num_fstore_minus1(0),
      I4 => mstr_reverse_order,
      O => raw_frame_ptr(2)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => Q(0),
      Q => \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0]\,
      R => prmry_reset2
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => raw_frame_ptr(1),
      Q => \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\,
      S => prmry_reset2
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => raw_frame_ptr(2),
      Q => \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\,
      R => prmry_reset2
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2\,
      Q => ds_binary_frame_ptr(0),
      R => prmry_reset2
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => data1,
      Q => ds_binary_frame_ptr(1),
      R => prmry_reset2
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.ds_mstr_reverse_order_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => data2,
      Q => ds_mstr_reverse_order_d1,
      S => prmry_reset2
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mstr_reverse_order_d2,
      O => \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_0_out(0),
      Q => \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\(0),
      R => prmry_reset2
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_0_out(1),
      Q => \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\(1),
      R => prmry_reset2
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1_n_0\,
      Q => \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\(2),
      R => prmry_reset2
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mstr_reverse_order,
      Q => mstr_reverse_order_d1,
      S => prmry_reset2
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d2_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mstr_reverse_order_d1,
      Q => mstr_reverse_order_d2,
      S => prmry_reset2
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA6AFFFF"
    )
        port map (
      I0 => mstr_reverse_order,
      I1 => p_75_out(0),
      I2 => E(0),
      I3 => \^dynamic_genlock_for_slave.mstr_reverse_order_reg_0\,
      I4 => mm2s_prmry_resetn,
      I5 => p_74_out,
      O => \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\,
      Q => mstr_reverse_order,
      R => '0'
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => E(0),
      Q => p_49_out,
      R => prmry_reset2
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ds_binary_frame_ptr(0),
      I1 => mm2s_prmry_resetn,
      I2 => num_fstore_minus1(0),
      O => \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4000000"
    )
        port map (
      I0 => ds_binary_frame_ptr(0),
      I1 => ds_mstr_reverse_order_d1,
      I2 => ds_binary_frame_ptr(1),
      I3 => mm2s_prmry_resetn,
      I4 => num_fstore_minus1(0),
      O => \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => ds_mstr_reverse_order_d1,
      I1 => ds_binary_frame_ptr(1),
      I2 => ds_binary_frame_ptr(0),
      I3 => mm2s_prmry_resetn,
      I4 => num_fstore_minus1(0),
      O => \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1_n_0\,
      Q => D(0),
      R => '0'
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0\,
      Q => D(1),
      R => '0'
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0\,
      Q => D(2),
      R => '0'
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF6"
    )
        port map (
      I0 => Q(1),
      I1 => num_fstore_minus1(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(2),
      O => \^dynamic_genlock_for_slave.mstr_reverse_order_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_vdma_genlock_mngr__parameterized0\ is
  port (
    s2mm_valid_frame_sync : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    slv_frame_ref_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ptr_ref_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg\ : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\ : in STD_LOGIC;
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \num_fstore_minus1_reg[1]\ : in STD_LOGIC;
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg\ : in STD_LOGIC;
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_vdma_genlock_mngr__parameterized0\ : entity is "axi_vdma_genlock_mngr";
end \system_axi_vdma_0_0_axi_vdma_genlock_mngr__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_vdma_genlock_mngr__parameterized0\ is
  signal \DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I_n_2\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_10_n_0\ : STD_LOGIC;
  signal \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_7_n_0\ : STD_LOGIC;
  signal \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_9_n_0\ : STD_LOGIC;
  signal binary_frame_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data1 : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal dm_binary_frame_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dm_mstr_reverse_order_d1 : STD_LOGIC;
  signal mstr_reverse_order : STD_LOGIC;
  signal mstr_reverse_order_d1 : STD_LOGIC;
  signal mstr_reverse_order_d2 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal raw_frame_ptr : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^slv_frame_ref_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_10\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_9\ : label is "soft_lutpair88";
begin
  slv_frame_ref_out(2 downto 0) <= \^slv_frame_ref_out\(2 downto 0);
\DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I\: entity work.system_axi_vdma_0_0_axi_vdma_genlock_mux
     port map (
      D(1) => data1,
      D(0) => \DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I_n_2\,
      \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\(2 downto 0) => \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\(2 downto 0),
      SR(0) => SR(0),
      data2 => data2,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk
    );
\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I\: entity work.\system_axi_vdma_0_0_axi_vdma_greycoder__parameterized1\
     port map (
      D(1 downto 0) => p_0_out(1 downto 0),
      Q(2 downto 0) => binary_frame_ptr(2 downto 0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0]\,
      O => \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0\,
      Q => binary_frame_ptr(0),
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\,
      Q => binary_frame_ptr(1),
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\,
      Q => binary_frame_ptr(2),
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[2]\(1),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[2]\(0),
      I2 => \num_fstore_minus1_reg[1]\,
      I3 => mstr_reverse_order,
      O => raw_frame_ptr(1)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[2]\(2),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[2]\(0),
      I2 => \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[2]\(1),
      I3 => \num_fstore_minus1_reg[1]\,
      I4 => mstr_reverse_order,
      O => raw_frame_ptr(2)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[2]\(0),
      Q => \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0]\,
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => raw_frame_ptr(1),
      Q => \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\,
      S => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => raw_frame_ptr(2),
      Q => \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\,
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I_n_2\,
      Q => dm_binary_frame_ptr(0),
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => data1,
      Q => dm_binary_frame_ptr(1),
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.dm_mstr_reverse_order_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => data2,
      Q => dm_mstr_reverse_order_d1,
      S => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mstr_reverse_order_d2,
      O => \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_0_out(0),
      Q => \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\(0),
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_0_out(1),
      Q => \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\(1),
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1_n_0\,
      Q => \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\(2),
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mstr_reverse_order,
      Q => mstr_reverse_order_d1,
      S => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_d2_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mstr_reverse_order_d1,
      Q => mstr_reverse_order_d2,
      S => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA69FFFF"
    )
        port map (
      I0 => mstr_reverse_order,
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[2]\(1),
      I2 => \num_fstore_minus1_reg[1]\,
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[0]\,
      I4 => \out\,
      I5 => s2mm_dmasr(0),
      O => \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0\,
      Q => mstr_reverse_order,
      R => '0'
    );
\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => valid_frame_sync_d2,
      Q => s2mm_valid_frame_sync,
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dm_binary_frame_ptr(0),
      I1 => \out\,
      I2 => \num_fstore_minus1_reg[1]\,
      O => \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[0]_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2000000"
    )
        port map (
      I0 => dm_mstr_reverse_order_d1,
      I1 => dm_binary_frame_ptr(0),
      I2 => dm_binary_frame_ptr(1),
      I3 => \out\,
      I4 => \num_fstore_minus1_reg[1]\,
      O => \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[1]_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => dm_binary_frame_ptr(1),
      I1 => dm_binary_frame_ptr(0),
      I2 => dm_mstr_reverse_order_d1,
      I3 => \out\,
      I4 => \num_fstore_minus1_reg[1]\,
      O => \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[3]_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[0]_i_1_n_0\,
      Q => \^slv_frame_ref_out\(0),
      R => '0'
    );
\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[1]_i_1_n_0\,
      Q => \^slv_frame_ref_out\(1),
      R => '0'
    );
\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[3]_i_1_n_0\,
      Q => \^slv_frame_ref_out\(2),
      R => '0'
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0FCCCCAA0FAA0F"
    )
        port map (
      I0 => Q(0),
      I1 => \ptr_ref_i_reg[4]\(0),
      I2 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_2_n_0\,
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg\,
      I4 => s2mm_dmacr(0),
      I5 => valid_frame_sync_d2,
      O => D(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6067666667676666"
    )
        port map (
      I0 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(0),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0\,
      I2 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\,
      I3 => s2mm_dmacr(1),
      I4 => valid_frame_sync_d2,
      I5 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_3_n_0\,
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_2_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^slv_frame_ref_out\(0),
      I1 => \^slv_frame_ref_out\(2),
      I2 => \^slv_frame_ref_out\(1),
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_3_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0FCCCCAA0FAA0F"
    )
        port map (
      I0 => Q(1),
      I1 => \ptr_ref_i_reg[4]\(1),
      I2 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2_n_0\,
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg\,
      I4 => s2mm_dmacr(0),
      I5 => valid_frame_sync_d2,
      O => D(1)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFAEBEBFFEB"
    )
        port map (
      I0 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_3_n_0\,
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(0),
      I2 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(1),
      I3 => valid_frame_sync_d2,
      I4 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\,
      I5 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0\,
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0FCCCCAA0FAA0F"
    )
        port map (
      I0 => Q(2),
      I1 => \ptr_ref_i_reg[4]\(2),
      I2 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_2_n_0\,
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg\,
      I4 => s2mm_dmacr(0),
      I5 => valid_frame_sync_d2,
      O => D(2)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAFEABF"
    )
        port map (
      I0 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_3_n_0\,
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(0),
      I2 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(1),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(2),
      I4 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0\,
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_2_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005D5D555D"
    )
        port map (
      I0 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\,
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_7_n_0\,
      I2 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_4_n_0\,
      I3 => \num_fstore_minus1_reg[1]\,
      I4 => \^slv_frame_ref_out\(1),
      I5 => \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg\,
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_3_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \num_fstore_minus1_reg[1]\,
      I1 => \^slv_frame_ref_out\(1),
      I2 => \^slv_frame_ref_out\(0),
      I3 => \^slv_frame_ref_out\(2),
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_4_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0FCCCCAA0FAA0F"
    )
        port map (
      I0 => Q(3),
      I1 => \ptr_ref_i_reg[4]\(3),
      I2 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[3]_i_2_n_0\,
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg\,
      I4 => s2mm_dmacr(0),
      I5 => valid_frame_sync_d2,
      O => D(3)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B487474747474747"
    )
        port map (
      I0 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(4),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0\,
      I2 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(3),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(0),
      I4 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(1),
      I5 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(2),
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[3]_i_2_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^slv_frame_ref_out\(0),
      I1 => \^slv_frame_ref_out\(1),
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_10_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0FCCCCAA0FAA0F"
    )
        port map (
      I0 => Q(4),
      I1 => \ptr_ref_i_reg[4]\(4),
      I2 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_4_n_0\,
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg\,
      I4 => s2mm_dmacr(0),
      I5 => valid_frame_sync_d2,
      O => D(4)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C333933333333333"
    )
        port map (
      I0 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0\,
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(4),
      I2 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(2),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(1),
      I4 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(0),
      I5 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(3),
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_4_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAA20"
    )
        port map (
      I0 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_7_n_0\,
      I1 => \num_fstore_minus1_reg[1]\,
      I2 => \^slv_frame_ref_out\(1),
      I3 => \^slv_frame_ref_out\(0),
      I4 => \^slv_frame_ref_out\(2),
      I5 => \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg\,
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1220000000000001"
    )
        port map (
      I0 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(2),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_9_n_0\,
      I2 => \^slv_frame_ref_out\(2),
      I3 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_10_n_0\,
      I4 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(3),
      I5 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(4),
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_7_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F69F"
    )
        port map (
      I0 => \^slv_frame_ref_out\(1),
      I1 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(1),
      I2 => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(0),
      I3 => \^slv_frame_ref_out\(0),
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_lite_if is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\ : out STD_LOGIC;
    p_15_out : out STD_LOGIC;
    \dmacr_i_reg[1]\ : out STD_LOGIC;
    p_14_out : out STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    prmtr_updt_complete_i_reg : out STD_LOGIC;
    prmtr_updt_complete_i_reg_0 : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg\ : out STD_LOGIC;
    lsize_err_reg : out STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    dly_irq_reg_0 : out STD_LOGIC;
    lsize_more_err_reg : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_axi2ip_wrce : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    prmry_reset2_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    p_75_out : in STD_LOGIC_VECTOR ( 17 downto 0 );
    mm2s_prmry_resetn : in STD_LOGIC;
    stop : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\ : in STD_LOGIC;
    \reg_module_hsize_reg[0]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \reg_module_hsize_reg[4]\ : in STD_LOGIC;
    \reg_module_hsize_reg[5]\ : in STD_LOGIC;
    \reg_module_hsize_reg[6]\ : in STD_LOGIC;
    \reg_module_hsize_reg[12]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \reg_module_hsize_reg[14]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_74_out : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    ioc_irq_reg_1 : in STD_LOGIC;
    dly_irq_reg_1 : in STD_LOGIC;
    err_irq_reg : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_irqdelay_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\ : in STD_LOGIC;
    s2mm_prmry_resetn : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s2mm_soft_reset : in STD_LOGIC;
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_irqdelay_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dma_interr_reg_2 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg_0\ : in STD_LOGIC;
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lsize_err_reg_0 : in STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ : in STD_LOGIC;
    ioc_irq_reg_2 : in STD_LOGIC;
    dly_irq_reg_2 : in STD_LOGIC;
    err_irq_reg_0 : in STD_LOGIC;
    lsize_more_err_reg_0 : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    ch1_dly_irq_set : in STD_LOGIC;
    s2mm_dma_interr_set_minus_frame_errors : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late : in STD_LOGIC;
    fsize_mismatch_err : in STD_LOGIC;
    lsize_mismatch_err : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    lsize_more_mismatch_err : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_lite_if : entity is "axi_vdma_lite_if";
end system_axi_vdma_0_0_axi_vdma_lite_if;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_lite_if is
  signal \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2_n_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\ : STD_LOGIC;
  signal arvalid : STD_LOGIC;
  signal awaddr : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal awvalid : STD_LOGIC;
  signal axi2ip_rdaddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg : string;
  attribute async_reg of axi2ip_rdaddr_captured_mm2s_cdc_tig : signal is "true";
  signal \axi2ip_rdaddr_captured_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[7]\ : STD_LOGIC;
  signal axi2ip_rdaddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_rdaddr_captured_s2mm_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal axi2ip_wraddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_mm2s_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_s2mm_cdc_tig : signal is "true";
  signal bvalid_out_i_i_1_n_0 : STD_LOGIC;
  signal ip2axi_rddata_captured : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ip2axi_rddata_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_mm2s_cdc_tig : signal is "true";
  signal ip2axi_rddata_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_s2mm_cdc_tig : signal is "true";
  signal \ip2axi_rddata_int_inferred_i_33__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_33_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_34__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_34_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_35__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_36__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_36_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_37__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_37_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_38__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_38_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_39__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_39_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_40__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_40_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_41__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_41_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_42__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_42_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_43__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_43_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_44__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_44_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_45__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_45_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_46__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_46_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_47__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_47_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_48__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_48_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_49__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_49_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_50__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_50_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_51__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_52__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_53__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_54__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_54_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_55__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_55_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_56__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_56_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_57__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_57_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_58__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_58_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_59__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_60__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_61__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_62__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_63__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_64__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_65__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_65_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_66__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_67__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_67_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_68__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_69__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_69_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_70__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_71__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_72__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_73__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_74__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_74_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_75__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_76__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_77__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_77_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_78__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_79__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_80__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_81__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_82__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_83__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_84__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_85__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_86_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_87_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_88_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_89_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_90_n_0 : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started_i_1_n_0 : STD_LOGIC;
  signal mm2s_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of mm2s_axi2ip_wrdata_cdc_tig : signal is "true";
  signal mm2s_ip2axi_rddata_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_4_in : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal prepare_wrce : STD_LOGIC;
  signal prepare_wrce_d1 : STD_LOGIC;
  signal prepare_wrce_pulse_lite_d6 : STD_LOGIC;
  signal read_has_started_i : STD_LOGIC;
  signal read_has_started_i_i_1_n_0 : STD_LOGIC;
  signal s2mm_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s2mm_axi2ip_wrdata_cdc_tig : signal is "true";
  signal s2mm_ip2axi_rddata_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^s_axi_lite_rvalid\ : STD_LOGIC;
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal sig_arvalid_arrived_d1 : STD_LOGIC;
  signal sig_arvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal sig_arvalid_arrived_d4 : STD_LOGIC;
  signal \sig_arvalid_detected__0\ : STD_LOGIC;
  signal sig_awvalid_arrived_d1 : STD_LOGIC;
  signal sig_awvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal \sig_awvalid_detected__0\ : STD_LOGIC;
  signal wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal write_has_started : STD_LOGIC;
  signal write_has_started_i_1_n_0 : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4\ : label is "soft_lutpair10";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1\ : label is "soft_lutpair11";
  attribute srl_name : string;
  attribute srl_name of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6\ : label is "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 ";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1\ : label is "soft_lutpair11";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9]\ : label is "yes";
  attribute srl_name of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3\ : label is "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 ";
  attribute SOFT_HLUTNM of sig_arvalid_arrived_d1_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of sig_awvalid_arrived_d1_i_1 : label is "soft_lutpair12";
begin
  D(31 downto 0) <= mm2s_axi2ip_wrdata_cdc_tig(31 downto 0);
  \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\(31 downto 0) <= s2mm_axi2ip_wrdata_cdc_tig(31 downto 0);
  \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\ <= \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_0\;
  \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1\ <= \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\;
  \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\ <= \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\;
  \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\ <= \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\;
  \out\(1 downto 0) <= axi2ip_rdaddr_captured_mm2s_cdc_tig(3 downto 2);
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  s_axi_lite_rvalid <= \^s_axi_lite_rvalid\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized6\
     port map (
      D(10 downto 3) => mm2s_axi2ip_wrdata_cdc_tig(23 downto 16),
      D(2 downto 1) => mm2s_axi2ip_wrdata_cdc_tig(13 downto 12),
      D(0) => mm2s_axi2ip_wrdata_cdc_tig(0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(0) => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(0),
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\ => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\,
      SR(0) => SR(0),
      ch1_dly_irq_set => ch1_dly_irq_set,
      dly_irq_reg => dly_irq_reg,
      dly_irq_reg_0 => dly_irq_reg_1,
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]\,
      ioc_irq_reg => ioc_irq_reg,
      ioc_irq_reg_0 => ioc_irq_reg_1,
      lite_wr_addr_phase_finished_data_phase_started => lite_wr_addr_phase_finished_data_phase_started,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(8 downto 0) => mm2s_axi2ip_wrce(8 downto 0),
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\(5 downto 0) => axi2ip_wraddr_captured_mm2s_cdc_tig(7 downto 2),
      p_75_out(0) => p_75_out(0),
      prepare_wrce_d1 => prepare_wrce_d1,
      prmry_reset2 => prmry_reset2,
      prmtr_updt_complete_i_reg => prmtr_updt_complete_i_reg,
      s_axi_lite_aclk => s_axi_lite_aclk,
      stop => stop,
      wvalid => wvalid
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized7\
     port map (
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\ => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\(0) => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\(0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\ => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\,
      \GEN_FOR_FLUSH.fsize_err_reg\ => \GEN_FOR_FLUSH.fsize_err_reg\,
      \GEN_FOR_FLUSH.fsize_err_reg_0\ => \GEN_FOR_FLUSH.fsize_err_reg_0\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(20 downto 6) => s2mm_axi2ip_wrdata_cdc_tig(29 downto 15),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(5 downto 3) => s2mm_axi2ip_wrdata_cdc_tig(13 downto 11),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(2 downto 1) => s2mm_axi2ip_wrdata_cdc_tig(8 downto 7),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\(0) => s2mm_axi2ip_wrdata_cdc_tig(4),
      SR(0) => SR(0),
      ch2_dly_irq_set => ch2_dly_irq_set,
      dly_irq_reg => dly_irq_reg_0,
      dly_irq_reg_0 => dly_irq_reg_2,
      dma_interr_reg => dma_interr_reg,
      dma_interr_reg_0 => dma_interr_reg_0,
      dma_interr_reg_1 => dma_interr_reg_2,
      \dmacr_i_reg[1]\ => \dmacr_i_reg[1]\,
      fsize_mismatch_err => fsize_mismatch_err,
      ioc_irq_reg => ioc_irq_reg_0,
      ioc_irq_reg_0 => ioc_irq_reg_2,
      lite_wr_addr_phase_finished_data_phase_started => lite_wr_addr_phase_finished_data_phase_started,
      lsize_err_reg => lsize_err_reg,
      lsize_err_reg_0 => lsize_err_reg_0,
      lsize_mismatch_err => lsize_mismatch_err,
      lsize_more_err_reg => lsize_more_err_reg,
      lsize_more_err_reg_0 => lsize_more_err_reg_0,
      lsize_more_mismatch_err => lsize_more_mismatch_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 0) => axi2ip_wraddr_captured_s2mm_cdc_tig(7 downto 2),
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      prepare_wrce_d1 => prepare_wrce_d1,
      prmry_reset2_0 => prmry_reset2_0,
      prmtr_updt_complete_i_reg => prmtr_updt_complete_i_reg_0,
      s2mm_axi2ip_wrce(7 downto 0) => s2mm_axi2ip_wrce(7 downto 0),
      s2mm_dma_interr_set_minus_frame_errors => s2mm_dma_interr_set_minus_frame_errors,
      s2mm_dmacr(12 downto 7) => s2mm_dmacr(20 downto 15),
      s2mm_dmacr(6 downto 1) => s2mm_dmacr(12 downto 7),
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_fsize_more_or_sof_late => s2mm_fsize_more_or_sof_late,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      wvalid => wvalid
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.arready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d4,
      Q => \^s_axi_lite_arready\,
      R => SR(0)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_4_in(2),
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_4_in(3),
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_4_in(2),
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_4_in(3),
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(2),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(3),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(4),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(5),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(6),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(7),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(2),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(3),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(4),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(5),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(6),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(7),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(0),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(0),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(0)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(10),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(10),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(10)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(11),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(11),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(11)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(12),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(12),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(12)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(13),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(13),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(13)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(14),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(14),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(14)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(15),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(15),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(15)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(16),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(16),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(16)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(1),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(17),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(17),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(17)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(18),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(18),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(18)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(19),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(19),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(19)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(1),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(1),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(1),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(1)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(20),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(20),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(20)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(21),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(21),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(21)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(22),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(22),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(22)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(23),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(23),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(23)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(24),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(24),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(24)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(25),
      I2 => ip2axi_rddata_captured_s2mm_cdc_tig(25),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2_n_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      O => ip2axi_rddata_captured(25)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => p_4_in(3),
      I5 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\(1),
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(26),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(26),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(26)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(27),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(27),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(27)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(28),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(28),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(28)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => p_4_in(3),
      I5 => p_4_in(2),
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      I2 => ip2axi_rddata_captured_s2mm_cdc_tig(29),
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(29),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      O => ip2axi_rddata_captured(29)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(2),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(2),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(2)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      I2 => ip2axi_rddata_captured_s2mm_cdc_tig(30),
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(30),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      O => ip2axi_rddata_captured(30)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => p_4_in(3),
      I5 => p_4_in(2),
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"38AC"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03E3"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(31),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(31),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(31)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(3),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(3),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(3)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(4),
      I2 => ip2axi_rddata_captured_s2mm_cdc_tig(4),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2_n_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      O => ip2axi_rddata_captured(4)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => p_4_in(3),
      I5 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(4),
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(5),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(5),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(5)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      I2 => ip2axi_rddata_captured_s2mm_cdc_tig(6),
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(6),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      O => ip2axi_rddata_captured(6)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(7),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(7),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(7)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(8),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(8),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(8)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(1),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(9),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(9),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(9)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(0),
      Q => s_axi_lite_rdata(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(10),
      Q => s_axi_lite_rdata(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(11),
      Q => s_axi_lite_rdata(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(12),
      Q => s_axi_lite_rdata(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(13),
      Q => s_axi_lite_rdata(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(14),
      Q => s_axi_lite_rdata(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(15),
      Q => s_axi_lite_rdata(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(16),
      Q => s_axi_lite_rdata(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(17),
      Q => s_axi_lite_rdata(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(18),
      Q => s_axi_lite_rdata(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(19),
      Q => s_axi_lite_rdata(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(1),
      Q => s_axi_lite_rdata(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(20),
      Q => s_axi_lite_rdata(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(21),
      Q => s_axi_lite_rdata(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(22),
      Q => s_axi_lite_rdata(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(23),
      Q => s_axi_lite_rdata(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(24),
      Q => s_axi_lite_rdata(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(25),
      Q => s_axi_lite_rdata(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(26),
      Q => s_axi_lite_rdata(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(27),
      Q => s_axi_lite_rdata(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(28),
      Q => s_axi_lite_rdata(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(29),
      Q => s_axi_lite_rdata(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(2),
      Q => s_axi_lite_rdata(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(30),
      Q => s_axi_lite_rdata(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(31),
      Q => s_axi_lite_rdata(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(3),
      Q => s_axi_lite_rdata(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(4),
      Q => s_axi_lite_rdata(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(5),
      Q => s_axi_lite_rdata(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(6),
      Q => s_axi_lite_rdata(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(7),
      Q => s_axi_lite_rdata(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(8),
      Q => s_axi_lite_rdata(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(9),
      Q => s_axi_lite_rdata(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(0),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(10),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(11),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(12),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(13),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(14),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(15),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(16),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(17),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(18),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(19),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(1),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(20),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(21),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(22),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(23),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(24),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(25),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(26),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(27),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(28),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(29),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(2),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(30),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(31),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(3),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(4),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(5),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(6),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(7),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(8),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(9),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(0),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(10),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(11),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(12),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(13),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(14),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(15),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(16),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(17),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(18),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(19),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(1),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(20),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(21),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(22),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(23),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(24),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(25),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(26),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(27),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(28),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(29),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(2),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(30),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(31),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(3),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(4),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(5),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(6),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(7),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(8),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(9),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(0),
      Q => mm2s_axi2ip_wrdata_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(10),
      Q => mm2s_axi2ip_wrdata_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(11),
      Q => mm2s_axi2ip_wrdata_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(12),
      Q => mm2s_axi2ip_wrdata_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(13),
      Q => mm2s_axi2ip_wrdata_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(14),
      Q => mm2s_axi2ip_wrdata_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(15),
      Q => mm2s_axi2ip_wrdata_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(16),
      Q => mm2s_axi2ip_wrdata_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(17),
      Q => mm2s_axi2ip_wrdata_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(18),
      Q => mm2s_axi2ip_wrdata_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(19),
      Q => mm2s_axi2ip_wrdata_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(1),
      Q => mm2s_axi2ip_wrdata_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(20),
      Q => mm2s_axi2ip_wrdata_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(21),
      Q => mm2s_axi2ip_wrdata_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(22),
      Q => mm2s_axi2ip_wrdata_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(23),
      Q => mm2s_axi2ip_wrdata_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(24),
      Q => mm2s_axi2ip_wrdata_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(25),
      Q => mm2s_axi2ip_wrdata_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(26),
      Q => mm2s_axi2ip_wrdata_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(27),
      Q => mm2s_axi2ip_wrdata_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(28),
      Q => mm2s_axi2ip_wrdata_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(29),
      Q => mm2s_axi2ip_wrdata_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(2),
      Q => mm2s_axi2ip_wrdata_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(30),
      Q => mm2s_axi2ip_wrdata_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(31),
      Q => mm2s_axi2ip_wrdata_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(3),
      Q => mm2s_axi2ip_wrdata_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(4),
      Q => mm2s_axi2ip_wrdata_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(5),
      Q => mm2s_axi2ip_wrdata_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(6),
      Q => mm2s_axi2ip_wrdata_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(7),
      Q => mm2s_axi2ip_wrdata_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(8),
      Q => mm2s_axi2ip_wrdata_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(9),
      Q => mm2s_axi2ip_wrdata_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(0),
      Q => mm2s_ip2axi_rddata_d1(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(10),
      Q => mm2s_ip2axi_rddata_d1(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(11),
      Q => mm2s_ip2axi_rddata_d1(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(12),
      Q => mm2s_ip2axi_rddata_d1(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(13),
      Q => mm2s_ip2axi_rddata_d1(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(14),
      Q => mm2s_ip2axi_rddata_d1(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(15),
      Q => mm2s_ip2axi_rddata_d1(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(16),
      Q => mm2s_ip2axi_rddata_d1(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(17),
      Q => mm2s_ip2axi_rddata_d1(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(18),
      Q => mm2s_ip2axi_rddata_d1(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(19),
      Q => mm2s_ip2axi_rddata_d1(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(1),
      Q => mm2s_ip2axi_rddata_d1(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(20),
      Q => mm2s_ip2axi_rddata_d1(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(21),
      Q => mm2s_ip2axi_rddata_d1(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(22),
      Q => mm2s_ip2axi_rddata_d1(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(23),
      Q => mm2s_ip2axi_rddata_d1(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(24),
      Q => mm2s_ip2axi_rddata_d1(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(25),
      Q => mm2s_ip2axi_rddata_d1(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(26),
      Q => mm2s_ip2axi_rddata_d1(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(27),
      Q => mm2s_ip2axi_rddata_d1(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(28),
      Q => mm2s_ip2axi_rddata_d1(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(29),
      Q => mm2s_ip2axi_rddata_d1(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(2),
      Q => mm2s_ip2axi_rddata_d1(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(30),
      Q => mm2s_ip2axi_rddata_d1(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(31),
      Q => mm2s_ip2axi_rddata_d1(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(3),
      Q => mm2s_ip2axi_rddata_d1(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(4),
      Q => mm2s_ip2axi_rddata_d1(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(5),
      Q => mm2s_ip2axi_rddata_d1(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(6),
      Q => mm2s_ip2axi_rddata_d1(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(7),
      Q => mm2s_ip2axi_rddata_d1(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(8),
      Q => mm2s_ip2axi_rddata_d1(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(9),
      Q => mm2s_ip2axi_rddata_d1(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => wvalid,
      O => prepare_wrce
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce,
      Q => prepare_wrce_d1,
      R => SR(0)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1_n_0\,
      Q => prepare_wrce_pulse_lite_d6
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wvalid,
      I1 => lite_wr_addr_phase_finished_data_phase_started,
      I2 => prepare_wrce_d1,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_arready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_rready,
      I3 => \^s_axi_lite_rvalid\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\,
      Q => \^s_axi_lite_rvalid\,
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(0),
      Q => s2mm_axi2ip_wrdata_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(10),
      Q => s2mm_axi2ip_wrdata_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(11),
      Q => s2mm_axi2ip_wrdata_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(12),
      Q => s2mm_axi2ip_wrdata_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(13),
      Q => s2mm_axi2ip_wrdata_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(14),
      Q => s2mm_axi2ip_wrdata_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(15),
      Q => s2mm_axi2ip_wrdata_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(16),
      Q => s2mm_axi2ip_wrdata_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(17),
      Q => s2mm_axi2ip_wrdata_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(18),
      Q => s2mm_axi2ip_wrdata_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(19),
      Q => s2mm_axi2ip_wrdata_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(1),
      Q => s2mm_axi2ip_wrdata_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(20),
      Q => s2mm_axi2ip_wrdata_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(21),
      Q => s2mm_axi2ip_wrdata_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(22),
      Q => s2mm_axi2ip_wrdata_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(23),
      Q => s2mm_axi2ip_wrdata_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(24),
      Q => s2mm_axi2ip_wrdata_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(25),
      Q => s2mm_axi2ip_wrdata_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(26),
      Q => s2mm_axi2ip_wrdata_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(27),
      Q => s2mm_axi2ip_wrdata_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(28),
      Q => s2mm_axi2ip_wrdata_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(29),
      Q => s2mm_axi2ip_wrdata_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(2),
      Q => s2mm_axi2ip_wrdata_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(30),
      Q => s2mm_axi2ip_wrdata_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(31),
      Q => s2mm_axi2ip_wrdata_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(3),
      Q => s2mm_axi2ip_wrdata_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(4),
      Q => s2mm_axi2ip_wrdata_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(5),
      Q => s2mm_axi2ip_wrdata_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(6),
      Q => s2mm_axi2ip_wrdata_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(7),
      Q => s2mm_axi2ip_wrdata_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(8),
      Q => s2mm_axi2ip_wrdata_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(9),
      Q => s2mm_axi2ip_wrdata_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(0),
      Q => s2mm_ip2axi_rddata_d1(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(10),
      Q => s2mm_ip2axi_rddata_d1(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(11),
      Q => s2mm_ip2axi_rddata_d1(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(12),
      Q => s2mm_ip2axi_rddata_d1(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(13),
      Q => s2mm_ip2axi_rddata_d1(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(14),
      Q => s2mm_ip2axi_rddata_d1(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(15),
      Q => s2mm_ip2axi_rddata_d1(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(16),
      Q => s2mm_ip2axi_rddata_d1(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(17),
      Q => s2mm_ip2axi_rddata_d1(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(18),
      Q => s2mm_ip2axi_rddata_d1(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(19),
      Q => s2mm_ip2axi_rddata_d1(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(1),
      Q => s2mm_ip2axi_rddata_d1(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(20),
      Q => s2mm_ip2axi_rddata_d1(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(21),
      Q => s2mm_ip2axi_rddata_d1(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(22),
      Q => s2mm_ip2axi_rddata_d1(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(23),
      Q => s2mm_ip2axi_rddata_d1(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(24),
      Q => s2mm_ip2axi_rddata_d1(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(25),
      Q => s2mm_ip2axi_rddata_d1(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(26),
      Q => s2mm_ip2axi_rddata_d1(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(27),
      Q => s2mm_ip2axi_rddata_d1(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(28),
      Q => s2mm_ip2axi_rddata_d1(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(29),
      Q => s2mm_ip2axi_rddata_d1(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(2),
      Q => s2mm_ip2axi_rddata_d1(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(30),
      Q => s2mm_ip2axi_rddata_d1(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(31),
      Q => s2mm_ip2axi_rddata_d1(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(3),
      Q => s2mm_ip2axi_rddata_d1(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(4),
      Q => s2mm_ip2axi_rddata_d1(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(5),
      Q => s2mm_ip2axi_rddata_d1(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(6),
      Q => s2mm_ip2axi_rddata_d1(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(7),
      Q => s2mm_ip2axi_rddata_d1(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(8),
      Q => s2mm_ip2axi_rddata_d1(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(9),
      Q => s2mm_ip2axi_rddata_d1(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => sig_arvalid_arrived_d1,
      Q => sig_arvalid_arrived_d4
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.wready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce_pulse_lite_d6,
      Q => \^s_axi_lite_wready\,
      R => SR(0)
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => \p_2_in__0\(0),
      R => SR(0)
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => \p_2_in__0\(1),
      R => SR(0)
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => \p_2_in__0\(2),
      R => SR(0)
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => \p_2_in__0\(3),
      R => SR(0)
    );
\araddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => \p_2_in__0\(4),
      R => SR(0)
    );
\araddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => \p_2_in__0\(5),
      R => SR(0)
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => SR(0)
    );
\awaddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(0),
      Q => awaddr(2),
      R => SR(0)
    );
\awaddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(1),
      Q => awaddr(3),
      R => SR(0)
    );
\awaddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(2),
      Q => awaddr(4),
      R => SR(0)
    );
\awaddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(3),
      Q => awaddr(5),
      R => SR(0)
    );
\awaddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(4),
      Q => awaddr(6),
      R => SR(0)
    );
\awaddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(5),
      Q => awaddr(7),
      R => SR(0)
    );
awready_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \sig_awvalid_detected__0\,
      Q => \^s_axi_lite_awready\,
      R => SR(0)
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(0),
      Q => p_4_in(2),
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(1),
      Q => p_4_in(3),
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(2),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(3),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(4),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(5),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(2),
      Q => axi2ip_wraddr_captured(2),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(3),
      Q => axi2ip_wraddr_captured(3),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(4),
      Q => axi2ip_wraddr_captured(4),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(5),
      Q => axi2ip_wraddr_captured(5),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(6),
      Q => axi2ip_wraddr_captured(6),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(7),
      Q => axi2ip_wraddr_captured(7),
      R => SR(0)
    );
bvalid_out_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_wready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_bready,
      I3 => \^s_axi_lite_bvalid\,
      O => bvalid_out_i_i_1_n_0
    );
bvalid_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => bvalid_out_i_i_1_n_0,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
ip2axi_rddata_int_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(17),
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(23),
      O => in0(23)
    );
ip2axi_rddata_int_inferred_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_44_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(8),
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(14),
      O => in0(14)
    );
\ip2axi_rddata_int_inferred_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_44__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(22),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(22),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(22)
    );
ip2axi_rddata_int_inferred_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_45_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(7),
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(13),
      O => in0(13)
    );
\ip2axi_rddata_int_inferred_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_45__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(21),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(21),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(21)
    );
ip2axi_rddata_int_inferred_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_46_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(6),
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(12),
      O => in0(12)
    );
\ip2axi_rddata_int_inferred_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_46__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(20),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(20),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(20)
    );
ip2axi_rddata_int_inferred_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_47_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(5),
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(11),
      O => in0(11)
    );
\ip2axi_rddata_int_inferred_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_47__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(19),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(19),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(19)
    );
ip2axi_rddata_int_inferred_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_48_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(4),
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(10),
      O => in0(10)
    );
\ip2axi_rddata_int_inferred_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_48__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(18),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(18),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(18)
    );
ip2axi_rddata_int_inferred_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_49_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(3),
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(9),
      O => in0(9)
    );
\ip2axi_rddata_int_inferred_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_49__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(17),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(17),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(17)
    );
ip2axi_rddata_int_inferred_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_50_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(2),
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(8),
      O => in0(8)
    );
\ip2axi_rddata_int_inferred_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_50__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(16),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(16),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(16)
    );
ip2axi_rddata_int_inferred_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_0\,
      I1 => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\,
      I2 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(7),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(7),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => in0(7)
    );
\ip2axi_rddata_int_inferred_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_51__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_52__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(15),
      I3 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(15)
    );
ip2axi_rddata_int_inferred_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_54_n_0,
      I1 => ip2axi_rddata_int_inferred_i_55_n_0,
      I2 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(6),
      O => in0(6)
    );
\ip2axi_rddata_int_inferred_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_53__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_54__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(14),
      I3 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(14)
    );
ip2axi_rddata_int_inferred_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_56_n_0,
      I1 => ip2axi_rddata_int_inferred_i_57_n_0,
      I2 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(5),
      O => in0(5)
    );
\ip2axi_rddata_int_inferred_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_55__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_56__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(13),
      I3 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(13)
    );
\ip2axi_rddata_int_inferred_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(31),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(31),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(31)
    );
ip2axi_rddata_int_inferred_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_36_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(16),
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(22),
      O => in0(22)
    );
ip2axi_rddata_int_inferred_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_58_n_0,
      I1 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_0\,
      I2 => \reg_module_hsize_reg[12]\,
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(4),
      O => in0(4)
    );
\ip2axi_rddata_int_inferred_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I1 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(12),
      I2 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(12),
      I4 => \ip2axi_rddata_int_inferred_i_57__0_n_0\,
      I5 => \ip2axi_rddata_int_inferred_i_58__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(12)
    );
\ip2axi_rddata_int_inferred_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I1 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(11),
      I2 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(11),
      I4 => \ip2axi_rddata_int_inferred_i_59__0_n_0\,
      I5 => \ip2axi_rddata_int_inferred_i_60__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(11)
    );
\ip2axi_rddata_int_inferred_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_61__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_62__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(10),
      I3 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(10)
    );
\ip2axi_rddata_int_inferred_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_63__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_64__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(9),
      I3 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(9)
    );
\ip2axi_rddata_int_inferred_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I1 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(8),
      I2 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(8),
      I4 => \ip2axi_rddata_int_inferred_i_65__0_n_0\,
      I5 => \ip2axi_rddata_int_inferred_i_66__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(8)
    );
\ip2axi_rddata_int_inferred_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I1 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(7),
      I2 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(7),
      I4 => \ip2axi_rddata_int_inferred_i_67__0_n_0\,
      I5 => \ip2axi_rddata_int_inferred_i_68__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(7)
    );
ip2axi_rddata_int_inferred_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_65_n_0,
      I1 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_0\,
      I2 => \reg_module_hsize_reg[6]\,
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(3),
      O => in0(3)
    );
\ip2axi_rddata_int_inferred_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I1 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(6),
      I2 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(6),
      I4 => \ip2axi_rddata_int_inferred_i_69__0_n_0\,
      I5 => \ip2axi_rddata_int_inferred_i_70__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(6)
    );
ip2axi_rddata_int_inferred_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_67_n_0,
      I1 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_0\,
      I2 => \reg_module_hsize_reg[5]\,
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(2),
      O => in0(2)
    );
\ip2axi_rddata_int_inferred_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I1 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(5),
      I2 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(5),
      I4 => \ip2axi_rddata_int_inferred_i_71__0_n_0\,
      I5 => \ip2axi_rddata_int_inferred_i_72__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(5)
    );
ip2axi_rddata_int_inferred_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_69_n_0,
      I1 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_0\,
      I2 => \reg_module_hsize_reg[4]\,
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(1),
      O => in0(1)
    );
\ip2axi_rddata_int_inferred_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I1 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(4),
      I2 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(4),
      I4 => \ip2axi_rddata_int_inferred_i_73__0_n_0\,
      I5 => \ip2axi_rddata_int_inferred_i_74__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(4)
    );
\ip2axi_rddata_int_inferred_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I1 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(3),
      I2 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(3),
      I4 => \ip2axi_rddata_int_inferred_i_75__0_n_0\,
      I5 => \ip2axi_rddata_int_inferred_i_76__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(3)
    );
\ip2axi_rddata_int_inferred_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_36__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(30),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(30),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(30)
    );
ip2axi_rddata_int_inferred_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_37_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(15),
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(21),
      O => in0(21)
    );
\ip2axi_rddata_int_inferred_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I1 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(2),
      I2 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(2),
      I4 => \ip2axi_rddata_int_inferred_i_77__0_n_0\,
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(2)
    );
\ip2axi_rddata_int_inferred_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I1 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(1),
      I2 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(1),
      I4 => \ip2axi_rddata_int_inferred_i_79__0_n_0\,
      I5 => \ip2axi_rddata_int_inferred_i_80__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(1)
    );
ip2axi_rddata_int_inferred_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_74_n_0,
      I1 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_0\,
      I2 => \reg_module_hsize_reg[0]\,
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(0),
      O => in0(0)
    );
\ip2axi_rddata_int_inferred_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_81__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_82__0_n_0\,
      I2 => \ip2axi_rddata_int_inferred_i_83__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(0)
    );
ip2axi_rddata_int_inferred_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(17),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => ch1_irqdelay_status(7),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(23),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_33_n_0
    );
\ip2axi_rddata_int_inferred_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => ch2_irqdelay_status(7),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(31),
      I4 => s2mm_dmacr(22),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_33__0_n_0\
    );
ip2axi_rddata_int_inferred_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => ip2axi_rddata_int_inferred_i_34_n_0
    );
\ip2axi_rddata_int_inferred_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => \ip2axi_rddata_int_inferred_i_34__0_n_0\
    );
ip2axi_rddata_int_inferred_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\
    );
\ip2axi_rddata_int_inferred_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      O => \ip2axi_rddata_int_inferred_i_35__0_n_0\
    );
ip2axi_rddata_int_inferred_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(16),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => ch1_irqdelay_status(6),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(22),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_36_n_0
    );
\ip2axi_rddata_int_inferred_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => ch2_irqdelay_status(6),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(30),
      I4 => s2mm_dmacr(21),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_36__0_n_0\
    );
ip2axi_rddata_int_inferred_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(15),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => ch1_irqdelay_status(5),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(21),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_37_n_0
    );
\ip2axi_rddata_int_inferred_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => ch2_irqdelay_status(5),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(29),
      I4 => s2mm_dmacr(20),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_37__0_n_0\
    );
ip2axi_rddata_int_inferred_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(14),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => ch1_irqdelay_status(4),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(20),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_38_n_0
    );
\ip2axi_rddata_int_inferred_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => ch2_irqdelay_status(4),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(28),
      I4 => s2mm_dmacr(19),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_38__0_n_0\
    );
ip2axi_rddata_int_inferred_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(13),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => ch1_irqdelay_status(3),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(19),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_39_n_0
    );
\ip2axi_rddata_int_inferred_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => ch2_irqdelay_status(3),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(27),
      I4 => s2mm_dmacr(18),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_39__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_37__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(29),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(29),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(29)
    );
ip2axi_rddata_int_inferred_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_38_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(14),
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(20),
      O => in0(20)
    );
ip2axi_rddata_int_inferred_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(12),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => ch1_irqdelay_status(2),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(18),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_40_n_0
    );
\ip2axi_rddata_int_inferred_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => ch2_irqdelay_status(2),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(26),
      I4 => s2mm_dmacr(17),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_40__0_n_0\
    );
ip2axi_rddata_int_inferred_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(11),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => ch1_irqdelay_status(1),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(17),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_41_n_0
    );
\ip2axi_rddata_int_inferred_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => ch2_irqdelay_status(1),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(25),
      I4 => s2mm_dmacr(16),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_41__0_n_0\
    );
ip2axi_rddata_int_inferred_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(10),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => ch1_irqdelay_status(0),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(16),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_42_n_0
    );
\ip2axi_rddata_int_inferred_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => ch2_irqdelay_status(0),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(24),
      I4 => s2mm_dmacr(15),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_42__0_n_0\
    );
ip2axi_rddata_int_inferred_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(9),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(7),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(15),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_43_n_0
    );
\ip2axi_rddata_int_inferred_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(7),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(23),
      I4 => s2mm_dmacr(14),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_43__0_n_0\
    );
ip2axi_rddata_int_inferred_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(8),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(6),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(14),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_44_n_0
    );
\ip2axi_rddata_int_inferred_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(6),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(22),
      I4 => s2mm_dmacr(13),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_44__0_n_0\
    );
ip2axi_rddata_int_inferred_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(7),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(5),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(13),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_45_n_0
    );
\ip2axi_rddata_int_inferred_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(5),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(21),
      I4 => s2mm_dmacr(12),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_45__0_n_0\
    );
ip2axi_rddata_int_inferred_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(6),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(4),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(12),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_46_n_0
    );
\ip2axi_rddata_int_inferred_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(4),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(20),
      I4 => s2mm_dmacr(11),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_46__0_n_0\
    );
ip2axi_rddata_int_inferred_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(5),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(3),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(11),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_47_n_0
    );
\ip2axi_rddata_int_inferred_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(3),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(19),
      I4 => s2mm_dmacr(10),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_47__0_n_0\
    );
ip2axi_rddata_int_inferred_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(4),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(2),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(10),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_48_n_0
    );
\ip2axi_rddata_int_inferred_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(2),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(18),
      I4 => s2mm_dmacr(9),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_48__0_n_0\
    );
ip2axi_rddata_int_inferred_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(3),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(1),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(9),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_49_n_0
    );
\ip2axi_rddata_int_inferred_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(1),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(17),
      I4 => s2mm_dmacr(8),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_49__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_38__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(28),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(28),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(28)
    );
ip2axi_rddata_int_inferred_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_39_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(13),
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(19),
      O => in0(19)
    );
ip2axi_rddata_int_inferred_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(2),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(0),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(8),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_50_n_0
    );
\ip2axi_rddata_int_inferred_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(0),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(16),
      I4 => s2mm_dmacr(7),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_50__0_n_0\
    );
ip2axi_rddata_int_inferred_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_0\
    );
\ip2axi_rddata_int_inferred_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => lsize_more_err_reg_0,
      I2 => ip2axi_rddata_int_inferred_i_87_n_0,
      I3 => \reg_module_hsize_reg[15]\(15),
      I4 => s2mm_dmacr(6),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_51__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_88_n_0,
      I1 => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(15),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(15),
      I5 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_52__0_n_0\
    );
ip2axi_rddata_int_inferred_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\
    );
\ip2axi_rddata_int_inferred_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => err_irq_reg_0,
      I2 => ip2axi_rddata_int_inferred_i_87_n_0,
      I3 => \reg_module_hsize_reg[15]\(14),
      I4 => \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(7),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_53__0_n_0\
    );
ip2axi_rddata_int_inferred_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(4),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => err_irq_reg,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(6),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_54_n_0
    );
\ip2axi_rddata_int_inferred_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_88_n_0,
      I1 => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(14),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(14),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(14),
      I5 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_54__0_n_0\
    );
ip2axi_rddata_int_inferred_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8288808A0208000"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(1),
      I4 => \reg_module_hsize_reg[14]\(1),
      I5 => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\(1),
      O => ip2axi_rddata_int_inferred_i_55_n_0
    );
\ip2axi_rddata_int_inferred_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => dly_irq_reg_2,
      I2 => ip2axi_rddata_int_inferred_i_87_n_0,
      I3 => \reg_module_hsize_reg[15]\(13),
      I4 => \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(6),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_55__0_n_0\
    );
ip2axi_rddata_int_inferred_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(3),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => dly_irq_reg_1,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(5),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_56_n_0
    );
\ip2axi_rddata_int_inferred_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_88_n_0,
      I1 => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(13),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(13),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(13),
      I5 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_56__0_n_0\
    );
ip2axi_rddata_int_inferred_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8288808A0208000"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(0),
      I4 => \reg_module_hsize_reg[14]\(0),
      I5 => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\(0),
      O => ip2axi_rddata_int_inferred_i_57_n_0
    );
\ip2axi_rddata_int_inferred_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => ioc_irq_reg_2,
      I2 => ip2axi_rddata_int_inferred_i_89_n_0,
      I3 => \reg_module_vsize_reg[12]\(12),
      I4 => \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(5),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_57__0_n_0\
    );
ip2axi_rddata_int_inferred_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(2),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => ioc_irq_reg_1,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(4),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_58_n_0
    );
\ip2axi_rddata_int_inferred_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_87_n_0,
      I1 => \reg_module_hsize_reg[15]\(12),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(12),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(12),
      I5 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_58__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\,
      I2 => ip2axi_rddata_int_inferred_i_89_n_0,
      I3 => \reg_module_vsize_reg[12]\(11),
      I4 => \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(4),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_59__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_39__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(27),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(27),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(27)
    );
ip2axi_rddata_int_inferred_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_40_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(12),
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(18),
      O => in0(18)
    );
\ip2axi_rddata_int_inferred_i_60__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_87_n_0,
      I1 => \reg_module_hsize_reg[15]\(11),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(11),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(11),
      I5 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_60__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_86_n_0,
      I1 => \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(3),
      I2 => ip2axi_rddata_int_inferred_i_89_n_0,
      I3 => \reg_module_vsize_reg[12]\(10),
      I4 => \reg_module_hsize_reg[15]\(10),
      I5 => ip2axi_rddata_int_inferred_i_87_n_0,
      O => \ip2axi_rddata_int_inferred_i_61__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_88_n_0,
      I1 => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(10),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(10),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(10),
      I5 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_62__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_63__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_86_n_0,
      I1 => \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(2),
      I2 => ip2axi_rddata_int_inferred_i_89_n_0,
      I3 => \reg_module_vsize_reg[12]\(9),
      I4 => \reg_module_hsize_reg[15]\(9),
      I5 => ip2axi_rddata_int_inferred_i_87_n_0,
      O => \ip2axi_rddata_int_inferred_i_63__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_88_n_0,
      I1 => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(9),
      I2 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(9),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(9),
      I5 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_64__0_n_0\
    );
ip2axi_rddata_int_inferred_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(1),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => dma_decerr_reg,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(3),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_65_n_0
    );
\ip2axi_rddata_int_inferred_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => lsize_err_reg_0,
      I2 => ip2axi_rddata_int_inferred_i_89_n_0,
      I3 => \reg_module_vsize_reg[12]\(8),
      I4 => \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(1),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_65__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_87_n_0,
      I1 => \reg_module_hsize_reg[15]\(8),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(8),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(8),
      I5 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_66__0_n_0\
    );
ip2axi_rddata_int_inferred_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(0),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => dma_slverr_reg,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(2),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_67_n_0
    );
\ip2axi_rddata_int_inferred_i_67__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => \GEN_FOR_FLUSH.fsize_err_reg_0\,
      I2 => ip2axi_rddata_int_inferred_i_89_n_0,
      I3 => \reg_module_vsize_reg[12]\(7),
      I4 => \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(0),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_67__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_87_n_0,
      I1 => \reg_module_hsize_reg[15]\(7),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(7),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(7),
      I5 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_68__0_n_0\
    );
ip2axi_rddata_int_inferred_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(1),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => dma_interr_reg_1,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(1),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_69_n_0
    );
\ip2axi_rddata_int_inferred_i_69__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => dma_decerr_reg_0,
      I2 => ip2axi_rddata_int_inferred_i_89_n_0,
      I3 => \reg_module_vsize_reg[12]\(6),
      I4 => s2mm_dmacr(5),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_69__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_40__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(26),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(26),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(26)
    );
ip2axi_rddata_int_inferred_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(11),
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(17),
      O => in0(17)
    );
\ip2axi_rddata_int_inferred_i_70__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_87_n_0,
      I1 => \reg_module_hsize_reg[15]\(6),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(6),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(6),
      I5 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_70__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => dma_slverr_reg_0,
      I2 => ip2axi_rddata_int_inferred_i_89_n_0,
      I3 => \reg_module_vsize_reg[12]\(5),
      I4 => s2mm_dmacr(4),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_71__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_87_n_0,
      I1 => \reg_module_hsize_reg[15]\(5),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(5),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(5),
      I5 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_72__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => dma_interr_reg_2,
      I2 => ip2axi_rddata_int_inferred_i_89_n_0,
      I3 => \reg_module_vsize_reg[12]\(4),
      I4 => s2mm_dmacr(3),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_73__0_n_0\
    );
ip2axi_rddata_int_inferred_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\,
      I1 => p_75_out(0),
      I2 => ip2axi_rddata_int_inferred_i_77_n_0,
      I3 => p_74_out,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(0),
      I5 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      O => ip2axi_rddata_int_inferred_i_74_n_0
    );
\ip2axi_rddata_int_inferred_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_87_n_0,
      I1 => \reg_module_hsize_reg[15]\(4),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(4),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(4),
      I5 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_74__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_86_n_0,
      I1 => s2mm_dmacr(2),
      I2 => ip2axi_rddata_int_inferred_i_90_n_0,
      I3 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(3),
      I4 => \reg_module_vsize_reg[12]\(3),
      I5 => ip2axi_rddata_int_inferred_i_89_n_0,
      O => \ip2axi_rddata_int_inferred_i_75__0_n_0\
    );
ip2axi_rddata_int_inferred_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_1\
    );
\ip2axi_rddata_int_inferred_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_87_n_0,
      I1 => \reg_module_hsize_reg[15]\(3),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(3),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(3),
      I5 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_76__0_n_0\
    );
ip2axi_rddata_int_inferred_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_77_n_0
    );
\ip2axi_rddata_int_inferred_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_86_n_0,
      I1 => s2mm_soft_reset,
      I2 => ip2axi_rddata_int_inferred_i_90_n_0,
      I3 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(2),
      I4 => \reg_module_vsize_reg[12]\(2),
      I5 => ip2axi_rddata_int_inferred_i_89_n_0,
      O => \ip2axi_rddata_int_inferred_i_77__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_78__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_87_n_0,
      I1 => \reg_module_hsize_reg[15]\(2),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(2),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(2),
      I5 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_78__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_86_n_0,
      I1 => s2mm_dmacr(1),
      I2 => ip2axi_rddata_int_inferred_i_90_n_0,
      I3 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(1),
      I4 => \reg_module_vsize_reg[12]\(1),
      I5 => ip2axi_rddata_int_inferred_i_89_n_0,
      O => \ip2axi_rddata_int_inferred_i_79__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_41__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(25),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(25),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(25)
    );
ip2axi_rddata_int_inferred_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_42_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(10),
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(16),
      O => in0(16)
    );
\ip2axi_rddata_int_inferred_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_87_n_0,
      I1 => \reg_module_hsize_reg[15]\(1),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(1),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(1),
      I5 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_80__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_81__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_84__0_n_0\,
      I1 => s2mm_dmasr(0),
      I2 => ip2axi_rddata_int_inferred_i_90_n_0,
      I3 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(0),
      I4 => s2mm_dmacr(0),
      I5 => ip2axi_rddata_int_inferred_i_86_n_0,
      O => \ip2axi_rddata_int_inferred_i_81__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_82__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_89_n_0,
      I1 => \reg_module_vsize_reg[12]\(0),
      I2 => ip2axi_rddata_int_inferred_i_87_n_0,
      I3 => \reg_module_hsize_reg[15]\(0),
      I4 => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(0),
      I5 => ip2axi_rddata_int_inferred_i_88_n_0,
      O => \ip2axi_rddata_int_inferred_i_82__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_85__0_n_0\,
      I1 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(0),
      I2 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(0),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(0),
      I5 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_83__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      O => \ip2axi_rddata_int_inferred_i_84__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_85__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      O => \ip2axi_rddata_int_inferred_i_85__0_n_0\
    );
ip2axi_rddata_int_inferred_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => ip2axi_rddata_int_inferred_i_86_n_0
    );
ip2axi_rddata_int_inferred_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_87_n_0
    );
ip2axi_rddata_int_inferred_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_88_n_0
    );
ip2axi_rddata_int_inferred_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_89_n_0
    );
\ip2axi_rddata_int_inferred_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_42__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(24),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(24),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(24)
    );
ip2axi_rddata_int_inferred_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_43_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(9),
      I3 => \^gen_lite_is_async.gen_async_lite_access.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(15),
      O => in0(15)
    );
ip2axi_rddata_int_inferred_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_90_n_0
    );
\ip2axi_rddata_int_inferred_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_43__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(23),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(23),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(23)
    );
lite_wr_addr_phase_finished_data_phase_started_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => \^s_axi_lite_awready\,
      I2 => s_axi_lite_resetn,
      I3 => \^s_axi_lite_wready\,
      O => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0
    );
lite_wr_addr_phase_finished_data_phase_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0,
      Q => lite_wr_addr_phase_finished_data_phase_started,
      R => '0'
    );
read_has_started_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => read_has_started_i,
      I1 => arvalid,
      I2 => sig_arvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_rready,
      I5 => \^s_axi_lite_rvalid\,
      O => read_has_started_i_i_1_n_0
    );
read_has_started_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => read_has_started_i_i_1_n_0,
      Q => read_has_started_i,
      R => '0'
    );
sig_arvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => arvalid,
      I1 => s_axi_lite_resetn,
      I2 => read_has_started_i,
      O => sig_arvalid_arrived_d1_i_1_n_0
    );
sig_arvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d1_i_1_n_0,
      Q => sig_arvalid_arrived_d1,
      R => '0'
    );
sig_arvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => arvalid,
      I1 => sig_arvalid_arrived_d1,
      I2 => read_has_started_i,
      O => \sig_arvalid_detected__0\
    );
sig_awvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => awvalid,
      I1 => s_axi_lite_resetn,
      I2 => write_has_started,
      O => sig_awvalid_arrived_d1_i_1_n_0
    );
sig_awvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_awvalid_arrived_d1_i_1_n_0,
      Q => sig_awvalid_arrived_d1,
      R => '0'
    );
sig_awvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => awvalid,
      I1 => sig_awvalid_arrived_d1,
      I2 => write_has_started,
      O => \sig_awvalid_detected__0\
    );
\wdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(0),
      Q => wdata(0),
      R => SR(0)
    );
\wdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(10),
      Q => wdata(10),
      R => SR(0)
    );
\wdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(11),
      Q => wdata(11),
      R => SR(0)
    );
\wdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(12),
      Q => wdata(12),
      R => SR(0)
    );
\wdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(13),
      Q => wdata(13),
      R => SR(0)
    );
\wdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(14),
      Q => wdata(14),
      R => SR(0)
    );
\wdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(15),
      Q => wdata(15),
      R => SR(0)
    );
\wdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(16),
      Q => wdata(16),
      R => SR(0)
    );
\wdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(17),
      Q => wdata(17),
      R => SR(0)
    );
\wdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(18),
      Q => wdata(18),
      R => SR(0)
    );
\wdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(19),
      Q => wdata(19),
      R => SR(0)
    );
\wdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(1),
      Q => wdata(1),
      R => SR(0)
    );
\wdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(20),
      Q => wdata(20),
      R => SR(0)
    );
\wdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(21),
      Q => wdata(21),
      R => SR(0)
    );
\wdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(22),
      Q => wdata(22),
      R => SR(0)
    );
\wdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(23),
      Q => wdata(23),
      R => SR(0)
    );
\wdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(24),
      Q => wdata(24),
      R => SR(0)
    );
\wdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(25),
      Q => wdata(25),
      R => SR(0)
    );
\wdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(26),
      Q => wdata(26),
      R => SR(0)
    );
\wdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(27),
      Q => wdata(27),
      R => SR(0)
    );
\wdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(28),
      Q => wdata(28),
      R => SR(0)
    );
\wdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(29),
      Q => wdata(29),
      R => SR(0)
    );
\wdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(2),
      Q => wdata(2),
      R => SR(0)
    );
\wdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(30),
      Q => wdata(30),
      R => SR(0)
    );
\wdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(31),
      Q => wdata(31),
      R => SR(0)
    );
\wdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(3),
      Q => wdata(3),
      R => SR(0)
    );
\wdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(4),
      Q => wdata(4),
      R => SR(0)
    );
\wdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(5),
      Q => wdata(5),
      R => SR(0)
    );
\wdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(6),
      Q => wdata(6),
      R => SR(0)
    );
\wdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(7),
      Q => wdata(7),
      R => SR(0)
    );
\wdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(8),
      Q => wdata(8),
      R => SR(0)
    );
\wdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(9),
      Q => wdata(9),
      R => SR(0)
    );
write_has_started_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => write_has_started,
      I1 => awvalid,
      I2 => sig_awvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_bready,
      I5 => \^s_axi_lite_bvalid\,
      O => write_has_started_i_1_n_0
    );
write_has_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => write_has_started_i_1_n_0,
      Q => write_has_started,
      R => '0'
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_reg_module is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_75_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    reset_counts : out STD_LOGIC;
    p_74_out : out STD_LOGIC;
    err_d1_reg : out STD_LOGIC;
    err_d1_reg_0 : out STD_LOGIC;
    err_d1_reg_1 : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    p_81_out : out STD_LOGIC;
    p_82_out : out STD_LOGIC;
    p_71_out : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ : out STD_LOGIC;
    ch1_delay_zero : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\ : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    err_irq_reg : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\ : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : out STD_LOGIC;
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_counts_reg : in STD_LOGIC;
    halted_clr_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC;
    decerr_i_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    p_21_out : in STD_LOGIC;
    ch1_dly_irq_set : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\ : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    stop : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_reg_module : entity is "axi_vdma_reg_module";
end system_axi_vdma_0_0_axi_vdma_reg_module;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_reg_module is
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_79\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_82\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_83\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_84\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_85\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86\ : STD_LOGIC;
  signal I_DMA_REGISTER_n_38 : STD_LOGIC;
  signal I_DMA_REGISTER_n_39 : STD_LOGIC;
  signal I_DMA_REGISTER_n_40 : STD_LOGIC;
  signal I_DMA_REGISTER_n_41 : STD_LOGIC;
  signal I_DMA_REGISTER_n_42 : STD_LOGIC;
  signal \^p_74_out\ : STD_LOGIC;
  signal \^p_75_out\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^p_81_out\ : STD_LOGIC;
begin
  p_74_out <= \^p_74_out\;
  p_75_out(19 downto 0) <= \^p_75_out\(19 downto 0);
  p_81_out <= \^p_81_out\;
\GEN_REG_DIRECT_MODE.REGDIRECT_I\: entity work.system_axi_vdma_0_0_axi_vdma_regdirect
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\ => \^p_75_out\(2),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(31 downto 0) => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(31 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0) => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0),
      Q(4) => I_DMA_REGISTER_n_38,
      Q(3) => I_DMA_REGISTER_n_39,
      Q(2) => I_DMA_REGISTER_n_40,
      Q(1) => I_DMA_REGISTER_n_41,
      Q(0) => I_DMA_REGISTER_n_42,
      \dmacr_i_reg[0]\ => \^p_75_out\(0),
      \dmacr_i_reg[1]\ => \^p_75_out\(1),
      \dmacr_i_reg[2]\ => \^p_81_out\,
      halted_reg => \^p_74_out\,
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      in0(7) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_79\,
      in0(6) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80\,
      in0(5) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81\,
      in0(4) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_82\,
      in0(3) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_83\,
      in0(2) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_84\,
      in0(1) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_85\,
      in0(0) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(5 downto 0) => mm2s_axi2ip_wrce(8 downto 3),
      p_28_out => p_28_out,
      p_71_out => p_71_out,
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      prmtr_update_complete => prmtr_update_complete,
      stop => stop,
      \stride_vid_reg[15]\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      \vsize_vid_reg[12]\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0)
    );
I_DMA_REGISTER: entity work.system_axi_vdma_0_0_axi_vdma_register
     port map (
      D(28 downto 13) => D(31 downto 16),
      D(12 downto 1) => D(14 downto 3),
      D(0) => D(1),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(0) => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0),
      E(0) => E(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ => reset_counts,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_1\(0) => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\(0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\(0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\(0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\,
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(4 downto 0) => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(4 downto 0),
      Q(9 downto 7) => Q(4 downto 2),
      Q(6) => I_DMA_REGISTER_n_38,
      Q(5) => I_DMA_REGISTER_n_39,
      Q(4) => I_DMA_REGISTER_n_40,
      Q(3) => I_DMA_REGISTER_n_41,
      Q(2) => I_DMA_REGISTER_n_42,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_delay_zero => ch1_delay_zero,
      ch1_dly_irq_set => ch1_dly_irq_set,
      decerr_i_reg => decerr_i_reg,
      dly_irq_reg_0 => dly_irq_reg,
      dma_err => dma_err,
      \dmacr_i_reg[0]_0\ => \dmacr_i_reg[0]\,
      \dmacr_i_reg[2]_0\ => \dmacr_i_reg[2]\,
      err_d1_reg_0 => err_d1_reg,
      err_d1_reg_1 => err_d1_reg_0,
      err_d1_reg_2 => err_d1_reg_1,
      err_irq_reg_0 => err_irq_reg,
      halt_reset => halt_reset,
      halted_clr_reg => halted_clr_reg,
      initial_frame => initial_frame,
      ioc_irq_reg_0 => ioc_irq_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      p_13_out => p_13_out,
      p_21_out => p_21_out,
      p_28_out => p_28_out,
      p_49_out => p_49_out,
      p_51_out => p_51_out,
      p_54_out => p_54_out,
      p_75_out(19 downto 0) => \^p_75_out\(19 downto 0),
      p_82_out => p_82_out,
      prmry_in => prmry_in,
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      reset_counts_reg_0 => reset_counts_reg,
      s_axis_cmd_tvalid_reg => \^p_74_out\,
      s_soft_reset_i0 => s_soft_reset_i0,
      slverr_i_reg => slverr_i_reg,
      soft_reset_d1_reg => \^p_81_out\,
      valid_frame_sync_d2 => valid_frame_sync_d2
    );
LITE_READ_MUX_I: entity work.system_axi_vdma_0_0_axi_vdma_reg_mux
     port map (
      in0(31 downto 12) => in0(23 downto 4),
      in0(11) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_79\,
      in0(10) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80\,
      in0(9) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81\,
      in0(8) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_82\,
      in0(7) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_83\,
      in0(6 downto 4) => in0(3 downto 1),
      in0(3) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_84\,
      in0(2) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_85\,
      in0(1) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86\,
      in0(0) => in0(0),
      \out\(31 downto 0) => \out\(31 downto 0)
    );
\ptr_ref_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(0),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(0),
      R => prmry_reset2
    );
\ptr_ref_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(1),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(1),
      R => prmry_reset2
    );
\ptr_ref_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(2),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(2),
      R => prmry_reset2
    );
\ptr_ref_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(3),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(3),
      R => prmry_reset2
    );
\ptr_ref_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(4),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(4),
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_vdma_reg_module__parameterized0\ is
  port (
    s2mm_dmacr : out STD_LOGIC_VECTOR ( 22 downto 0 );
    s2mm_soft_reset : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_counts : out STD_LOGIC;
    irqdelay_wren_i : out STD_LOGIC;
    s2mm_dmasr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1\ : out STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_2\ : out STD_LOGIC;
    err_d1_reg : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_3\ : out STD_LOGIC;
    err_d1_reg_0 : out STD_LOGIC;
    s2mm_ip2axi_introut : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\ : out STD_LOGIC;
    ch2_delay_zero : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\ : out STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ : out STD_LOGIC;
    err_d1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    err_irq_reg : out STD_LOGIC;
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : out STD_LOGIC;
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_counts_reg : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    halted_clr_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC;
    decerr_i_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\ : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    s2mm_tstvect_fsync : in STD_LOGIC;
    s2mm_valid_frame_sync : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    s2mm_valid_video_prmtrs : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    num_fstore_minus1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    initial_frame : in STD_LOGIC;
    p_in_d1_cdc_from : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    s2mm_packet_sof : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_vdma_reg_module__parameterized0\ : entity is "axi_vdma_reg_module";
end \system_axi_vdma_0_0_axi_vdma_reg_module__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_vdma_reg_module__parameterized0\ is
  signal \^s2mm_dmasr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  s2mm_dmasr(0) <= \^s2mm_dmasr\(0);
\GEN_REG_DIRECT_MODE.REGDIRECT_I\: entity work.\system_axi_vdma_0_0_axi_vdma_regdirect__parameterized0\
     port map (
      D(31 downto 0) => D(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(31 downto 0) => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(31 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0) => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0),
      SR(0) => SR(0),
      halted_reg => \^s2mm_dmasr\(0),
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_in_d1_cdc_from => p_in_d1_cdc_from,
      prmry_in_xored => prmry_in_xored,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      prmtr_update_complete => prmtr_update_complete,
      s2mm_axi2ip_wrce(5 downto 0) => s2mm_axi2ip_wrce(9 downto 4),
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      \stride_vid_reg[15]\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      \vsize_vid_reg[12]\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0)
    );
I_DMA_REGISTER: entity work.\system_axi_vdma_0_0_axi_vdma_register__parameterized0\
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(0) => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(0),
      \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0\(4 downto 0) => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0\(4 downto 0),
      \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0\ => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\,
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg_0\ => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \^s2mm_dmasr\(0),
      \GEN_FOR_FLUSH.fsize_err_reg_0\ => \GEN_FOR_FLUSH.fsize_err_reg\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\(0) => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\(0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\(0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\(0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\,
      \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\(4 downto 0) => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\(4 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0\ => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1\ => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_2\ => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_3\ => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_2\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_4\ => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_3\,
      SR(0) => SR(0),
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_delay_zero => ch2_delay_zero,
      ch2_dly_irq_set => ch2_dly_irq_set,
      decerr_i_reg => decerr_i_reg,
      dly_irq_reg_0 => dly_irq_reg,
      \dmacr_i_reg[2]_0\ => \dmacr_i_reg[2]\,
      err_d1_reg_0 => err_d1_reg,
      err_d1_reg_1 => err_d1_reg_0,
      err_d1_reg_2(3 downto 0) => err_d1_reg_1(3 downto 0),
      err_irq_reg_0 => err_irq_reg,
      halt_reset => halt_reset,
      halted_clr_reg => halted_clr_reg,
      initial_frame => initial_frame,
      ioc_irq_reg_0 => ioc_irq_reg,
      irqdelay_wren_i => irqdelay_wren_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      num_fstore_minus1(0) => num_fstore_minus1(0),
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      p_6_out => p_6_out,
      prmry_in => prmry_in,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      reset_counts => reset_counts,
      reset_counts_reg_0 => reset_counts_reg,
      s2mm_axi2ip_wrce(2 downto 0) => s2mm_axi2ip_wrce(3 downto 1),
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_dmacr(22 downto 0) => s2mm_dmacr(22 downto 0),
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_ip2axi_introut => s2mm_ip2axi_introut,
      s2mm_packet_sof => s2mm_packet_sof,
      s2mm_stop => s2mm_stop,
      s2mm_tstvect_fsync => s2mm_tstvect_fsync,
      s2mm_valid_frame_sync => s2mm_valid_frame_sync,
      s2mm_valid_video_prmtrs => s2mm_valid_video_prmtrs,
      s_axis_cmd_tvalid_reg(0) => s_axis_cmd_tvalid_reg(0),
      s_soft_reset_i0 => s_soft_reset_i0,
      slverr_i_reg => slverr_i_reg,
      soft_reset_d1_reg => s2mm_soft_reset
    );
LITE_READ_MUX_I: entity work.\system_axi_vdma_0_0_axi_vdma_reg_mux__parameterized0\
     port map (
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0)
    );
\ptr_ref_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(8),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(0),
      R => SR(0)
    );
\ptr_ref_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(9),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(1),
      R => SR(0)
    );
\ptr_ref_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(10),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(2),
      R => SR(0)
    );
\ptr_ref_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(11),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(3),
      R => SR(0)
    );
\ptr_ref_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(12),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_reset is
  port (
    in0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : out STD_LOGIC;
    prmry_reset2 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    halt_i_reg_0 : out STD_LOGIC;
    sig_mm2s_dm_prmry_resetn : out STD_LOGIC;
    \cmnds_queued_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg\ : out STD_LOGIC;
    sig_s_h_halt_reg_reg : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_81_out : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    stop : in STD_LOGIC;
    p_75_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_err_5 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_reset : entity is "axi_vdma_reset";
end system_axi_vdma_0_0_axi_vdma_reset;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_reset is
  signal \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_4\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal axis_all_idle : STD_LOGIC;
  signal axis_min_assert_sftrst : STD_LOGIC;
  signal axis_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal halt_i0 : STD_LOGIC;
  signal \^halt_i_reg_0\ : STD_LOGIC;
  signal halt_reset_i_1_n_0 : STD_LOGIC;
  signal lite_all_idle : STD_LOGIC;
  signal lite_min_assert_sftrst : STD_LOGIC;
  signal lite_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal min_assert_sftrst : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal p_in_d1_cdc_from_0 : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal prmry_in_xored_1 : STD_LOGIC;
  signal prmry_min_assert_sftrst : STD_LOGIC;
  signal prmry_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal resetn_i : STD_LOGIC;
  signal run_stop_d1 : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal soft_reset_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \cmnds_queued[7]_i_1\ : label is "soft_lutpair284";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ <= \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\;
  halt_i_reg_0 <= \^halt_i_reg_0\;
\GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I1 => \out\,
      O => \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg\
    );
\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I\: entity work.system_axi_vdma_0_0_cdc_sync_6
     port map (
      SR(0) => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      p_1_out => p_1_out,
      p_3_out => p_3_out,
      p_in_d1_cdc_from => p_in_d1_cdc_from,
      prmry_in_xored => prmry_in_xored
    );
\GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized2_7\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      scndry_out => axis_all_idle
    );
\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized3_8\
     port map (
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      scndry_out => p_2_out
    );
\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.system_axi_vdma_0_0_cdc_sync_9
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      p_3_out => p_3_out,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0FFFFF0E0F0E0"
    )
        port map (
      I0 => prmry_min_assert_sftrst,
      I1 => p_5_out,
      I2 => min_assert_sftrst,
      I3 => p_2_out,
      I4 => s_soft_reset_i_d1,
      I5 => s_soft_reset_i,
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I\: entity work.system_axi_vdma_0_0_cdc_sync_10
     port map (
      SR(0) => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_4_out => p_4_out,
      p_6_out => p_6_out,
      p_in_d1_cdc_from => p_in_d1_cdc_from_0,
      prmry_in_xored => prmry_in_xored_1,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized0_11\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => lite_all_idle
    );
\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized1_12\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => p_2_out,
      \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_4\,
      SR(0) => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3\,
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_11_out => p_11_out,
      p_in_d1_cdc_from => p_in_d1_cdc_from_0,
      p_in_d1_cdc_from_1 => p_in_d1_cdc_from,
      prmry_in_xored => prmry_in_xored_1,
      prmry_in_xored_0 => prmry_in_xored,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1,
      scndry_out => p_5_out
    );
\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I\: entity work.system_axi_vdma_0_0_cdc_sync_13
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_6_out => p_6_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0\,
      I2 => p_3_out,
      I3 => p_1_out,
      O => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axis_min_count(2),
      I1 => axis_min_count(0),
      I2 => axis_min_assert_sftrst,
      I3 => axis_min_count(3),
      I4 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1_n_0\,
      Q => axis_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => axis_min_count(1),
      I1 => axis_min_count(3),
      I2 => axis_min_assert_sftrst,
      I3 => axis_min_count(2),
      I4 => axis_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5AA55AA"
    )
        port map (
      I0 => axis_min_count(1),
      I1 => axis_min_count(3),
      I2 => axis_min_assert_sftrst,
      I3 => axis_min_count(0),
      I4 => axis_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFAA00"
    )
        port map (
      I0 => axis_min_count(1),
      I1 => axis_min_count(3),
      I2 => axis_min_assert_sftrst,
      I3 => axis_min_count(0),
      I4 => axis_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00AA00AA00AA00"
    )
        port map (
      I0 => axis_all_idle,
      I1 => axis_min_count(1),
      I2 => axis_min_count(3),
      I3 => axis_min_assert_sftrst,
      I4 => axis_min_count(0),
      I5 => axis_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E6CCCCCC"
    )
        port map (
      I0 => axis_min_count(1),
      I1 => axis_min_count(3),
      I2 => axis_min_assert_sftrst,
      I3 => axis_min_count(0),
      I4 => axis_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\,
      Q => axis_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\,
      Q => axis_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\,
      Q => axis_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\,
      Q => axis_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => p_8_out,
      I2 => p_6_out,
      I3 => p_4_out,
      O => \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => lite_min_count(2),
      I1 => lite_min_count(0),
      I2 => lite_min_assert_sftrst,
      I3 => lite_min_count(3),
      I4 => lite_min_count(1),
      O => p_8_out
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1_n_0\,
      Q => lite_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => lite_min_count(1),
      I1 => lite_min_count(3),
      I2 => lite_min_assert_sftrst,
      I3 => lite_min_count(2),
      I4 => lite_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5AA55AA"
    )
        port map (
      I0 => lite_min_count(1),
      I1 => lite_min_count(3),
      I2 => lite_min_assert_sftrst,
      I3 => lite_min_count(0),
      I4 => lite_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFAA00"
    )
        port map (
      I0 => lite_min_count(1),
      I1 => lite_min_count(3),
      I2 => lite_min_assert_sftrst,
      I3 => lite_min_count(0),
      I4 => lite_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00AA00AA00AA00"
    )
        port map (
      I0 => lite_all_idle,
      I1 => lite_min_count(1),
      I2 => lite_min_count(3),
      I3 => lite_min_assert_sftrst,
      I4 => lite_min_count(0),
      I5 => lite_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E6CCCCCC"
    )
        port map (
      I0 => lite_min_count(1),
      I1 => lite_min_count(3),
      I2 => lite_min_assert_sftrst,
      I3 => lite_min_count(0),
      I4 => lite_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\,
      Q => lite_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\,
      Q => lite_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\,
      Q => lite_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\,
      Q => lite_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => prmry_min_count(2),
      I1 => prmry_min_count(0),
      I2 => prmry_min_assert_sftrst,
      I3 => prmry_min_count(3),
      I4 => prmry_min_count(1),
      O => p_11_out
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_4\,
      Q => prmry_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => prmry_min_count(1),
      I1 => prmry_min_count(3),
      I2 => prmry_min_assert_sftrst,
      I3 => prmry_min_count(2),
      I4 => prmry_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5AA55AA"
    )
        port map (
      I0 => prmry_min_count(1),
      I1 => prmry_min_count(3),
      I2 => prmry_min_assert_sftrst,
      I3 => prmry_min_count(0),
      I4 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFAA00"
    )
        port map (
      I0 => prmry_min_count(1),
      I1 => prmry_min_count(3),
      I2 => prmry_min_assert_sftrst,
      I3 => prmry_min_count(0),
      I4 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00AA00AA00AA00"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      I1 => prmry_min_count(1),
      I2 => prmry_min_count(3),
      I3 => prmry_min_assert_sftrst,
      I4 => prmry_min_count(0),
      I5 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E6CCCCCC"
    )
        port map (
      I0 => prmry_min_count(1),
      I1 => prmry_min_count(3),
      I2 => prmry_min_assert_sftrst,
      I3 => prmry_min_count(0),
      I4 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\,
      Q => prmry_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\,
      Q => prmry_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\,
      Q => prmry_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\,
      Q => prmry_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3\
    );
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I1 => sig_rst2all_stop_request,
      O => sig_s_h_halt_reg_reg
    );
\GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized5_14\
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      prmry_in => resetn_i,
      scndry_out => scndry_out
    );
\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized4_15\
     port map (
      D(0) => D(0),
      assert_sftrst_d1 => assert_sftrst_d1,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      halt_i0 => halt_i0,
      halt_i_reg => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4\,
      halt_i_reg_0 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      halt_reset_reg => \^halt_i_reg_0\,
      hrd_resetn_i_reg => prmry_in,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      min_assert_sftrst => min_assert_sftrst,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      \out\ => \out\,
      p_75_out(0) => p_75_out(0),
      p_81_out => p_81_out,
      prmry_in => resetn_i,
      prmry_reset2 => prmry_reset2,
      reset_counts => reset_counts,
      reset_counts_reg => reset_counts_reg,
      run_stop_d1_reg => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => sig_mm2s_dm_prmry_resetn,
      stop => stop
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
\cmnds_queued[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => dma_err_5,
      I1 => p_81_out,
      I2 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I3 => \out\,
      O => \cmnds_queued_reg[7]\(0)
    );
halt_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => stop,
      I1 => run_stop_d1,
      I2 => p_75_out(0),
      I3 => p_81_out,
      I4 => soft_reset_d1,
      O => halt_i0
    );
halt_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4\,
      Q => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      R => '0'
    );
halt_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222F222"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => p_75_out(0),
      I2 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I3 => mm2s_halt_cmplt,
      I4 => p_81_out,
      I5 => stop,
      O => halt_reset_i_1_n_0
    );
halt_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halt_reset_i_1_n_0,
      Q => \^halt_i_reg_0\,
      R => '0'
    );
prmry_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => resetn_i,
      Q => in0,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\,
      Q => run_stop_d1,
      R => '0'
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
s_soft_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_soft_reset_i0,
      Q => s_soft_reset_i,
      R => '0'
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_81_out,
      Q => soft_reset_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_reset_2 is
  port (
    soft_reset_d1 : out STD_LOGIC;
    in0 : out STD_LOGIC;
    run_stop_d1 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : out STD_LOGIC;
    prmry_reset2_0 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_12_out : out STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[2]\ : out STD_LOGIC;
    halt_i_reg_0 : out STD_LOGIC;
    sig_s2mm_dm_prmry_resetn : out STD_LOGIC;
    \cmnds_queued_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_counts_reg : out STD_LOGIC;
    sig_s_h_halt_reg_reg : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    s_soft_reset_i0_4 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_stop : in STD_LOGIC;
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    fsize_mismatch_err : in STD_LOGIC;
    fsize_mismatch_err_flag_int : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_fsync_out_m_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_err : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    halt_i0 : in STD_LOGIC;
    reset_counts_6 : in STD_LOGIC;
    sig_rst2all_stop_request_7 : in STD_LOGIC;
    \cmnds_queued_reg[0]\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_reset_2 : entity is "axi_vdma_reset";
end system_axi_vdma_0_0_axi_vdma_reset_2;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_reset_2 is
  signal \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_4\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal axis_all_idle : STD_LOGIC;
  signal axis_min_assert_sftrst : STD_LOGIC;
  signal axis_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^halt_i_reg_0\ : STD_LOGIC;
  signal halt_reset_i_1_n_0 : STD_LOGIC;
  signal lite_all_idle : STD_LOGIC;
  signal lite_min_assert_sftrst : STD_LOGIC;
  signal lite_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal min_assert_sftrst : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal p_in_d1_cdc_from_0 : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal prmry_in_xored_1 : STD_LOGIC;
  signal prmry_min_assert_sftrst : STD_LOGIC;
  signal prmry_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal resetn_i : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \I_RESET/sig_s_h_halt_reg_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \cmnds_queued[7]_i_1__0\ : label is "soft_lutpair293";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ <= \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\;
  halt_i_reg_0 <= \^halt_i_reg_0\;
\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I\: entity work.system_axi_vdma_0_0_cdc_sync
     port map (
      SR(0) => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_1_out => p_1_out,
      p_3_out => p_3_out,
      p_in_d1_cdc_from => p_in_d1_cdc_from,
      prmry_in_xored => prmry_in_xored,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
\GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized2\
     port map (
      \FSM_sequential_dmacntrl_cs_reg[2]\ => \FSM_sequential_dmacntrl_cs_reg[2]\,
      \cmnds_queued_reg[0]\ => \cmnds_queued_reg[0]\,
      dma_err => dma_err,
      halt_i_reg => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_soft_reset => s2mm_soft_reset,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_out => axis_all_idle
    );
\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized3\
     port map (
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_out => p_2_out
    );
\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.system_axi_vdma_0_0_cdc_sync_3
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0FFFFF0E0F0E0"
    )
        port map (
      I0 => prmry_min_assert_sftrst,
      I1 => p_5_out,
      I2 => min_assert_sftrst,
      I3 => p_2_out,
      I4 => s_soft_reset_i_d1,
      I5 => s_soft_reset_i,
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I\: entity work.system_axi_vdma_0_0_cdc_sync_4
     port map (
      SR(0) => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_4_out => p_4_out,
      p_6_out => p_6_out,
      p_in_d1_cdc_from => p_in_d1_cdc_from_0,
      prmry_in_xored => prmry_in_xored_1,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized0\
     port map (
      \cmnds_queued_reg[0]\ => \cmnds_queued_reg[0]\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => lite_all_idle
    );
\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized1\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => p_2_out,
      \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_4\,
      SR(0) => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3\,
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_11_out => p_11_out,
      p_in_d1_cdc_from => p_in_d1_cdc_from_0,
      p_in_d1_cdc_from_1 => p_in_d1_cdc_from,
      prmry_in_xored => prmry_in_xored_1,
      prmry_in_xored_0 => prmry_in_xored,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1,
      scndry_out => p_5_out
    );
\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I\: entity work.system_axi_vdma_0_0_cdc_sync_5
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_6_out => p_6_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0_n_0\,
      I2 => p_3_out,
      I3 => p_1_out,
      O => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axis_min_count(2),
      I1 => axis_min_count(0),
      I2 => axis_min_assert_sftrst,
      I3 => axis_min_count(3),
      I4 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1_n_0\,
      Q => axis_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => axis_min_count(1),
      I1 => axis_min_count(3),
      I2 => axis_min_assert_sftrst,
      I3 => axis_min_count(2),
      I4 => axis_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5AA55AA"
    )
        port map (
      I0 => axis_min_count(1),
      I1 => axis_min_count(3),
      I2 => axis_min_assert_sftrst,
      I3 => axis_min_count(0),
      I4 => axis_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFAA00"
    )
        port map (
      I0 => axis_min_count(1),
      I1 => axis_min_count(3),
      I2 => axis_min_assert_sftrst,
      I3 => axis_min_count(0),
      I4 => axis_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00AA00AA00AA00"
    )
        port map (
      I0 => axis_all_idle,
      I1 => axis_min_count(1),
      I2 => axis_min_count(3),
      I3 => axis_min_assert_sftrst,
      I4 => axis_min_count(0),
      I5 => axis_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E6CCCCCC"
    )
        port map (
      I0 => axis_min_count(1),
      I1 => axis_min_count(3),
      I2 => axis_min_assert_sftrst,
      I3 => axis_min_count(0),
      I4 => axis_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0\,
      Q => axis_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\,
      Q => axis_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\,
      Q => axis_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\,
      Q => axis_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => p_8_out,
      I2 => p_6_out,
      I3 => p_4_out,
      O => \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => lite_min_count(2),
      I1 => lite_min_count(0),
      I2 => lite_min_assert_sftrst,
      I3 => lite_min_count(3),
      I4 => lite_min_count(1),
      O => p_8_out
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1_n_0\,
      Q => lite_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => lite_min_count(1),
      I1 => lite_min_count(3),
      I2 => lite_min_assert_sftrst,
      I3 => lite_min_count(2),
      I4 => lite_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5AA55AA"
    )
        port map (
      I0 => lite_min_count(1),
      I1 => lite_min_count(3),
      I2 => lite_min_assert_sftrst,
      I3 => lite_min_count(0),
      I4 => lite_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFAA00"
    )
        port map (
      I0 => lite_min_count(1),
      I1 => lite_min_count(3),
      I2 => lite_min_assert_sftrst,
      I3 => lite_min_count(0),
      I4 => lite_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00AA00AA00AA00"
    )
        port map (
      I0 => lite_all_idle,
      I1 => lite_min_count(1),
      I2 => lite_min_count(3),
      I3 => lite_min_assert_sftrst,
      I4 => lite_min_count(0),
      I5 => lite_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E6CCCCCC"
    )
        port map (
      I0 => lite_min_count(1),
      I1 => lite_min_count(3),
      I2 => lite_min_assert_sftrst,
      I3 => lite_min_count(0),
      I4 => lite_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0\,
      Q => lite_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\,
      Q => lite_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\,
      Q => lite_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\,
      Q => lite_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => prmry_min_count(2),
      I1 => prmry_min_count(0),
      I2 => prmry_min_assert_sftrst,
      I3 => prmry_min_count(3),
      I4 => prmry_min_count(1),
      O => p_11_out
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_4\,
      Q => prmry_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => prmry_min_count(1),
      I1 => prmry_min_count(3),
      I2 => prmry_min_assert_sftrst,
      I3 => prmry_min_count(2),
      I4 => prmry_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5AA55AA"
    )
        port map (
      I0 => prmry_min_count(1),
      I1 => prmry_min_count(3),
      I2 => prmry_min_assert_sftrst,
      I3 => prmry_min_count(0),
      I4 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFAA00"
    )
        port map (
      I0 => prmry_min_count(1),
      I1 => prmry_min_count(3),
      I2 => prmry_min_assert_sftrst,
      I3 => prmry_min_count(0),
      I4 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00AA00AA00AA00"
    )
        port map (
      I0 => \cmnds_queued_reg[0]\,
      I1 => prmry_min_count(1),
      I2 => prmry_min_count(3),
      I3 => prmry_min_assert_sftrst,
      I4 => prmry_min_count(0),
      I5 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E6CCCCCC"
    )
        port map (
      I0 => prmry_min_count(1),
      I1 => prmry_min_count(3),
      I2 => prmry_min_assert_sftrst,
      I3 => prmry_min_count(0),
      I4 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0\,
      Q => prmry_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\,
      Q => prmry_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\,
      Q => prmry_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\,
      Q => prmry_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3\
    );
\GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized5\
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_in => resetn_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_out => scndry_out
    );
\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized4\
     port map (
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\(0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\(0),
      assert_sftrst_d1 => assert_sftrst_d1,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      halt_i0 => halt_i0,
      halt_i_reg => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4\,
      halt_i_reg_0 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      halt_reset_reg => \^halt_i_reg_0\,
      hrd_resetn_i_reg => prmry_in,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      min_assert_sftrst => min_assert_sftrst,
      \out\ => \out\,
      prmry_in => resetn_i,
      prmry_reset2_0 => prmry_reset2_0,
      reset_counts_6 => reset_counts_6,
      reset_counts_reg => reset_counts_reg,
      run_stop_d1_reg => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(0),
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => s2mm_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => sig_s2mm_dm_prmry_resetn
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF0FFFEFFFF"
    )
        port map (
      I0 => s2mm_cdc2dmac_fsync,
      I1 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I2 => fsize_mismatch_err,
      I3 => fsize_mismatch_err_flag_int,
      I4 => \out\,
      I5 => s2mm_fsync_out_m_i,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\(0)
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => CO(0),
      I1 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I2 => s2mm_soft_reset,
      I3 => dma_err,
      I4 => Q(0),
      O => p_12_out
    );
\I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I1 => sig_rst2all_stop_request_7,
      O => sig_s_h_halt_reg_reg
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
\cmnds_queued[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => dma_err,
      I1 => s2mm_soft_reset,
      I2 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I3 => \out\,
      O => \cmnds_queued_reg[7]\(0)
    );
halt_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4\,
      Q => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      R => '0'
    );
halt_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222F222"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => s2mm_dmacr(0),
      I2 => \^generate_level_p_s_cdc.single_bit.input_flop.reg_plevel_in_cdc_from\,
      I3 => s2mm_halt_cmplt,
      I4 => s2mm_soft_reset,
      I5 => s2mm_stop,
      O => halt_reset_i_1_n_0
    );
halt_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halt_reset_i_1_n_0,
      Q => \^halt_i_reg_0\,
      R => '0'
    );
prmry_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => resetn_i,
      Q => in0,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\,
      Q => run_stop_d1,
      R => '0'
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
s_soft_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_soft_reset_i0_4,
      Q => s_soft_reset_i,
      R => '0'
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_soft_reset,
      Q => soft_reset_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_vdma_sm__parameterized0\ is
  port (
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : out STD_LOGIC;
    tstvect_fsync_d2 : out STD_LOGIC;
    tstvect_fsync_d1 : out STD_LOGIC;
    s_axis_cmd_tvalid_reg : out STD_LOGIC;
    zero_hsize_err : out STD_LOGIC;
    zero_vsize_err : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    halt_i0 : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1\ : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg\ : out STD_LOGIC;
    load_new_addr : out STD_LOGIC;
    halted_set_i0 : out STD_LOGIC;
    s2mm_ftchcmdsts_idle : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s2mm_dma_interr_set_minus_frame_errors : out STD_LOGIC;
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg\ : out STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\ : out STD_LOGIC;
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ : out STD_LOGIC;
    s2mm_fsize_mismatch_err_s : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_fsync_out_m_i : in STD_LOGIC;
    zero_hsize_err0 : in STD_LOGIC;
    zero_vsize_err0 : in STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    run_stop_d1 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s2mm_soft_reset : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    s2mm_tstvect_fsync : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    s2mm_packet_sof : in STD_LOGIC;
    ch2_irqthresh_decr_mask_sig : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\ : in STD_LOGIC;
    s_axis_cmd_tvalid_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \out\ : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    flag_to_repeat_after_fsize_less_err : in STD_LOGIC;
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    halt_i_reg : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    interr_i_reg : in STD_LOGIC;
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    valid_frame_sync_d2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_fsize_less_err_flag_10 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ : in STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    err_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_vdma_sm__parameterized0\ : entity is "axi_vdma_sm";
end \system_axi_vdma_0_0_axi_vdma_sm__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_vdma_sm__parameterized0\ is
  signal \FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0\ : STD_LOGIC;
  signal \^generate_pulse_p_s_cdc_open_ended.reg_p_in_cdc_from\ : STD_LOGIC;
  signal \^generate_pulse_p_s_cdc_open_ended.reg_p_in_cdc_from_0\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_16\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_17\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_18\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_19\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_20\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_21\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_22\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_23\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_24\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_26\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_27\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_28\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_31\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_32\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_33\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_34\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_35\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_37\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_38\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_39\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_40\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_41\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_42\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_43\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_44\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_46\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_47\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_48\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg_1\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \^gen_normal_dm_command.cmnd_data_reg[47]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \cmnds_queued[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_6__0_n_0\ : STD_LOGIC;
  signal cmnds_queued_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cmnds_queued_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3__0_n_2\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3__0_n_3\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3__0_n_5\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3__0_n_6\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3__0_n_7\ : STD_LOGIC;
  signal dm_address_reg : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal dmacntrl_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dmacntrl_cs : signal is "yes";
  signal frame_sync_d3 : STD_LOGIC;
  signal frame_sync_reg : STD_LOGIC;
  signal s2mm_fsync_out_m_d1 : STD_LOGIC;
  signal \^s_axis_cmd_tvalid_reg\ : STD_LOGIC;
  signal \^tstvect_fsync_d1\ : STD_LOGIC;
  signal \^tstvect_fsync_d2\ : STD_LOGIC;
  signal vert_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal write_cmnd_cmb : STD_LOGIC;
  signal \^zero_hsize_err\ : STD_LOGIC;
  signal \^zero_vsize_err\ : STD_LOGIC;
  signal \NLW_cmnds_queued_reg[7]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cmnds_queued_reg[7]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_dmacntrl_cs_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_dmacntrl_cs_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_dmacntrl_cs_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_i_1\ : label is "soft_lutpair58";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \cmnds_queued_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cmnds_queued_reg[7]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[0]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[10]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[11]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[12]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[13]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[14]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[15]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[1]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[23]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[2]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[32]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[33]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[34]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[35]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[36]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[37]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[38]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[39]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[3]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[40]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[41]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[42]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[43]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[44]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[45]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[46]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[47]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[48]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[49]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[4]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[50]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[51]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[52]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[53]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[54]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[55]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[56]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[57]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[58]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[59]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[5]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[60]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[61]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[62]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_3__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[6]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[7]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[8]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[9]_i_1__0\ : label is "soft_lutpair79";
begin
  \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ <= \^generate_pulse_p_s_cdc_open_ended.reg_p_in_cdc_from\;
  \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ <= \^generate_pulse_p_s_cdc_open_ended.reg_p_in_cdc_from_0\;
  \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ <= \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\;
  \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1\ <= \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg_1\;
  \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0\(15 downto 0) <= \^gen_normal_dm_command.cmnd_data_reg[47]_0\(15 downto 0);
  s_axis_cmd_tvalid_reg <= \^s_axis_cmd_tvalid_reg\;
  tstvect_fsync_d1 <= \^tstvect_fsync_d1\;
  tstvect_fsync_d2 <= \^tstvect_fsync_d2\;
  zero_hsize_err <= \^zero_hsize_err\;
  zero_vsize_err <= \^zero_vsize_err\;
\FSM_sequential_dmacntrl_cs[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vert_count_reg(1),
      I1 => vert_count_reg(0),
      I2 => vert_count_reg(9),
      I3 => vert_count_reg(2),
      O => \FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => vert_count_reg(11),
      I1 => vert_count_reg(8),
      I2 => vert_count_reg(3),
      I3 => vert_count_reg(4),
      I4 => vert_count_reg(5),
      I5 => vert_count_reg(6),
      O => \FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0\
    );
\FSM_sequential_dmacntrl_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_46\,
      Q => dmacntrl_cs(0),
      R => SR(0)
    );
\FSM_sequential_dmacntrl_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_47\,
      Q => dmacntrl_cs(1),
      R => SR(0)
    );
\FSM_sequential_dmacntrl_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_48\,
      Q => dmacntrl_cs(2),
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
        port map (
      I0 => cmnds_queued_reg(1),
      I1 => cmnds_queued_reg(4),
      I2 => cmnds_queued_reg(2),
      I3 => s2mm_dmacr(0),
      I4 => halt_i_reg,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0\
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized24\
     port map (
      CO(0) => CO(0),
      D(4 downto 0) => D(4 downto 0),
      \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg\ => \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg\,
      \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(4 downto 0) => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(4 downto 0),
      \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\ => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\,
      \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[4]\(3 downto 0) => \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[4]\(3 downto 0),
      \FSM_sequential_dmacntrl_cs_reg[0]\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_46\,
      \FSM_sequential_dmacntrl_cs_reg[1]\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_47\,
      \FSM_sequential_dmacntrl_cs_reg[2]\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_48\,
      \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\(4 downto 0) => \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\(4 downto 0),
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\ => \^generate_pulse_p_s_cdc_open_ended.reg_p_in_cdc_from\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\ => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg_1\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\ => \^generate_pulse_p_s_cdc_open_ended.reg_p_in_cdc_from_0\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg\ => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg\,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\ => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\ => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\ => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\ => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\ => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\ => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\ => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\ => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\ => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\ => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\ => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\ => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\ => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\ => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\ => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\,
      O(3) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_16\,
      O(2) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_17\,
      O(1) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_18\,
      O(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_19\,
      Q(12 downto 0) => Q(12 downto 0),
      SR(0) => SR(0),
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_irqthresh_decr_mask_sig => ch2_irqthresh_decr_mask_sig,
      \cmnds_queued_reg[1]\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0\,
      \cmnds_queued_reg[7]\(4 downto 2) => cmnds_queued_reg(7 downto 5),
      \cmnds_queued_reg[7]\(1) => cmnds_queued_reg(3),
      \cmnds_queued_reg[7]\(0) => cmnds_queued_reg(0),
      datamover_idle => datamover_idle,
      dm_address_reg(15 downto 0) => dm_address_reg(31 downto 16),
      \dm_address_reg[19]\(3) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29\,
      \dm_address_reg[19]\(2) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30\,
      \dm_address_reg[19]\(1) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_31\,
      \dm_address_reg[19]\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_32\,
      \dm_address_reg[23]\(3) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_33\,
      \dm_address_reg[23]\(2) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_34\,
      \dm_address_reg[23]\(1) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_35\,
      \dm_address_reg[23]\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      \dm_address_reg[27]\(3) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_37\,
      \dm_address_reg[27]\(2) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_38\,
      \dm_address_reg[27]\(1) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_39\,
      \dm_address_reg[27]\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_40\,
      \dm_address_reg[31]\(3) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_41\,
      \dm_address_reg[31]\(2) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_42\,
      \dm_address_reg[31]\(1) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_43\,
      \dm_address_reg[31]\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_44\,
      \dm_address_reg_0__s_port_]\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      dma_err => dma_err,
      flag_to_repeat_after_fsize_less_err => flag_to_repeat_after_fsize_less_err,
      frame_sync_reg => frame_sync_reg,
      halt_i0 => halt_i0,
      halt_i_reg => halt_i_reg,
      halted_set_i0 => halted_set_i0,
      in0(2 downto 0) => dmacntrl_cs(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(2 downto 0) => dmacntrl_cs(2 downto 0),
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      prmry_resetn_i_reg_0 => \out\,
      run_stop_d1 => run_stop_d1,
      s2mm_dmacr(1 downto 0) => s2mm_dmacr(1 downto 0),
      s2mm_ftchcmdsts_idle => s2mm_ftchcmdsts_idle,
      s2mm_halt => s2mm_halt,
      s2mm_packet_sof => s2mm_packet_sof,
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => s2mm_stop,
      s2mm_tstvect_fsync => s2mm_tstvect_fsync,
      s_axis_cmd_tvalid_reg => s_axis_cmd_tvalid_reg_0,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      soft_reset_d1 => soft_reset_d1,
      valid_frame_sync_d2 => valid_frame_sync_d2,
      vert_count_reg(12 downto 0) => vert_count_reg(12 downto 0),
      \vert_count_reg[0]_0\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      \vert_count_reg[11]\(3) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_24\,
      \vert_count_reg[11]\(2) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25\,
      \vert_count_reg[11]\(1) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_26\,
      \vert_count_reg[11]\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_27\,
      \vert_count_reg[11]_0\ => \FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0\,
      \vert_count_reg[12]\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_28\,
      \vert_count_reg[7]\(3) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_20\,
      \vert_count_reg[7]\(2) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_21\,
      \vert_count_reg[7]\(1) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_22\,
      \vert_count_reg[7]\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_23\,
      \vert_count_reg_0__s_port_]\ => load_new_addr,
      \vert_count_reg_1__s_port_\ => \FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0\,
      write_cmnd_cmb => write_cmnd_cmb
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => drop_fsync_d_pulse_gen_fsize_less_err,
      Q => \^generate_pulse_p_s_cdc_open_ended.reg_p_in_cdc_from\,
      R => prmry_reset2
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg_1\,
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg\,
      I2 => \out\,
      I3 => s2mm_fsync_out_m_d1,
      O => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0\
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_cnt_en_reg_1\,
      R => '0'
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\,
      Q => \^generate_pulse_p_s_cdc_open_ended.reg_p_in_cdc_from_0\,
      R => prmry_reset2
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_fsync_out_m_i,
      Q => s2mm_fsync_out_m_d1,
      R => SR(0)
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      I2 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1__0_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \hsize_vid_reg[15]\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \hsize_vid_reg[15]\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \hsize_vid_reg[15]\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \hsize_vid_reg[15]\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \hsize_vid_reg[15]\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \hsize_vid_reg[15]\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \hsize_vid_reg[15]\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \hsize_vid_reg[15]\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1__0_n_0\,
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      R => '0'
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \hsize_vid_reg[15]\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \hsize_vid_reg[15]\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => dm_address_reg(16),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => dm_address_reg(17),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \hsize_vid_reg[15]\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => dm_address_reg(18),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => dm_address_reg(19),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => dm_address_reg(20),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => dm_address_reg(21),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => dm_address_reg(22),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => dm_address_reg(23),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => dm_address_reg(24),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => dm_address_reg(25),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => dm_address_reg(26),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => dm_address_reg(27),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \hsize_vid_reg[15]\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => dm_address_reg(28),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => dm_address_reg(29),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => dm_address_reg(30),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => dm_address_reg(31),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \hsize_vid_reg[15]\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \hsize_vid_reg[15]\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \hsize_vid_reg[15]\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \hsize_vid_reg[15]\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => write_cmnd_cmb,
      Q => \^s_axis_cmd_tvalid_reg\,
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^generate_pulse_p_s_cdc_open_ended.reg_p_in_cdc_from_0\,
      I1 => \^generate_pulse_p_s_cdc_open_ended.reg_p_in_cdc_from\,
      O => s2mm_fsize_mismatch_err_s
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => s2mm_fsize_less_err_flag_10,
      I1 => \^generate_pulse_p_s_cdc_open_ended.reg_p_in_cdc_from_0\,
      I2 => \^generate_pulse_p_s_cdc_open_ended.reg_p_in_cdc_from\,
      I3 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      I4 => sig_m_valid_out_reg,
      O => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\
    );
\I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFF0"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\(0),
      I1 => s2mm_axi2ip_wrce(0),
      I2 => interr_i_reg,
      I3 => \^zero_vsize_err\,
      I4 => \^zero_hsize_err\,
      I5 => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\,
      O => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\
    );
\cmnds_queued[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmnds_queued_reg(0),
      O => \cmnds_queued[0]_i_1__0_n_0\
    );
\cmnds_queued[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmnds_queued_reg(1),
      O => \cmnds_queued[4]_i_2__0_n_0\
    );
\cmnds_queued[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmnds_queued_reg(3),
      I1 => cmnds_queued_reg(4),
      O => \cmnds_queued[4]_i_3__0_n_0\
    );
\cmnds_queued[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmnds_queued_reg(2),
      I1 => cmnds_queued_reg(3),
      O => \cmnds_queued[4]_i_4__0_n_0\
    );
\cmnds_queued[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmnds_queued_reg(1),
      I1 => cmnds_queued_reg(2),
      O => \cmnds_queued[4]_i_5__0_n_0\
    );
\cmnds_queued[4]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A655"
    )
        port map (
      I0 => cmnds_queued_reg(1),
      I1 => m_axis_s2mm_sts_tready,
      I2 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      I3 => \^s_axis_cmd_tvalid_reg\,
      O => \cmnds_queued[4]_i_6__0_n_0\
    );
\cmnds_queued[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      I2 => m_axis_s2mm_sts_tready,
      O => \cmnds_queued[7]_i_2__0_n_0\
    );
\cmnds_queued[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmnds_queued_reg(6),
      I1 => cmnds_queued_reg(7),
      O => \cmnds_queued[7]_i_4__0_n_0\
    );
\cmnds_queued[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmnds_queued_reg(5),
      I1 => cmnds_queued_reg(6),
      O => \cmnds_queued[7]_i_5__0_n_0\
    );
\cmnds_queued[7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmnds_queued_reg(4),
      I1 => cmnds_queued_reg(5),
      O => \cmnds_queued[7]_i_6__0_n_0\
    );
\cmnds_queued_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2__0_n_0\,
      D => \cmnds_queued[0]_i_1__0_n_0\,
      Q => cmnds_queued_reg(0),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2__0_n_0\,
      D => \cmnds_queued_reg[4]_i_1__0_n_7\,
      Q => cmnds_queued_reg(1),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2__0_n_0\,
      D => \cmnds_queued_reg[4]_i_1__0_n_6\,
      Q => cmnds_queued_reg(2),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2__0_n_0\,
      D => \cmnds_queued_reg[4]_i_1__0_n_5\,
      Q => cmnds_queued_reg(3),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2__0_n_0\,
      D => \cmnds_queued_reg[4]_i_1__0_n_4\,
      Q => cmnds_queued_reg(4),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmnds_queued_reg[4]_i_1__0_n_0\,
      CO(2) => \cmnds_queued_reg[4]_i_1__0_n_1\,
      CO(1) => \cmnds_queued_reg[4]_i_1__0_n_2\,
      CO(0) => \cmnds_queued_reg[4]_i_1__0_n_3\,
      CYINIT => cmnds_queued_reg(0),
      DI(3 downto 1) => cmnds_queued_reg(3 downto 1),
      DI(0) => \cmnds_queued[4]_i_2__0_n_0\,
      O(3) => \cmnds_queued_reg[4]_i_1__0_n_4\,
      O(2) => \cmnds_queued_reg[4]_i_1__0_n_5\,
      O(1) => \cmnds_queued_reg[4]_i_1__0_n_6\,
      O(0) => \cmnds_queued_reg[4]_i_1__0_n_7\,
      S(3) => \cmnds_queued[4]_i_3__0_n_0\,
      S(2) => \cmnds_queued[4]_i_4__0_n_0\,
      S(1) => \cmnds_queued[4]_i_5__0_n_0\,
      S(0) => \cmnds_queued[4]_i_6__0_n_0\
    );
\cmnds_queued_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2__0_n_0\,
      D => \cmnds_queued_reg[7]_i_3__0_n_7\,
      Q => cmnds_queued_reg(5),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2__0_n_0\,
      D => \cmnds_queued_reg[7]_i_3__0_n_6\,
      Q => cmnds_queued_reg(6),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2__0_n_0\,
      D => \cmnds_queued_reg[7]_i_3__0_n_5\,
      Q => cmnds_queued_reg(7),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[7]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmnds_queued_reg[4]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_cmnds_queued_reg[7]_i_3__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cmnds_queued_reg[7]_i_3__0_n_2\,
      CO(0) => \cmnds_queued_reg[7]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => cmnds_queued_reg(5 downto 4),
      O(3) => \NLW_cmnds_queued_reg[7]_i_3__0_O_UNCONNECTED\(3),
      O(2) => \cmnds_queued_reg[7]_i_3__0_n_5\,
      O(1) => \cmnds_queued_reg[7]_i_3__0_n_6\,
      O(0) => \cmnds_queued_reg[7]_i_3__0_n_7\,
      S(3) => '0',
      S(2) => \cmnds_queued[7]_i_4__0_n_0\,
      S(1) => \cmnds_queued[7]_i_5__0_n_0\,
      S(0) => \cmnds_queued[7]_i_6__0_n_0\
    );
\dm_address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => O(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(0),
      R => SR(0)
    );
\dm_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \stride_vid_reg[11]\(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(10),
      R => SR(0)
    );
\dm_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \stride_vid_reg[11]\(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(11),
      R => SR(0)
    );
\dm_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \stride_vid_reg[15]\(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(12),
      R => SR(0)
    );
\dm_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \stride_vid_reg[15]\(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(13),
      R => SR(0)
    );
\dm_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \stride_vid_reg[15]\(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(14),
      R => SR(0)
    );
\dm_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \stride_vid_reg[15]\(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(15),
      R => SR(0)
    );
\dm_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_32\,
      Q => dm_address_reg(16),
      R => SR(0)
    );
\dm_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_31\,
      Q => dm_address_reg(17),
      R => SR(0)
    );
\dm_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30\,
      Q => dm_address_reg(18),
      R => SR(0)
    );
\dm_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29\,
      Q => dm_address_reg(19),
      R => SR(0)
    );
\dm_address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => O(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(1),
      R => SR(0)
    );
\dm_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      Q => dm_address_reg(20),
      R => SR(0)
    );
\dm_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_35\,
      Q => dm_address_reg(21),
      R => SR(0)
    );
\dm_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_34\,
      Q => dm_address_reg(22),
      R => SR(0)
    );
\dm_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_33\,
      Q => dm_address_reg(23),
      R => SR(0)
    );
\dm_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_40\,
      Q => dm_address_reg(24),
      R => SR(0)
    );
\dm_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_39\,
      Q => dm_address_reg(25),
      R => SR(0)
    );
\dm_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_38\,
      Q => dm_address_reg(26),
      R => SR(0)
    );
\dm_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_37\,
      Q => dm_address_reg(27),
      R => SR(0)
    );
\dm_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_44\,
      Q => dm_address_reg(28),
      R => SR(0)
    );
\dm_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_43\,
      Q => dm_address_reg(29),
      R => SR(0)
    );
\dm_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => O(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(2),
      R => SR(0)
    );
\dm_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_42\,
      Q => dm_address_reg(30),
      R => SR(0)
    );
\dm_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_41\,
      Q => dm_address_reg(31),
      R => SR(0)
    );
\dm_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => O(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(3),
      R => SR(0)
    );
\dm_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \stride_vid_reg[7]\(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(4),
      R => SR(0)
    );
\dm_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \stride_vid_reg[7]\(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(5),
      R => SR(0)
    );
\dm_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \stride_vid_reg[7]\(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(6),
      R => SR(0)
    );
\dm_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \stride_vid_reg[7]\(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(7),
      R => SR(0)
    );
\dm_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \stride_vid_reg[11]\(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(8),
      R => SR(0)
    );
\dm_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4\,
      D => \stride_vid_reg[11]\(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(9),
      R => SR(0)
    );
dma_interr_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => interr_i_reg,
      I1 => \^zero_vsize_err\,
      I2 => \^zero_hsize_err\,
      O => s2mm_dma_interr_set_minus_frame_errors
    );
frame_sync_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_cdc2dmac_fsync,
      Q => \^tstvect_fsync_d1\,
      R => SR(0)
    );
frame_sync_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^tstvect_fsync_d1\,
      Q => \^tstvect_fsync_d2\,
      R => SR(0)
    );
frame_sync_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^tstvect_fsync_d2\,
      Q => frame_sync_d3,
      R => SR(0)
    );
frame_sync_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_sync_d3,
      Q => frame_sync_reg,
      R => SR(0)
    );
\s_axis_cmd_tdata[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      O => \s_axis_cmd_tdata_reg[63]\(0)
    );
\s_axis_cmd_tdata[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      O => \s_axis_cmd_tdata_reg[63]\(10)
    );
\s_axis_cmd_tdata[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      O => \s_axis_cmd_tdata_reg[63]\(11)
    );
\s_axis_cmd_tdata[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      O => \s_axis_cmd_tdata_reg[63]\(12)
    );
\s_axis_cmd_tdata[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      O => \s_axis_cmd_tdata_reg[63]\(13)
    );
\s_axis_cmd_tdata[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      O => \s_axis_cmd_tdata_reg[63]\(14)
    );
\s_axis_cmd_tdata[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      O => \s_axis_cmd_tdata_reg[63]\(15)
    );
\s_axis_cmd_tdata[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      O => \s_axis_cmd_tdata_reg[63]\(1)
    );
\s_axis_cmd_tdata[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => \s_axis_cmd_tdata_reg[63]\(16)
    );
\s_axis_cmd_tdata[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      O => \s_axis_cmd_tdata_reg[63]\(2)
    );
\s_axis_cmd_tdata[32]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      O => \s_axis_cmd_tdata_reg[63]\(17)
    );
\s_axis_cmd_tdata[33]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      O => \s_axis_cmd_tdata_reg[63]\(18)
    );
\s_axis_cmd_tdata[34]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      O => \s_axis_cmd_tdata_reg[63]\(19)
    );
\s_axis_cmd_tdata[35]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      O => \s_axis_cmd_tdata_reg[63]\(20)
    );
\s_axis_cmd_tdata[36]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      O => \s_axis_cmd_tdata_reg[63]\(21)
    );
\s_axis_cmd_tdata[37]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      O => \s_axis_cmd_tdata_reg[63]\(22)
    );
\s_axis_cmd_tdata[38]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      O => \s_axis_cmd_tdata_reg[63]\(23)
    );
\s_axis_cmd_tdata[39]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      O => \s_axis_cmd_tdata_reg[63]\(24)
    );
\s_axis_cmd_tdata[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      O => \s_axis_cmd_tdata_reg[63]\(3)
    );
\s_axis_cmd_tdata[40]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      O => \s_axis_cmd_tdata_reg[63]\(25)
    );
\s_axis_cmd_tdata[41]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      O => \s_axis_cmd_tdata_reg[63]\(26)
    );
\s_axis_cmd_tdata[42]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      O => \s_axis_cmd_tdata_reg[63]\(27)
    );
\s_axis_cmd_tdata[43]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      O => \s_axis_cmd_tdata_reg[63]\(28)
    );
\s_axis_cmd_tdata[44]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      O => \s_axis_cmd_tdata_reg[63]\(29)
    );
\s_axis_cmd_tdata[45]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      O => \s_axis_cmd_tdata_reg[63]\(30)
    );
\s_axis_cmd_tdata[46]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      O => \s_axis_cmd_tdata_reg[63]\(31)
    );
\s_axis_cmd_tdata[47]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      O => \s_axis_cmd_tdata_reg[63]\(32)
    );
\s_axis_cmd_tdata[48]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      O => \s_axis_cmd_tdata_reg[63]\(33)
    );
\s_axis_cmd_tdata[49]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      O => \s_axis_cmd_tdata_reg[63]\(34)
    );
\s_axis_cmd_tdata[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      O => \s_axis_cmd_tdata_reg[63]\(4)
    );
\s_axis_cmd_tdata[50]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      O => \s_axis_cmd_tdata_reg[63]\(35)
    );
\s_axis_cmd_tdata[51]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      O => \s_axis_cmd_tdata_reg[63]\(36)
    );
\s_axis_cmd_tdata[52]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      O => \s_axis_cmd_tdata_reg[63]\(37)
    );
\s_axis_cmd_tdata[53]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      O => \s_axis_cmd_tdata_reg[63]\(38)
    );
\s_axis_cmd_tdata[54]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      O => \s_axis_cmd_tdata_reg[63]\(39)
    );
\s_axis_cmd_tdata[55]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      O => \s_axis_cmd_tdata_reg[63]\(40)
    );
\s_axis_cmd_tdata[56]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      O => \s_axis_cmd_tdata_reg[63]\(41)
    );
\s_axis_cmd_tdata[57]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      O => \s_axis_cmd_tdata_reg[63]\(42)
    );
\s_axis_cmd_tdata[58]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      O => \s_axis_cmd_tdata_reg[63]\(43)
    );
\s_axis_cmd_tdata[59]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      O => \s_axis_cmd_tdata_reg[63]\(44)
    );
\s_axis_cmd_tdata[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      O => \s_axis_cmd_tdata_reg[63]\(5)
    );
\s_axis_cmd_tdata[60]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      O => \s_axis_cmd_tdata_reg[63]\(45)
    );
\s_axis_cmd_tdata[61]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      O => \s_axis_cmd_tdata_reg[63]\(46)
    );
\s_axis_cmd_tdata[62]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      O => \s_axis_cmd_tdata_reg[63]\(47)
    );
\s_axis_cmd_tdata[63]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      O => \s_axis_cmd_tdata_reg[63]\(48)
    );
\s_axis_cmd_tdata[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      O => \s_axis_cmd_tdata_reg[63]\(6)
    );
\s_axis_cmd_tdata[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      O => \s_axis_cmd_tdata_reg[63]\(7)
    );
\s_axis_cmd_tdata[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      O => \s_axis_cmd_tdata_reg[63]\(8)
    );
\s_axis_cmd_tdata[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      O => \s_axis_cmd_tdata_reg[63]\(9)
    );
\vert_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_19\,
      Q => vert_count_reg(0),
      R => SR(0)
    );
\vert_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25\,
      Q => vert_count_reg(10),
      R => SR(0)
    );
\vert_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_24\,
      Q => vert_count_reg(11),
      R => SR(0)
    );
\vert_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_28\,
      Q => vert_count_reg(12),
      R => SR(0)
    );
\vert_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_18\,
      Q => vert_count_reg(1),
      R => SR(0)
    );
\vert_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_17\,
      Q => vert_count_reg(2),
      R => SR(0)
    );
\vert_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_16\,
      Q => vert_count_reg(3),
      R => SR(0)
    );
\vert_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_23\,
      Q => vert_count_reg(4),
      R => SR(0)
    );
\vert_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_22\,
      Q => vert_count_reg(5),
      R => SR(0)
    );
\vert_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_21\,
      Q => vert_count_reg(6),
      R => SR(0)
    );
\vert_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_20\,
      Q => vert_count_reg(7),
      R => SR(0)
    );
\vert_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_27\,
      Q => vert_count_reg(8),
      R => SR(0)
    );
\vert_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_26\,
      Q => vert_count_reg(9),
      R => SR(0)
    );
zero_hsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => zero_hsize_err0,
      Q => \^zero_hsize_err\,
      R => SR(0)
    );
zero_vsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => zero_vsize_err0,
      Q => \^zero_vsize_err\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_user_reg_out_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ : out STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\ : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\ : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    p_86_out : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_fifo_ainit_nosync : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    mm2s_axis_resetn : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_data_reg_out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter : entity is "axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter";
end system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter is
  signal acc_data_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal acc_keep_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_last : STD_LOGIC;
  signal acc_user_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal areset_r : STD_LOGIC;
  signal d2_ready : STD_LOGIC;
  signal d2_valid : STD_LOGIC;
  signal \gen_data_accumulator[1].acc_data_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_data_accumulator[1].acc_keep_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_18\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_19\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_20\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_21\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_22\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_23\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_24\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_25\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_26\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_27\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_28\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_29\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_30\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_31\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_32\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_33\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_34\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_35\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_36\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_37\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_38\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_39\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_40\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_41\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_42\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_43\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_44\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_45\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_46\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_47\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_48\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_49\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_5\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_6\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_7\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_8\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_9\ : STD_LOGIC;
begin
areset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => m_axis_fifo_ainit_nosync,
      Q => areset_r,
      R => '0'
    );
\gen_downsizer_conversion.axisc_downsizer_0\: entity work.system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer
     port map (
      D(11) => \gen_upsizer_conversion.axisc_upsizer_0_n_6\,
      D(10) => \gen_upsizer_conversion.axisc_upsizer_0_n_7\,
      D(9) => \gen_upsizer_conversion.axisc_upsizer_0_n_8\,
      D(8) => \gen_upsizer_conversion.axisc_upsizer_0_n_9\,
      D(7 downto 4) => \gen_data_accumulator[1].acc_keep_reg\(3 downto 0),
      D(3 downto 0) => acc_keep_reg(3 downto 0),
      \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\ => \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\,
      \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\ => \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\,
      \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\ => \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\,
      \acc_data_reg[95]\(95) => \gen_upsizer_conversion.axisc_upsizer_0_n_18\,
      \acc_data_reg[95]\(94) => \gen_upsizer_conversion.axisc_upsizer_0_n_19\,
      \acc_data_reg[95]\(93) => \gen_upsizer_conversion.axisc_upsizer_0_n_20\,
      \acc_data_reg[95]\(92) => \gen_upsizer_conversion.axisc_upsizer_0_n_21\,
      \acc_data_reg[95]\(91) => \gen_upsizer_conversion.axisc_upsizer_0_n_22\,
      \acc_data_reg[95]\(90) => \gen_upsizer_conversion.axisc_upsizer_0_n_23\,
      \acc_data_reg[95]\(89) => \gen_upsizer_conversion.axisc_upsizer_0_n_24\,
      \acc_data_reg[95]\(88) => \gen_upsizer_conversion.axisc_upsizer_0_n_25\,
      \acc_data_reg[95]\(87) => \gen_upsizer_conversion.axisc_upsizer_0_n_26\,
      \acc_data_reg[95]\(86) => \gen_upsizer_conversion.axisc_upsizer_0_n_27\,
      \acc_data_reg[95]\(85) => \gen_upsizer_conversion.axisc_upsizer_0_n_28\,
      \acc_data_reg[95]\(84) => \gen_upsizer_conversion.axisc_upsizer_0_n_29\,
      \acc_data_reg[95]\(83) => \gen_upsizer_conversion.axisc_upsizer_0_n_30\,
      \acc_data_reg[95]\(82) => \gen_upsizer_conversion.axisc_upsizer_0_n_31\,
      \acc_data_reg[95]\(81) => \gen_upsizer_conversion.axisc_upsizer_0_n_32\,
      \acc_data_reg[95]\(80) => \gen_upsizer_conversion.axisc_upsizer_0_n_33\,
      \acc_data_reg[95]\(79) => \gen_upsizer_conversion.axisc_upsizer_0_n_34\,
      \acc_data_reg[95]\(78) => \gen_upsizer_conversion.axisc_upsizer_0_n_35\,
      \acc_data_reg[95]\(77) => \gen_upsizer_conversion.axisc_upsizer_0_n_36\,
      \acc_data_reg[95]\(76) => \gen_upsizer_conversion.axisc_upsizer_0_n_37\,
      \acc_data_reg[95]\(75) => \gen_upsizer_conversion.axisc_upsizer_0_n_38\,
      \acc_data_reg[95]\(74) => \gen_upsizer_conversion.axisc_upsizer_0_n_39\,
      \acc_data_reg[95]\(73) => \gen_upsizer_conversion.axisc_upsizer_0_n_40\,
      \acc_data_reg[95]\(72) => \gen_upsizer_conversion.axisc_upsizer_0_n_41\,
      \acc_data_reg[95]\(71) => \gen_upsizer_conversion.axisc_upsizer_0_n_42\,
      \acc_data_reg[95]\(70) => \gen_upsizer_conversion.axisc_upsizer_0_n_43\,
      \acc_data_reg[95]\(69) => \gen_upsizer_conversion.axisc_upsizer_0_n_44\,
      \acc_data_reg[95]\(68) => \gen_upsizer_conversion.axisc_upsizer_0_n_45\,
      \acc_data_reg[95]\(67) => \gen_upsizer_conversion.axisc_upsizer_0_n_46\,
      \acc_data_reg[95]\(66) => \gen_upsizer_conversion.axisc_upsizer_0_n_47\,
      \acc_data_reg[95]\(65) => \gen_upsizer_conversion.axisc_upsizer_0_n_48\,
      \acc_data_reg[95]\(64) => \gen_upsizer_conversion.axisc_upsizer_0_n_49\,
      \acc_data_reg[95]\(63 downto 32) => \gen_data_accumulator[1].acc_data_reg\(31 downto 0),
      \acc_data_reg[95]\(31 downto 0) => acc_data_reg(31 downto 0),
      acc_last => acc_last,
      acc_user_reg(0) => acc_user_reg(0),
      areset_r => areset_r,
      d2_ready => d2_ready,
      d2_valid => d2_valid,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tkeep(2 downto 0) => m_axis_mm2s_tkeep(2 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_axis_resetn => mm2s_axis_resetn,
      p_11_out => p_11_out,
      p_86_out => p_86_out,
      s_valid0 => s_valid0,
      \state_reg[1]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_5\
    );
\gen_upsizer_conversion.axisc_upsizer_0\: entity work.system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer
     port map (
      D(11) => \gen_upsizer_conversion.axisc_upsizer_0_n_6\,
      D(10) => \gen_upsizer_conversion.axisc_upsizer_0_n_7\,
      D(9) => \gen_upsizer_conversion.axisc_upsizer_0_n_8\,
      D(8) => \gen_upsizer_conversion.axisc_upsizer_0_n_9\,
      D(7 downto 4) => \gen_data_accumulator[1].acc_keep_reg\(3 downto 0),
      D(3 downto 0) => acc_keep_reg(3 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\,
      Q(3 downto 0) => Q(3 downto 0),
      acc_last => acc_last,
      acc_user_reg(0) => acc_user_reg(0),
      areset_r => areset_r,
      d2_ready => d2_ready,
      d2_valid => d2_valid,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_axis_resetn => mm2s_axis_resetn,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_11_out => p_11_out,
      p_19_out => p_19_out,
      p_4_out => p_4_out,
      \r0_data_reg[95]\(95) => \gen_upsizer_conversion.axisc_upsizer_0_n_18\,
      \r0_data_reg[95]\(94) => \gen_upsizer_conversion.axisc_upsizer_0_n_19\,
      \r0_data_reg[95]\(93) => \gen_upsizer_conversion.axisc_upsizer_0_n_20\,
      \r0_data_reg[95]\(92) => \gen_upsizer_conversion.axisc_upsizer_0_n_21\,
      \r0_data_reg[95]\(91) => \gen_upsizer_conversion.axisc_upsizer_0_n_22\,
      \r0_data_reg[95]\(90) => \gen_upsizer_conversion.axisc_upsizer_0_n_23\,
      \r0_data_reg[95]\(89) => \gen_upsizer_conversion.axisc_upsizer_0_n_24\,
      \r0_data_reg[95]\(88) => \gen_upsizer_conversion.axisc_upsizer_0_n_25\,
      \r0_data_reg[95]\(87) => \gen_upsizer_conversion.axisc_upsizer_0_n_26\,
      \r0_data_reg[95]\(86) => \gen_upsizer_conversion.axisc_upsizer_0_n_27\,
      \r0_data_reg[95]\(85) => \gen_upsizer_conversion.axisc_upsizer_0_n_28\,
      \r0_data_reg[95]\(84) => \gen_upsizer_conversion.axisc_upsizer_0_n_29\,
      \r0_data_reg[95]\(83) => \gen_upsizer_conversion.axisc_upsizer_0_n_30\,
      \r0_data_reg[95]\(82) => \gen_upsizer_conversion.axisc_upsizer_0_n_31\,
      \r0_data_reg[95]\(81) => \gen_upsizer_conversion.axisc_upsizer_0_n_32\,
      \r0_data_reg[95]\(80) => \gen_upsizer_conversion.axisc_upsizer_0_n_33\,
      \r0_data_reg[95]\(79) => \gen_upsizer_conversion.axisc_upsizer_0_n_34\,
      \r0_data_reg[95]\(78) => \gen_upsizer_conversion.axisc_upsizer_0_n_35\,
      \r0_data_reg[95]\(77) => \gen_upsizer_conversion.axisc_upsizer_0_n_36\,
      \r0_data_reg[95]\(76) => \gen_upsizer_conversion.axisc_upsizer_0_n_37\,
      \r0_data_reg[95]\(75) => \gen_upsizer_conversion.axisc_upsizer_0_n_38\,
      \r0_data_reg[95]\(74) => \gen_upsizer_conversion.axisc_upsizer_0_n_39\,
      \r0_data_reg[95]\(73) => \gen_upsizer_conversion.axisc_upsizer_0_n_40\,
      \r0_data_reg[95]\(72) => \gen_upsizer_conversion.axisc_upsizer_0_n_41\,
      \r0_data_reg[95]\(71) => \gen_upsizer_conversion.axisc_upsizer_0_n_42\,
      \r0_data_reg[95]\(70) => \gen_upsizer_conversion.axisc_upsizer_0_n_43\,
      \r0_data_reg[95]\(69) => \gen_upsizer_conversion.axisc_upsizer_0_n_44\,
      \r0_data_reg[95]\(68) => \gen_upsizer_conversion.axisc_upsizer_0_n_45\,
      \r0_data_reg[95]\(67) => \gen_upsizer_conversion.axisc_upsizer_0_n_46\,
      \r0_data_reg[95]\(66) => \gen_upsizer_conversion.axisc_upsizer_0_n_47\,
      \r0_data_reg[95]\(65) => \gen_upsizer_conversion.axisc_upsizer_0_n_48\,
      \r0_data_reg[95]\(64) => \gen_upsizer_conversion.axisc_upsizer_0_n_49\,
      \r0_data_reg[95]\(63 downto 32) => \gen_data_accumulator[1].acc_data_reg\(31 downto 0),
      \r0_data_reg[95]\(31 downto 0) => acc_data_reg(31 downto 0),
      \r0_is_null_r_reg[3]\ => \gen_upsizer_conversion.axisc_upsizer_0_n_5\,
      r0_last_reg_0 => E(0),
      \sig_data_reg_out_reg[31]\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      \sig_user_reg_out_reg[0]\(0) => \sig_user_reg_out_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_skid_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axis_s2mm_tready_signal : out STD_LOGIC;
    \sig_user_reg_out_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_Last : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    s_axis_s2mm_tready_i : in STD_LOGIC;
    s_axis_s2mm_tvalid_int : in STD_LOGIC;
    \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\ : in STD_LOGIC;
    M_VALID : in STD_LOGIC;
    s2mm_dummy_tready_fsync_src_sel_10 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_reg_out_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized1\ : entity is "axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter";
end \system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized1\ is
  signal acc_data_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal acc_keep_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal acc_last : STD_LOGIC;
  signal areset_r : STD_LOGIC;
  signal d2_ready : STD_LOGIC;
  signal d2_valid : STD_LOGIC;
  signal \gen_data_accumulator[1].acc_data_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \gen_data_accumulator[1].acc_keep_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_data_accumulator[2].acc_data_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \gen_data_accumulator[2].acc_keep_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_16\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_17\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_18\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_19\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_20\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_21\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_22\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_23\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_24\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_25\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_26\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_27\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_28\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_29\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_30\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_31\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_32\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_33\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_34\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_35\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_36\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_37\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_38\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_39\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_4\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_5\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_6\ : STD_LOGIC;
begin
areset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_axis_fifo_ainit_nosync,
      Q => areset_r,
      R => '0'
    );
\gen_downsizer_conversion.axisc_downsizer_0\: entity work.\system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer__parameterized0\
     port map (
      D(11) => \gen_upsizer_conversion.axisc_upsizer_0_n_4\,
      D(10) => \gen_upsizer_conversion.axisc_upsizer_0_n_5\,
      D(9) => \gen_upsizer_conversion.axisc_upsizer_0_n_6\,
      D(8 downto 6) => \gen_data_accumulator[2].acc_keep_reg\(2 downto 0),
      D(5 downto 3) => \gen_data_accumulator[1].acc_keep_reg\(2 downto 0),
      D(2 downto 0) => acc_keep_reg(2 downto 0),
      DIN(0) => DIN(0),
      \acc_data_reg[95]\(95) => \gen_upsizer_conversion.axisc_upsizer_0_n_16\,
      \acc_data_reg[95]\(94) => \gen_upsizer_conversion.axisc_upsizer_0_n_17\,
      \acc_data_reg[95]\(93) => \gen_upsizer_conversion.axisc_upsizer_0_n_18\,
      \acc_data_reg[95]\(92) => \gen_upsizer_conversion.axisc_upsizer_0_n_19\,
      \acc_data_reg[95]\(91) => \gen_upsizer_conversion.axisc_upsizer_0_n_20\,
      \acc_data_reg[95]\(90) => \gen_upsizer_conversion.axisc_upsizer_0_n_21\,
      \acc_data_reg[95]\(89) => \gen_upsizer_conversion.axisc_upsizer_0_n_22\,
      \acc_data_reg[95]\(88) => \gen_upsizer_conversion.axisc_upsizer_0_n_23\,
      \acc_data_reg[95]\(87) => \gen_upsizer_conversion.axisc_upsizer_0_n_24\,
      \acc_data_reg[95]\(86) => \gen_upsizer_conversion.axisc_upsizer_0_n_25\,
      \acc_data_reg[95]\(85) => \gen_upsizer_conversion.axisc_upsizer_0_n_26\,
      \acc_data_reg[95]\(84) => \gen_upsizer_conversion.axisc_upsizer_0_n_27\,
      \acc_data_reg[95]\(83) => \gen_upsizer_conversion.axisc_upsizer_0_n_28\,
      \acc_data_reg[95]\(82) => \gen_upsizer_conversion.axisc_upsizer_0_n_29\,
      \acc_data_reg[95]\(81) => \gen_upsizer_conversion.axisc_upsizer_0_n_30\,
      \acc_data_reg[95]\(80) => \gen_upsizer_conversion.axisc_upsizer_0_n_31\,
      \acc_data_reg[95]\(79) => \gen_upsizer_conversion.axisc_upsizer_0_n_32\,
      \acc_data_reg[95]\(78) => \gen_upsizer_conversion.axisc_upsizer_0_n_33\,
      \acc_data_reg[95]\(77) => \gen_upsizer_conversion.axisc_upsizer_0_n_34\,
      \acc_data_reg[95]\(76) => \gen_upsizer_conversion.axisc_upsizer_0_n_35\,
      \acc_data_reg[95]\(75) => \gen_upsizer_conversion.axisc_upsizer_0_n_36\,
      \acc_data_reg[95]\(74) => \gen_upsizer_conversion.axisc_upsizer_0_n_37\,
      \acc_data_reg[95]\(73) => \gen_upsizer_conversion.axisc_upsizer_0_n_38\,
      \acc_data_reg[95]\(72) => \gen_upsizer_conversion.axisc_upsizer_0_n_39\,
      \acc_data_reg[95]\(71 downto 48) => \gen_data_accumulator[2].acc_data_reg\(23 downto 0),
      \acc_data_reg[95]\(47 downto 24) => \gen_data_accumulator[1].acc_data_reg\(23 downto 0),
      \acc_data_reg[95]\(23 downto 0) => acc_data_reg(23 downto 0),
      acc_last => acc_last,
      areset_r => areset_r,
      d2_ready => d2_ready,
      d2_valid => d2_valid,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_i => s_axis_s2mm_tready_i,
      \sig_data_skid_reg_reg[31]\(35 downto 0) => \sig_data_skid_reg_reg[31]\(35 downto 0),
      \state_reg[2]_0\ => \state_reg[2]\
    );
\gen_upsizer_conversion.axisc_upsizer_0\: entity work.\system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0\
     port map (
      D(11) => \gen_upsizer_conversion.axisc_upsizer_0_n_4\,
      D(10) => \gen_upsizer_conversion.axisc_upsizer_0_n_5\,
      D(9) => \gen_upsizer_conversion.axisc_upsizer_0_n_6\,
      D(8 downto 6) => \gen_data_accumulator[2].acc_keep_reg\(2 downto 0),
      D(5 downto 3) => \gen_data_accumulator[1].acc_keep_reg\(2 downto 0),
      D(2 downto 0) => acc_keep_reg(2 downto 0),
      \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\ => \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\,
      M_Last => M_Last,
      M_VALID => M_VALID,
      Q(2 downto 0) => Q(2 downto 0),
      acc_last => acc_last,
      areset_r => areset_r,
      d2_ready => d2_ready,
      d2_valid => d2_valid,
      \out\ => \out\,
      \r0_data_reg[95]\(95) => \gen_upsizer_conversion.axisc_upsizer_0_n_16\,
      \r0_data_reg[95]\(94) => \gen_upsizer_conversion.axisc_upsizer_0_n_17\,
      \r0_data_reg[95]\(93) => \gen_upsizer_conversion.axisc_upsizer_0_n_18\,
      \r0_data_reg[95]\(92) => \gen_upsizer_conversion.axisc_upsizer_0_n_19\,
      \r0_data_reg[95]\(91) => \gen_upsizer_conversion.axisc_upsizer_0_n_20\,
      \r0_data_reg[95]\(90) => \gen_upsizer_conversion.axisc_upsizer_0_n_21\,
      \r0_data_reg[95]\(89) => \gen_upsizer_conversion.axisc_upsizer_0_n_22\,
      \r0_data_reg[95]\(88) => \gen_upsizer_conversion.axisc_upsizer_0_n_23\,
      \r0_data_reg[95]\(87) => \gen_upsizer_conversion.axisc_upsizer_0_n_24\,
      \r0_data_reg[95]\(86) => \gen_upsizer_conversion.axisc_upsizer_0_n_25\,
      \r0_data_reg[95]\(85) => \gen_upsizer_conversion.axisc_upsizer_0_n_26\,
      \r0_data_reg[95]\(84) => \gen_upsizer_conversion.axisc_upsizer_0_n_27\,
      \r0_data_reg[95]\(83) => \gen_upsizer_conversion.axisc_upsizer_0_n_28\,
      \r0_data_reg[95]\(82) => \gen_upsizer_conversion.axisc_upsizer_0_n_29\,
      \r0_data_reg[95]\(81) => \gen_upsizer_conversion.axisc_upsizer_0_n_30\,
      \r0_data_reg[95]\(80) => \gen_upsizer_conversion.axisc_upsizer_0_n_31\,
      \r0_data_reg[95]\(79) => \gen_upsizer_conversion.axisc_upsizer_0_n_32\,
      \r0_data_reg[95]\(78) => \gen_upsizer_conversion.axisc_upsizer_0_n_33\,
      \r0_data_reg[95]\(77) => \gen_upsizer_conversion.axisc_upsizer_0_n_34\,
      \r0_data_reg[95]\(76) => \gen_upsizer_conversion.axisc_upsizer_0_n_35\,
      \r0_data_reg[95]\(75) => \gen_upsizer_conversion.axisc_upsizer_0_n_36\,
      \r0_data_reg[95]\(74) => \gen_upsizer_conversion.axisc_upsizer_0_n_37\,
      \r0_data_reg[95]\(73) => \gen_upsizer_conversion.axisc_upsizer_0_n_38\,
      \r0_data_reg[95]\(72) => \gen_upsizer_conversion.axisc_upsizer_0_n_39\,
      \r0_data_reg[95]\(71 downto 48) => \gen_data_accumulator[2].acc_data_reg\(23 downto 0),
      \r0_data_reg[95]\(47 downto 24) => \gen_data_accumulator[1].acc_data_reg\(23 downto 0),
      \r0_data_reg[95]\(23 downto 0) => acc_data_reg(23 downto 0),
      \r0_keep_reg[2]_0\ => E(0),
      s2mm_dummy_tready_fsync_src_sel_10 => s2mm_dummy_tready_fsync_src_sel_10,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_signal => s_axis_s2mm_tready_signal,
      s_axis_s2mm_tvalid_int => s_axis_s2mm_tvalid_int,
      \sig_data_reg_out_reg[23]\(23 downto 0) => \sig_data_reg_out_reg[23]\(23 downto 0),
      \sig_user_reg_out_reg[0]\(0) => \sig_user_reg_out_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_vid_cdc is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    p_21_out : out STD_LOGIC;
    p_in_d1_cdc_from_0 : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    all_lines_xfred : out STD_LOGIC;
    all_lines_xfred_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    prmry_in_xored_2 : in STD_LOGIC;
    s2mm_frame_ptr_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]\ : in STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_vid_cdc : entity is "axi_vdma_vid_cdc";
end system_axi_vdma_0_0_axi_vdma_vid_cdc;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_vid_cdc is
  signal frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of frame_ptr_in_d1_cdc_tig : signal is "true";
  signal frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_in_d2 : signal is "true";
  signal frame_ptr_out_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d1_cdc_tig : signal is "true";
  signal frame_ptr_out_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d2 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal n_0_1 : STD_LOGIC;
  signal n_0_2 : STD_LOGIC;
  signal othrchnl_frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d1_cdc_tig : signal is "true";
  signal othrchnl_frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\ : label is "yes";
begin
\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized14_38\
     port map (
      \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]\ => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]\,
      \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]\ => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]\,
      SR(0) => SR(0),
      all_lines_xfred => all_lines_xfred,
      all_lines_xfred_1 => all_lines_xfred_1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      p_19_out => p_19_out,
      p_in_d1_cdc_from_0 => p_in_d1_cdc_from_0,
      prmry_in_xored_2 => prmry_in_xored_2,
      prmry_reset2 => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d2(0),
      Q => Q(0),
      R => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d2(1),
      Q => Q(1),
      R => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d2(2),
      Q => Q(2),
      R => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s2mm_frame_ptr_out(0),
      Q => othrchnl_frame_ptr_in_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s2mm_frame_ptr_out(1),
      Q => othrchnl_frame_ptr_in_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s2mm_frame_ptr_out(2),
      Q => othrchnl_frame_ptr_in_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s2mm_frame_ptr_out(3),
      Q => othrchnl_frame_ptr_in_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s2mm_frame_ptr_out(4),
      Q => othrchnl_frame_ptr_in_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s2mm_frame_ptr_out(5),
      Q => othrchnl_frame_ptr_in_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d1_cdc_tig(0),
      Q => othrchnl_frame_ptr_in_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d1_cdc_tig(1),
      Q => othrchnl_frame_ptr_in_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d1_cdc_tig(2),
      Q => othrchnl_frame_ptr_in_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d1_cdc_tig(3),
      Q => othrchnl_frame_ptr_in_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d1_cdc_tig(4),
      Q => othrchnl_frame_ptr_in_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d1_cdc_tig(5),
      Q => othrchnl_frame_ptr_in_d2(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.SOF_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized12_39\
     port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      p_21_out => p_21_out,
      p_in_d1_cdc_from => p_in_d1_cdc_from,
      prmry_in_xored => prmry_in_xored,
      prmry_reset2 => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(0),
      Q => mm2s_frame_ptr_out(0),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(1),
      Q => mm2s_frame_ptr_out(1),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(2),
      Q => mm2s_frame_ptr_out(2),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(3),
      Q => mm2s_frame_ptr_out(3),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(4),
      Q => mm2s_frame_ptr_out(4),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(5),
      Q => mm2s_frame_ptr_out(5),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(0),
      Q => frame_ptr_in_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(1),
      Q => frame_ptr_in_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(2),
      Q => frame_ptr_in_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(3),
      Q => frame_ptr_in_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(4),
      Q => frame_ptr_in_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(5),
      Q => frame_ptr_in_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(0),
      Q => frame_ptr_in_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(1),
      Q => frame_ptr_in_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(2),
      Q => frame_ptr_in_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(3),
      Q => frame_ptr_in_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(4),
      Q => frame_ptr_in_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(5),
      Q => frame_ptr_in_d2(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]\(0),
      Q => frame_ptr_out_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]\(1),
      Q => frame_ptr_out_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]\(2),
      Q => frame_ptr_out_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_2,
      Q => frame_ptr_out_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_1,
      Q => frame_ptr_out_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_0,
      Q => frame_ptr_out_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(0),
      Q => frame_ptr_out_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(1),
      Q => frame_ptr_out_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(2),
      Q => frame_ptr_out_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(3),
      Q => frame_ptr_out_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(4),
      Q => frame_ptr_out_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(5),
      Q => frame_ptr_out_d2(5),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_vid_cdc_1 is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    s2mm_packet_sof : out STD_LOGIC;
    s2mm_cdc2dmac_fsync : out STD_LOGIC;
    p_in_d1_cdc_from_0 : out STD_LOGIC;
    s2mm_fsync_out_i : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\ : out STD_LOGIC;
    prmry_in_xored : out STD_LOGIC;
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\ : out STD_LOGIC;
    s2mm_valid_frame_sync_cmb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    prmry_reset2 : in STD_LOGIC;
    prmry_in_xored_1 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    prmry_in_xored_2 : in STD_LOGIC;
    mm2s_frame_ptr_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s2mm_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_fsync_core : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    irqdelay_wren_i : in STD_LOGIC;
    p_in_d1_cdc_from_3 : in STD_LOGIC;
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]\ : in STD_LOGIC;
    s2mm_valid_video_prmtrs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_vid_cdc_1 : entity is "axi_vdma_vid_cdc";
end system_axi_vdma_0_0_axi_vdma_vid_cdc_1;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_vid_cdc_1 is
  signal frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of frame_ptr_in_d1_cdc_tig : signal is "true";
  signal frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_in_d2 : signal is "true";
  signal frame_ptr_out_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d1_cdc_tig : signal is "true";
  signal frame_ptr_out_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d2 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal n_0_1 : STD_LOGIC;
  signal n_0_2 : STD_LOGIC;
  signal othrchnl_frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d1_cdc_tig : signal is "true";
  signal othrchnl_frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d2 : signal is "true";
  signal \^s2mm_cdc2dmac_fsync\ : STD_LOGIC;
  signal s_fsync_d1 : STD_LOGIC;
  signal s_fsync_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\ : label is "yes";
begin
  s2mm_cdc2dmac_fsync <= \^s2mm_cdc2dmac_fsync\;
\GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized13\
     port map (
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_reset2 => prmry_reset2,
      s2mm_cdc2dmac_fsync => \^s2mm_cdc2dmac_fsync\,
      s2mm_valid_frame_sync_cmb => s2mm_valid_frame_sync_cmb,
      s2mm_valid_video_prmtrs => s2mm_valid_video_prmtrs,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_fsync_d1 => s_fsync_d1,
      s_fsync_d2 => s_fsync_d2
    );
\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized14\
     port map (
      \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\ => \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\,
      \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]\ => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]\,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_in_d1_cdc_from_0 => p_in_d1_cdc_from_0,
      p_in_d1_cdc_from_3 => p_in_d1_cdc_from_3,
      prmry_in_xored => prmry_in_xored,
      prmry_in_xored_2 => prmry_in_xored_2,
      prmry_reset2 => prmry_reset2,
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d2(0),
      Q => Q(0),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d2(1),
      Q => Q(1),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d2(2),
      Q => Q(2),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mm2s_frame_ptr_out(0),
      Q => othrchnl_frame_ptr_in_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mm2s_frame_ptr_out(1),
      Q => othrchnl_frame_ptr_in_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mm2s_frame_ptr_out(2),
      Q => othrchnl_frame_ptr_in_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mm2s_frame_ptr_out(3),
      Q => othrchnl_frame_ptr_in_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mm2s_frame_ptr_out(4),
      Q => othrchnl_frame_ptr_in_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mm2s_frame_ptr_out(5),
      Q => othrchnl_frame_ptr_in_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d1_cdc_tig(0),
      Q => othrchnl_frame_ptr_in_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d1_cdc_tig(1),
      Q => othrchnl_frame_ptr_in_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d1_cdc_tig(2),
      Q => othrchnl_frame_ptr_in_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d1_cdc_tig(3),
      Q => othrchnl_frame_ptr_in_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d1_cdc_tig(4),
      Q => othrchnl_frame_ptr_in_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.othrchnl_frame_ptr_in_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => othrchnl_frame_ptr_in_d1_cdc_tig(5),
      Q => othrchnl_frame_ptr_in_d2(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.SOF_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized12\
     port map (
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\,
      SR(0) => SR(0),
      irqdelay_wren_i => irqdelay_wren_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_in_d1_cdc_from => p_in_d1_cdc_from,
      prmry_in_xored_1 => prmry_in_xored_1,
      prmry_reset2 => prmry_reset2,
      reset_counts => reset_counts,
      s2mm_cdc2dmac_fsync => \^s2mm_cdc2dmac_fsync\,
      s2mm_packet_sof => s2mm_packet_sof,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(0),
      Q => s2mm_frame_ptr_out(0),
      R => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(1),
      Q => s2mm_frame_ptr_out(1),
      R => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(2),
      Q => s2mm_frame_ptr_out(2),
      R => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(3),
      Q => s2mm_frame_ptr_out(3),
      R => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(4),
      Q => s2mm_frame_ptr_out(4),
      R => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(5),
      Q => s2mm_frame_ptr_out(5),
      R => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(0),
      Q => frame_ptr_in_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(1),
      Q => frame_ptr_in_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(2),
      Q => frame_ptr_in_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(3),
      Q => frame_ptr_in_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(4),
      Q => frame_ptr_in_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(5),
      Q => frame_ptr_in_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(0),
      Q => frame_ptr_in_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(1),
      Q => frame_ptr_in_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(2),
      Q => frame_ptr_in_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(3),
      Q => frame_ptr_in_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(4),
      Q => frame_ptr_in_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(5),
      Q => frame_ptr_in_d2(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]\(0),
      Q => frame_ptr_out_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]\(1),
      Q => frame_ptr_out_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]\(2),
      Q => frame_ptr_out_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => n_0_2,
      Q => frame_ptr_out_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => n_0_1,
      Q => frame_ptr_out_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => n_0_0,
      Q => frame_ptr_out_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(0),
      Q => frame_ptr_out_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(1),
      Q => frame_ptr_out_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(2),
      Q => frame_ptr_out_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(3),
      Q => frame_ptr_out_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(4),
      Q => frame_ptr_out_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(5),
      Q => frame_ptr_out_d2(5),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
s_fsync_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s2mm_fsync_core,
      Q => s_fsync_d1,
      R => prmry_reset2
    );
s_fsync_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_fsync_d1,
      Q => s_fsync_d2,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_vidreg_module is
  port (
    prmtr_update_complete : out STD_LOGIC;
    zero_hsize_err0 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    zero_vsize_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    p_26_out : out STD_LOGIC;
    \stride_vid_reg[0]\ : out STD_LOGIC;
    \dm_address_reg[19]\ : out STD_LOGIC;
    \dm_address_reg[19]_0\ : out STD_LOGIC;
    \dm_address_reg[19]_1\ : out STD_LOGIC;
    \dm_address_reg[19]_2\ : out STD_LOGIC;
    \dm_address_reg[23]\ : out STD_LOGIC;
    \dm_address_reg[23]_0\ : out STD_LOGIC;
    \dm_address_reg[23]_1\ : out STD_LOGIC;
    \dm_address_reg[23]_2\ : out STD_LOGIC;
    \dm_address_reg[27]\ : out STD_LOGIC;
    \dm_address_reg[27]_0\ : out STD_LOGIC;
    \dm_address_reg[27]_1\ : out STD_LOGIC;
    \dm_address_reg[27]_2\ : out STD_LOGIC;
    \dm_address_reg[31]\ : out STD_LOGIC;
    \dm_address_reg[31]_0\ : out STD_LOGIC;
    \dm_address_reg[31]_1\ : out STD_LOGIC;
    \dm_address_reg[31]_2\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dm_address_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dm_address_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dm_address_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2_out : out STD_LOGIC;
    prmtr_updt_complete_i_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    load_new_addr : in STD_LOGIC;
    tstvect_fsync_d2 : in STD_LOGIC;
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    \dm_address_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mask_fsync_out_i : in STD_LOGIC;
    tstvect_fsync_d1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_vidreg_module : entity is "axi_vdma_vidreg_module";
end system_axi_vdma_0_0_axi_vdma_vidreg_module;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_vidreg_module is
  signal \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0\ : STD_LOGIC;
  signal \^prmtr_update_complete\ : STD_LOGIC;
  signal \^stride_vid_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_i_1\ : label is "soft_lutpair89";
begin
  prmtr_update_complete <= \^prmtr_update_complete\;
  \stride_vid_reg[0]\ <= \^stride_vid_reg[0]\;
\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^stride_vid_reg[0]\,
      I1 => tstvect_fsync_d2,
      O => p_26_out
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^stride_vid_reg[0]\,
      I1 => mask_fsync_out_i,
      I2 => tstvect_fsync_d1,
      O => p_2_out
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I\: entity work.system_axi_vdma_0_0_axi_vdma_vregister
     port map (
      CO(0) => CO(0),
      \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1 downto 0) => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1 downto 0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31 downto 0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \^stride_vid_reg[0]\,
      O(3 downto 0) => O(3 downto 0),
      Q(12 downto 0) => Q(12 downto 0),
      SR(0) => SR(0),
      \dm_address_reg[11]\(3 downto 0) => \dm_address_reg[11]\(3 downto 0),
      \dm_address_reg[15]\(3 downto 0) => \dm_address_reg[15]\(3 downto 0),
      \dm_address_reg[15]_0\(15 downto 0) => \dm_address_reg[15]_0\(15 downto 0),
      \dm_address_reg[19]\ => \dm_address_reg[19]\,
      \dm_address_reg[19]_0\ => \dm_address_reg[19]_0\,
      \dm_address_reg[19]_1\ => \dm_address_reg[19]_1\,
      \dm_address_reg[19]_2\ => \dm_address_reg[19]_2\,
      \dm_address_reg[23]\ => \dm_address_reg[23]\,
      \dm_address_reg[23]_0\ => \dm_address_reg[23]_0\,
      \dm_address_reg[23]_1\ => \dm_address_reg[23]_1\,
      \dm_address_reg[23]_2\ => \dm_address_reg[23]_2\,
      \dm_address_reg[27]\ => \dm_address_reg[27]\,
      \dm_address_reg[27]_0\ => \dm_address_reg[27]_0\,
      \dm_address_reg[27]_1\ => \dm_address_reg[27]_1\,
      \dm_address_reg[27]_2\ => \dm_address_reg[27]_2\,
      \dm_address_reg[31]\ => \dm_address_reg[31]\,
      \dm_address_reg[31]_0\ => \dm_address_reg[31]_0\,
      \dm_address_reg[31]_1\ => \dm_address_reg[31]_1\,
      \dm_address_reg[31]_2\ => \dm_address_reg[31]_2\,
      \dm_address_reg[7]\(3 downto 0) => \dm_address_reg[7]\(3 downto 0),
      load_new_addr => load_new_addr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmtr_update_complete => \^prmtr_update_complete\,
      \reg_module_hsize_reg[15]\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => \^stride_vid_reg[0]\,
      I1 => \^prmtr_update_complete\,
      I2 => s2mm_cdc2dmac_fsync,
      I3 => \out\,
      I4 => s2mm_dmasr(0),
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0\
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0\,
      Q => \^stride_vid_reg[0]\,
      R => '0'
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmtr_updt_complete_i_reg,
      Q => \^prmtr_update_complete\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_vidreg_module_45 is
  port (
    \stride_vid_reg[0]\ : out STD_LOGIC;
    zero_vsize_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_hsize_err0 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    all_idle_reg : out STD_LOGIC;
    \stride_vid_reg[0]_0\ : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \dm_address_reg[19]\ : out STD_LOGIC;
    \dm_address_reg[19]_0\ : out STD_LOGIC;
    \dm_address_reg[19]_1\ : out STD_LOGIC;
    \dm_address_reg[19]_2\ : out STD_LOGIC;
    \dm_address_reg[23]\ : out STD_LOGIC;
    \dm_address_reg[23]_0\ : out STD_LOGIC;
    \dm_address_reg[23]_1\ : out STD_LOGIC;
    \dm_address_reg[23]_2\ : out STD_LOGIC;
    \dm_address_reg[27]\ : out STD_LOGIC;
    \dm_address_reg[27]_0\ : out STD_LOGIC;
    \dm_address_reg[27]_1\ : out STD_LOGIC;
    \dm_address_reg[27]_2\ : out STD_LOGIC;
    \dm_address_reg[31]\ : out STD_LOGIC;
    \dm_address_reg[31]_0\ : out STD_LOGIC;
    \dm_address_reg[31]_1\ : out STD_LOGIC;
    \dm_address_reg[31]_2\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dm_address_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dm_address_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dm_address_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2_out : out STD_LOGIC;
    prmtr_updt_complete_i_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    load_new_addr : in STD_LOGIC;
    p_43_out : in STD_LOGIC;
    dwidth_fifo_pipe_empty_m : in STD_LOGIC;
    p_71_out : in STD_LOGIC;
    tstvect_fsync_d2 : in STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_28_out : in STD_LOGIC;
    \dm_address_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mask_fsync_out_i : in STD_LOGIC;
    tstvect_fsync_d1 : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mm2s_prmry_resetn : in STD_LOGIC;
    p_74_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_vidreg_module_45 : entity is "axi_vdma_vidreg_module";
end system_axi_vdma_0_0_axi_vdma_vidreg_module_45;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_vidreg_module_45 is
  signal \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\ : STD_LOGIC;
  signal \^stride_vid_reg[0]\ : STD_LOGIC;
  signal \^stride_vid_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_FREE_RUN_MODE.frame_sync_out_i_1\ : label is "soft_lutpair43";
begin
  \stride_vid_reg[0]\ <= \^stride_vid_reg[0]\;
  \stride_vid_reg[0]_0\ <= \^stride_vid_reg[0]_0\;
\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^stride_vid_reg[0]_0\,
      I1 => tstvect_fsync_d2,
      O => p_4_out
    );
\GEN_FREE_RUN_MODE.frame_sync_out_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^stride_vid_reg[0]_0\,
      I1 => mask_fsync_out_i,
      I2 => tstvect_fsync_d1,
      O => p_2_out
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I\: entity work.system_axi_vdma_0_0_axi_vdma_vregister_46
     port map (
      CO(0) => CO(0),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1 downto 0) => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1 downto 0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31 downto 0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \^stride_vid_reg[0]_0\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \^stride_vid_reg[0]\,
      O(3 downto 0) => O(3 downto 0),
      Q(12 downto 0) => Q(12 downto 0),
      \dm_address_reg[11]\(3 downto 0) => \dm_address_reg[11]\(3 downto 0),
      \dm_address_reg[15]\(3 downto 0) => \dm_address_reg[15]\(3 downto 0),
      \dm_address_reg[15]_0\(15 downto 0) => \dm_address_reg[15]_0\(15 downto 0),
      \dm_address_reg[19]\ => \dm_address_reg[19]\,
      \dm_address_reg[19]_0\ => \dm_address_reg[19]_0\,
      \dm_address_reg[19]_1\ => \dm_address_reg[19]_1\,
      \dm_address_reg[19]_2\ => \dm_address_reg[19]_2\,
      \dm_address_reg[23]\ => \dm_address_reg[23]\,
      \dm_address_reg[23]_0\ => \dm_address_reg[23]_0\,
      \dm_address_reg[23]_1\ => \dm_address_reg[23]_1\,
      \dm_address_reg[23]_2\ => \dm_address_reg[23]_2\,
      \dm_address_reg[27]\ => \dm_address_reg[27]\,
      \dm_address_reg[27]_0\ => \dm_address_reg[27]_0\,
      \dm_address_reg[27]_1\ => \dm_address_reg[27]_1\,
      \dm_address_reg[27]_2\ => \dm_address_reg[27]_2\,
      \dm_address_reg[31]\ => \dm_address_reg[31]\,
      \dm_address_reg[31]_0\ => \dm_address_reg[31]_0\,
      \dm_address_reg[31]_1\ => \dm_address_reg[31]_1\,
      \dm_address_reg[31]_2\ => \dm_address_reg[31]_2\,
      \dm_address_reg[7]\(3 downto 0) => \dm_address_reg[7]\(3 downto 0),
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_28_out => p_28_out,
      prmry_reset2 => prmry_reset2,
      \reg_module_hsize_reg[15]\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => \^stride_vid_reg[0]_0\,
      I1 => p_28_out,
      I2 => \^stride_vid_reg[0]\,
      I3 => mm2s_prmry_resetn,
      I4 => p_74_out,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\,
      Q => \^stride_vid_reg[0]_0\,
      R => '0'
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmtr_updt_complete_i_reg,
      Q => \^stride_vid_reg[0]\,
      R => '0'
    );
all_idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888000"
    )
        port map (
      I0 => p_43_out,
      I1 => dwidth_fifo_pipe_empty_m,
      I2 => \^stride_vid_reg[0]\,
      I3 => p_71_out,
      I4 => \^stride_vid_reg[0]_0\,
      O => all_idle_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_srl_fifo_rbu_f is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    cmnd_wr_1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_srl_fifo_rbu_f : entity is "srl_fifo_rbu_f";
end system_axi_vdma_0_0_srl_fifo_rbu_f;

architecture STRUCTURE of system_axi_vdma_0_0_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_0_0_cntr_incr_decr_addn_f_16
     port map (
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.system_axi_vdma_0_0_dynshreg_f
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_10_out => p_10_out,
      \s_axis_cmd_tdata_reg[63]\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
\s_axis_cmd_tdata[63]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => cmnd_wr_1,
      I1 => sig_inhibit_rdy_n,
      I2 => FIFO_Full_reg_n_0,
      I3 => s2mm_halt,
      O => s_axis_cmd_tvalid_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_srl_fifo_rbu_f_24 is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    sig_calc_error_pushed_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    p_60_out : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_srl_fifo_rbu_f_24 : entity is "srl_fifo_rbu_f";
end system_axi_vdma_0_0_srl_fifo_rbu_f_24;

architecture STRUCTURE of system_axi_vdma_0_0_srl_fifo_rbu_f_24 is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_0_0_cntr_incr_decr_addn_f_25
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_60_out => p_60_out,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg => sig_calc_error_pushed_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.system_axi_vdma_0_0_dynshreg_f_26
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(0) => \in\(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_60_out => p_60_out,
      \s_axis_cmd_tdata_reg[63]\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SR(0)
    );
\s_axis_cmd_tdata[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => cmnd_wr,
      I1 => sig_inhibit_rdy_n,
      I2 => FIFO_Full_reg_n_0,
      I3 => mm2s_halt,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_62_out : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]\ <= \^inferred_gen.cnt_i_reg[1]\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_0_0_cntr_incr_decr_addn_f_27
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_62_out => p_62_out,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo => sig_wr_fifo,
      sts_tready_reg => sts_tready_reg
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_0_0_dynshreg_f__parameterized0\
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      decerr_i_reg => decerr_i_reg,
      interr_i_reg => interr_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_rd_sts_slverr_reg_reg(2 downto 0) => sig_rd_sts_slverr_reg_reg_0(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo => sig_wr_fifo,
      slverr_i_reg => slverr_i_reg
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[1]\,
      R => SR(0)
    );
sig_rd_sts_reg_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => sig_inhibit_rdy_n_reg,
      I1 => \^inferred_gen.cnt_i_reg[1]\,
      I2 => sig_rsc2stat_status_valid,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_rd_sts_slverr_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\ is
  port (
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    sig_addr_reg_empty_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
begin
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_0_0_cntr_incr_decr_addn_f_28
     port map (
      FIFO_Full_reg => \^sel\,
      FIFO_Full_reg_0 => FIFO_Full_reg_n_0,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_0_0_dynshreg_f__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(36 downto 0) => \in\(36 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(38 downto 0) => \out\(38 downto 0),
      sig_addr_valid_reg_reg => sig_addr_valid_reg_reg,
      sig_calc_error_reg_reg => \^sel\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized10\ is
  port (
    sig_first_dbeat_reg : out STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : out STD_LOGIC;
    sig_single_dbeat_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_cmd2data_valid_reg : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sel : out STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_dqual_reg : out STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_1\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_single_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_2\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_3\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_csm_ld_xfer : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_xfer_calc_err_reg_reg : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized10\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized10\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized10\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^sig_dbeat_cntr_reg[7]\ : STD_LOGIC;
begin
  sel <= \^sel\;
  \sig_dbeat_cntr_reg[7]\ <= \^sig_dbeat_cntr_reg[7]\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_0_0_cntr_incr_decr_addn_f
     port map (
      E(0) => E(0),
      FIFO_Full_reg => CNTR_INCR_DECR_ADDN_F_I_n_1,
      FIFO_Full_reg_0 => FIFO_Full_reg_n_0,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => sig_cmd_fifo_data_out(7),
      p_11_out => p_11_out,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[7]\(4 downto 1) => \sig_dbeat_cntr_reg[7]_0\(7 downto 4),
      \sig_dbeat_cntr_reg[7]\(0) => \sig_dbeat_cntr_reg[7]_0\(0),
      \sig_dbeat_cntr_reg[7]_0\ => \^sig_dbeat_cntr_reg[7]\,
      \sig_dbeat_cntr_reg[7]_1\ => \sig_dbeat_cntr_reg[7]_1\,
      \sig_dbeat_cntr_reg[7]_2\(7 downto 0) => Q(7 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_inhibit_rdy_n_reg => \^sel\,
      sig_last_dbeat_reg => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_0_0_dynshreg_f__parameterized10\
     port map (
      D(2 downto 0) => D(2 downto 0),
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[1]\(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \INFERRED_GEN.cnt_i_reg[1]\(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(6 downto 4) => \out\(5 downto 3),
      \out\(3) => sig_cmd_fifo_data_out(7),
      \out\(2 downto 0) => \out\(2 downto 0),
      p_11_out => p_11_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[3]\(2 downto 0) => \sig_dbeat_cntr_reg[7]_0\(3 downto 1),
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]_2\,
      \sig_dbeat_cntr_reg[7]_0\ => \sig_dbeat_cntr_reg[7]_3\,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => CNTR_INCR_DECR_ADDN_F_I_n_1,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_0,
      sig_next_calc_error_reg_reg => \^sel\,
      sig_s_ready_out_reg => \^sig_dbeat_cntr_reg[7]\,
      sig_single_dbeat_reg => sig_single_dbeat_reg,
      sig_single_dbeat_reg_0 => sig_single_dbeat_reg_0,
      sig_xfer_calc_err_reg_reg(9 downto 0) => sig_xfer_calc_err_reg_reg(9 downto 0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555100"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => FIFO_Full_reg_n_0,
      I3 => p_11_out,
      I4 => sig_csm_ld_xfer,
      O => sig_cmd2data_valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\ is
  port (
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : out STD_LOGIC;
    sel : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_10 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_9 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
begin
  sel <= \^sel\;
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_0_0_cntr_incr_decr_addn_f_21
     port map (
      D(4 downto 0) => D(7 downto 3),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      E(0) => E(0),
      FIFO_Full_reg(1) => CNTR_INCR_DECR_ADDN_F_I_n_9,
      FIFO_Full_reg(0) => CNTR_INCR_DECR_ADDN_F_I_n_10,
      FIFO_Full_reg_0 => \^sel\,
      FIFO_Full_reg_1 => FIFO_Full_reg_n_0,
      FIFO_Full_reg_2 => FIFO_Full_reg_0,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      ram_full_i_reg => ram_full_i_reg,
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]\,
      \sig_addr_posted_cntr_reg[1]\ => \sig_addr_posted_cntr_reg[1]\,
      \sig_addr_posted_cntr_reg[2]\ => \sig_addr_posted_cntr_reg[2]\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \^sig_dqual_reg_empty_reg\,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_last_dbeat_reg => sig_last_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_0_0_dynshreg_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[1]\(1) => CNTR_INCR_DECR_ADDN_F_I_n_9,
      \INFERRED_GEN.cnt_i_reg[1]\(0) => CNTR_INCR_DECR_ADDN_F_I_n_10,
      Q(2 downto 0) => Q(2 downto 0),
      \in\(22 downto 0) => \in\(22 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(19 downto 0) => \out\(19 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => \^sig_dqual_reg_empty_reg\,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \^sel\
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_resetn_i_reg : in STD_LOGIC;
    lsig_ld_offset : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_0_0_cntr_incr_decr_addn_f_29
     port map (
      FIFO_Full_reg => \^fifo_full_reg_0\,
      FIFO_Full_reg_0 => \^inferred_gen.cnt_i_reg[0]\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      Q(2) => Q(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_0_0_dynshreg_f__parameterized3\
     port map (
      FIFO_Full_reg => \^fifo_full_reg_0\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(0) => \in\(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      prmry_resetn_i_reg => prmry_resetn_i_reg
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[0]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized4\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i_reg : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized4\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized4\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized4\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal DYNSHREG_F_I_n_2 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal m_axis_s2mm_sts_tdata : STD_LOGIC_VECTOR ( 31 to 31 );
  signal sig_wr_fifo : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_0_0_cntr_incr_decr_addn_f_17
     port map (
      CO(0) => DYNSHREG_F_I_n_2,
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      dma_err => dma_err,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      \out\(0) => m_axis_s2mm_sts_tdata(31),
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_0_0_dynshreg_f__parameterized4\
     port map (
      CO(0) => CO(0),
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0) => DYNSHREG_F_I_n_2,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      decerr_i_reg => decerr_i_reg,
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      \in\(19 downto 0) => \in\(19 downto 0),
      interr_i_reg => interr_i_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => m_axis_s2mm_sts_tdata(31),
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_wr_fifo => sig_wr_fifo,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      slverr_i_reg => slverr_i_reg
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[0]\,
      R => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => sig_inhibit_rdy_n_reg,
      I1 => \^inferred_gen.cnt_i_reg[0]\,
      I2 => sig_wsc2stat_status_valid,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_data2wsc_calc_err_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized5\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized5\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized5\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\system_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0\
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      Q(3) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_0_0_dynshreg_f__parameterized5\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      addr(2) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      \in\(1 downto 0) => \in\(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      p_2_out => p_2_out,
      sig_data2wsc_calc_err_reg(0) => sig_data2wsc_calc_err_reg(0),
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
m_axi_s2mm_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => FIFO_Full_reg_n_0,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_halt_reg,
      O => m_axi_s2mm_bready
    );
\sig_addr_posted_cntr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB44444444BBBB"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \out\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(0),
      O => D(0)
    );
\sig_addr_posted_cntr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9A9EA6AA9A9"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => \out\,
      I5 => sig_wr_fifo,
      O => D(1)
    );
\sig_addr_posted_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE7FFF0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \out\,
      I5 => sig_wr_fifo,
      O => E(0)
    );
\sig_addr_posted_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F0F0F0F0F0F04B"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \out\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized6\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    sel : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_4_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INDET_BTT.lsig_eop_reg_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized6\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized6\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized6\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal DYNSHREG_F_I_n_20 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[1]\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^sel\ : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]\ <= \^inferred_gen.cnt_i_reg[1]\;
  \out\(18 downto 0) <= \^out\(18 downto 0);
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\system_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]_0\,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => DYNSHREG_F_I_n_20,
      \INFERRED_GEN.cnt_i_reg[3]_1\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => \^out\(0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n_reg => \^sel\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n_reg,
      sig_stream_rst => sig_stream_rst,
      \sig_wdc_statcnt_reg[3]\(3 downto 0) => Q(3 downto 0)
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_0_0_dynshreg_f__parameterized6\
     port map (
      FIFO_Full_reg => DYNSHREG_F_I_n_20,
      FIFO_Full_reg_0 => \^inferred_gen.cnt_i_reg[1]\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \^sel\,
      \GEN_INDET_BTT.lsig_eop_reg_reg\(18 downto 0) => \GEN_INDET_BTT.lsig_eop_reg_reg\(18 downto 0),
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(0) => \in\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18 downto 0) => \^out\(18 downto 0),
      p_0_in => p_0_in,
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[1]\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized7\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns18_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized7\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized7\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized7\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 25 to 25 );
  signal sig_cmdcntl_sm_state_ns19_out : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_0_0_cntr_incr_decr_addn_f_19
     port map (
      D(1) => D(2),
      D(0) => D(0),
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0),
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => sig_cmd_fifo_data_out(25),
      p_9_out_0 => p_9_out_0,
      sig_cmdcntl_sm_state_ns18_out => sig_cmdcntl_sm_state_ns18_out,
      sig_cmdcntl_sm_state_ns19_out => sig_cmdcntl_sm_state_ns19_out,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_0_0_dynshreg_f__parameterized7\
     port map (
      D(0) => D(1),
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0),
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(19 downto 0) => \in\(19 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_first_dbeat => lsig_first_dbeat,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18) => \out\(17),
      \out\(17) => sig_cmd_fifo_data_out(25),
      \out\(16 downto 0) => \out\(16 downto 0),
      p_7_out => p_7_out,
      p_9_out_0 => p_9_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmdcntl_sm_state_ns18_out => sig_cmdcntl_sm_state_ns18_out,
      sig_cmdcntl_sm_state_ns19_out => sig_cmdcntl_sm_state_ns19_out,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[0]\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized8\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    ld_btt_cntr_reg3_reg : out STD_LOGIC;
    sig_btt_cntr0 : out STD_LOGIC;
    ld_btt_cntr_reg1_reg : out STD_LOGIC;
    lsig_set_absorb2tlast : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tstrb_fifo_rdy : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    ld_btt_cntr_reg1 : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    sig_valid_fifo_ld12_out : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slice_insert_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    \storage_data_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized8\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized8\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized8\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_5 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
  Q(0) <= \^q\(0);
  SS(0) <= \^ss\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.\system_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized2\
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      Q(4) => \^q\(0),
      Q(3) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      SS(0) => \^ss\(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_wr_fifo => sig_wr_fifo,
      slice_insert_valid => slice_insert_valid
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_0_0_dynshreg_f__parameterized8\
     port map (
      CO(0) => CO(0),
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(3 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(3 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      Q(4) => \^q\(0),
      Q(3) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg => ld_btt_cntr_reg1_reg,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      ld_btt_cntr_reg3_reg => ld_btt_cntr_reg3_reg,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_set_absorb2tlast => lsig_set_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(7 downto 0) => \out\(7 downto 0),
      sig_btt_cntr0 => sig_btt_cntr0,
      sig_btt_eq_0 => sig_btt_eq_0,
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]\,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => \sig_strb_reg_out_reg[3]\(3 downto 0),
      sig_strm_tlast => sig_strm_tlast,
      sig_tstrb_fifo_rdy => sig_tstrb_fifo_rdy,
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out,
      sig_wr_fifo => sig_wr_fifo,
      slice_insert_valid => slice_insert_valid,
      \storage_data_reg[8]\(8 downto 0) => \storage_data_reg[8]\(8 downto 0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[0]\,
      R => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized9\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    sel : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 37 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized9\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized9\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized9\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[1]\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]\ <= \^inferred_gen.cnt_i_reg[1]\;
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_0_0_cntr_incr_decr_addn_f_18
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_22_out => p_22_out,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_reg => \^sel\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_0_0_dynshreg_f__parameterized9\
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(37 downto 0) => \in\(37 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(39 downto 0) => \out\(39 downto 0),
      p_0_in => p_0_in,
      p_22_out => p_22_out,
      sig_calc_error_reg_reg => \^sel\,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[1]\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_blk_mem_gen_prim_width is
  port (
    \sig_data_skid_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    DIN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 35 downto 0 );
    lsig_0ffset_cntr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end system_axi_vdma_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of system_axi_vdma_0_0_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.system_axi_vdma_0_0_blk_mem_gen_prim_wrapper
     port map (
      DIN(3 downto 0) => DIN(3 downto 0),
      E(0) => E(0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(35 downto 0) => m_axi_mm2s_rdata(35 downto 0),
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_data_skid_reg_reg[31]\(27 downto 0) => \sig_data_skid_reg_reg[31]\(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    hold_ff_q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : out STD_LOGIC;
    \sig_user_skid_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_ld_offset : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 27 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lsig_0ffset_cntr : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_loaded : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    \gpregsm1.user_valid_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \system_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\system_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(27 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(27 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\,
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      DIN(31 downto 0) => DIN(31 downto 0),
      DOBDO(1 downto 0) => DOBDO(1 downto 0),
      E(0) => E(0),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\(0) => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      \gpregsm1.user_valid_reg\ => \gpregsm1.user_valid_reg\,
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_loaded => lsig_cmd_loaded,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(27 downto 0) => m_axi_mm2s_rdata(27 downto 0),
      \out\(1 downto 0) => \out\(1 downto 0),
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_user_skid_reg_reg[0]\(0) => \sig_user_skid_reg_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lsig_combined_data : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \system_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\system_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      Q(6 downto 0) => Q(6 downto 0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      lsig_combined_data(35 downto 0) => lsig_combined_data(35 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_full_i_reg(0) => ram_full_i_reg(0),
      sig_data_fifo_data_out(35 downto 0) => sig_data_fifo_data_out(35 downto 0),
      sig_stream_rst => sig_stream_rst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \sig_data_reg_out_reg[65]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_skid_reg_reg[67]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lsig_combined_data : in STD_LOGIC_VECTOR ( 27 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \system_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\system_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      lsig_combined_data(27 downto 0) => lsig_combined_data(27 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_full_i_reg(0) => ram_full_i_reg(0),
      sig_data_fifo_data_out(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      \sig_data_reg_out_reg[65]\(1 downto 0) => \sig_data_reg_out_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[65]\(1 downto 0) => \sig_data_skid_reg_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[67]\(3 downto 0) => \sig_data_skid_reg_reg[67]\(3 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_stream_rst => sig_stream_rst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_builtin_extdepth_v6 is
  port (
    sig_m_valid_out_reg : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    FULL : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RST : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_builtin_extdepth_v6 : entity is "builtin_extdepth_v6";
end system_axi_vdma_0_0_builtin_extdepth_v6;

architecture STRUCTURE of system_axi_vdma_0_0_builtin_extdepth_v6 is
  signal NLW_i_0_O_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1_O_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2_O_UNCONNECTED : STD_LOGIC;
  signal NLW_i_3_O_UNCONNECTED : STD_LOGIC;
begin
\gonep.inst_prim\: entity work.system_axi_vdma_0_0_builtin_prim_v6_43
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35 downto 0),
      EMPTY => EMPTY,
      FULL => FULL,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      RD_EN => RD_EN,
      RST => RST,
      WR_EN => WR_EN,
      fifo_dout(35 downto 0) => fifo_dout(35 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      sig_m_valid_out_reg => sig_m_valid_out_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => NLW_i_0_O_UNCONNECTED
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => NLW_i_1_O_UNCONNECTED
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => NLW_i_2_O_UNCONNECTED
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => NLW_i_3_O_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_builtin_extdepth_v6_41 is
  port (
    RD_EN : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    WR_EN : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    FULL : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    hold_ff_q_reg : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    RST : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_builtin_extdepth_v6_41 : entity is "builtin_extdepth_v6";
end system_axi_vdma_0_0_builtin_extdepth_v6_41;

architecture STRUCTURE of system_axi_vdma_0_0_builtin_extdepth_v6_41 is
  signal NLW_i_0_O_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1_O_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2_O_UNCONNECTED : STD_LOGIC;
  signal NLW_i_3_O_UNCONNECTED : STD_LOGIC;
begin
\gonep.inst_prim\: entity work.system_axi_vdma_0_0_builtin_prim_v6_42
     port map (
      DIN(1 downto 0) => DIN(1 downto 0),
      EMPTY => EMPTY,
      FULL => FULL,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\,
      RD_EN => RD_EN,
      RST => RST,
      WR_EN => WR_EN,
      fifo_dout(1 downto 0) => fifo_dout(1 downto 0),
      hold_ff_q_reg => hold_ff_q_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => \out\,
      p_28_out => p_28_out,
      sig_s_ready_out_reg => sig_s_ready_out_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => NLW_i_0_O_UNCONNECTED
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => NLW_i_1_O_UNCONNECTED
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => NLW_i_2_O_UNCONNECTED
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => NLW_i_3_O_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_builtin_extdepth_v6__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axis_s2mm_tready_i : out STD_LOGIC;
    FULL : out STD_LOGIC;
    WR_EN : out STD_LOGIC;
    RD_EN : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ : out STD_LOGIC;
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    sig_s_ready_out_reg_1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    RST : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_builtin_extdepth_v6__parameterized0\ : entity is "builtin_extdepth_v6";
end \system_axi_vdma_0_0_builtin_extdepth_v6__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_builtin_extdepth_v6__parameterized0\ is
  signal NLW_i_0_O_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1_O_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2_O_UNCONNECTED : STD_LOGIC;
  signal NLW_i_3_O_UNCONNECTED : STD_LOGIC;
begin
\gonep.inst_prim\: entity work.system_axi_vdma_0_0_builtin_prim_v6_37
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      DOUT(35 downto 0) => DOUT(35 downto 0),
      EMPTY => EMPTY,
      FULL => FULL,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\,
      RD_EN => RD_EN,
      RST => RST,
      WR_EN => WR_EN,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_i => s_axis_s2mm_tready_i,
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg_0,
      sig_s_ready_out_reg_1 => sig_s_ready_out_reg_1,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      \state_reg[1]\ => \state_reg[1]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => NLW_i_0_O_UNCONNECTED
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => NLW_i_1_O_UNCONNECTED
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => NLW_i_2_O_UNCONNECTED
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => NLW_i_3_O_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_builtin_extdepth_v6__parameterized1\ is
  port (
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    FULL : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_fsync_out_m_i : in STD_LOGIC;
    EMPTY : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    sig_s_ready_out_reg_1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RST : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    r1_last_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_builtin_extdepth_v6__parameterized1\ : entity is "builtin_extdepth_v6";
end \system_axi_vdma_0_0_builtin_extdepth_v6__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_builtin_extdepth_v6__parameterized1\ is
  signal NLW_i_0_O_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1_O_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2_O_UNCONNECTED : STD_LOGIC;
  signal NLW_i_3_O_UNCONNECTED : STD_LOGIC;
begin
\gonep.inst_prim\: entity work.system_axi_vdma_0_0_builtin_prim_v6
     port map (
      DO(0) => DOUT(0),
      E(0) => E(0),
      EMPTY => EMPTY,
      FULL => FULL,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      Q(0) => Q(0),
      RD_EN => RD_EN,
      RST => RST,
      WR_EN => WR_EN,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      r1_last_reg(0) => r1_last_reg(0),
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s2mm_fsync_out_m_i => s2mm_fsync_out_m_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_valid0 => s_valid0,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg_0,
      sig_s_ready_out_reg_1 => sig_s_ready_out_reg_1,
      \state_reg[1]\ => \state_reg[1]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => NLW_i_0_O_UNCONNECTED
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => NLW_i_1_O_UNCONNECTED
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => NLW_i_2_O_UNCONNECTED
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => NLW_i_3_O_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_dc_ss is
  port (
    sig_ok_to_post_rd_addr_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    \sig_token_cntr_reg[4]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \sig_token_cntr_reg[3]\ : in STD_LOGIC;
    \sig_token_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_dc_ss : entity is "dc_ss";
end system_axi_vdma_0_0_dc_ss;

architecture STRUCTURE of system_axi_vdma_0_0_dc_ss is
begin
\gsym_dc.dc\: entity work.system_axi_vdma_0_0_updn_cntr
     port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0(0) => ram_full_i_reg_0(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      \sig_token_cntr_reg[2]\(2 downto 0) => \sig_token_cntr_reg[2]\(2 downto 0),
      \sig_token_cntr_reg[3]\ => \sig_token_cntr_reg[3]\,
      \sig_token_cntr_reg[4]\ => \sig_token_cntr_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_dc_ss__parameterized0\ is
  port (
    sig_m_valid_out_reg : out STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_dc_ss__parameterized0\ : entity is "dc_ss";
end \system_axi_vdma_0_0_dc_ss__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_dc_ss__parameterized0\ is
begin
\gsym_dc.dc\: entity work.\system_axi_vdma_0_0_updn_cntr__parameterized0\
     port map (
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[4]\(0) => \INFERRED_GEN.cnt_i_reg[4]\(0),
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]\,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_memory__parameterized0\ is
  port (
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    \sig_xfer_len_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[2]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_memory__parameterized0\ : entity is "memory";
end \system_axi_vdma_0_0_memory__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_memory__parameterized0\ is
begin
\gdm.dm_gen.dm\: entity work.system_axi_vdma_0_0_dmem
     port map (
      E(0) => E(0),
      O(3 downto 0) => O(3 downto 0),
      \gpr1.dout_i_reg[3]_0\(3 downto 0) => \gpr1.dout_i_reg[3]\(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      \sig_child_addr_cntr_lsh_reg[11]\(0) => \sig_child_addr_cntr_lsh_reg[11]\(0),
      \sig_child_addr_cntr_lsh_reg[1]\ => \sig_child_addr_cntr_lsh_reg[1]\,
      \sig_child_addr_cntr_lsh_reg[2]\ => \sig_child_addr_cntr_lsh_reg[2]\,
      \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      \sig_child_addr_reg_reg[7]\(3 downto 0) => \sig_child_addr_reg_reg[7]\(3 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      sig_xfer_is_seq_reg_reg_0(8 downto 0) => sig_xfer_is_seq_reg_reg_0(8 downto 0),
      \sig_xfer_len_reg_reg[3]\(1 downto 0) => \sig_xfer_len_reg_reg[3]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    tmp_ram_regout_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    hold_ff_q_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_rd_logic : entity is "rd_logic";
end system_axi_vdma_0_0_rd_logic;

architecture STRUCTURE of system_axi_vdma_0_0_rd_logic is
  signal p_2_out_0 : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.system_axi_vdma_0_0_rd_fwft
     port map (
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      p_7_out => p_7_out,
      ram_empty_fb_i_reg => p_2_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stream_rst => sig_stream_rst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\grss.rsts\: entity work.system_axi_vdma_0_0_rd_status_flags_ss
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_2_out_0,
      ram_empty_fb_i_reg_0 => rpntr_n_0
    );
rpntr: entity work.system_axi_vdma_0_0_rd_bin_cntr
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(6 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(6 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[6]\(6 downto 0) => \gcc0.gc0.count_d1_reg[6]\(6 downto 0),
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \gcc0.gc0.count_reg[6]\(3 downto 0) => \gcc0.gc0.count_reg[6]\(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_7_out,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_2_out_0,
      ram_empty_fb_i_reg => rpntr_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_wr_logic is
  port (
    \out\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gcc0.gc0.count_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \gc1.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc1.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_wr_logic : entity is "wr_logic";
end system_axi_vdma_0_0_wr_logic;

architecture STRUCTURE of system_axi_vdma_0_0_wr_logic is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^gcc0.gc0.count_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_4\ : STD_LOGIC;
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  \gcc0.gc0.count_reg[0]_0\(0) <= \^gcc0.gc0.count_reg[0]_0\(0);
\gwss.wsts\: entity work.system_axi_vdma_0_0_wr_status_flags_ss
     port map (
      E(0) => E(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      Q(0) => \^q\(1),
      \gc1.count_d1_reg[1]\(0) => \gc1.count_d1_reg[3]\(1),
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \gcc0.gc0.count_reg[0]_0\(0) => \^gcc0.gc0.count_reg[0]_0\(0),
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      ram_empty_fb_i_reg => \gwss.wsts_n_4\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
wpntr: entity work.system_axi_vdma_0_0_wr_bin_cntr
     port map (
      E(0) => \^gcc0.gc0.count_reg[0]_0\(0),
      Q(6 downto 0) => \^q\(6 downto 0),
      \gc1.count_d1_reg[1]\ => \gwss.wsts_n_4\,
      \gc1.count_d1_reg[3]\(1) => \gc1.count_d1_reg[3]\(2),
      \gc1.count_d1_reg[3]\(0) => \gc1.count_d1_reg[3]\(0),
      \gc1.count_d2_reg[4]\(2 downto 0) => \gc1.count_d2_reg[4]\(2 downto 0),
      \gcc0.gc0.count_d1_reg[6]_0\(3 downto 0) => \gcc0.gc0.count_d1_reg[6]\(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_wr_logic_31 is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \gc1.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_wr_logic_31 : entity is "wr_logic";
end system_axi_vdma_0_0_wr_logic_31;

architecture STRUCTURE of system_axi_vdma_0_0_wr_logic_31 is
begin
\gwss.wsts\: entity work.system_axi_vdma_0_0_wr_status_flags_ss_32
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
wpntr: entity work.system_axi_vdma_0_0_wr_bin_cntr_33
     port map (
      E(0) => E(0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      \gc1.count_d1_reg[6]\(2 downto 0) => \gc1.count_d1_reg[6]\(2 downto 0),
      \gcc0.gc0.count_d1_reg[6]_0\(6 downto 0) => \gcc0.gc0.count_d1_reg[6]\(6 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_wr_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    \sig_byte_cntr_reg[0]_0\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[2]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_byte_cntr_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_burst_dbeat_cntr_reg[2]_0\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[1]\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \storage_data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_data_reg_out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_dre2ibtt_eop : in STD_LOGIC;
    sig_burst_dbeat_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_strb_reg_out_reg[2]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[2]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[0]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[3]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \system_axi_vdma_0_0_wr_logic__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_wr_logic__parameterized0\ is
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \gcc0.gc0.count_d1_reg[3]\(0) <= \^gcc0.gc0.count_d1_reg[3]\(0);
\gwss.wsts\: entity work.\system_axi_vdma_0_0_wr_status_flags_ss__parameterized0\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(31 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(31 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      \INFERRED_GEN.cnt_i_reg[4]\ => \INFERRED_GEN.cnt_i_reg[4]\,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      \count_reg[3]\(0) => \count_reg[3]\(0),
      \gcc0.gc0.count_d1_reg[3]\(0) => \^gcc0.gc0.count_d1_reg[3]\(0),
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      ram_full_i_reg_0 => ram_full_i_reg,
      sig_burst_dbeat_cntr(2 downto 0) => sig_burst_dbeat_cntr(2 downto 0),
      \sig_burst_dbeat_cntr_reg[0]\ => \sig_burst_dbeat_cntr_reg[0]\,
      \sig_burst_dbeat_cntr_reg[1]\ => \sig_burst_dbeat_cntr_reg[1]\,
      \sig_burst_dbeat_cntr_reg[2]\ => \sig_burst_dbeat_cntr_reg[2]\,
      \sig_burst_dbeat_cntr_reg[2]_0\ => \sig_burst_dbeat_cntr_reg[2]_0\,
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]\,
      \sig_byte_cntr_reg[0]_0\ => \sig_byte_cntr_reg[0]_0\,
      \sig_byte_cntr_reg[2]\ => \sig_byte_cntr_reg[2]\,
      \sig_byte_cntr_reg[6]\(5 downto 0) => \sig_byte_cntr_reg[6]\(5 downto 0),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_data_reg_out_reg[31]\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      \sig_strb_reg_out_reg[0]\ => \sig_strb_reg_out_reg[0]\,
      \sig_strb_reg_out_reg[1]\ => \sig_strb_reg_out_reg[1]\,
      \sig_strb_reg_out_reg[1]_0\ => \sig_strb_reg_out_reg[1]_0\,
      \sig_strb_reg_out_reg[2]\ => \sig_strb_reg_out_reg[2]\,
      \sig_strb_reg_out_reg[2]_0\ => \sig_strb_reg_out_reg[2]_0\,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => \sig_strb_reg_out_reg[3]\(3 downto 0),
      \sig_strb_reg_out_reg[3]_0\ => \sig_strb_reg_out_reg[3]_0\,
      \storage_data_reg[3]\(3 downto 0) => \storage_data_reg[3]\(3 downto 0)
    );
wpntr: entity work.\system_axi_vdma_0_0_wr_bin_cntr__parameterized0\
     port map (
      E(0) => \^gcc0.gc0.count_d1_reg[3]\(0),
      Q(3 downto 0) => \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_mm2s_axis_dwidth_converter is
  port (
    p_88_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ : out STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0\ : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    p_86_out : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_fifo_ainit_nosync : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    all_lines_xfred : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    mm2s_axis_resetn : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_data_reg_out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_mm2s_axis_dwidth_converter : entity is "axi_vdma_mm2s_axis_dwidth_converter";
end system_axi_vdma_0_0_axi_vdma_mm2s_axis_dwidth_converter;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_mm2s_axis_dwidth_converter is
  signal \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_3\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_5\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_dwidth_no_sof.vsize_counter_reg[0]_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_5_n_1\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_5_n_2\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_5_n_3\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal M_AXIS_TLAST_D1 : STD_LOGIC;
  signal M_AXIS_TREADY_D1 : STD_LOGIC;
  signal M_AXIS_TVALID_D1 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal vsize_counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0\ <= \^gen_dwidth_no_sof.vsize_counter_reg[0]_0\;
\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I\: entity work.system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter
     port map (
      E(0) => p_88_out,
      \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\ => \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_3\,
      \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\ => \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_5\,
      \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\ => \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg_n_0\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\,
      Q(3 downto 0) => Q(3 downto 0),
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tkeep(2 downto 0) => m_axis_mm2s_tkeep(2 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_axis_resetn => mm2s_axis_resetn,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_11_out => p_11_out,
      p_19_out => p_19_out,
      p_4_out => p_4_out,
      p_86_out => p_86_out,
      s_valid0 => s_valid0,
      \sig_data_reg_out_reg[31]\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      \sig_user_reg_out_reg[0]\(0) => E(0)
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_3\,
      Q => M_AXIS_TLAST_D1,
      R => '0'
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      Q => M_AXIS_TREADY_D1,
      R => '0'
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_5\,
      Q => M_AXIS_TVALID_D1,
      R => '0'
    );
\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => all_lines_xfred,
      Q => \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg_n_0\,
      S => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => vsize_counter(0),
      I1 => \^gen_dwidth_no_sof.vsize_counter_reg[0]_0\,
      I2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(0),
      I3 => p_19_out,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(10),
      I1 => \^gen_dwidth_no_sof.vsize_counter_reg[0]_0\,
      I2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(10),
      I3 => p_19_out,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(11),
      I1 => \^gen_dwidth_no_sof.vsize_counter_reg[0]_0\,
      I2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(11),
      I3 => p_19_out,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => p_19_out,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0\,
      I2 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      I3 => vsize_counter(3),
      I4 => vsize_counter(4),
      I5 => vsize_counter(0),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(10),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_10_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(9),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_11_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(12),
      I1 => \^gen_dwidth_no_sof.vsize_counter_reg[0]_0\,
      I2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(12),
      I3 => p_19_out,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => M_AXIS_TVALID_D1,
      I1 => M_AXIS_TLAST_D1,
      I2 => M_AXIS_TREADY_D1,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => vsize_counter(1),
      I1 => vsize_counter(10),
      I2 => vsize_counter(7),
      I3 => vsize_counter(12),
      I4 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      I1 => vsize_counter(4),
      I2 => vsize_counter(3),
      I3 => vsize_counter(0),
      I4 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0\,
      O => \^gen_dwidth_no_sof.vsize_counter_reg[0]_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => vsize_counter(11),
      I1 => vsize_counter(6),
      I2 => vsize_counter(2),
      I3 => vsize_counter(8),
      I4 => vsize_counter(5),
      I5 => vsize_counter(9),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(12),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(11),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(1),
      I1 => \^gen_dwidth_no_sof.vsize_counter_reg[0]_0\,
      I2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(1),
      I3 => p_19_out,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(2),
      I1 => \^gen_dwidth_no_sof.vsize_counter_reg[0]_0\,
      I2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(2),
      I3 => p_19_out,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(3),
      I1 => \^gen_dwidth_no_sof.vsize_counter_reg[0]_0\,
      I2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(3),
      I3 => p_19_out,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(4),
      I1 => \^gen_dwidth_no_sof.vsize_counter_reg[0]_0\,
      I2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(4),
      I3 => p_19_out,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(4),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_3_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(3),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_4_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(2),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_5_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(1),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_6_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(5),
      I1 => \^gen_dwidth_no_sof.vsize_counter_reg[0]_0\,
      I2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(5),
      I3 => p_19_out,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(6),
      I1 => \^gen_dwidth_no_sof.vsize_counter_reg[0]_0\,
      I2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(6),
      I3 => p_19_out,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(7),
      I1 => \^gen_dwidth_no_sof.vsize_counter_reg[0]_0\,
      I2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(7),
      I3 => p_19_out,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(8),
      I1 => \^gen_dwidth_no_sof.vsize_counter_reg[0]_0\,
      I2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(8),
      I3 => p_19_out,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(8),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_3_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(7),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_4_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(6),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_5_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(5),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_6_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(9),
      I1 => \^gen_dwidth_no_sof.vsize_counter_reg[0]_0\,
      I2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(9),
      I3 => p_19_out,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0\,
      Q => vsize_counter(0),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0\,
      Q => vsize_counter(10),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0\,
      Q => vsize_counter(11),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      Q => vsize_counter(12),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_0\,
      CO(3) => \NLW_GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_5_n_1\,
      CO(1) => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_5_n_2\,
      CO(0) => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => vsize_counter(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0\,
      S(2) => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9_n_0\,
      S(1) => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_10_n_0\,
      S(0) => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_11_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0\,
      Q => vsize_counter(1),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0\,
      Q => vsize_counter(2),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0\,
      Q => vsize_counter(3),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0\,
      Q => vsize_counter(4),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_0\,
      CO(2) => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_1\,
      CO(1) => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_2\,
      CO(0) => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_3\,
      CYINIT => vsize_counter(0),
      DI(3 downto 0) => vsize_counter(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_3_n_0\,
      S(2) => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_4_n_0\,
      S(1) => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_5_n_0\,
      S(0) => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_6_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0\,
      Q => vsize_counter(5),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0\,
      Q => vsize_counter(6),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0\,
      Q => vsize_counter(7),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0\,
      Q => vsize_counter(8),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_0\,
      CO(3) => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_0\,
      CO(2) => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_1\,
      CO(1) => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_2\,
      CO(0) => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vsize_counter(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_3_n_0\,
      S(2) => \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_4_n_0\,
      S(1) => \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_5_n_0\,
      S(0) => \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_6_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0\,
      Q => vsize_counter(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_mngr is
  port (
    cmnd_wr : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    p_41_out : out STD_LOGIC;
    prmtr_update_complete : out STD_LOGIC;
    valid_frame_sync_d2 : out STD_LOGIC;
    p_49_out : out STD_LOGIC;
    stop : out STD_LOGIC;
    p_54_out : out STD_LOGIC;
    p_60_out : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    p_43_out : out STD_LOGIC;
    p_51_out : out STD_LOGIC;
    dma_err : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_2_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    halted_reg : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    \sig_addr_cntr_lsh_kh_reg[31]\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    initial_frame : out STD_LOGIC;
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_all_lines_xfred : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : in STD_LOGIC;
    p_75_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    prmtr_updt_complete_i_reg : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_cmplt_reg : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    dwidth_fifo_pipe_empty_m : in STD_LOGIC;
    p_71_out : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    p_81_out : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\ : in STD_LOGIC;
    \ptr_ref_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_74_out : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prmry_resetn_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    err_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_mngr : entity is "axi_vdma_mngr";
end system_axi_vdma_0_0_axi_vdma_mngr;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_mngr is
  signal \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_genlock_pair_frame_cdc_tig_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal I_CMDSTS_n_1 : STD_LOGIC;
  signal I_CMDSTS_n_3 : STD_LOGIC;
  signal I_SM_n_25 : STD_LOGIC;
  signal I_SM_n_26 : STD_LOGIC;
  signal I_SM_n_27 : STD_LOGIC;
  signal I_SM_n_28 : STD_LOGIC;
  signal I_SM_n_29 : STD_LOGIC;
  signal I_SM_n_30 : STD_LOGIC;
  signal I_SM_n_31 : STD_LOGIC;
  signal I_SM_n_32 : STD_LOGIC;
  signal I_SM_n_33 : STD_LOGIC;
  signal I_SM_n_34 : STD_LOGIC;
  signal I_SM_n_35 : STD_LOGIC;
  signal I_SM_n_36 : STD_LOGIC;
  signal I_SM_n_37 : STD_LOGIC;
  signal I_SM_n_38 : STD_LOGIC;
  signal I_SM_n_39 : STD_LOGIC;
  signal I_SM_n_40 : STD_LOGIC;
  signal I_SM_n_41 : STD_LOGIC;
  signal I_SM_n_42 : STD_LOGIC;
  signal I_SM_n_43 : STD_LOGIC;
  signal I_SM_n_44 : STD_LOGIC;
  signal I_SM_n_45 : STD_LOGIC;
  signal I_SM_n_46 : STD_LOGIC;
  signal I_SM_n_47 : STD_LOGIC;
  signal I_SM_n_48 : STD_LOGIC;
  signal I_SM_n_49 : STD_LOGIC;
  signal I_SM_n_50 : STD_LOGIC;
  signal I_SM_n_51 : STD_LOGIC;
  signal I_SM_n_52 : STD_LOGIC;
  signal I_SM_n_53 : STD_LOGIC;
  signal I_SM_n_54 : STD_LOGIC;
  signal I_SM_n_55 : STD_LOGIC;
  signal I_SM_n_56 : STD_LOGIC;
  signal I_SM_n_57 : STD_LOGIC;
  signal I_SM_n_58 : STD_LOGIC;
  signal I_SM_n_59 : STD_LOGIC;
  signal I_SM_n_60 : STD_LOGIC;
  signal I_SM_n_61 : STD_LOGIC;
  signal I_SM_n_62 : STD_LOGIC;
  signal I_SM_n_63 : STD_LOGIC;
  signal I_SM_n_64 : STD_LOGIC;
  signal I_SM_n_65 : STD_LOGIC;
  signal I_SM_n_66 : STD_LOGIC;
  signal I_SM_n_67 : STD_LOGIC;
  signal I_SM_n_68 : STD_LOGIC;
  signal I_SM_n_69 : STD_LOGIC;
  signal I_SM_n_70 : STD_LOGIC;
  signal I_SM_n_71 : STD_LOGIC;
  signal I_SM_n_72 : STD_LOGIC;
  signal I_SM_n_73 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal VIDEO_GENLOCK_I_n_1 : STD_LOGIC;
  signal VIDEO_REG_I_n_32 : STD_LOGIC;
  signal VIDEO_REG_I_n_35 : STD_LOGIC;
  signal VIDEO_REG_I_n_36 : STD_LOGIC;
  signal VIDEO_REG_I_n_37 : STD_LOGIC;
  signal VIDEO_REG_I_n_38 : STD_LOGIC;
  signal VIDEO_REG_I_n_39 : STD_LOGIC;
  signal VIDEO_REG_I_n_40 : STD_LOGIC;
  signal VIDEO_REG_I_n_41 : STD_LOGIC;
  signal VIDEO_REG_I_n_42 : STD_LOGIC;
  signal VIDEO_REG_I_n_43 : STD_LOGIC;
  signal VIDEO_REG_I_n_44 : STD_LOGIC;
  signal VIDEO_REG_I_n_45 : STD_LOGIC;
  signal VIDEO_REG_I_n_46 : STD_LOGIC;
  signal VIDEO_REG_I_n_47 : STD_LOGIC;
  signal VIDEO_REG_I_n_48 : STD_LOGIC;
  signal VIDEO_REG_I_n_49 : STD_LOGIC;
  signal VIDEO_REG_I_n_50 : STD_LOGIC;
  signal VIDEO_REG_I_n_51 : STD_LOGIC;
  signal VIDEO_REG_I_n_52 : STD_LOGIC;
  signal VIDEO_REG_I_n_53 : STD_LOGIC;
  signal VIDEO_REG_I_n_54 : STD_LOGIC;
  signal VIDEO_REG_I_n_55 : STD_LOGIC;
  signal VIDEO_REG_I_n_56 : STD_LOGIC;
  signal VIDEO_REG_I_n_57 : STD_LOGIC;
  signal VIDEO_REG_I_n_58 : STD_LOGIC;
  signal VIDEO_REG_I_n_59 : STD_LOGIC;
  signal VIDEO_REG_I_n_60 : STD_LOGIC;
  signal VIDEO_REG_I_n_61 : STD_LOGIC;
  signal VIDEO_REG_I_n_62 : STD_LOGIC;
  signal VIDEO_REG_I_n_63 : STD_LOGIC;
  signal VIDEO_REG_I_n_64 : STD_LOGIC;
  signal VIDEO_REG_I_n_65 : STD_LOGIC;
  signal VIDEO_REG_I_n_66 : STD_LOGIC;
  signal VIDEO_REG_I_n_67 : STD_LOGIC;
  signal \^cmnd_wr\ : STD_LOGIC;
  signal crnt_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^datamover_idle\ : STD_LOGIC;
  signal dm_address_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dma_err\ : STD_LOGIC;
  signal frame_sync_reg : STD_LOGIC;
  signal halted_set_i0 : STD_LOGIC;
  signal \^initial_frame\ : STD_LOGIC;
  signal initial_frame_i_1_n_0 : STD_LOGIC;
  signal load_new_addr : STD_LOGIC;
  signal num_fstore_minus1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^p_43_out\ : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal \^p_51_out\ : STD_LOGIC;
  signal \^p_60_out\ : STD_LOGIC;
  signal \^p_62_out\ : STD_LOGIC;
  signal slv_frame_ref_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal stop_i : STD_LOGIC;
  signal tstvect_fsync_d1 : STD_LOGIC;
  signal tstvect_fsync_d2 : STD_LOGIC;
  signal valid_frame_sync_d1 : STD_LOGIC;
  signal \^valid_frame_sync_d2\ : STD_LOGIC;
  signal zero_hsize_err : STD_LOGIC;
  signal zero_hsize_err0 : STD_LOGIC;
  signal zero_vsize_err : STD_LOGIC;
  signal zero_vsize_err0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3\ : label is "soft_lutpair44";
begin
  \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4 downto 0) <= \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4 downto 0);
  \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\(2 downto 0) <= \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_genlock_pair_frame_cdc_tig_reg[2]\(2 downto 0);
  Q(12 downto 0) <= \^q\(12 downto 0);
  cmnd_wr <= \^cmnd_wr\;
  datamover_idle <= \^datamover_idle\;
  dma_err <= \^dma_err\;
  initial_frame <= \^initial_frame\;
  p_43_out <= \^p_43_out\;
  p_51_out <= \^p_51_out\;
  p_60_out <= \^p_60_out\;
  p_62_out <= \^p_62_out\;
  valid_frame_sync_d2 <= \^valid_frame_sync_d2\;
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(0),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\(0),
      R => prmry_reset2
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(1),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\(1),
      R => prmry_reset2
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(2),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\(2),
      R => prmry_reset2
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(3),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\(3),
      R => prmry_reset2
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4),
      Q => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\(4),
      R => prmry_reset2
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_genlock_pair_frame_cdc_tig_reg[2]\(0),
      I1 => \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\,
      I2 => VIDEO_GENLOCK_I_n_1,
      I3 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(0),
      I4 => p_75_out(1),
      I5 => \ptr_ref_i_reg[4]\(0),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF8F0FB0F08000"
    )
        port map (
      I0 => \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_genlock_pair_frame_cdc_tig_reg[2]\(1),
      I1 => p_75_out(2),
      I2 => p_75_out(1),
      I3 => \^valid_frame_sync_d2\,
      I4 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0\,
      I5 => \ptr_ref_i_reg[4]\(1),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFEFF0000"
    )
        port map (
      I0 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(2),
      I1 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(3),
      I2 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4),
      I3 => num_fstore_minus1(1),
      I4 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(1),
      I5 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(0),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBBBBB88B8888"
    )
        port map (
      I0 => \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_genlock_pair_frame_cdc_tig_reg[2]\(2),
      I1 => \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\,
      I2 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(2),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\,
      I4 => p_75_out(1),
      I5 => \ptr_ref_i_reg[4]\(2),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(0),
      I1 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(1),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_genlock_pair_frame_cdc_tig_reg[2]\(2),
      I1 => \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\,
      I2 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(3),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_3_n_0\,
      I4 => p_75_out(1),
      I5 => \ptr_ref_i_reg[4]\(3),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(2),
      I1 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(1),
      I2 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(0),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_3_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF8F0FB0F08000"
    )
        port map (
      I0 => \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_genlock_pair_frame_cdc_tig_reg[2]\(2),
      I1 => p_75_out(2),
      I2 => p_75_out(1),
      I3 => \^valid_frame_sync_d2\,
      I4 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\,
      I5 => \ptr_ref_i_reg[4]\(4),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4),
      I1 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(2),
      I2 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(1),
      I3 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(0),
      I4 => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(3),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^valid_frame_sync_d2\,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\,
      Q => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(0),
      R => prmry_resetn_i_reg(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^valid_frame_sync_d2\,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\,
      Q => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(1),
      R => prmry_resetn_i_reg(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^valid_frame_sync_d2\,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\,
      Q => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(2),
      R => prmry_resetn_i_reg(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^valid_frame_sync_d2\,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\,
      Q => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(3),
      R => prmry_resetn_i_reg(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^valid_frame_sync_d2\,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0\,
      Q => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4),
      R => prmry_resetn_i_reg(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => slv_frame_ref_out(0),
      Q => \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_genlock_pair_frame_cdc_tig_reg[2]\(0),
      R => prmry_reset2
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => slv_frame_ref_out(1),
      Q => \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_genlock_pair_frame_cdc_tig_reg[2]\(1),
      R => prmry_reset2
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => slv_frame_ref_out(4),
      Q => \^gen_mm2s_lite_crossings.gen_mm2s_crossings_async.mm2s_genlock_pair_frame_cdc_tig_reg[2]\(2),
      R => prmry_reset2
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_4_out,
      Q => p_54_out,
      R => prmry_reset2
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_50_out,
      Q => valid_frame_sync_d1,
      R => prmry_reset2
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => valid_frame_sync_d1,
      Q => \^valid_frame_sync_d2\,
      R => prmry_reset2
    );
I_CMDSTS: entity work.system_axi_vdma_0_0_axi_vdma_cmdsts_if
     port map (
      D(48) => I_SM_n_25,
      D(47) => I_SM_n_26,
      D(46) => I_SM_n_27,
      D(45) => I_SM_n_28,
      D(44) => I_SM_n_29,
      D(43) => I_SM_n_30,
      D(42) => I_SM_n_31,
      D(41) => I_SM_n_32,
      D(40) => I_SM_n_33,
      D(39) => I_SM_n_34,
      D(38) => I_SM_n_35,
      D(37) => I_SM_n_36,
      D(36) => I_SM_n_37,
      D(35) => I_SM_n_38,
      D(34) => I_SM_n_39,
      D(33) => I_SM_n_40,
      D(32) => I_SM_n_41,
      D(31) => I_SM_n_42,
      D(30) => I_SM_n_43,
      D(29) => I_SM_n_44,
      D(28) => I_SM_n_45,
      D(27) => I_SM_n_46,
      D(26) => I_SM_n_47,
      D(25) => I_SM_n_48,
      D(24) => I_SM_n_49,
      D(23) => I_SM_n_50,
      D(22) => I_SM_n_51,
      D(21) => I_SM_n_52,
      D(20) => I_SM_n_53,
      D(19) => I_SM_n_54,
      D(18) => I_SM_n_55,
      D(17) => I_SM_n_56,
      D(16) => I_SM_n_57,
      D(15) => I_SM_n_58,
      D(14) => I_SM_n_59,
      D(13) => I_SM_n_60,
      D(12) => I_SM_n_61,
      D(11) => I_SM_n_62,
      D(10) => I_SM_n_63,
      D(9) => I_SM_n_64,
      D(8) => I_SM_n_65,
      D(7) => I_SM_n_66,
      D(6) => I_SM_n_67,
      D(5) => I_SM_n_68,
      D(4) => I_SM_n_69,
      D(3) => I_SM_n_70,
      D(2) => I_SM_n_71,
      D(1) => I_SM_n_72,
      D(0) => I_SM_n_73,
      E(0) => E(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => I_CMDSTS_n_3,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ => \^p_60_out\,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ => \^cmnd_wr\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \^p_51_out\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      \INFERRED_GEN.cnt_i_reg[2]_2\(0) => \INFERRED_GEN.cnt_i_reg[2]_2\(0),
      SR(0) => SR(0),
      \cmnds_queued_reg[0]\ => \^p_62_out\,
      dma_decerr_reg => dma_decerr_reg,
      dma_decerr_reg_0 => dma_decerr_reg_0,
      dma_slverr_reg => dma_slverr_reg,
      dma_slverr_reg_0 => dma_slverr_reg_0,
      err_i_reg_0 => I_CMDSTS_n_1,
      frame_sync_reg => frame_sync_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      p_75_out(0) => p_75_out(0),
      p_81_out => p_81_out,
      prmry_reset2 => prmry_reset2,
      \sig_addr_cntr_lsh_kh_reg[31]\(48 downto 0) => \sig_addr_cntr_lsh_kh_reg[31]\(48 downto 0),
      stop_i => stop_i,
      stop_reg => \^dma_err\,
      zero_hsize_err => zero_hsize_err,
      zero_vsize_err => zero_vsize_err
    );
I_SM: entity work.system_axi_vdma_0_0_axi_vdma_sm
     port map (
      CO(0) => VIDEO_REG_I_n_63,
      D(48) => I_SM_n_25,
      D(47) => I_SM_n_26,
      D(46) => I_SM_n_27,
      D(45) => I_SM_n_28,
      D(44) => I_SM_n_29,
      D(43) => I_SM_n_30,
      D(42) => I_SM_n_31,
      D(41) => I_SM_n_32,
      D(40) => I_SM_n_33,
      D(39) => I_SM_n_34,
      D(38) => I_SM_n_35,
      D(37) => I_SM_n_36,
      D(36) => I_SM_n_37,
      D(35) => I_SM_n_38,
      D(34) => I_SM_n_39,
      D(33) => I_SM_n_40,
      D(32) => I_SM_n_41,
      D(31) => I_SM_n_42,
      D(30) => I_SM_n_43,
      D(29) => I_SM_n_44,
      D(28) => I_SM_n_45,
      D(27) => I_SM_n_46,
      D(26) => I_SM_n_47,
      D(25) => I_SM_n_48,
      D(24) => I_SM_n_49,
      D(23) => I_SM_n_50,
      D(22) => I_SM_n_51,
      D(21) => I_SM_n_52,
      D(20) => I_SM_n_53,
      D(19) => I_SM_n_54,
      D(18) => I_SM_n_55,
      D(17) => I_SM_n_56,
      D(16) => I_SM_n_57,
      D(15) => I_SM_n_58,
      D(14) => I_SM_n_59,
      D(13) => I_SM_n_60,
      D(12) => I_SM_n_61,
      D(11) => I_SM_n_62,
      D(10) => I_SM_n_63,
      D(9) => I_SM_n_64,
      D(8) => I_SM_n_65,
      D(7) => I_SM_n_66,
      D(6) => I_SM_n_67,
      D(5) => I_SM_n_68,
      D(4) => I_SM_n_69,
      D(3) => I_SM_n_70,
      D(2) => I_SM_n_71,
      D(1) => I_SM_n_72,
      D(0) => I_SM_n_73,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\(0) => D(0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0\(15 downto 0) => dm_address_reg(15 downto 0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \^p_51_out\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\ => VIDEO_REG_I_n_35,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\ => VIDEO_REG_I_n_36,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\ => VIDEO_REG_I_n_37,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\ => VIDEO_REG_I_n_38,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\ => VIDEO_REG_I_n_39,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\ => VIDEO_REG_I_n_40,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\ => VIDEO_REG_I_n_41,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\ => VIDEO_REG_I_n_42,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\ => VIDEO_REG_I_n_43,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\ => VIDEO_REG_I_n_44,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\ => VIDEO_REG_I_n_45,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\ => VIDEO_REG_I_n_46,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\ => VIDEO_REG_I_n_47,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\ => VIDEO_REG_I_n_48,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\ => VIDEO_REG_I_n_49,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ => VIDEO_REG_I_n_50,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]_2\(0),
      O(3) => VIDEO_REG_I_n_51,
      O(2) => VIDEO_REG_I_n_52,
      O(1) => VIDEO_REG_I_n_53,
      O(0) => VIDEO_REG_I_n_54,
      Q(12 downto 0) => \^q\(12 downto 0),
      datamover_idle => \^datamover_idle\,
      dma_err => \^dma_err\,
      dma_interr_reg => dma_interr_reg,
      dma_interr_reg_0 => dma_interr_reg_0,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      dwidth_fifo_pipe_empty_m => dwidth_fifo_pipe_empty_m,
      err_i_reg(0) => err_i_reg(0),
      frame_sync_reg => frame_sync_reg,
      halt_i_reg => I_CMDSTS_n_3,
      halted_set_i0 => halted_set_i0,
      \hsize_vid_reg[15]\(15 downto 0) => crnt_hsize(15 downto 0),
      interr_i_reg => I_CMDSTS_n_1,
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_all_lines_xfred => mm2s_all_lines_xfred,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      p_28_out => p_28_out,
      p_43_out => \^p_43_out\,
      p_62_out => \^p_62_out\,
      p_75_out(0) => p_75_out(0),
      p_81_out => p_81_out,
      prmry_reset2 => prmry_reset2,
      s_axis_cmd_tvalid_reg => \^cmnd_wr\,
      s_axis_cmd_tvalid_reg_0 => \^p_60_out\,
      \stride_vid_reg[11]\(3) => VIDEO_REG_I_n_59,
      \stride_vid_reg[11]\(2) => VIDEO_REG_I_n_60,
      \stride_vid_reg[11]\(1) => VIDEO_REG_I_n_61,
      \stride_vid_reg[11]\(0) => VIDEO_REG_I_n_62,
      \stride_vid_reg[15]\(3) => VIDEO_REG_I_n_64,
      \stride_vid_reg[15]\(2) => VIDEO_REG_I_n_65,
      \stride_vid_reg[15]\(1) => VIDEO_REG_I_n_66,
      \stride_vid_reg[15]\(0) => VIDEO_REG_I_n_67,
      \stride_vid_reg[7]\(3) => VIDEO_REG_I_n_55,
      \stride_vid_reg[7]\(2) => VIDEO_REG_I_n_56,
      \stride_vid_reg[7]\(1) => VIDEO_REG_I_n_57,
      \stride_vid_reg[7]\(0) => VIDEO_REG_I_n_58,
      tstvect_fsync_d1 => tstvect_fsync_d1,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      zero_hsize_err => zero_hsize_err,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err => zero_vsize_err,
      zero_vsize_err0 => zero_vsize_err0
    );
I_STS_MNGR: entity work.system_axi_vdma_0_0_axi_vdma_sts_mngr_44
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => VIDEO_REG_I_n_32,
      datamover_idle => \^datamover_idle\,
      halted_reg => halted_reg,
      halted_set_i0 => halted_set_i0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      p_41_out => p_41_out,
      p_74_out => p_74_out,
      p_75_out(0) => p_75_out(0),
      prmry_reset2 => prmry_reset2,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg
    );
VIDEO_GENLOCK_I: entity work.system_axi_vdma_0_0_axi_vdma_genlock_mngr
     port map (
      D(2) => slv_frame_ref_out(4),
      D(1 downto 0) => slv_frame_ref_out(1 downto 0),
      \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg_0\ => VIDEO_GENLOCK_I_n_1,
      E(0) => \^valid_frame_sync_d2\,
      \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\(2 downto 0) => \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\(2 downto 0),
      \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\(2 downto 0) => \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\(2 downto 0),
      Q(4 downto 0) => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      num_fstore_minus1(0) => num_fstore_minus1(1),
      p_49_out => p_49_out,
      p_74_out => p_74_out,
      p_75_out(0) => p_75_out(1),
      prmry_reset2 => prmry_reset2
    );
VIDEO_REG_I: entity work.system_axi_vdma_0_0_axi_vdma_vidreg_module_45
     port map (
      CO(0) => VIDEO_REG_I_n_63,
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1 downto 0) => \^dynamic_slave_mode_frame_cnt.chnl_current_frame_reg[4]_0\(1 downto 0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) => crnt_hsize(15 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31 downto 0),
      O(3) => VIDEO_REG_I_n_51,
      O(2) => VIDEO_REG_I_n_52,
      O(1) => VIDEO_REG_I_n_53,
      O(0) => VIDEO_REG_I_n_54,
      Q(12 downto 0) => \^q\(12 downto 0),
      all_idle_reg => VIDEO_REG_I_n_32,
      \dm_address_reg[11]\(3) => VIDEO_REG_I_n_59,
      \dm_address_reg[11]\(2) => VIDEO_REG_I_n_60,
      \dm_address_reg[11]\(1) => VIDEO_REG_I_n_61,
      \dm_address_reg[11]\(0) => VIDEO_REG_I_n_62,
      \dm_address_reg[15]\(3) => VIDEO_REG_I_n_64,
      \dm_address_reg[15]\(2) => VIDEO_REG_I_n_65,
      \dm_address_reg[15]\(1) => VIDEO_REG_I_n_66,
      \dm_address_reg[15]\(0) => VIDEO_REG_I_n_67,
      \dm_address_reg[15]_0\(15 downto 0) => dm_address_reg(15 downto 0),
      \dm_address_reg[19]\ => VIDEO_REG_I_n_35,
      \dm_address_reg[19]_0\ => VIDEO_REG_I_n_36,
      \dm_address_reg[19]_1\ => VIDEO_REG_I_n_37,
      \dm_address_reg[19]_2\ => VIDEO_REG_I_n_38,
      \dm_address_reg[23]\ => VIDEO_REG_I_n_39,
      \dm_address_reg[23]_0\ => VIDEO_REG_I_n_40,
      \dm_address_reg[23]_1\ => VIDEO_REG_I_n_41,
      \dm_address_reg[23]_2\ => VIDEO_REG_I_n_42,
      \dm_address_reg[27]\ => VIDEO_REG_I_n_43,
      \dm_address_reg[27]_0\ => VIDEO_REG_I_n_44,
      \dm_address_reg[27]_1\ => VIDEO_REG_I_n_45,
      \dm_address_reg[27]_2\ => VIDEO_REG_I_n_46,
      \dm_address_reg[31]\ => VIDEO_REG_I_n_47,
      \dm_address_reg[31]_0\ => VIDEO_REG_I_n_48,
      \dm_address_reg[31]_1\ => VIDEO_REG_I_n_49,
      \dm_address_reg[31]_2\ => VIDEO_REG_I_n_50,
      \dm_address_reg[7]\(3) => VIDEO_REG_I_n_55,
      \dm_address_reg[7]\(2) => VIDEO_REG_I_n_56,
      \dm_address_reg[7]\(1) => VIDEO_REG_I_n_57,
      \dm_address_reg[7]\(0) => VIDEO_REG_I_n_58,
      dwidth_fifo_pipe_empty_m => dwidth_fifo_pipe_empty_m,
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      p_28_out => p_28_out,
      p_2_out => p_2_out,
      p_43_out => \^p_43_out\,
      p_4_out => p_4_out,
      p_71_out => p_71_out,
      p_74_out => p_74_out,
      prmry_reset2 => prmry_reset2,
      prmtr_updt_complete_i_reg => prmtr_updt_complete_i_reg,
      \reg_module_hsize_reg[15]\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      \stride_vid_reg[0]\ => prmtr_update_complete,
      \stride_vid_reg[0]_0\ => \^p_51_out\,
      tstvect_fsync_d1 => tstvect_fsync_d1,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
initial_frame_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^initial_frame\,
      I1 => p_28_out,
      I2 => mm2s_prmry_resetn,
      I3 => p_74_out,
      O => initial_frame_i_1_n_0
    );
initial_frame_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => initial_frame_i_1_n_0,
      Q => \^initial_frame\,
      R => '0'
    );
\num_fstore_minus1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => num_fstore_minus1(1),
      R => prmry_reset2
    );
stop_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => stop_i,
      Q => stop,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_vdma_mngr__parameterized0\ is
  port (
    fsize_mismatch_err : out STD_LOGIC;
    cmnd_wr : out STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err_d1 : out STD_LOGIC;
    fsize_mismatch_err_s1 : out STD_LOGIC;
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    lsize_mismatch_err : out STD_LOGIC;
    lsize_more_mismatch_err : out STD_LOGIC;
    prmtr_update_complete : out STD_LOGIC;
    s2mm_valid_frame_sync : out STD_LOGIC;
    s2mm_stop : out STD_LOGIC;
    s2mm_tstvect_fsync : out STD_LOGIC;
    num_fstore_minus1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_cmd_tvalid : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    halt_i0 : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : out STD_LOGIC;
    fsize_mismatch_err_flag_int : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s2mm_ftchcmdsts_idle : out STD_LOGIC;
    \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s2mm_valid_video_prmtrs : out STD_LOGIC;
    dma_err : out STD_LOGIC;
    s2mm_dma_interr_set_minus_frame_errors : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\ : out STD_LOGIC;
    halted_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ : out STD_LOGIC;
    \sig_input_addr_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    initial_frame : out STD_LOGIC;
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s2mm_fsize_mismatch_err_s : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_fsync_out_m_i : in STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prmtr_updt_complete_i_reg : in STD_LOGIC;
    s2mm_valid_frame_sync_cmb : in STD_LOGIC;
    halted_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_cmplt_reg : in STD_LOGIC;
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    run_stop_d1 : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    s2mm_packet_sof : in STD_LOGIC;
    ch2_irqthresh_decr_mask_sig : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ptr_ref_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 );
    mask_fsync_out_i : in STD_LOGIC;
    s2mm_fsize_less_err_flag_10 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ : in STD_LOGIC;
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prmry_resetn_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    err_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_vdma_mngr__parameterized0\ : entity is "axi_vdma_mngr";
end \system_axi_vdma_0_0_axi_vdma_mngr__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_vdma_mngr__parameterized0\ is
  signal \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_8_n_0\ : STD_LOGIC;
  signal \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_normal_dm_command.cmnd_data_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal I_CMDSTS_n_1 : STD_LOGIC;
  signal I_CMDSTS_n_5 : STD_LOGIC;
  signal I_CMDSTS_n_8 : STD_LOGIC;
  signal I_SM_n_31 : STD_LOGIC;
  signal I_SM_n_32 : STD_LOGIC;
  signal I_SM_n_33 : STD_LOGIC;
  signal I_SM_n_34 : STD_LOGIC;
  signal I_SM_n_35 : STD_LOGIC;
  signal I_SM_n_37 : STD_LOGIC;
  signal I_SM_n_38 : STD_LOGIC;
  signal I_SM_n_39 : STD_LOGIC;
  signal I_SM_n_40 : STD_LOGIC;
  signal I_SM_n_41 : STD_LOGIC;
  signal I_SM_n_42 : STD_LOGIC;
  signal I_SM_n_43 : STD_LOGIC;
  signal I_SM_n_44 : STD_LOGIC;
  signal I_SM_n_45 : STD_LOGIC;
  signal I_SM_n_46 : STD_LOGIC;
  signal I_SM_n_47 : STD_LOGIC;
  signal I_SM_n_48 : STD_LOGIC;
  signal I_SM_n_49 : STD_LOGIC;
  signal I_SM_n_50 : STD_LOGIC;
  signal I_SM_n_51 : STD_LOGIC;
  signal I_SM_n_52 : STD_LOGIC;
  signal I_SM_n_53 : STD_LOGIC;
  signal I_SM_n_54 : STD_LOGIC;
  signal I_SM_n_55 : STD_LOGIC;
  signal I_SM_n_56 : STD_LOGIC;
  signal I_SM_n_57 : STD_LOGIC;
  signal I_SM_n_58 : STD_LOGIC;
  signal I_SM_n_59 : STD_LOGIC;
  signal I_SM_n_60 : STD_LOGIC;
  signal I_SM_n_61 : STD_LOGIC;
  signal I_SM_n_62 : STD_LOGIC;
  signal I_SM_n_63 : STD_LOGIC;
  signal I_SM_n_64 : STD_LOGIC;
  signal I_SM_n_65 : STD_LOGIC;
  signal I_SM_n_66 : STD_LOGIC;
  signal I_SM_n_67 : STD_LOGIC;
  signal I_SM_n_68 : STD_LOGIC;
  signal I_SM_n_69 : STD_LOGIC;
  signal I_SM_n_70 : STD_LOGIC;
  signal I_SM_n_71 : STD_LOGIC;
  signal I_SM_n_72 : STD_LOGIC;
  signal I_SM_n_73 : STD_LOGIC;
  signal I_SM_n_74 : STD_LOGIC;
  signal I_SM_n_75 : STD_LOGIC;
  signal I_SM_n_76 : STD_LOGIC;
  signal I_SM_n_77 : STD_LOGIC;
  signal I_SM_n_78 : STD_LOGIC;
  signal I_SM_n_79 : STD_LOGIC;
  signal I_SM_n_80 : STD_LOGIC;
  signal I_SM_n_81 : STD_LOGIC;
  signal I_SM_n_82 : STD_LOGIC;
  signal I_SM_n_83 : STD_LOGIC;
  signal I_SM_n_84 : STD_LOGIC;
  signal I_SM_n_85 : STD_LOGIC;
  signal I_SM_n_86 : STD_LOGIC;
  signal I_SM_n_88 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal VIDEO_GENLOCK_I_n_1 : STD_LOGIC;
  signal VIDEO_GENLOCK_I_n_2 : STD_LOGIC;
  signal VIDEO_GENLOCK_I_n_3 : STD_LOGIC;
  signal VIDEO_GENLOCK_I_n_4 : STD_LOGIC;
  signal VIDEO_GENLOCK_I_n_5 : STD_LOGIC;
  signal VIDEO_REG_I_n_34 : STD_LOGIC;
  signal VIDEO_REG_I_n_35 : STD_LOGIC;
  signal VIDEO_REG_I_n_36 : STD_LOGIC;
  signal VIDEO_REG_I_n_37 : STD_LOGIC;
  signal VIDEO_REG_I_n_38 : STD_LOGIC;
  signal VIDEO_REG_I_n_39 : STD_LOGIC;
  signal VIDEO_REG_I_n_40 : STD_LOGIC;
  signal VIDEO_REG_I_n_41 : STD_LOGIC;
  signal VIDEO_REG_I_n_42 : STD_LOGIC;
  signal VIDEO_REG_I_n_43 : STD_LOGIC;
  signal VIDEO_REG_I_n_44 : STD_LOGIC;
  signal VIDEO_REG_I_n_45 : STD_LOGIC;
  signal VIDEO_REG_I_n_46 : STD_LOGIC;
  signal VIDEO_REG_I_n_47 : STD_LOGIC;
  signal VIDEO_REG_I_n_48 : STD_LOGIC;
  signal VIDEO_REG_I_n_49 : STD_LOGIC;
  signal VIDEO_REG_I_n_50 : STD_LOGIC;
  signal VIDEO_REG_I_n_51 : STD_LOGIC;
  signal VIDEO_REG_I_n_52 : STD_LOGIC;
  signal VIDEO_REG_I_n_53 : STD_LOGIC;
  signal VIDEO_REG_I_n_54 : STD_LOGIC;
  signal VIDEO_REG_I_n_55 : STD_LOGIC;
  signal VIDEO_REG_I_n_56 : STD_LOGIC;
  signal VIDEO_REG_I_n_57 : STD_LOGIC;
  signal VIDEO_REG_I_n_58 : STD_LOGIC;
  signal VIDEO_REG_I_n_59 : STD_LOGIC;
  signal VIDEO_REG_I_n_60 : STD_LOGIC;
  signal VIDEO_REG_I_n_61 : STD_LOGIC;
  signal VIDEO_REG_I_n_62 : STD_LOGIC;
  signal VIDEO_REG_I_n_63 : STD_LOGIC;
  signal VIDEO_REG_I_n_64 : STD_LOGIC;
  signal VIDEO_REG_I_n_65 : STD_LOGIC;
  signal VIDEO_REG_I_n_66 : STD_LOGIC;
  signal \^cmnd_wr\ : STD_LOGIC;
  signal \^datamover_idle\ : STD_LOGIC;
  signal dm_address_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dm_prev_frame_number : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^dma_err\ : STD_LOGIC;
  signal flag_to_repeat_after_fsize_less_err : STD_LOGIC;
  signal frame_number_i : STD_LOGIC;
  signal \^fsize_mismatch_err\ : STD_LOGIC;
  signal halted_set_i0 : STD_LOGIC;
  signal \^initial_frame\ : STD_LOGIC;
  signal \initial_frame_i_1__0_n_0\ : STD_LOGIC;
  signal load_new_addr : STD_LOGIC;
  signal \^m_axis_s2mm_sts_tready\ : STD_LOGIC;
  signal \^num_fstore_minus1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_24_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal repeat_frame : STD_LOGIC;
  signal repeat_frame_nmbr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^s2mm_stop\ : STD_LOGIC;
  signal \^s2mm_tstvect_fsync\ : STD_LOGIC;
  signal \^s2mm_valid_video_prmtrs\ : STD_LOGIC;
  signal \^s_axis_s2mm_cmd_tvalid\ : STD_LOGIC;
  signal s_h_frame_number : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal slv_frame_ref_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal stop_i : STD_LOGIC;
  signal tstvect_fsync_d1 : STD_LOGIC;
  signal tstvect_fsync_d2 : STD_LOGIC;
  signal valid_frame_sync_d1 : STD_LOGIC;
  signal valid_frame_sync_d2 : STD_LOGIC;
  signal zero_hsize_err : STD_LOGIC;
  signal zero_hsize_err0 : STD_LOGIC;
  signal zero_vsize_err : STD_LOGIC;
  signal zero_vsize_err0 : STD_LOGIC;
begin
  \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4 downto 0) <= \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4 downto 0);
  \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) <= \^gen_normal_dm_command.cmnd_data_reg[15]\(15 downto 0);
  Q(12 downto 0) <= \^q\(12 downto 0);
  cmnd_wr <= \^cmnd_wr\;
  datamover_idle <= \^datamover_idle\;
  dma_err <= \^dma_err\;
  fsize_mismatch_err <= \^fsize_mismatch_err\;
  initial_frame <= \^initial_frame\;
  m_axis_s2mm_sts_tready <= \^m_axis_s2mm_sts_tready\;
  num_fstore_minus1(0) <= \^num_fstore_minus1\(0);
  s2mm_stop <= \^s2mm_stop\;
  s2mm_tstvect_fsync <= \^s2mm_tstvect_fsync\;
  s2mm_valid_video_prmtrs <= \^s2mm_valid_video_prmtrs\;
  s_axis_s2mm_cmd_tvalid <= \^s_axis_s2mm_cmd_tvalid\;
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF6"
    )
        port map (
      I0 => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(1),
      I1 => \^num_fstore_minus1\(0),
      I2 => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(0),
      I3 => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(2),
      I4 => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(3),
      I5 => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4),
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_3_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => repeat_frame,
      I1 => s2mm_dmacr(3),
      I2 => valid_frame_sync_d2,
      I3 => flag_to_repeat_after_fsize_less_err,
      O => frame_number_i
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => repeat_frame,
      I1 => s2mm_dmacr(3),
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_5_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => valid_frame_sync_d2,
      I1 => s2mm_dmacr(2),
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_8_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => frame_number_i,
      D => VIDEO_GENLOCK_I_n_5,
      Q => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(0),
      R => prmry_resetn_i_reg_0(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => frame_number_i,
      D => VIDEO_GENLOCK_I_n_4,
      Q => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(1),
      R => prmry_resetn_i_reg_0(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => frame_number_i,
      D => VIDEO_GENLOCK_I_n_3,
      Q => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(2),
      R => prmry_resetn_i_reg_0(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => frame_number_i,
      D => VIDEO_GENLOCK_I_n_2,
      Q => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(3),
      R => prmry_resetn_i_reg_0(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => frame_number_i,
      D => VIDEO_GENLOCK_I_n_1,
      Q => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4),
      R => prmry_resetn_i_reg_0(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_SM_n_88,
      Q => flag_to_repeat_after_fsize_less_err,
      R => '0'
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(0),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\(0),
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(1),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\(1),
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(2),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\(2),
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(3),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\(3),
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\(4),
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => flag_to_repeat_after_fsize_less_err,
      I1 => valid_frame_sync_d2,
      I2 => s2mm_dmacr(3),
      I3 => repeat_frame,
      O => p_24_out
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_24_out,
      D => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(0),
      Q => dm_prev_frame_number(0),
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_24_out,
      D => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(1),
      Q => dm_prev_frame_number(1),
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_24_out,
      D => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(2),
      Q => dm_prev_frame_number(2),
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_24_out,
      D => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(3),
      Q => dm_prev_frame_number(3),
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_24_out,
      D => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4),
      Q => dm_prev_frame_number(4),
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => slv_frame_ref_out(0),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\(0),
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => slv_frame_ref_out(1),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\(1),
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => slv_frame_ref_out(3),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\(2),
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => slv_frame_ref_out(3),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\(3),
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => slv_frame_ref_out(3),
      Q => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\(4),
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => flag_to_repeat_after_fsize_less_err,
      I1 => valid_frame_sync_d2,
      I2 => \out\,
      O => \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_CMDSTS_n_5,
      D => I_SM_n_35,
      Q => repeat_frame_nmbr(0),
      R => \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_CMDSTS_n_5,
      D => I_SM_n_34,
      Q => repeat_frame_nmbr(1),
      R => \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_CMDSTS_n_5,
      D => I_SM_n_33,
      Q => repeat_frame_nmbr(2),
      R => \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_CMDSTS_n_5,
      D => I_SM_n_32,
      Q => repeat_frame_nmbr(3),
      R => \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_CMDSTS_n_5,
      D => I_SM_n_31,
      Q => repeat_frame_nmbr(4),
      R => \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_CMDSTS_n_8,
      Q => repeat_frame,
      R => '0'
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_26_out,
      Q => \^s2mm_tstvect_fsync\,
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_valid_frame_sync_cmb,
      Q => valid_frame_sync_d1,
      R => SR(0)
    );
\DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => valid_frame_sync_d1,
      Q => valid_frame_sync_d2,
      R => SR(0)
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_cdc2dmac_fsync,
      D => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(0),
      Q => s_h_frame_number(0),
      R => SR(0)
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_cdc2dmac_fsync,
      D => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(1),
      Q => s_h_frame_number(1),
      R => SR(0)
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_cdc2dmac_fsync,
      D => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(2),
      Q => s_h_frame_number(2),
      R => SR(0)
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_cdc2dmac_fsync,
      D => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(3),
      Q => s_h_frame_number(3),
      R => SR(0)
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_cdc2dmac_fsync,
      D => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4),
      Q => s_h_frame_number(4),
      R => SR(0)
    );
I_CMDSTS: entity work.\system_axi_vdma_0_0_axi_vdma_cmdsts_if__parameterized0\
     port map (
      D(48) => I_SM_n_38,
      D(47) => I_SM_n_39,
      D(46) => I_SM_n_40,
      D(45) => I_SM_n_41,
      D(44) => I_SM_n_42,
      D(43) => I_SM_n_43,
      D(42) => I_SM_n_44,
      D(41) => I_SM_n_45,
      D(40) => I_SM_n_46,
      D(39) => I_SM_n_47,
      D(38) => I_SM_n_48,
      D(37) => I_SM_n_49,
      D(36) => I_SM_n_50,
      D(35) => I_SM_n_51,
      D(34) => I_SM_n_52,
      D(33) => I_SM_n_53,
      D(32) => I_SM_n_54,
      D(31) => I_SM_n_55,
      D(30) => I_SM_n_56,
      D(29) => I_SM_n_57,
      D(28) => I_SM_n_58,
      D(27) => I_SM_n_59,
      D(26) => I_SM_n_60,
      D(25) => I_SM_n_61,
      D(24) => I_SM_n_62,
      D(23) => I_SM_n_63,
      D(22) => I_SM_n_64,
      D(21) => I_SM_n_65,
      D(20) => I_SM_n_66,
      D(19) => I_SM_n_67,
      D(18) => I_SM_n_68,
      D(17) => I_SM_n_69,
      D(16) => I_SM_n_70,
      D(15) => I_SM_n_71,
      D(14) => I_SM_n_72,
      D(13) => I_SM_n_73,
      D(12) => I_SM_n_74,
      D(11) => I_SM_n_75,
      D(10) => I_SM_n_76,
      D(9) => I_SM_n_77,
      D(8) => I_SM_n_78,
      D(7) => I_SM_n_79,
      D(6) => I_SM_n_80,
      D(5) => I_SM_n_81,
      D(4) => I_SM_n_82,
      D(3) => I_SM_n_83,
      D(2) => I_SM_n_84,
      D(1) => I_SM_n_85,
      D(0) => I_SM_n_86,
      \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(0) => I_CMDSTS_n_5,
      \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg\ => I_CMDSTS_n_8,
      E(0) => E(0),
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \^fsize_mismatch_err\,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ => \^cmnd_wr\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      SR(0) => SR(0),
      dma_decerr_reg => dma_decerr_reg,
      dma_decerr_reg_0 => dma_decerr_reg_0,
      dma_slverr_reg => dma_slverr_reg,
      dma_slverr_reg_0 => dma_slverr_reg_0,
      err_i_reg_0 => I_CMDSTS_n_1,
      flag_to_repeat_after_fsize_less_err => flag_to_repeat_after_fsize_less_err,
      halted_reg(0) => halted_reg_0(0),
      lsize_mismatch_err => lsize_mismatch_err,
      lsize_more_mismatch_err => lsize_more_mismatch_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => \^m_axis_s2mm_sts_tready\,
      \out\ => \out\,
      p_12_out => p_12_out,
      p_9_out => p_9_out,
      repeat_frame => repeat_frame,
      s2mm_soft_reset => s2mm_soft_reset,
      \sig_input_addr_reg_reg[31]\(48 downto 0) => \sig_input_addr_reg_reg[31]\(48 downto 0),
      stop_i => stop_i,
      stop_reg => \^dma_err\,
      valid_frame_sync_d2 => valid_frame_sync_d2,
      \vert_count_reg[0]\ => \^s_axis_s2mm_cmd_tvalid\,
      zero_hsize_err => zero_hsize_err,
      zero_vsize_err => zero_vsize_err
    );
I_SM: entity work.\system_axi_vdma_0_0_axi_vdma_sm__parameterized0\
     port map (
      CO(0) => VIDEO_REG_I_n_62,
      D(4) => I_SM_n_31,
      D(3) => I_SM_n_32,
      D(2) => I_SM_n_33,
      D(1) => I_SM_n_34,
      D(0) => I_SM_n_35,
      \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg\ => I_SM_n_37,
      \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(4 downto 0) => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4 downto 0),
      \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\ => I_SM_n_88,
      \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[4]\(3 downto 1) => dm_prev_frame_number(4 downto 2),
      \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[4]\(0) => dm_prev_frame_number(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ => drop_fsync_d_pulse_gen_fsize_less_err_d1,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => fsize_mismatch_err_s1,
      \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\(4 downto 0) => s_h_frame_number(4 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \^fsize_mismatch_err\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1\ => fsize_mismatch_err_flag_int,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg\ => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\(0) => D(0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0\(15 downto 0) => dm_address_reg(15 downto 0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \^s2mm_valid_video_prmtrs\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\ => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\ => VIDEO_REG_I_n_34,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\ => VIDEO_REG_I_n_35,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\ => VIDEO_REG_I_n_36,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\ => VIDEO_REG_I_n_37,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\ => VIDEO_REG_I_n_38,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\ => VIDEO_REG_I_n_39,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\ => VIDEO_REG_I_n_40,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\ => VIDEO_REG_I_n_41,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\ => VIDEO_REG_I_n_42,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\ => VIDEO_REG_I_n_43,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\ => VIDEO_REG_I_n_44,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\ => VIDEO_REG_I_n_45,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\ => VIDEO_REG_I_n_46,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\ => VIDEO_REG_I_n_47,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\ => VIDEO_REG_I_n_48,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ => VIDEO_REG_I_n_49,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]_2\(0),
      O(3) => VIDEO_REG_I_n_50,
      O(2) => VIDEO_REG_I_n_51,
      O(1) => VIDEO_REG_I_n_52,
      O(0) => VIDEO_REG_I_n_53,
      Q(12 downto 0) => \^q\(12 downto 0),
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\,
      SR(0) => SR(0),
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_irqthresh_decr_mask_sig => ch2_irqthresh_decr_mask_sig,
      datamover_idle => \^datamover_idle\,
      dma_err => \^dma_err\,
      drop_fsync_d_pulse_gen_fsize_less_err => drop_fsync_d_pulse_gen_fsize_less_err,
      err_i_reg(0) => err_i_reg(0),
      flag_to_repeat_after_fsize_less_err => flag_to_repeat_after_fsize_less_err,
      halt_i0 => halt_i0,
      halt_i_reg => halt_i_reg,
      halted_set_i0 => halted_set_i0,
      \hsize_vid_reg[15]\(15 downto 0) => \^gen_normal_dm_command.cmnd_data_reg[15]\(15 downto 0),
      interr_i_reg => I_CMDSTS_n_1,
      load_new_addr => load_new_addr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => \^m_axis_s2mm_sts_tready\,
      \out\ => \out\,
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      run_stop_d1 => run_stop_d1,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(0),
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_dma_interr_set_minus_frame_errors => s2mm_dma_interr_set_minus_frame_errors,
      s2mm_dmacr(1 downto 0) => s2mm_dmacr(1 downto 0),
      s2mm_fsize_less_err_flag_10 => s2mm_fsize_less_err_flag_10,
      s2mm_fsize_mismatch_err_s => s2mm_fsize_mismatch_err_s,
      s2mm_fsync_out_m_i => s2mm_fsync_out_m_i,
      s2mm_ftchcmdsts_idle => s2mm_ftchcmdsts_idle,
      s2mm_halt => s2mm_halt,
      s2mm_packet_sof => s2mm_packet_sof,
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => \^s2mm_stop\,
      s2mm_tstvect_fsync => \^s2mm_tstvect_fsync\,
      \s_axis_cmd_tdata_reg[63]\(48) => I_SM_n_38,
      \s_axis_cmd_tdata_reg[63]\(47) => I_SM_n_39,
      \s_axis_cmd_tdata_reg[63]\(46) => I_SM_n_40,
      \s_axis_cmd_tdata_reg[63]\(45) => I_SM_n_41,
      \s_axis_cmd_tdata_reg[63]\(44) => I_SM_n_42,
      \s_axis_cmd_tdata_reg[63]\(43) => I_SM_n_43,
      \s_axis_cmd_tdata_reg[63]\(42) => I_SM_n_44,
      \s_axis_cmd_tdata_reg[63]\(41) => I_SM_n_45,
      \s_axis_cmd_tdata_reg[63]\(40) => I_SM_n_46,
      \s_axis_cmd_tdata_reg[63]\(39) => I_SM_n_47,
      \s_axis_cmd_tdata_reg[63]\(38) => I_SM_n_48,
      \s_axis_cmd_tdata_reg[63]\(37) => I_SM_n_49,
      \s_axis_cmd_tdata_reg[63]\(36) => I_SM_n_50,
      \s_axis_cmd_tdata_reg[63]\(35) => I_SM_n_51,
      \s_axis_cmd_tdata_reg[63]\(34) => I_SM_n_52,
      \s_axis_cmd_tdata_reg[63]\(33) => I_SM_n_53,
      \s_axis_cmd_tdata_reg[63]\(32) => I_SM_n_54,
      \s_axis_cmd_tdata_reg[63]\(31) => I_SM_n_55,
      \s_axis_cmd_tdata_reg[63]\(30) => I_SM_n_56,
      \s_axis_cmd_tdata_reg[63]\(29) => I_SM_n_57,
      \s_axis_cmd_tdata_reg[63]\(28) => I_SM_n_58,
      \s_axis_cmd_tdata_reg[63]\(27) => I_SM_n_59,
      \s_axis_cmd_tdata_reg[63]\(26) => I_SM_n_60,
      \s_axis_cmd_tdata_reg[63]\(25) => I_SM_n_61,
      \s_axis_cmd_tdata_reg[63]\(24) => I_SM_n_62,
      \s_axis_cmd_tdata_reg[63]\(23) => I_SM_n_63,
      \s_axis_cmd_tdata_reg[63]\(22) => I_SM_n_64,
      \s_axis_cmd_tdata_reg[63]\(21) => I_SM_n_65,
      \s_axis_cmd_tdata_reg[63]\(20) => I_SM_n_66,
      \s_axis_cmd_tdata_reg[63]\(19) => I_SM_n_67,
      \s_axis_cmd_tdata_reg[63]\(18) => I_SM_n_68,
      \s_axis_cmd_tdata_reg[63]\(17) => I_SM_n_69,
      \s_axis_cmd_tdata_reg[63]\(16) => I_SM_n_70,
      \s_axis_cmd_tdata_reg[63]\(15) => I_SM_n_71,
      \s_axis_cmd_tdata_reg[63]\(14) => I_SM_n_72,
      \s_axis_cmd_tdata_reg[63]\(13) => I_SM_n_73,
      \s_axis_cmd_tdata_reg[63]\(12) => I_SM_n_74,
      \s_axis_cmd_tdata_reg[63]\(11) => I_SM_n_75,
      \s_axis_cmd_tdata_reg[63]\(10) => I_SM_n_76,
      \s_axis_cmd_tdata_reg[63]\(9) => I_SM_n_77,
      \s_axis_cmd_tdata_reg[63]\(8) => I_SM_n_78,
      \s_axis_cmd_tdata_reg[63]\(7) => I_SM_n_79,
      \s_axis_cmd_tdata_reg[63]\(6) => I_SM_n_80,
      \s_axis_cmd_tdata_reg[63]\(5) => I_SM_n_81,
      \s_axis_cmd_tdata_reg[63]\(4) => I_SM_n_82,
      \s_axis_cmd_tdata_reg[63]\(3) => I_SM_n_83,
      \s_axis_cmd_tdata_reg[63]\(2) => I_SM_n_84,
      \s_axis_cmd_tdata_reg[63]\(1) => I_SM_n_85,
      \s_axis_cmd_tdata_reg[63]\(0) => I_SM_n_86,
      s_axis_cmd_tvalid_reg => \^cmnd_wr\,
      s_axis_cmd_tvalid_reg_0 => \^s_axis_s2mm_cmd_tvalid\,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      soft_reset_d1 => soft_reset_d1,
      \stride_vid_reg[11]\(3) => VIDEO_REG_I_n_58,
      \stride_vid_reg[11]\(2) => VIDEO_REG_I_n_59,
      \stride_vid_reg[11]\(1) => VIDEO_REG_I_n_60,
      \stride_vid_reg[11]\(0) => VIDEO_REG_I_n_61,
      \stride_vid_reg[15]\(3) => VIDEO_REG_I_n_63,
      \stride_vid_reg[15]\(2) => VIDEO_REG_I_n_64,
      \stride_vid_reg[15]\(1) => VIDEO_REG_I_n_65,
      \stride_vid_reg[15]\(0) => VIDEO_REG_I_n_66,
      \stride_vid_reg[7]\(3) => VIDEO_REG_I_n_54,
      \stride_vid_reg[7]\(2) => VIDEO_REG_I_n_55,
      \stride_vid_reg[7]\(1) => VIDEO_REG_I_n_56,
      \stride_vid_reg[7]\(0) => VIDEO_REG_I_n_57,
      tstvect_fsync_d1 => tstvect_fsync_d1,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      valid_frame_sync_d2 => valid_frame_sync_d2,
      zero_hsize_err => zero_hsize_err,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err => zero_vsize_err,
      zero_vsize_err0 => zero_vsize_err0
    );
I_STS_MNGR: entity work.system_axi_vdma_0_0_axi_vdma_sts_mngr
     port map (
      SR(0) => SR(0),
      datamover_idle => \^datamover_idle\,
      halted_reg => halted_reg,
      halted_set_i0 => halted_set_i0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_dmasr(0) => s2mm_dmasr(0),
      sig_halt_cmplt_reg => sig_halt_cmplt_reg
    );
VIDEO_GENLOCK_I: entity work.\system_axi_vdma_0_0_axi_vdma_genlock_mngr__parameterized0\
     port map (
      D(4) => VIDEO_GENLOCK_I_n_1,
      D(3) => VIDEO_GENLOCK_I_n_2,
      D(2) => VIDEO_GENLOCK_I_n_3,
      D(1) => VIDEO_GENLOCK_I_n_4,
      D(0) => VIDEO_GENLOCK_I_n_5,
      \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\ => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_3_n_0\,
      \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(4 downto 0) => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(4 downto 0),
      \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[0]\ => I_SM_n_37,
      \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[2]\(2 downto 0) => dm_prev_frame_number(2 downto 0),
      \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg\ => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_5_n_0\,
      \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg\ => \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_8_n_0\,
      \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\(2 downto 0) => \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\(2 downto 0),
      \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\(2 downto 0) => \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\(2 downto 0),
      Q(4 downto 0) => repeat_frame_nmbr(4 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \num_fstore_minus1_reg[1]\ => \^num_fstore_minus1\(0),
      \out\ => \out\,
      \ptr_ref_i_reg[4]\(4 downto 0) => \ptr_ref_i_reg[4]\(4 downto 0),
      s2mm_dmacr(1 downto 0) => s2mm_dmacr(2 downto 1),
      s2mm_dmasr(0) => s2mm_dmasr(0),
      s2mm_valid_frame_sync => s2mm_valid_frame_sync,
      slv_frame_ref_out(2) => slv_frame_ref_out(3),
      slv_frame_ref_out(1 downto 0) => slv_frame_ref_out(1 downto 0),
      valid_frame_sync_d2 => valid_frame_sync_d2
    );
VIDEO_REG_I: entity work.system_axi_vdma_0_0_axi_vdma_vidreg_module
     port map (
      CO(0) => VIDEO_REG_I_n_62,
      \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]\(1 downto 0) => \^dynamic_master_mode_frame_cnt.chnl_current_frame_reg[4]_0\(1 downto 0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) => \^gen_normal_dm_command.cmnd_data_reg[15]\(15 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31 downto 0),
      O(3) => VIDEO_REG_I_n_50,
      O(2) => VIDEO_REG_I_n_51,
      O(1) => VIDEO_REG_I_n_52,
      O(0) => VIDEO_REG_I_n_53,
      Q(12 downto 0) => \^q\(12 downto 0),
      SR(0) => SR(0),
      \dm_address_reg[11]\(3) => VIDEO_REG_I_n_58,
      \dm_address_reg[11]\(2) => VIDEO_REG_I_n_59,
      \dm_address_reg[11]\(1) => VIDEO_REG_I_n_60,
      \dm_address_reg[11]\(0) => VIDEO_REG_I_n_61,
      \dm_address_reg[15]\(3) => VIDEO_REG_I_n_63,
      \dm_address_reg[15]\(2) => VIDEO_REG_I_n_64,
      \dm_address_reg[15]\(1) => VIDEO_REG_I_n_65,
      \dm_address_reg[15]\(0) => VIDEO_REG_I_n_66,
      \dm_address_reg[15]_0\(15 downto 0) => dm_address_reg(15 downto 0),
      \dm_address_reg[19]\ => VIDEO_REG_I_n_34,
      \dm_address_reg[19]_0\ => VIDEO_REG_I_n_35,
      \dm_address_reg[19]_1\ => VIDEO_REG_I_n_36,
      \dm_address_reg[19]_2\ => VIDEO_REG_I_n_37,
      \dm_address_reg[23]\ => VIDEO_REG_I_n_38,
      \dm_address_reg[23]_0\ => VIDEO_REG_I_n_39,
      \dm_address_reg[23]_1\ => VIDEO_REG_I_n_40,
      \dm_address_reg[23]_2\ => VIDEO_REG_I_n_41,
      \dm_address_reg[27]\ => VIDEO_REG_I_n_42,
      \dm_address_reg[27]_0\ => VIDEO_REG_I_n_43,
      \dm_address_reg[27]_1\ => VIDEO_REG_I_n_44,
      \dm_address_reg[27]_2\ => VIDEO_REG_I_n_45,
      \dm_address_reg[31]\ => VIDEO_REG_I_n_46,
      \dm_address_reg[31]_0\ => VIDEO_REG_I_n_47,
      \dm_address_reg[31]_1\ => VIDEO_REG_I_n_48,
      \dm_address_reg[31]_2\ => VIDEO_REG_I_n_49,
      \dm_address_reg[7]\(3) => VIDEO_REG_I_n_54,
      \dm_address_reg[7]\(2) => VIDEO_REG_I_n_55,
      \dm_address_reg[7]\(1) => VIDEO_REG_I_n_56,
      \dm_address_reg[7]\(0) => VIDEO_REG_I_n_57,
      load_new_addr => load_new_addr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      \out\ => \out\,
      p_26_out => p_26_out,
      p_2_out => p_2_out,
      prmtr_update_complete => prmtr_update_complete,
      prmtr_updt_complete_i_reg => prmtr_updt_complete_i_reg,
      \reg_module_hsize_reg[15]\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_dmasr(0) => s2mm_dmasr(0),
      \stride_vid_reg[0]\ => \^s2mm_valid_video_prmtrs\,
      tstvect_fsync_d1 => tstvect_fsync_d1,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
\initial_frame_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^initial_frame\,
      I1 => s2mm_cdc2dmac_fsync,
      I2 => \out\,
      I3 => s2mm_dmasr(0),
      O => \initial_frame_i_1__0_n_0\
    );
initial_frame_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \initial_frame_i_1__0_n_0\,
      Q => \^initial_frame\,
      R => '0'
    );
\num_fstore_minus1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => \^num_fstore_minus1\(0),
      R => SR(0)
    );
stop_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => stop_i,
      Q => \^s2mm_stop\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_reg_if is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\ : out STD_LOGIC;
    p_15_out : out STD_LOGIC;
    s2mm_axi2ip_wrce : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_14_out : out STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    prmtr_updt_complete_i_reg : out STD_LOGIC;
    prmtr_updt_complete_i_reg_0 : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg\ : out STD_LOGIC;
    lsize_err_reg : out STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    dly_irq_reg_0 : out STD_LOGIC;
    lsize_more_err_reg : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    prmry_reset2_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_82_out : in STD_LOGIC;
    s2mm_ip2axi_introut : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ptr_ref_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    p_75_out : in STD_LOGIC_VECTOR ( 17 downto 0 );
    mm2s_prmry_resetn : in STD_LOGIC;
    stop : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\ : in STD_LOGIC;
    \reg_module_hsize_reg[0]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \reg_module_hsize_reg[4]\ : in STD_LOGIC;
    \reg_module_hsize_reg[5]\ : in STD_LOGIC;
    \reg_module_hsize_reg[6]\ : in STD_LOGIC;
    \reg_module_hsize_reg[12]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \reg_module_hsize_reg[14]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_74_out : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    ioc_irq_reg_1 : in STD_LOGIC;
    dly_irq_reg_1 : in STD_LOGIC;
    err_irq_reg : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_irqdelay_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\ : in STD_LOGIC;
    s2mm_prmry_resetn : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s2mm_soft_reset : in STD_LOGIC;
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_irqdelay_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dma_interr_reg_1 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg_0\ : in STD_LOGIC;
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lsize_err_reg_0 : in STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ : in STD_LOGIC;
    ioc_irq_reg_2 : in STD_LOGIC;
    dly_irq_reg_2 : in STD_LOGIC;
    err_irq_reg_0 : in STD_LOGIC;
    lsize_more_err_reg_0 : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    ch1_dly_irq_set : in STD_LOGIC;
    s2mm_dma_interr_set_minus_frame_errors : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late : in STD_LOGIC;
    fsize_mismatch_err : in STD_LOGIC;
    lsize_mismatch_err : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    lsize_more_mismatch_err : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_reg_if : entity is "axi_vdma_reg_if";
end system_axi_vdma_0_0_axi_vdma_reg_if;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_reg_if is
  signal mm2s_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of mm2s_chnl_current_frame_cdc_tig : signal is "true";
  signal mm2s_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_genlock_pair_frame_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_store_cdc_tig : signal is "true";
  signal s2mm_capture_dm_done_vsize_counter_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of s2mm_capture_dm_done_vsize_counter_cdc_tig : signal is "true";
  signal s2mm_capture_hsize_at_uf_err_cdc_tig : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s2mm_capture_hsize_at_uf_err_cdc_tig : signal is "true";
  signal s2mm_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_chnl_current_frame_cdc_tig : signal is "true";
  signal s2mm_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_genlock_pair_frame_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_store_cdc_tig : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\ : label is "yes";
begin
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.system_axi_vdma_0_0_axi_vdma_lite_if
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(3 downto 0) => \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(3 downto 0),
      \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\(1 downto 0) => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\(1 downto 0),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\,
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\(31 downto 0) => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\(31 downto 0),
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\ => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(0) => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\(0) => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\(0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\ => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\,
      \GEN_FOR_FLUSH.fsize_err_reg\ => \GEN_FOR_FLUSH.fsize_err_reg\,
      \GEN_FOR_FLUSH.fsize_err_reg_0\ => \GEN_FOR_FLUSH.fsize_err_reg_0\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\,
      \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(7 downto 0) => \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(7 downto 0),
      \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(4 downto 0) => \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(4 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\ => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(7 downto 0) => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(7 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(7 downto 0) => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(31 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(31 downto 0),
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(4 downto 0) => mm2s_ip2axi_frame_ptr_ref_cdc_tig(4 downto 0),
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(4 downto 0) => mm2s_ip2axi_frame_store_cdc_tig(4 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(17 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(17 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(23 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(23 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(23 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(23 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(31 downto 0),
      \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(4 downto 0) => s2mm_ip2axi_frame_ptr_ref_cdc_tig(4 downto 0),
      \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\(4 downto 0) => s2mm_ip2axi_frame_store_cdc_tig(4 downto 0),
      SR(0) => SR(0),
      ch1_dly_irq_set => ch1_dly_irq_set,
      ch1_irqdelay_status(7 downto 0) => ch1_irqdelay_status(7 downto 0),
      ch2_dly_irq_set => ch2_dly_irq_set,
      ch2_irqdelay_status(7 downto 0) => ch2_irqdelay_status(7 downto 0),
      dly_irq_reg => dly_irq_reg,
      dly_irq_reg_0 => dly_irq_reg_0,
      dly_irq_reg_1 => dly_irq_reg_1,
      dly_irq_reg_2 => dly_irq_reg_2,
      dma_decerr_reg => dma_decerr_reg,
      dma_decerr_reg_0 => dma_decerr_reg_0,
      dma_interr_reg => dma_interr_reg,
      dma_interr_reg_0 => s2mm_axi2ip_wrce(2),
      dma_interr_reg_1 => dma_interr_reg_0,
      dma_interr_reg_2 => dma_interr_reg_1,
      dma_slverr_reg => dma_slverr_reg,
      dma_slverr_reg_0 => dma_slverr_reg_0,
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]\,
      \dmacr_i_reg[1]\ => s2mm_axi2ip_wrce(1),
      err_irq_reg => err_irq_reg,
      err_irq_reg_0 => err_irq_reg_0,
      fsize_mismatch_err => fsize_mismatch_err,
      in0(23 downto 0) => in0(23 downto 0),
      ioc_irq_reg => ioc_irq_reg,
      ioc_irq_reg_0 => ioc_irq_reg_0,
      ioc_irq_reg_1 => ioc_irq_reg_1,
      ioc_irq_reg_2 => ioc_irq_reg_2,
      lsize_err_reg => lsize_err_reg,
      lsize_err_reg_0 => lsize_err_reg_0,
      lsize_mismatch_err => lsize_mismatch_err,
      lsize_more_err_reg => lsize_more_err_reg,
      lsize_more_err_reg_0 => lsize_more_err_reg_0,
      lsize_more_mismatch_err => lsize_more_mismatch_err,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mm2s_axi2ip_wrce(8 downto 0) => mm2s_axi2ip_wrce(8 downto 0),
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      p_74_out => p_74_out,
      p_75_out(17 downto 0) => p_75_out(17 downto 0),
      prmry_reset2 => prmry_reset2,
      prmry_reset2_0 => prmry_reset2_0,
      prmtr_updt_complete_i_reg => prmtr_updt_complete_i_reg,
      prmtr_updt_complete_i_reg_0 => prmtr_updt_complete_i_reg_0,
      \reg_module_hsize_reg[0]\ => \reg_module_hsize_reg[0]\,
      \reg_module_hsize_reg[12]\ => \reg_module_hsize_reg[12]\,
      \reg_module_hsize_reg[14]\(1 downto 0) => \reg_module_hsize_reg[14]\(1 downto 0),
      \reg_module_hsize_reg[15]\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_hsize_reg[4]\ => \reg_module_hsize_reg[4]\,
      \reg_module_hsize_reg[5]\ => \reg_module_hsize_reg[5]\,
      \reg_module_hsize_reg[6]\ => \reg_module_hsize_reg[6]\,
      \reg_module_vsize_reg[12]\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      s2mm_axi2ip_wrce(7 downto 1) => s2mm_axi2ip_wrce(9 downto 3),
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(0),
      s2mm_dma_interr_set_minus_frame_errors => s2mm_dma_interr_set_minus_frame_errors,
      s2mm_dmacr(22 downto 0) => s2mm_dmacr(22 downto 0),
      s2mm_dmasr(0) => s2mm_dmasr(0),
      s2mm_fsize_more_or_sof_late => s2mm_fsize_more_or_sof_late,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s2mm_soft_reset => s2mm_soft_reset,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(5 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(5 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      stop => stop
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized8\
     port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_introut => mm2s_introut,
      p_82_out => p_82_out,
      prmry_reset2 => prmry_reset2,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(0),
      Q => mm2s_chnl_current_frame_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(1),
      Q => mm2s_chnl_current_frame_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(2),
      Q => mm2s_chnl_current_frame_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(3),
      Q => mm2s_chnl_current_frame_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(4),
      Q => mm2s_chnl_current_frame_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(0),
      Q => mm2s_genlock_pair_frame_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(1),
      Q => mm2s_genlock_pair_frame_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(2),
      Q => mm2s_genlock_pair_frame_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(2),
      Q => mm2s_genlock_pair_frame_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(2),
      Q => mm2s_genlock_pair_frame_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(0),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(1),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(2),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(3),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(4),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(0),
      Q => mm2s_ip2axi_frame_store_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(1),
      Q => mm2s_ip2axi_frame_store_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(2),
      Q => mm2s_ip2axi_frame_store_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(3),
      Q => mm2s_ip2axi_frame_store_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4),
      Q => mm2s_ip2axi_frame_store_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized9\
     port map (
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_reset2_0 => prmry_reset2_0,
      s2mm_introut => s2mm_introut,
      s2mm_ip2axi_introut => s2mm_ip2axi_introut,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(10),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(11),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(12),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(5),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(6),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(7),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(8),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(9),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(10),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(11),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(12),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(13),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(14),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(15),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(5),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(6),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(7),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(8),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(9),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(0),
      Q => s2mm_chnl_current_frame_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(1),
      Q => s2mm_chnl_current_frame_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(2),
      Q => s2mm_chnl_current_frame_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(3),
      Q => s2mm_chnl_current_frame_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(4),
      Q => s2mm_chnl_current_frame_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(0),
      Q => s2mm_genlock_pair_frame_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(1),
      Q => s2mm_genlock_pair_frame_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(2),
      Q => s2mm_genlock_pair_frame_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(3),
      Q => s2mm_genlock_pair_frame_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(4),
      Q => s2mm_genlock_pair_frame_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \ptr_ref_i_reg[4]\(0),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \ptr_ref_i_reg[4]\(1),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \ptr_ref_i_reg[4]\(2),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \ptr_ref_i_reg[4]\(3),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \ptr_ref_i_reg[4]\(4),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(0),
      Q => s2mm_ip2axi_frame_store_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(1),
      Q => s2mm_ip2axi_frame_store_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(2),
      Q => s2mm_ip2axi_frame_store_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(3),
      Q => s2mm_ip2axi_frame_store_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(4),
      Q => s2mm_ip2axi_frame_store_cdc_tig(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_rst_module is
  port (
    \out\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg\ : out STD_LOGIC;
    sts_tready_reg : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    mm2s_halt : out STD_LOGIC;
    run_stop_d1 : out STD_LOGIC;
    s2mm_halt : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_reset2 : out STD_LOGIC;
    prmry_reset2_0 : out STD_LOGIC;
    prmry_reset2_1 : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    prmry_reset2_2 : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0\ : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[2]\ : out STD_LOGIC;
    halt_reset : out STD_LOGIC;
    halt_reset_3 : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmnds_queued_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmnds_queued_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg\ : out STD_LOGIC;
    sig_s_h_halt_reg_reg : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    reset_counts_reg_0 : out STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_81_out : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    s_soft_reset_i0_4 : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    stop : in STD_LOGIC;
    p_75_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_stop : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_cdc2dmac_fsync : in STD_LOGIC;
    fsize_mismatch_err : in STD_LOGIC;
    fsize_mismatch_err_flag_int : in STD_LOGIC;
    s2mm_fsync_out_m_i : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_err : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    halt_i0 : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    dma_err_5 : in STD_LOGIC;
    d_tready_before_fsync_clr_flag1 : in STD_LOGIC;
    d_tready_before_fsync : in STD_LOGIC;
    s2mm_dmasr_halted_s : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    reset_counts_6 : in STD_LOGIC;
    sig_rst2all_stop_request_7 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    \cmnds_queued_reg[0]\ : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_rst_module : entity is "axi_vdma_rst_module";
end system_axi_vdma_0_0_axi_vdma_rst_module;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_rst_module is
  signal \^prmry_in\ : STD_LOGIC;
  signal sig_mm2s_axis_resetn : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_mm2s_axis_resetn : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_mm2s_axis_resetn : signal is "no";
  signal sig_mm2s_dm_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_mm2s_dm_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_mm2s_dm_prmry_resetn : signal is "no";
  signal sig_mm2s_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_mm2s_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_mm2s_prmry_resetn : signal is "no";
  signal sig_s2mm_axis_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_s2mm_axis_resetn : signal is "true";
  attribute equivalent_register_removal of sig_s2mm_axis_resetn : signal is "no";
  signal sig_s2mm_dm_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_s2mm_dm_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_s2mm_dm_prmry_resetn : signal is "no";
  signal sig_s2mm_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_s2mm_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_s2mm_prmry_resetn : signal is "no";
begin
  \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ <= sig_s2mm_axis_resetn;
  \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg\ <= sig_mm2s_axis_resetn;
  \out\ <= sig_mm2s_prmry_resetn;
  prmry_in <= \^prmry_in\;
  \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ <= sig_mm2s_dm_prmry_resetn;
  \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ <= sig_s2mm_dm_prmry_resetn;
  sts_tready_reg <= sig_s2mm_prmry_resetn;
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_mm2s_axis_resetn,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_s2mm_axis_resetn,
      O => prmry_reset2_2
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_mm2s_axis_resetn,
      I2 => p_11_out,
      O => \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_mm2s_prmry_resetn,
      O => prmry_reset2_1
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_s2mm_prmry_resetn,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_mm2s_axis_resetn,
      I1 => p_11_out,
      I2 => p_19_out,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\(0)
    );
\GEN_RESET_FOR_MM2S.RESET_I\: entity work.system_axi_vdma_0_0_axi_vdma_reset
     port map (
      D(0) => D(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => mm2s_halt,
      \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg\ => \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg\,
      \cmnds_queued_reg[7]\(0) => \cmnds_queued_reg[7]\(0),
      dma_err_5 => dma_err_5,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      halt_i_reg_0 => halt_reset,
      in0 => sig_mm2s_prmry_resetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => sig_mm2s_prmry_resetn,
      p_75_out(0) => p_75_out(0),
      p_81_out => p_81_out,
      prmry_in => \^prmry_in\,
      prmry_reset2 => prmry_reset2,
      reset_counts => reset_counts,
      reset_counts_reg => reset_counts_reg,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i0 => s_soft_reset_i0,
      scndry_out => sig_mm2s_axis_resetn,
      sig_mm2s_dm_prmry_resetn => sig_mm2s_dm_prmry_resetn,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      stop => stop
    );
\GEN_RESET_FOR_S2MM.RESET_I\: entity work.system_axi_vdma_0_0_axi_vdma_reset_2
     port map (
      CO(0) => CO(0),
      \FSM_sequential_dmacntrl_cs_reg[2]\ => \FSM_sequential_dmacntrl_cs_reg[2]\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => s2mm_halt,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\(0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\(0),
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\(0),
      Q(0) => Q(0),
      \cmnds_queued_reg[0]\ => \cmnds_queued_reg[0]\,
      \cmnds_queued_reg[7]\(0) => \cmnds_queued_reg[7]_0\(0),
      dma_err => dma_err,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]_0\,
      fsize_mismatch_err => fsize_mismatch_err,
      fsize_mismatch_err_flag_int => fsize_mismatch_err_flag_int,
      halt_i0 => halt_i0,
      halt_i_reg_0 => halt_reset_3,
      in0 => sig_s2mm_prmry_resetn,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_s2mm_prmry_resetn,
      p_12_out => p_12_out,
      prmry_in => \^prmry_in\,
      prmry_reset2_0 => prmry_reset2_0,
      reset_counts_6 => reset_counts_6,
      reset_counts_reg => reset_counts_reg_0,
      run_stop_d1 => run_stop_d1,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(0),
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_fsync_out_m_i => s2mm_fsync_out_m_i,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => s2mm_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_soft_reset_i0_4 => s_soft_reset_i0_4,
      scndry_out => sig_s2mm_axis_resetn,
      sig_rst2all_stop_request_7 => sig_rst2all_stop_request_7,
      sig_s2mm_dm_prmry_resetn => sig_s2mm_dm_prmry_resetn,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg_0,
      soft_reset_d1 => soft_reset_d1
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => d_tready_before_fsync_clr_flag1,
      I1 => d_tready_before_fsync,
      I2 => sig_s2mm_axis_resetn,
      I3 => s2mm_dmasr_halted_s,
      O => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg\
    );
awready_out_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^prmry_in\,
      O => SR(0)
    );
hrd_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => \^prmry_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_s2mm_axis_dwidth_converter is
  port (
    s_axis_s2mm_tready_i_axis_dw_conv : out STD_LOGIC;
    s2mm_chnl_ready : out STD_LOGIC;
    s2mm_strm_all_lines_rcvd : out STD_LOGIC;
    \state_reg[2]\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0\ : out STD_LOGIC;
    \sig_data_skid_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axis_s2mm_tready_signal : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_Last : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : in STD_LOGIC;
    s_axis_s2mm_tready_i : in STD_LOGIC;
    s_axis_s2mm_tvalid_int : in STD_LOGIC;
    M_VALID : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC;
    crnt_vsize_d2_s : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s2mm_dummy_tready_fsync_src_sel_10 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_reg_out_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_s2mm_axis_dwidth_converter : entity is "axi_vdma_s2mm_axis_dwidth_converter";
end system_axi_vdma_0_0_axi_vdma_s2mm_axis_dwidth_converter;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_s2mm_axis_dwidth_converter is
  signal \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0\ : STD_LOGIC;
  signal \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_1\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_2\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_3\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \^s2mm_chnl_ready\ : STD_LOGIC;
  signal vsize_counter_dwidth : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_3\ : label is "soft_lutpair55";
begin
  \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0\ <= \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\;
  s2mm_chnl_ready <= \^s2mm_chnl_ready\;
\GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I\: entity work.\system_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized1\
     port map (
      DIN(0) => DIN(0),
      E(0) => s_axis_s2mm_tready_i_axis_dw_conv,
      \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\ => \^s2mm_chnl_ready\,
      M_Last => M_Last,
      M_VALID => M_VALID,
      Q(2 downto 0) => Q(2 downto 0),
      \out\ => \out\,
      s2mm_dummy_tready_fsync_src_sel_10 => s2mm_dummy_tready_fsync_src_sel_10,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_i => s_axis_s2mm_tready_i,
      s_axis_s2mm_tready_signal => s_axis_s2mm_tready_signal,
      s_axis_s2mm_tvalid_int => s_axis_s2mm_tvalid_int,
      \sig_data_reg_out_reg[23]\(23 downto 0) => \sig_data_reg_out_reg[23]\(23 downto 0),
      \sig_data_skid_reg_reg[31]\(35 downto 0) => \sig_data_skid_reg_reg[31]\(35 downto 0),
      \sig_user_reg_out_reg[0]\(0) => E(0),
      \state_reg[2]\ => \state_reg[2]\
    );
\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      I1 => \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\,
      I2 => s2mm_fsync_out_i,
      O => \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0\,
      Q => \^s2mm_chnl_ready\,
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\,
      Q => s2mm_strm_all_lines_rcvd,
      S => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B88"
    )
        port map (
      I0 => crnt_vsize_d2_s(0),
      I1 => s2mm_fsync_out_i,
      I2 => vsize_counter_dwidth(0),
      I3 => \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\,
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[0]_i_1_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(10),
      I1 => s2mm_fsync_out_i,
      I2 => minusOp(10),
      I3 => \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\,
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[10]_i_1_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(11),
      I1 => s2mm_fsync_out_i,
      I2 => minusOp(11),
      I3 => \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\,
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[11]_i_1_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(12),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(11),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(10),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(9),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBBBBBB"
    )
        port map (
      I0 => s2mm_fsync_out_i,
      I1 => sig_last_reg_out_reg,
      I2 => vsize_counter_dwidth(0),
      I3 => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0\,
      I4 => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0\,
      I5 => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_7_n_0\,
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(12),
      I1 => s2mm_fsync_out_i,
      I2 => minusOp(12),
      I3 => \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\,
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_3_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => vsize_counter_dwidth(3),
      I1 => vsize_counter_dwidth(4),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter_dwidth(6),
      I1 => vsize_counter_dwidth(1),
      I2 => vsize_counter_dwidth(5),
      I3 => vsize_counter_dwidth(2),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => vsize_counter_dwidth(12),
      I1 => vsize_counter_dwidth(10),
      I2 => vsize_counter_dwidth(7),
      I3 => vsize_counter_dwidth(11),
      I4 => vsize_counter_dwidth(8),
      I5 => vsize_counter_dwidth(9),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_7_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => sig_last_reg_out_reg,
      I1 => vsize_counter_dwidth(0),
      I2 => vsize_counter_dwidth(3),
      I3 => vsize_counter_dwidth(4),
      I4 => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0\,
      I5 => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_7_n_0\,
      O => \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(1),
      I1 => s2mm_fsync_out_i,
      I2 => minusOp(1),
      I3 => \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\,
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[1]_i_1_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(2),
      I1 => s2mm_fsync_out_i,
      I2 => minusOp(2),
      I3 => \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\,
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[2]_i_1_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(3),
      I1 => s2mm_fsync_out_i,
      I2 => minusOp(3),
      I3 => \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\,
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[3]_i_1_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(4),
      I1 => s2mm_fsync_out_i,
      I2 => minusOp(4),
      I3 => \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\,
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_1_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(4),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(3),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(2),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(1),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(5),
      I1 => s2mm_fsync_out_i,
      I2 => minusOp(5),
      I3 => \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\,
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[5]_i_1_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(6),
      I1 => s2mm_fsync_out_i,
      I2 => minusOp(6),
      I3 => \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\,
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[6]_i_1_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(7),
      I1 => s2mm_fsync_out_i,
      I2 => minusOp(7),
      I3 => \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\,
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[7]_i_1_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(8),
      I1 => s2mm_fsync_out_i,
      I2 => minusOp(8),
      I3 => \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\,
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_1_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(8),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(7),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(6),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(5),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(9),
      I1 => s2mm_fsync_out_i,
      I2 => minusOp(9),
      I3 => \^gen_dwidth_flush_sof.chnl_ready_dwidth_reg_0\,
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[9]_i_1_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[0]_i_1_n_0\,
      Q => vsize_counter_dwidth(0),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[10]_i_1_n_0\,
      Q => vsize_counter_dwidth(10),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[11]_i_1_n_0\,
      Q => vsize_counter_dwidth(11),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_3_n_0\,
      Q => vsize_counter_dwidth(12),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0\,
      CO(3) => \NLW_GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_1\,
      CO(1) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_2\,
      CO(0) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => vsize_counter_dwidth(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0\,
      S(2) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0\,
      S(1) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0\,
      S(0) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[1]_i_1_n_0\,
      Q => vsize_counter_dwidth(1),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[2]_i_1_n_0\,
      Q => vsize_counter_dwidth(2),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[3]_i_1_n_0\,
      Q => vsize_counter_dwidth(3),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_1_n_0\,
      Q => vsize_counter_dwidth(4),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0\,
      CO(2) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_1\,
      CO(1) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_2\,
      CO(0) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_3\,
      CYINIT => vsize_counter_dwidth(0),
      DI(3 downto 0) => vsize_counter_dwidth(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0\,
      S(2) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0\,
      S(1) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0\,
      S(0) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[5]_i_1_n_0\,
      Q => vsize_counter_dwidth(5),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[6]_i_1_n_0\,
      Q => vsize_counter_dwidth(6),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[7]_i_1_n_0\,
      Q => vsize_counter_dwidth(7),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_1_n_0\,
      Q => vsize_counter_dwidth(8),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0\,
      CO(3) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0\,
      CO(2) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_1\,
      CO(1) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_2\,
      CO(0) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vsize_counter_dwidth(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0\,
      S(2) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0\,
      S(1) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0\,
      S(0) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[9]_i_1_n_0\,
      Q => vsize_counter_dwidth(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_srl_fifo_f is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    cmnd_wr_1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_srl_fifo_f : entity is "srl_fifo_f";
end system_axi_vdma_0_0_srl_fifo_f;

architecture STRUCTURE of system_axi_vdma_0_0_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.system_axi_vdma_0_0_srl_fifo_rbu_f
     port map (
      Q(0) => Q(0),
      cmnd_wr_1 => cmnd_wr_1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_10_out => p_10_out,
      s2mm_halt => s2mm_halt,
      \s_axis_cmd_tdata_reg[63]\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      s_axis_cmd_tvalid_reg(0) => s_axis_cmd_tvalid_reg(0),
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_srl_fifo_f_23 is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    sig_calc_error_pushed_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    p_60_out : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_srl_fifo_f_23 : entity is "srl_fifo_f";
end system_axi_vdma_0_0_srl_fifo_f_23;

architecture STRUCTURE of system_axi_vdma_0_0_srl_fifo_f_23 is
begin
I_SRL_FIFO_RBU_F: entity work.system_axi_vdma_0_0_srl_fifo_rbu_f_24
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      cmnd_wr => cmnd_wr,
      \in\(0) => \in\(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_60_out => p_60_out,
      \s_axis_cmd_tdata_reg[63]\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg => sig_calc_error_pushed_reg,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_f__parameterized0\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_62_out : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \system_axi_vdma_0_0_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      decerr_i_reg => decerr_i_reg,
      interr_i_reg => interr_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_62_out => p_62_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_rd_sts_slverr_reg_reg => sig_rd_sts_slverr_reg_reg,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rd_sts_slverr_reg_reg_0(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i_reg => slverr_i_reg,
      sts_tready_reg => sts_tready_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_f__parameterized1\ is
  port (
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    sig_addr_reg_empty_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \system_axi_vdma_0_0_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\
     port map (
      SR(0) => SR(0),
      \in\(36 downto 0) => \in\(36 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(38 downto 0) => \out\(38 downto 0),
      sel => sig_calc_error_reg_reg,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_addr_valid_reg_reg => sig_addr_valid_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_f__parameterized10\ is
  port (
    sig_first_dbeat_reg : out STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : out STD_LOGIC;
    sig_single_dbeat_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_cmd2data_valid_reg : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_dqual_reg : out STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_1\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_single_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_2\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_3\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_csm_ld_xfer : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_xfer_calc_err_reg_reg : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_f__parameterized10\ : entity is "srl_fifo_f";
end \system_axi_vdma_0_0_srl_fifo_f__parameterized10\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_f__parameterized10\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized10\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      p_11_out => p_11_out,
      sel => sig_next_calc_error_reg_reg,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd2data_valid_reg => sig_cmd2data_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_ld_xfer => sig_csm_ld_xfer,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      \sig_dbeat_cntr_reg[7]_0\(7 downto 0) => \sig_dbeat_cntr_reg[7]_0\(7 downto 0),
      \sig_dbeat_cntr_reg[7]_1\ => \sig_dbeat_cntr_reg[7]_1\,
      \sig_dbeat_cntr_reg[7]_2\ => \sig_dbeat_cntr_reg[7]_2\,
      \sig_dbeat_cntr_reg[7]_3\ => \sig_dbeat_cntr_reg[7]_3\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_init_reg => sig_init_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg_0,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_single_dbeat_reg => sig_single_dbeat_reg,
      sig_single_dbeat_reg_0 => sig_single_dbeat_reg_0,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      sig_xfer_calc_err_reg_reg(9 downto 0) => sig_xfer_calc_err_reg_reg(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_f__parameterized2\ is
  port (
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \system_axi_vdma_0_0_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \in\(22 downto 0) => \in\(22 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(19 downto 0) => \out\(19 downto 0),
      ram_full_i_reg => ram_full_i_reg,
      sel => sig_next_calc_error_reg_reg,
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]\,
      \sig_addr_posted_cntr_reg[1]\ => \sig_addr_posted_cntr_reg[1]\,
      \sig_addr_posted_cntr_reg[2]\ => \sig_addr_posted_cntr_reg[2]\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg_0,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_f__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_resetn_i_reg : in STD_LOGIC;
    lsig_ld_offset : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \system_axi_vdma_0_0_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \in\(0) => \in\(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_f__parameterized4\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i_reg : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_f__parameterized4\ : entity is "srl_fifo_f";
end \system_axi_vdma_0_0_srl_fifo_f__parameterized4\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_f__parameterized4\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized4\
     port map (
      CO(0) => CO(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      decerr_i_reg => decerr_i_reg,
      dma_err => dma_err,
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      \in\(19 downto 0) => \in\(19 downto 0),
      interr_i_reg => interr_i_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      slverr_i_reg => slverr_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_f__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_data2wsc_calc_err_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_f__parameterized5\ : entity is "srl_fifo_f";
end \system_axi_vdma_0_0_srl_fifo_f__parameterized5\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_f__parameterized5\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized5\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \in\(1 downto 0) => \in\(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      p_2_out => p_2_out,
      sig_data2wsc_calc_err_reg(0) => sig_data2wsc_calc_err_reg(0),
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_f__parameterized6\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_4_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INDET_BTT.lsig_eop_reg_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_f__parameterized6\ : entity is "srl_fifo_f";
end \system_axi_vdma_0_0_srl_fifo_f__parameterized6\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_f__parameterized6\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized6\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\,
      \GEN_INDET_BTT.lsig_eop_reg_reg\(18 downto 0) => \GEN_INDET_BTT.lsig_eop_reg_reg\(18 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]_0\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \in\(0) => \in\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18 downto 0) => \out\(18 downto 0),
      p_0_in => p_0_in,
      p_4_out => p_4_out,
      sel => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_f__parameterized7\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns18_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_f__parameterized7\ : entity is "srl_fifo_f";
end \system_axi_vdma_0_0_srl_fifo_f__parameterized7\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_f__parameterized7\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized7\
     port map (
      D(2 downto 0) => D(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0),
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_first_dbeat => lsig_first_dbeat,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(17 downto 0) => \out\(17 downto 0),
      p_7_out => p_7_out,
      p_9_out_0 => p_9_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmdcntl_sm_state_ns18_out => sig_cmdcntl_sm_state_ns18_out,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_f__parameterized8\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    ld_btt_cntr_reg3_reg : out STD_LOGIC;
    sig_btt_cntr0 : out STD_LOGIC;
    ld_btt_cntr_reg1_reg : out STD_LOGIC;
    lsig_set_absorb2tlast : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tstrb_fifo_rdy : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    ld_btt_cntr_reg1 : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    sig_valid_fifo_ld12_out : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slice_insert_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    \storage_data_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_f__parameterized8\ : entity is "srl_fifo_f";
end \system_axi_vdma_0_0_srl_fifo_f__parameterized8\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_f__parameterized8\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized8\
     port map (
      CO(0) => CO(0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(3 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(3 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg => ld_btt_cntr_reg1_reg,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      ld_btt_cntr_reg3_reg => ld_btt_cntr_reg3_reg,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_set_absorb2tlast => lsig_set_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(7 downto 0) => \out\(7 downto 0),
      sig_btt_cntr0 => sig_btt_cntr0,
      sig_btt_eq_0 => sig_btt_eq_0,
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]\,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => \sig_strb_reg_out_reg[3]\(3 downto 0),
      sig_strm_tlast => sig_strm_tlast,
      sig_tstrb_fifo_rdy => sig_tstrb_fifo_rdy,
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out,
      slice_insert_valid => slice_insert_valid,
      \storage_data_reg[8]\(8 downto 0) => \storage_data_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_srl_fifo_f__parameterized9\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 37 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_srl_fifo_f__parameterized9\ : entity is "srl_fifo_f";
end \system_axi_vdma_0_0_srl_fifo_f__parameterized9\;

architecture STRUCTURE of \system_axi_vdma_0_0_srl_fifo_f__parameterized9\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized9\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \in\(37 downto 0) => \in\(37 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(39 downto 0) => \out\(39 downto 0),
      p_0_in => p_0_in,
      p_22_out => p_22_out,
      sel => sig_calc_error_reg_reg,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_blk_mem_gen_generic_cstr is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    hold_ff_q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    \sig_user_skid_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_ld_offset : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lsig_0ffset_cntr : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_loaded : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    \gpregsm1.user_valid_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end system_axi_vdma_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of system_axi_vdma_0_0_blk_mem_gen_generic_cstr is
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 31 downto 4 );
begin
\ramloop[0].ram.r\: entity work.system_axi_vdma_0_0_blk_mem_gen_prim_width
     port map (
      DIN(3 downto 0) => DIN(3 downto 0),
      E(0) => E(0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \ramloop[1].ram.r_n_2\,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(35 downto 0) => m_axi_mm2s_rdata(35 downto 0),
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_data_skid_reg_reg[31]\(27 downto 0) => sig_data_fifo_data_out(31 downto 4)
    );
\ramloop[1].ram.r\: entity work.\system_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(27 downto 0) => sig_data_fifo_data_out(31 downto 4),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      DIN(31 downto 0) => DIN(35 downto 4),
      DOBDO(1 downto 0) => DOBDO(1 downto 0),
      E(0) => E(0),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\(0) => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      \gpregsm1.user_valid_reg\ => \gpregsm1.user_valid_reg\,
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_loaded => lsig_cmd_loaded,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(27 downto 0) => m_axi_mm2s_rdata(63 downto 36),
      \out\(1 downto 0) => \out\(1 downto 0),
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_user_skid_reg_reg[0]\(0) => \sig_user_skid_reg_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    \sig_data_reg_out_reg[65]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_skid_reg_reg[67]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lsig_combined_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \system_axi_vdma_0_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\system_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      Q(6 downto 0) => Q(6 downto 0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      lsig_combined_data(35 downto 0) => lsig_combined_data(35 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_full_i_reg(0) => ram_full_i_reg(0),
      sig_data_fifo_data_out(35 downto 0) => sig_data_fifo_data_out(35 downto 0),
      sig_stream_rst => sig_stream_rst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[1].ram.r\: entity work.\system_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      lsig_combined_data(27 downto 0) => lsig_combined_data(63 downto 36),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_full_i_reg(0) => ram_full_i_reg(0),
      sig_data_fifo_data_out(37 downto 0) => sig_data_fifo_data_out(73 downto 36),
      \sig_data_reg_out_reg[65]\(1 downto 0) => \sig_data_reg_out_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[65]\(1 downto 0) => \sig_data_skid_reg_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[67]\(3 downto 0) => \sig_data_skid_reg_reg[67]\(3 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_stream_rst => sig_stream_rst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_builtin_top_v6 is
  port (
    sig_m_valid_out_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \out\ : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    hold_ff_q_reg : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    RST : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_builtin_top_v6 : entity is "builtin_top_v6";
end system_axi_vdma_0_0_builtin_top_v6;

architecture STRUCTURE of system_axi_vdma_0_0_builtin_top_v6 is
  signal \gextw[2].gnll_fifo.inst_extd_n_2\ : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal rd_tmp : STD_LOGIC;
begin
\gextw[1].gnll_fifo.inst_extd\: entity work.system_axi_vdma_0_0_builtin_extdepth_v6
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35 downto 0),
      EMPTY => p_9_out,
      FULL => p_8_out,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => p_4_out,
      RD_EN => rd_tmp,
      RST => RST,
      WR_EN => \gextw[2].gnll_fifo.inst_extd_n_2\,
      fifo_dout(35 downto 0) => fifo_dout(35 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      sig_m_valid_out_reg => sig_m_valid_out_reg
    );
\gextw[2].gnll_fifo.inst_extd\: entity work.system_axi_vdma_0_0_builtin_extdepth_v6_41
     port map (
      DIN(1 downto 0) => DIN(1 downto 0),
      EMPTY => p_4_out,
      FULL => p_8_out,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\,
      RD_EN => rd_tmp,
      RST => RST,
      WR_EN => \gextw[2].gnll_fifo.inst_extd_n_2\,
      fifo_dout(1 downto 0) => fifo_dout(37 downto 36),
      hold_ff_q_reg => hold_ff_q_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => \out\,
      p_28_out => p_28_out,
      sig_s_ready_out_reg => p_9_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_builtin_top_v6__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axis_s2mm_tready_i : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ : out STD_LOGIC;
    sig_last_skid_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_fsync_out_m_i : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    RST : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 35 downto 0 );
    r1_last_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_builtin_top_v6__parameterized0\ : entity is "builtin_top_v6";
end \system_axi_vdma_0_0_builtin_top_v6__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_builtin_top_v6__parameterized0\ is
  signal \^empty\ : STD_LOGIC;
  signal \^gen_s2mm_flush_sof_logic.mmap_not_finished_reg_0\ : STD_LOGIC;
  signal \gextw[1].gnll_fifo.inst_extd_n_43\ : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_tmp : STD_LOGIC;
  signal wr_tmp : STD_LOGIC;
begin
  EMPTY <= \^empty\;
  \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ <= \^gen_s2mm_flush_sof_logic.mmap_not_finished_reg_0\;
\gextw[1].gnll_fifo.inst_extd\: entity work.\system_axi_vdma_0_0_builtin_extdepth_v6__parameterized0\
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      DOUT(35 downto 0) => DOUT(35 downto 0),
      EMPTY => \^empty\,
      FULL => p_8_out,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ => \gextw[1].gnll_fifo.inst_extd_n_43\,
      RD_EN => rd_tmp,
      RST => RST,
      WR_EN => wr_tmp,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_i => s_axis_s2mm_tready_i,
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      sig_s_ready_out_reg => p_5_out,
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg,
      sig_s_ready_out_reg_1 => \^gen_s2mm_flush_sof_logic.mmap_not_finished_reg_0\,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      \state_reg[1]\ => \state_reg[1]\
    );
\gextw[2].gnll_fifo.inst_extd\: entity work.\system_axi_vdma_0_0_builtin_extdepth_v6__parameterized1\
     port map (
      DOUT(0) => sig_last_skid_reg_reg(0),
      E(0) => E(0),
      EMPTY => \^empty\,
      FULL => p_5_out,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \^gen_s2mm_flush_sof_logic.mmap_not_finished_reg_0\,
      Q(0) => Q(0),
      RD_EN => rd_tmp,
      RST => RST,
      WR_EN => wr_tmp,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      r1_last_reg(0) => r1_last_reg(0),
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s2mm_fsync_out_m_i => s2mm_fsync_out_m_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_valid0 => s_valid0,
      sig_s_ready_out_reg => \gextw[1].gnll_fifo.inst_extd_n_43\,
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg,
      sig_s_ready_out_reg_1 => p_8_out,
      \state_reg[1]\ => \state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_rd_logic_30 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hold_ff_q_reg : out STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_resetn_i_reg : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hold_ff_q : in STD_LOGIC;
    lsig_cmd_loaded : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \sig_token_cntr_reg[4]\ : in STD_LOGIC;
    ram_full_i_reg_2 : in STD_LOGIC;
    \sig_token_cntr_reg[3]\ : in STD_LOGIC;
    \sig_token_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc0.count_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_full_i_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_rd_logic_30 : entity is "rd_logic";
end system_axi_vdma_0_0_rd_logic_30;

architecture STRUCTURE of system_axi_vdma_0_0_rd_logic_30 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_2_out_0 : STD_LOGIC;
  signal rpntr_n_1 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
\gr1.gr1_int.rfwft\: entity work.system_axi_vdma_0_0_rd_fwft_34
     port map (
      DOBDO(1 downto 0) => DOBDO(1 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      SR(0) => SR(0),
      \gpregsm1.curr_fwft_state_reg[0]_0\ => \gpregsm1.curr_fwft_state_reg[0]\,
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_loaded => lsig_cmd_loaded,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(1 downto 0) => \^out\(1 downto 0),
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      ram_empty_fb_i_reg => p_2_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\grss.gdc.dc\: entity work.system_axi_vdma_0_0_dc_ss
     port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      ram_empty_fb_i_reg => \^e\(0),
      ram_full_i_reg => ram_full_i_reg_2,
      ram_full_i_reg_0(0) => ram_full_i_reg_3(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      \sig_token_cntr_reg[2]\(2 downto 0) => \sig_token_cntr_reg[2]\(2 downto 0),
      \sig_token_cntr_reg[3]\ => \sig_token_cntr_reg[3]\,
      \sig_token_cntr_reg[4]\ => \sig_token_cntr_reg[4]\
    );
\grss.rsts\: entity work.system_axi_vdma_0_0_rd_status_flags_ss_35
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      \gc1.count_reg[6]\ => \^e\(0),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \^out\(1),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => p_2_out_0,
      ram_empty_fb_i_reg_0 => rpntr_n_1,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
rpntr: entity work.system_axi_vdma_0_0_rd_bin_cntr_36
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(6 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(6 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\(6 downto 0) => \gcc0.gc0.count_d1_reg[6]\(6 downto 0),
      \gcc0.gc0.count_reg[6]\(6 downto 0) => \gcc0.gc0.count_reg[6]\(6 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => p_2_out_0,
      ram_empty_fb_i_reg => rpntr_n_1,
      ram_empty_fb_i_reg_0 => \^e\(0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      ram_full_i_reg_1(0) => ram_full_i_reg_1(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_rd_logic__parameterized0\ is
  port (
    hold_ff_q_reg : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \system_axi_vdma_0_0_rd_logic__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_rd_logic__parameterized0\ is
  signal \grhf.rhf_n_0\ : STD_LOGIC;
  signal \^ram_rd_en_i\ : STD_LOGIC;
  signal ram_valid_i : STD_LOGIC;
  signal rpntr_n_1 : STD_LOGIC;
  signal rpntr_n_2 : STD_LOGIC;
begin
  ram_rd_en_i <= \^ram_rd_en_i\;
\grhf.rhf\: entity work.\system_axi_vdma_0_0_rd_handshaking_flags__parameterized0\
     port map (
      \FSM_sequential_sig_csm_state_reg[0]\ => \FSM_sequential_sig_csm_state_reg[0]\,
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => \grhf.rhf_n_0\,
      hold_ff_q_reg_0 => hold_ff_q_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_32_out => p_32_out,
      ram_valid_i => ram_valid_i,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_stream_rst => sig_stream_rst
    );
\grss.gdc.dc\: entity work.\system_axi_vdma_0_0_dc_ss__parameterized0\
     port map (
      E(0) => \^ram_rd_en_i\,
      \INFERRED_GEN.cnt_i_reg[4]\(0) => \INFERRED_GEN.cnt_i_reg[4]\(0),
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_0(0),
      ram_full_i_reg => ram_full_i_reg_0,
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]\,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_stream_rst => sig_stream_rst
    );
\grss.rsts\: entity work.\system_axi_vdma_0_0_rd_status_flags_ss__parameterized0\
     port map (
      E(0) => \^ram_rd_en_i\,
      \gcc0.gc0.count_d1_reg[0]\ => rpntr_n_1,
      \gcc0.gc0.count_d1_reg[1]\ => rpntr_n_2,
      \gv.ram_valid_d1_reg\ => \grhf.rhf_n_0\,
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_32_out => p_32_out,
      ram_valid_i => ram_valid_i,
      sig_clr_dbc_reg_reg(0) => E(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
rpntr: entity work.\system_axi_vdma_0_0_rd_bin_cntr__parameterized0\
     port map (
      E(0) => \^ram_rd_en_i\,
      Q(3 downto 0) => Q(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_empty_i_reg => rpntr_n_2,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => rpntr_n_1,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_fifo is
  port (
    sig_init_done : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg2_reg : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    cmnd_wr_1 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_fifo : entity is "axi_datamover_fifo";
end system_axi_vdma_0_0_axi_datamover_fifo;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_fifo is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.system_axi_vdma_0_0_srl_fifo_f
     port map (
      Q(0) => Q(0),
      cmnd_wr_1 => cmnd_wr_1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_10_out => p_10_out,
      s2mm_halt => s2mm_halt,
      \s_axis_cmd_tdata_reg[63]\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      s_axis_cmd_tvalid_reg(0) => s_axis_cmd_tvalid_reg(0),
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg2_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_fifo_22 is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    sig_calc_error_pushed_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    p_60_out : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_fifo_22 : entity is "axi_datamover_fifo";
end system_axi_vdma_0_0_axi_datamover_fifo_22;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_fifo_22 is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
begin
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.system_axi_vdma_0_0_srl_fifo_f_23
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      cmnd_wr => cmnd_wr,
      \in\(0) => \in\(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_60_out => p_60_out,
      \s_axis_cmd_tdata_reg[63]\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg => sig_calc_error_pushed_reg,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_fifo__parameterized0\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_62_out : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_0_0_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized0\ is
  signal \^inferred_gen.cnt_i_reg[1]_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]_0\ <= \^inferred_gen.cnt_i_reg[1]_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_0_0_srl_fifo_f__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      decerr_i_reg => decerr_i_reg,
      interr_i_reg => interr_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_62_out => p_62_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[1]_0\,
      sig_rd_sts_slverr_reg_reg => sig_rd_sts_slverr_reg_reg,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rd_sts_slverr_reg_reg_0(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i_reg => slverr_i_reg,
      sts_tready_reg => sts_tready_reg
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^inferred_gen.cnt_i_reg[1]_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^inferred_gen.cnt_i_reg[1]_0\,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_fifo__parameterized1\ is
  port (
    sig_init_reg2 : out STD_LOGIC;
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sel : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_0_0_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
begin
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_0_0_srl_fifo_f__parameterized1\
     port map (
      SR(0) => SR(0),
      \in\(36 downto 0) => \in\(36 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(38 downto 0) => \out\(38 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_reg_empty_reg => sig_push_addr_reg1_out,
      sig_addr_valid_reg_reg => sig_addr_valid_reg_reg,
      sig_calc_error_reg_reg => sel,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg2\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => \^sig_init_reg2\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_fifo__parameterized10\ is
  port (
    sig_init_done : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : out STD_LOGIC;
    sig_single_dbeat_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_cmd2data_valid_reg : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sel : out STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_dqual_reg : out STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_1\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg2_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_single_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_2\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_3\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_csm_ld_xfer : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_xfer_calc_err_reg_reg : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized10\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_0_0_axi_datamover_fifo__parameterized10\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized10\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_0_0_srl_fifo_f__parameterized10\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      p_11_out => p_11_out,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd2data_valid_reg => sig_cmd2data_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_ld_xfer => sig_csm_ld_xfer,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      \sig_dbeat_cntr_reg[7]_0\(7 downto 0) => \sig_dbeat_cntr_reg[7]_0\(7 downto 0),
      \sig_dbeat_cntr_reg[7]_1\ => \sig_dbeat_cntr_reg[7]_1\,
      \sig_dbeat_cntr_reg[7]_2\ => \sig_dbeat_cntr_reg[7]_2\,
      \sig_dbeat_cntr_reg[7]_3\ => \sig_dbeat_cntr_reg[7]_3\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_init_reg => sig_init_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_next_calc_error_reg_reg => sel,
      sig_next_calc_error_reg_reg_0 => sig_next_calc_error_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_single_dbeat_reg => sig_single_dbeat_reg,
      sig_single_dbeat_reg_0 => sig_single_dbeat_reg_0,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      sig_xfer_calc_err_reg_reg(9 downto 0) => sig_xfer_calc_err_reg_reg(9 downto 0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg2_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_fifo__parameterized2\ is
  port (
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_0_0_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n_0 : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
begin
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_0_0_srl_fifo_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \in\(22 downto 0) => \in\(22 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(19 downto 0) => \out\(19 downto 0),
      ram_full_i_reg => ram_full_i_reg,
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]\,
      \sig_addr_posted_cntr_reg[1]\ => \sig_addr_posted_cntr_reg[1]\,
      \sig_addr_posted_cntr_reg[2]\ => \sig_addr_posted_cntr_reg[2]\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_push_dqual_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => sel,
      sig_next_calc_error_reg_reg_0 => sig_next_calc_error_reg_reg,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => sig_inhibit_rdy_n_0,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n_0,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_fifo__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]_0\ : out STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_resetn_i_reg : in STD_LOGIC;
    lsig_ld_offset : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_0_0_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized3\ is
  signal \^inferred_gen.cnt_i_reg[0]_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[0]_0\ <= \^inferred_gen.cnt_i_reg[0]_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_0_0_srl_fifo_f__parameterized3\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \in\(0) => \in\(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[0]_0\,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^inferred_gen.cnt_i_reg[0]_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^inferred_gen.cnt_i_reg[0]_0\,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_fifo__parameterized4\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i_reg : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg2_reg : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_0_0_axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized4\ is
  signal \^inferred_gen.cnt_i_reg[0]_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[0]_0\ <= \^inferred_gen.cnt_i_reg[0]_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_0_0_srl_fifo_f__parameterized4\
     port map (
      CO(0) => CO(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      decerr_i_reg => decerr_i_reg,
      dma_err => dma_err,
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      \in\(19 downto 0) => \in\(19 downto 0),
      interr_i_reg => interr_i_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[0]_0\,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      slverr_i_reg => slverr_i_reg
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_0\,
      I1 => \^inferred_gen.cnt_i_reg[0]_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^inferred_gen.cnt_i_reg[0]_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg2_reg,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_fifo__parameterized5\ is
  port (
    sig_init_reg2_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    sig_input_cache_type_reg0 : out STD_LOGIC;
    sig_child_error_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_data2wsc_calc_err_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_psm_pop_input_cmd : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_0_0_axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized5\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_reg2_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sig_input_addr_reg[31]_i_1\ : label is "soft_lutpair275";
begin
  sig_init_reg2_reg <= \^sig_init_reg2_reg\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_0_0_srl_fifo_f__parameterized5\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \in\(1 downto 0) => \in\(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      p_2_out => p_2_out,
      sig_data2wsc_calc_err_reg(0) => sig_data2wsc_calc_err_reg(0),
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
sig_child_error_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg2_reg\,
      I1 => sig_csm_pop_child_cmd,
      O => sig_child_error_reg_reg(0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg2,
      I1 => \^sig_init_reg2_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \^sig_init_reg2_reg\,
      R => '0'
    );
\sig_input_addr_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg2_reg\,
      I1 => sig_psm_pop_input_cmd,
      O => sig_input_cache_type_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_fifo__parameterized6\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    sel : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_data2wsc_valid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INDET_BTT.lsig_eop_reg_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized6\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_0_0_axi_datamover_fifo__parameterized6\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized6\ is
  signal \^inferred_gen.cnt_i_reg[1]_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]_0\ <= \^inferred_gen.cnt_i_reg[1]_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_0_0_srl_fifo_f__parameterized6\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => sel,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ => sig_push_coelsc_reg,
      \GEN_INDET_BTT.lsig_eop_reg_reg\(18 downto 0) => \GEN_INDET_BTT.lsig_eop_reg_reg\(18 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]_1\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \in\(0) => \in\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18 downto 0) => \out\(18 downto 0),
      p_0_in => p_0_in,
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[1]_0\,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^inferred_gen.cnt_i_reg[1]_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^inferred_gen.cnt_i_reg[1]_0\,
      R => sig_stream_rst
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_fifo__parameterized7\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_init_done_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    sig_init_done_reg_1 : out STD_LOGIC;
    sig_init_done_reg_2 : out STD_LOGIC;
    sig_init_done_reg_3 : out STD_LOGIC;
    sig_init_done_reg_4 : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns18_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized7\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_0_0_axi_datamover_fifo__parameterized7\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized7\ is
  signal \^inferred_gen.cnt_i_reg[0]_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done_3 : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \I_CMD_FIFO/sig_init_done_i_1\ : label is "soft_lutpair256";
begin
  \INFERRED_GEN.cnt_i_reg[0]_0\ <= \^inferred_gen.cnt_i_reg[0]_0\;
  sig_init_done_reg_0 <= \^sig_init_done_reg_0\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_done_reg_0\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_reg_1
    );
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_done_reg_0\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_0,
      O => sig_init_done_reg_2
    );
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_done_reg_0\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_1,
      O => sig_init_done_reg_3
    );
\I_CMD_FIFO/sig_init_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_done_reg_0\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_2,
      O => sig_init_done_reg_4
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_0_0_srl_fifo_f__parameterized7\
     port map (
      D(2 downto 0) => D(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0),
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_first_dbeat => lsig_first_dbeat,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(17 downto 0) => \out\(17 downto 0),
      p_7_out => p_7_out,
      p_9_out_0 => p_9_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmdcntl_sm_state_ns18_out => sig_cmdcntl_sm_state_ns18_out,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[0]_0\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_3,
      I1 => \^inferred_gen.cnt_i_reg[0]_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^inferred_gen.cnt_i_reg[0]_0\,
      R => sig_stream_rst
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_done_reg_0\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_3,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done_3,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => \^sig_init_done_reg_0\,
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_fifo__parameterized8\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_eop_sent_reg0 : out STD_LOGIC;
    ld_btt_cntr_reg3_reg : out STD_LOGIC;
    sig_btt_cntr0 : out STD_LOGIC;
    ld_btt_cntr_reg1_reg : out STD_LOGIC;
    lsig_set_absorb2tlast : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tstrb_fifo_rdy : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    ld_btt_cntr_reg1 : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    sig_valid_fifo_ld12_out : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slice_insert_valid : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    \storage_data_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized8\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_0_0_axi_datamover_fifo__parameterized8\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized8\ is
  signal \^sig_eop_sent_reg0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
  sig_eop_sent_reg0 <= \^sig_eop_sent_reg0\;
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_0_0_srl_fifo_f__parameterized8\
     port map (
      CO(0) => CO(0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(3 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(3 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      SS(0) => \^sig_eop_sent_reg0\,
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg => ld_btt_cntr_reg1_reg,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      ld_btt_cntr_reg3_reg => ld_btt_cntr_reg3_reg,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_set_absorb2tlast => lsig_set_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(7 downto 0) => \out\(7 downto 0),
      sig_btt_cntr0 => sig_btt_cntr0,
      sig_btt_eq_0 => sig_btt_eq_0,
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]\,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_inhibit_rdy_n_reg => \^sig_inhibit_rdy_n\,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => \sig_strb_reg_out_reg[3]\(3 downto 0),
      sig_strm_tlast => sig_strm_tlast,
      sig_tstrb_fifo_rdy => sig_tstrb_fifo_rdy,
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out,
      slice_insert_valid => slice_insert_valid,
      \storage_data_reg[8]\(8 downto 0) => \storage_data_reg[8]\(8 downto 0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n\,
      R => \^sig_eop_sent_reg0\
    );
sig_init_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_init_reg2,
      I2 => sig_eop_sent_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => sig_init_reg2,
      S => \^sig_eop_sent_reg0\
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_eop_sent_reg0\,
      Q => sig_init_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_fifo__parameterized9\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    sel : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg2_reg : in STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 37 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized9\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_0_0_axi_datamover_fifo__parameterized9\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_fifo__parameterized9\ is
  signal \^inferred_gen.cnt_i_reg[1]_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]_0\ <= \^inferred_gen.cnt_i_reg[1]_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_0_0_srl_fifo_f__parameterized9\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \in\(37 downto 0) => \in\(37 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(39 downto 0) => \out\(39 downto 0),
      p_0_in => p_0_in,
      p_22_out => p_22_out,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_calc_error_reg_reg => sel,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[1]_0\,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^inferred_gen.cnt_i_reg[1]_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^inferred_gen.cnt_i_reg[1]_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg2_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_blk_mem_gen_top is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    hold_ff_q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    \sig_user_skid_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_ld_offset : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lsig_0ffset_cntr : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_loaded : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    \gpregsm1.user_valid_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end system_axi_vdma_0_0_blk_mem_gen_top;

architecture STRUCTURE of system_axi_vdma_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.system_axi_vdma_0_0_blk_mem_gen_generic_cstr
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      DOBDO(1 downto 0) => DOBDO(1 downto 0),
      E(0) => E(0),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\(0) => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      \gpregsm1.user_valid_reg\ => \gpregsm1.user_valid_reg\,
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_loaded => lsig_cmd_loaded,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      \out\(1 downto 0) => \out\(1 downto 0),
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_user_skid_reg_reg[0]\(0) => \sig_user_skid_reg_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_blk_mem_gen_top__parameterized0\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    \sig_data_reg_out_reg[65]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_skid_reg_reg[67]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lsig_combined_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \system_axi_vdma_0_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\system_axi_vdma_0_0_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      lsig_combined_data(63 downto 0) => lsig_combined_data(63 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_full_i_reg(0) => ram_full_i_reg(0),
      sig_data_fifo_data_out(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      \sig_data_reg_out_reg[65]\(1 downto 0) => \sig_data_reg_out_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[65]\(1 downto 0) => \sig_data_skid_reg_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[67]\(3 downto 0) => \sig_data_skid_reg_reg[67]\(3 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_stream_rst => sig_stream_rst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[2]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_byte_cntr_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_xfer_len_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_burst_dbeat_cntr_reg[2]_0\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[1]\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \storage_data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_data_reg_out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_dre2ibtt_eop : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_burst_dbeat_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_strb_reg_out_reg[2]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[2]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[0]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[3]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]_0\ : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[2]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \system_axi_vdma_0_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_fifo_generator_ramfifo__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \grss.gdc.dc/cntr_en\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
\gntv_or_sync_fifo.gl0.rd\: entity work.\system_axi_vdma_0_0_rd_logic__parameterized0\
     port map (
      E(0) => \^e\(0),
      \FSM_sequential_sig_csm_state_reg[0]\ => \FSM_sequential_sig_csm_state_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[4]\(0) => \INFERRED_GEN.cnt_i_reg[4]\(0),
      Q(3 downto 0) => p_12_out(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => \^gpr1.dout_i_reg[1]\(3 downto 0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_1_in,
      p_32_out => p_32_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_fb_i_reg_0(0) => \grss.gdc.dc/cntr_en\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_4\,
      ram_full_i_reg_0 => ram_full_i_reg,
      ram_rd_en_i => ram_rd_en_i,
      \sig_byte_cntr_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_2\,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_stream_rst => sig_stream_rst
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\system_axi_vdma_0_0_wr_logic__parameterized0\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => ram_rd_en_i,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(31 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(31 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      \INFERRED_GEN.cnt_i_reg[4]\ => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      \count_reg[3]\(0) => \grss.gdc.dc/cntr_en\,
      \gcc0.gc0.count_d1_reg[3]\(0) => \^e\(0),
      \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0) => p_12_out(3 downto 0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \^gpr1.dout_i_reg[1]\(3 downto 0),
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_i_reg => ram_full_i_reg,
      sig_burst_dbeat_cntr(2 downto 0) => sig_burst_dbeat_cntr(2 downto 0),
      \sig_burst_dbeat_cntr_reg[0]\ => \sig_burst_dbeat_cntr_reg[0]\,
      \sig_burst_dbeat_cntr_reg[1]\ => \sig_burst_dbeat_cntr_reg[1]\,
      \sig_burst_dbeat_cntr_reg[2]\ => \sig_burst_dbeat_cntr_reg[2]\,
      \sig_burst_dbeat_cntr_reg[2]_0\ => \sig_burst_dbeat_cntr_reg[2]_0\,
      \sig_byte_cntr_reg[0]\ => p_1_in,
      \sig_byte_cntr_reg[0]_0\ => \sig_byte_cntr_reg[0]\,
      \sig_byte_cntr_reg[2]\ => \sig_byte_cntr_reg[2]\,
      \sig_byte_cntr_reg[6]\(5 downto 0) => \sig_byte_cntr_reg[6]\(5 downto 0),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \gntv_or_sync_fifo.gl0.rd_n_4\,
      \sig_data_reg_out_reg[31]\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_m_valid_out_reg => sig_m_valid_out_reg_0,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      \sig_strb_reg_out_reg[0]\ => \sig_strb_reg_out_reg[0]\,
      \sig_strb_reg_out_reg[1]\ => \sig_strb_reg_out_reg[1]\,
      \sig_strb_reg_out_reg[1]_0\ => \sig_strb_reg_out_reg[1]_0\,
      \sig_strb_reg_out_reg[2]\ => \sig_strb_reg_out_reg[2]\,
      \sig_strb_reg_out_reg[2]_0\ => \sig_strb_reg_out_reg[2]_0\,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => \sig_strb_reg_out_reg[3]\(3 downto 0),
      \sig_strb_reg_out_reg[3]_0\ => \sig_strb_reg_out_reg[3]_0\,
      sig_stream_rst => sig_stream_rst,
      \storage_data_reg[3]\(3 downto 0) => \storage_data_reg[3]\(3 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.\system_axi_vdma_0_0_memory__parameterized0\
     port map (
      E(0) => ram_rd_en_i,
      O(3 downto 0) => O(3 downto 0),
      \gpr1.dout_i_reg[3]\(3 downto 0) => \gpr1.dout_i_reg[3]\(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      \sig_child_addr_cntr_lsh_reg[11]\(0) => \sig_child_addr_cntr_lsh_reg[11]\(0),
      \sig_child_addr_cntr_lsh_reg[1]\ => \sig_child_addr_cntr_lsh_reg[1]\,
      \sig_child_addr_cntr_lsh_reg[2]\ => \sig_child_addr_cntr_lsh_reg[2]\,
      \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      \sig_child_addr_reg_reg[7]\(3 downto 0) => \sig_child_addr_reg_reg[7]\(3 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      sig_xfer_is_seq_reg_reg_0(8 downto 0) => sig_xfer_is_seq_reg_reg_0(8 downto 0),
      \sig_xfer_len_reg_reg[3]\(1 downto 0) => \sig_xfer_len_reg_reg[3]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_fifo_generator_v13_1_3_builtin is
  port (
    sig_m_valid_out_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axis_fifo_ainit_nosync_reg : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    hold_ff_q_reg : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_fifo_generator_v13_1_3_builtin : entity is "fifo_generator_v13_1_3_builtin";
end system_axi_vdma_0_0_fifo_generator_v13_1_3_builtin;

architecture STRUCTURE of system_axi_vdma_0_0_fifo_generator_v13_1_3_builtin is
  signal rd_rst_i : STD_LOGIC;
begin
\g7ser_birst.rstbt\: entity work.system_axi_vdma_0_0_reset_builtin_40
     port map (
      RST => rd_rst_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      s_axis_fifo_ainit_nosync_reg => s_axis_fifo_ainit_nosync_reg
    );
\v7_bi_fifo.fblk\: entity work.system_axi_vdma_0_0_builtin_top_v6
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35 downto 0),
      DIN(1 downto 0) => DIN(1 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\,
      RST => rd_rst_i,
      fifo_dout(37 downto 0) => fifo_dout(37 downto 0),
      hold_ff_q_reg => hold_ff_q_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => \out\,
      p_28_out => p_28_out,
      sig_m_valid_out_reg => sig_m_valid_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_fifo_generator_v13_1_3_builtin__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axis_s2mm_tready_i : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ : out STD_LOGIC;
    sig_last_skid_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_fsync_out_m_i : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 35 downto 0 );
    r1_last_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_fifo_generator_v13_1_3_builtin__parameterized0\ : entity is "fifo_generator_v13_1_3_builtin";
end \system_axi_vdma_0_0_fifo_generator_v13_1_3_builtin__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_fifo_generator_v13_1_3_builtin__parameterized0\ is
  signal wr_rst_i : STD_LOGIC;
begin
\g7ser_birst.rstbt\: entity work.system_axi_vdma_0_0_reset_builtin
     port map (
      RST => wr_rst_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      sig_reset_reg => sig_reset_reg
    );
\v7_bi_fifo.fblk\: entity work.\system_axi_vdma_0_0_builtin_top_v6__parameterized0\
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      DOUT(35 downto 0) => DOUT(35 downto 0),
      E(0) => E(0),
      EMPTY => EMPTY,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      Q(0) => Q(0),
      RST => wr_rst_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      r1_last_reg(0) => r1_last_reg(0),
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s2mm_fsync_out_m_i => s2mm_fsync_out_m_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_i => s_axis_s2mm_tready_i,
      s_valid0 => s_valid0,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0),
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      \state_reg[1]\ => \state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_addr_cntl : entity is "axi_datamover_addr_cntl";
end system_axi_vdma_0_0_axi_datamover_addr_cntl;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_41\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal \sig_next_addr_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi_2;
  \sig_addr_posted_cntr_reg[2]\ <= sig_posted_to_axi;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\system_axi_vdma_0_0_axi_datamover_fifo__parameterized1\
     port map (
      SR(0) => SR(0),
      \in\(36 downto 0) => \in\(36 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(38) => p_1_out(50),
      \out\(37) => p_1_out(47),
      \out\(36 downto 35) => p_1_out(45 downto 44),
      \out\(34 downto 0) => p_1_out(38 downto 4),
      sel => sig_wr_fifo,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_valid_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_41\,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => sig_addr_reg_empty,
      S => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1\,
      Q => m_axi_mm2s_arvalid,
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(50),
      Q => sig_addr2rsc_calc_error,
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => sig_addr_reg_empty,
      I2 => sig_halt_reg_dly3,
      I3 => sig_data2addr_stop_req,
      O => sig_halt_cmplt_reg
    );
\sig_next_addr_reg[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => sig_addr_reg_full,
      I2 => m_axi_mm2s_arready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(4),
      Q => m_axi_mm2s_araddr(0),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(14),
      Q => m_axi_mm2s_araddr(10),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(15),
      Q => m_axi_mm2s_araddr(11),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(16),
      Q => m_axi_mm2s_araddr(12),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(17),
      Q => m_axi_mm2s_araddr(13),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(18),
      Q => m_axi_mm2s_araddr(14),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(19),
      Q => m_axi_mm2s_araddr(15),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(20),
      Q => m_axi_mm2s_araddr(16),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(21),
      Q => m_axi_mm2s_araddr(17),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(22),
      Q => m_axi_mm2s_araddr(18),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(23),
      Q => m_axi_mm2s_araddr(19),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(5),
      Q => m_axi_mm2s_araddr(1),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(24),
      Q => m_axi_mm2s_araddr(20),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(25),
      Q => m_axi_mm2s_araddr(21),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(26),
      Q => m_axi_mm2s_araddr(22),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(27),
      Q => m_axi_mm2s_araddr(23),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(28),
      Q => m_axi_mm2s_araddr(24),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(29),
      Q => m_axi_mm2s_araddr(25),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(30),
      Q => m_axi_mm2s_araddr(26),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(31),
      Q => m_axi_mm2s_araddr(27),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(32),
      Q => m_axi_mm2s_araddr(28),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(33),
      Q => m_axi_mm2s_araddr(29),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(6),
      Q => m_axi_mm2s_araddr(2),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(34),
      Q => m_axi_mm2s_araddr(30),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(35),
      Q => m_axi_mm2s_araddr(31),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(7),
      Q => m_axi_mm2s_araddr(3),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(8),
      Q => m_axi_mm2s_araddr(4),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(9),
      Q => m_axi_mm2s_araddr(5),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(10),
      Q => m_axi_mm2s_araddr(6),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(11),
      Q => m_axi_mm2s_araddr(7),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(12),
      Q => m_axi_mm2s_araddr(8),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(13),
      Q => m_axi_mm2s_araddr(9),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(47),
      Q => m_axi_mm2s_arburst(0),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(36),
      Q => m_axi_mm2s_arlen(0),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(37),
      Q => m_axi_mm2s_arlen(1),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(38),
      Q => m_axi_mm2s_arlen(2),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(44),
      Q => m_axi_mm2s_arsize(0),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(45),
      Q => m_axi_mm2s_arsize(1),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_41\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_41\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_addr_cntl__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg2_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 37 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_addr_cntl__parameterized0\ : entity is "axi_datamover_addr_cntl";
end \system_axi_vdma_0_0_axi_datamover_addr_cntl__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_addr_cntl__parameterized0\ is
  signal p_0_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_next_addr_reg0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\system_axi_vdma_0_0_axi_datamover_fifo__parameterized9\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => sig_inhibit_rdy_n,
      \in\(37 downto 0) => \in\(37 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(39) => p_1_out(50),
      \out\(38) => p_1_out(47),
      \out\(37 downto 36) => p_1_out(45 downto 44),
      \out\(35 downto 0) => p_1_out(39 downto 4),
      p_0_in => p_0_in,
      p_22_out => p_22_out,
      sel => sig_wr_fifo,
      sig_addr_reg_empty_reg => \^sig_addr_reg_empty\,
      sig_halt_reg => sig_halt_reg,
      sig_init_done => sig_init_done,
      sig_init_reg2_reg => sig_init_reg2_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => sig_next_addr_reg0
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => sig_next_addr_reg0
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_0_in,
      Q => m_axi_s2mm_awvalid,
      R => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(50),
      Q => \^sig_addr2wsc_calc_error\,
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => sig_addr_reg_full,
      I1 => m_axi_s2mm_awready,
      I2 => \^sig_addr2wsc_calc_error\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(4),
      Q => m_axi_s2mm_awaddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(14),
      Q => m_axi_s2mm_awaddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(15),
      Q => m_axi_s2mm_awaddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(16),
      Q => m_axi_s2mm_awaddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(17),
      Q => m_axi_s2mm_awaddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(18),
      Q => m_axi_s2mm_awaddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(19),
      Q => m_axi_s2mm_awaddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(20),
      Q => m_axi_s2mm_awaddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(21),
      Q => m_axi_s2mm_awaddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(22),
      Q => m_axi_s2mm_awaddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(23),
      Q => m_axi_s2mm_awaddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(5),
      Q => m_axi_s2mm_awaddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(24),
      Q => m_axi_s2mm_awaddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(25),
      Q => m_axi_s2mm_awaddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(26),
      Q => m_axi_s2mm_awaddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(27),
      Q => m_axi_s2mm_awaddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(28),
      Q => m_axi_s2mm_awaddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(29),
      Q => m_axi_s2mm_awaddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(30),
      Q => m_axi_s2mm_awaddr(26),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(31),
      Q => m_axi_s2mm_awaddr(27),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(32),
      Q => m_axi_s2mm_awaddr(28),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(33),
      Q => m_axi_s2mm_awaddr(29),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(6),
      Q => m_axi_s2mm_awaddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(34),
      Q => m_axi_s2mm_awaddr(30),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(35),
      Q => m_axi_s2mm_awaddr(31),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(7),
      Q => m_axi_s2mm_awaddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(8),
      Q => m_axi_s2mm_awaddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(9),
      Q => m_axi_s2mm_awaddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(10),
      Q => m_axi_s2mm_awaddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(11),
      Q => m_axi_s2mm_awaddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(12),
      Q => m_axi_s2mm_awaddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(13),
      Q => m_axi_s2mm_awaddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(47),
      Q => m_axi_s2mm_awburst(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(36),
      Q => m_axi_s2mm_awlen(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(37),
      Q => m_axi_s2mm_awlen(1),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(38),
      Q => m_axi_s2mm_awlen(2),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(39),
      Q => m_axi_s2mm_awlen(3),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(44),
      Q => m_axi_s2mm_awsize(0),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(45),
      Q => m_axi_s2mm_awsize(1),
      R => sig_next_addr_reg0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi_2,
      R => sig_stream_rst
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_cmd_status is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_sts_slverr_reg_reg : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_calc_error_pushed_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    p_60_out : in STD_LOGIC;
    p_62_out : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    sig_rd_sts_slverr_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_cmd_status : entity is "axi_datamover_cmd_status";
end system_axi_vdma_0_0_axi_datamover_cmd_status;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_cmd_status is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\system_axi_vdma_0_0_axi_datamover_fifo__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => sig_inhibit_rdy_n,
      Q(0) => FIFO_Full_reg(0),
      SR(0) => SR(0),
      decerr_i_reg => decerr_i_reg,
      interr_i_reg => interr_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_62_out => p_62_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_rd_sts_slverr_reg_reg => sig_rd_sts_slverr_reg_reg,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rd_sts_slverr_reg_reg_0(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i_reg => slverr_i_reg,
      sts_tready_reg => sts_tready_reg
    );
I_CMD_FIFO: entity work.system_axi_vdma_0_0_axi_datamover_fifo_22
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      cmnd_wr => cmnd_wr,
      \in\(0) => \in\(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_60_out => p_60_out,
      \s_axis_cmd_tdata_reg[63]\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg => sig_calc_error_pushed_reg,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_cmd_status__parameterized0\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i_reg : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg2_reg : in STD_LOGIC;
    sig_init_reg2_reg_0 : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    cmnd_wr_1 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_cmd_status__parameterized0\ : entity is "axi_datamover_cmd_status";
end \system_axi_vdma_0_0_axi_datamover_cmd_status__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_cmd_status__parameterized0\ is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\system_axi_vdma_0_0_axi_datamover_fifo__parameterized4\
     port map (
      CO(0) => CO(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => sig_inhibit_rdy_n,
      Q(0) => FIFO_Full_reg(0),
      SR(0) => SR(0),
      decerr_i_reg => decerr_i_reg,
      dma_err => dma_err,
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      \in\(19 downto 0) => \in\(19 downto 0),
      interr_i_reg => interr_i_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_done_0 => sig_init_done_0,
      sig_init_reg2_reg => sig_init_reg2_reg_0,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      slverr_i_reg => slverr_i_reg
    );
I_CMD_FIFO: entity work.system_axi_vdma_0_0_axi_datamover_fifo
     port map (
      Q(0) => Q(0),
      cmnd_wr_1 => cmnd_wr_1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_10_out => p_10_out,
      s2mm_halt => s2mm_halt,
      \s_axis_cmd_tdata_reg[63]\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      s_axis_cmd_tvalid_reg(0) => s_axis_cmd_tvalid_reg(0),
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_init_done => sig_init_done,
      sig_init_reg2_reg => sig_init_reg2_reg,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_rddata_cntl is
  port (
    sig_next_calc_error_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_addr_posted_cntr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_sts_reg_full0 : out STD_LOGIC;
    sig_rd_sts_reg_empty_reg : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_push_rd_sts_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_rddata_cntl : entity is "axi_datamover_rddata_cntl";
end system_axi_vdma_0_0_axi_datamover_rddata_cntl;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_rddata_cntl is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6_n_0\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_0\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_35\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal m_axi_mm2s_rready_INST_0_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  signal \^sig_addr_posted_cntr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_addr_posted_cntr_reg[2]_0\ : STD_LOGIC;
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 35 downto 15 );
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_reg_full_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_2_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_4_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_mm2s_rready_INST_0_i_1 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_4 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of sig_coelsc_reg_full_i_3 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of sig_rd_sts_interr_reg_i_1 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of sig_rd_sts_reg_empty_i_1 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of sig_rd_sts_reg_full_i_3 : label is "soft_lutpair189";
begin
  E(0) <= \^e\(0);
  sig_addr_posted_cntr(2 downto 0) <= \^sig_addr_posted_cntr\(2 downto 0);
  \sig_addr_posted_cntr_reg[2]_0\ <= \^sig_addr_posted_cntr_reg[2]_0\;
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F2"
    )
        port map (
      I0 => m_axi_mm2s_rvalid,
      I1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_35\,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6_n_0\,
      I3 => ram_full_i_reg_0,
      I4 => \out\,
      O => \^e\(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404000"
    )
        port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_dqual_reg_full,
      I2 => \^sig_data2addr_stop_req\,
      I3 => \^sig_addr_posted_cntr\(0),
      I4 => \^sig_addr_posted_cntr\(2),
      I5 => \^sig_addr_posted_cntr\(1),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF004000400040"
    )
        port map (
      I0 => m_axi_mm2s_rready_INST_0_i_1_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_dqual_reg_full,
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_next_cmd_cmplt_reg,
      I5 => m_axi_mm2s_rlast,
      O => DIBDI(9)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(0),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(0),
      I4 => \^sig_data2addr_stop_req\,
      O => DIBDI(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF004000400040"
    )
        port map (
      I0 => m_axi_mm2s_rready_INST_0_i_1_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_dqual_reg_full,
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_next_eof_reg,
      I5 => m_axi_mm2s_rlast,
      O => DIBDI(8)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(7),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(7),
      I4 => \^sig_data2addr_stop_req\,
      O => DIBDI(7)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(6),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(6),
      I4 => \^sig_data2addr_stop_req\,
      O => DIBDI(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(5),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(5),
      I4 => \^sig_data2addr_stop_req\,
      O => DIBDI(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(4),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(4),
      I4 => \^sig_data2addr_stop_req\,
      O => DIBDI(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(3),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(3),
      I4 => \^sig_data2addr_stop_req\,
      O => DIBDI(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(2),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(2),
      I4 => \^sig_data2addr_stop_req\,
      O => DIBDI(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(1),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(1),
      I4 => \^sig_data2addr_stop_req\,
      O => DIBDI(1)
    );
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\system_axi_vdma_0_0_axi_datamover_fifo__parameterized2\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D(2 downto 0) => p_0_in(2 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_35\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34\,
      FIFO_Full_reg => FIFO_Full_reg,
      Q(7 downto 0) => \sig_dbeat_cntr_reg__0\(7 downto 0),
      SR(0) => SR(0),
      \in\(22 downto 0) => \in\(22 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(19 downto 16) => sig_cmd_fifo_data_out(35 downto 32),
      \out\(15 downto 0) => sig_cmd_fifo_data_out(30 downto 15),
      ram_full_i_reg => ram_full_i_reg_0,
      sel => sig_wr_fifo,
      \sig_addr_posted_cntr_reg[0]\ => \^sig_addr_posted_cntr\(0),
      \sig_addr_posted_cntr_reg[1]\ => \^sig_addr_posted_cntr\(1),
      \sig_addr_posted_cntr_reg[2]\ => \^sig_addr_posted_cntr\(2),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr[7]_i_4_n_0\,
      \sig_dbeat_cntr_reg[3]\ => sig_last_dbeat_i_2_n_0,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr[7]_i_3_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      sig_halt_reg_reg => \^sig_data2addr_stop_req\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_last_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_0\,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_n_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \^sig_next_calc_error_reg\,
      sig_next_cmd_cmplt_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
\count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^e\(0),
      I1 => ram_empty_fb_i_reg,
      O => \count_reg[0]\(0)
    );
m_axi_mm2s_rready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000D00"
    )
        port map (
      I0 => ram_full_i_reg_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_data2rsc_valid,
      I3 => sig_dqual_reg_full,
      I4 => \^sig_next_calc_error_reg\,
      I5 => m_axi_mm2s_rready_INST_0_i_1_n_0,
      O => m_axi_mm2s_rready
    );
m_axi_mm2s_rready_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sig_addr_posted_cntr\(1),
      I1 => \^sig_addr_posted_cntr\(2),
      I2 => \^sig_addr_posted_cntr\(0),
      O => m_axi_mm2s_rready_INST_0_i_1_n_0
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001100100010"
    )
        port map (
      I0 => ram_full_i_reg_0,
      I1 => ram_full_fb_i_i_4_n_0,
      I2 => \^sig_data2addr_stop_req\,
      I3 => m_axi_mm2s_rready_INST_0_i_1_n_0,
      I4 => sig_data2rsc_valid,
      I5 => m_axi_mm2s_rvalid,
      O => ram_full_i_reg
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_dqual_reg_full,
      O => ram_full_fb_i_i_4_n_0
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9996662"
    )
        port map (
      I0 => sig_posted_to_axi_reg,
      I1 => \^sig_addr_posted_cntr_reg[2]_0\,
      I2 => \^sig_addr_posted_cntr\(2),
      I3 => \^sig_addr_posted_cntr\(1),
      I4 => \^sig_addr_posted_cntr\(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AADAA4AA"
    )
        port map (
      I0 => \^sig_addr_posted_cntr\(1),
      I1 => \^sig_addr_posted_cntr\(2),
      I2 => \^sig_addr_posted_cntr\(0),
      I3 => \^sig_addr_posted_cntr_reg[2]_0\,
      I4 => sig_posted_to_axi_reg,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCECC8CC"
    )
        port map (
      I0 => \^sig_addr_posted_cntr\(1),
      I1 => \^sig_addr_posted_cntr\(2),
      I2 => \^sig_addr_posted_cntr\(0),
      I3 => \^sig_addr_posted_cntr_reg[2]_0\,
      I4 => sig_posted_to_axi_reg,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => \^sig_addr_posted_cntr\(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => \^sig_addr_posted_cntr\(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => \^sig_addr_posted_cntr\(2),
      R => SR(0)
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(1),
      I3 => m_axi_mm2s_rresp(0),
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^sig_data2rsc_decerr\,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_next_calc_error_reg\,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7000FFFF"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_data2rsc_valid,
      I3 => sig_rsc2data_ready,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_reg_full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_ld_new_cmd_reg,
      O => sig_push_coelsc_reg
    );
sig_coelsc_reg_full_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_mm2s_rlast,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => sig_data2rsc_valid,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(1),
      I3 => m_axi_mm2s_rresp(0),
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => sig_data2rsc_slverr,
      R => sig_coelsc_reg_full_i_1_n_0
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      I1 => \sig_dbeat_cntr_reg__0\(5),
      I2 => \sig_dbeat_cntr_reg__0\(4),
      I3 => \sig_dbeat_cntr_reg__0\(7),
      I4 => \sig_dbeat_cntr_reg__0\(6),
      I5 => \sig_dbeat_cntr[7]_i_4_n_0\,
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg__0\(0),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34\,
      D => p_0_in(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34\,
      D => p_0_in(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34\,
      D => p_0_in(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => SR(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      Q => sig_first_dbeat,
      R => '0'
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => SR(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => SR(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rst2all_stop_request,
      I1 => \^sig_data2addr_stop_req\,
      O => sig_halt_reg_i_1_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_i_1_n_0,
      Q => \^sig_data2addr_stop_req\,
      R => SR(0)
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      I1 => \sig_dbeat_cntr_reg__0\(3),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(0),
      I4 => \sig_dbeat_cntr_reg__0\(1),
      I5 => sig_last_dbeat_i_4_n_0,
      O => sig_last_dbeat_i_2_n_0
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg__0\(5),
      I1 => \sig_dbeat_cntr_reg__0\(4),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => \sig_dbeat_cntr_reg__0\(6),
      O => sig_last_dbeat_i_4_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_0\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_mm2s_rlast,
      I1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => \^sig_addr_posted_cntr_reg[2]_0\,
      R => SR(0)
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_push_dqual_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_ld_new_cmd_reg,
      O => sig_ld_new_cmd_reg_i_1_n_0
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_new_cmd_reg_i_1_n_0,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(35),
      Q => \^sig_next_calc_error_reg\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(34),
      Q => sig_next_cmd_cmplt_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(32),
      Q => sig_next_eof_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(23),
      Q => sig_next_last_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_last_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_last_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_last_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(27),
      Q => sig_next_last_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(28),
      Q => sig_next_last_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(29),
      Q => sig_next_last_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(30),
      Q => sig_next_last_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(33),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(15),
      Q => sig_next_strt_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(16),
      Q => sig_next_strt_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(17),
      Q => sig_next_strt_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(18),
      Q => sig_next_strt_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(19),
      Q => sig_next_strt_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(20),
      Q => sig_next_strt_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(21),
      Q => sig_next_strt_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(22),
      Q => sig_next_strt_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_rd_sts_slverr_reg_reg(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_reg_empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_data2rsc_valid,
      I1 => sig_data2rsc_calc_err,
      O => sig_rd_sts_reg_empty_reg
    );
sig_rd_sts_reg_full_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_data2rsc_valid,
      I1 => sig_rsc2data_ready,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_reg_full_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_data2rsc_valid,
      O => sig_rd_sts_reg_full0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => sig_rd_sts_slverr_reg_reg(1),
      O => sig_rd_sts_slverr_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_s2mm_scatter is
  port (
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[3]\ : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_eop_reg_reg : out STD_LOGIC;
    sig_dre2ibtt_tlast_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tlast : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_byte_cntr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[0]_1\ : out STD_LOGIC;
    \sig_byte_cntr_reg[0]_2\ : out STD_LOGIC;
    sig_cmdcntl_sm_state_ns18_out : out STD_LOGIC;
    \sig_byte_cntr_reg[2]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[2]_0\ : out STD_LOGIC;
    \sig_byte_cntr_reg[6]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[2]_1\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_realign_eof_reg_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    DOUT : in STD_LOGIC_VECTOR ( 35 downto 0 );
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    EMPTY : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    sig_clr_dbc_reg_reg : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_s2mm_scatter : entity is "axi_datamover_s2mm_scatter";
end system_axi_vdma_0_0_axi_datamover_s2mm_scatter;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_s2mm_scatter is
  signal \GEN_INDET_BTT.lsig_absorb2tlast_i_1_n_0\ : STD_LOGIC;
  signal \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal I_MSSAI_SKID_BUF_n_15 : STD_LOGIC;
  signal I_MSSAI_SKID_BUF_n_6 : STD_LOGIC;
  signal I_MSSAI_SKID_BUF_n_7 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_0 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_2 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_4 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SLICE_INSERTION_n_1 : STD_LOGIC;
  signal SLICE_INSERTION_n_10 : STD_LOGIC;
  signal SLICE_INSERTION_n_11 : STD_LOGIC;
  signal SLICE_INSERTION_n_12 : STD_LOGIC;
  signal SLICE_INSERTION_n_13 : STD_LOGIC;
  signal SLICE_INSERTION_n_14 : STD_LOGIC;
  signal SLICE_INSERTION_n_5 : STD_LOGIC;
  signal SLICE_INSERTION_n_6 : STD_LOGIC;
  signal SLICE_INSERTION_n_7 : STD_LOGIC;
  signal SLICE_INSERTION_n_8 : STD_LOGIC;
  signal SLICE_INSERTION_n_9 : STD_LOGIC;
  signal ld_btt_cntr_reg1 : STD_LOGIC;
  signal ld_btt_cntr_reg2 : STD_LOGIC;
  signal ld_btt_cntr_reg3 : STD_LOGIC;
  signal lsig_absorb2tlast : STD_LOGIC;
  signal lsig_set_absorb2tlast : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_btt_cntr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_btt_cntr0 : STD_LOGIC;
  signal sig_btt_cntr03_out : STD_LOGIC;
  signal sig_btt_cntr_dup : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_btt_cntr_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_btt_cntr_dup : signal is "no";
  signal sig_btt_cntr_prv0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_btt_cntr_prv0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_3\ : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_3 : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_1_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_5_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_3\ : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_1 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_2 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_3 : STD_LOGIC;
  signal \^sig_byte_cntr_reg[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_byte_cntr_reg[0]_2\ : STD_LOGIC;
  signal sig_cmd_full : STD_LOGIC;
  signal sig_curr_eof_reg : STD_LOGIC;
  signal sig_curr_strt_offset : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sig_curr_strt_offset[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_curr_strt_offset[1]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_dre2ibtt_eop_reg_reg\ : STD_LOGIC;
  signal \^sig_dre2ibtt_tlast_reg_reg\ : STD_LOGIC;
  signal sig_eop_halt_xfer_i_1_n_0 : STD_LOGIC;
  signal sig_eop_sent : STD_LOGIC;
  signal sig_eop_sent_reg : STD_LOGIC;
  signal sig_eop_sent_reg0 : STD_LOGIC;
  signal sig_fifo_mssai : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sig_fifo_mssai[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_fifo_mssai[1]_i_1_n_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_ld_cmd : STD_LOGIC;
  signal \sig_max_first_increment[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_max_first_increment[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_max_first_increment[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_next_strt_offset[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_next_strt_offset[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_next_strt_offset_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_strm_tlast : STD_LOGIC;
  signal sig_tstrb_fifo_data_out : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal sig_tstrb_fifo_rdy : STD_LOGIC;
  signal sig_valid_fifo_ld12_out : STD_LOGIC;
  signal slice_insert_data : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal slice_insert_valid : STD_LOGIC;
  signal \NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_btt_cntr[0]_i_1__0\ : label is "soft_lutpair252";
  attribute KEEP : string;
  attribute KEEP of \sig_btt_cntr_dup_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[0]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[10]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[11]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[12]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[13]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[14]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[15]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[1]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[2]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[3]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[4]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[5]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[6]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[7]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[8]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[9]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of \sig_next_strt_offset[0]_i_1\ : label is "soft_lutpair252";
begin
  \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0\(3 downto 0) <= \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]_0\(3 downto 0);
  Q(0) <= \^q\(0);
  \out\ <= \^out\;
  p_7_out <= \^p_7_out\;
  \sig_byte_cntr_reg[0]\(3 downto 0) <= \^sig_byte_cntr_reg[0]\(3 downto 0);
  \sig_byte_cntr_reg[0]_2\ <= \^sig_byte_cntr_reg[0]_2\;
  sig_dre2ibtt_eop_reg_reg <= \^sig_dre2ibtt_eop_reg_reg\;
  sig_dre2ibtt_tlast_reg_reg <= \^sig_dre2ibtt_tlast_reg_reg\;
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_7_out\,
      I1 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      O => sig_cmdcntl_sm_state_ns18_out
    );
\GEN_INDET_BTT.lsig_absorb2tlast_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8C8C8"
    )
        port map (
      I0 => lsig_set_absorb2tlast,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => lsig_absorb2tlast,
      I3 => sig_strm_tlast,
      I4 => \^out\,
      O => \GEN_INDET_BTT.lsig_absorb2tlast_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_absorb2tlast_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INDET_BTT.lsig_absorb2tlast_i_1_n_0\,
      Q => lsig_absorb2tlast,
      R => '0'
    );
I_MSSAI_SKID_BUF: entity work.system_axi_vdma_0_0_axi_datamover_mssai_skid_buf
     port map (
      D(1 downto 0) => D(1 downto 0),
      DI(0) => DI(0),
      DOUT(35 downto 0) => DOUT(35 downto 0),
      EMPTY => EMPTY,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(31 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(31 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(31 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(31 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(1 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(1 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      Q(0) => \^q\(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_set_absorb2tlast => lsig_set_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \^out\,
      p_7_out => \^p_7_out\,
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[0]\(0) => \sig_byte_cntr_reg[0]_0\(0),
      \sig_byte_cntr_reg[0]_0\ => \sig_byte_cntr_reg[0]_1\,
      \sig_byte_cntr_reg[0]_1\(3 downto 0) => \^sig_byte_cntr_reg[0]\(3 downto 0),
      \sig_byte_cntr_reg[2]\ => \sig_byte_cntr_reg[2]\,
      \sig_byte_cntr_reg[2]_0\ => \sig_byte_cntr_reg[2]_0\,
      \sig_byte_cntr_reg[2]_1\ => \sig_byte_cntr_reg[2]_1\,
      \sig_byte_cntr_reg[6]\ => \sig_byte_cntr_reg[6]\,
      sig_clr_dbc_reg_reg => sig_clr_dbc_reg_reg,
      sig_cmd_empty_reg => I_MSSAI_SKID_BUF_n_7,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_full_reg => I_MSSAI_SKID_BUF_n_6,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_dre2ibtt_eop_reg_reg => \^sig_dre2ibtt_eop_reg_reg\,
      sig_dre2ibtt_eop_reg_reg_0 => I_MSSAI_SKID_BUF_n_15,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer_reg => \^sig_dre2ibtt_tlast_reg_reg\,
      sig_eop_sent => sig_eop_sent,
      sig_init_reg => sig_init_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg,
      \sig_mssa_index_reg_out_reg[0]_0\ => \sig_mssa_index_reg_out_reg[0]\,
      \sig_mssa_index_reg_out_reg[1]_0\ => \sig_mssa_index_reg_out_reg[1]\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_s_ready_out_reg_0(0) => sig_s_ready_out_reg(0),
      sig_s_ready_out_reg_1 => sig_s_ready_out_reg_0,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      \sig_strb_reg_out_reg[1]_0\ => \^sig_byte_cntr_reg[0]_2\,
      \sig_strb_reg_out_reg[3]_0\ => \sig_strb_reg_out_reg[3]\,
      sig_stream_rst => sig_stream_rst,
      sig_strm_tlast => sig_strm_tlast,
      \storage_data_reg[8]\(7) => sig_tstrb_fifo_data_out(8),
      \storage_data_reg[8]\(6 downto 4) => sig_tstrb_fifo_data_out(6 downto 4),
      \storage_data_reg[8]\(3 downto 0) => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]_0\(3 downto 0)
    );
I_TSTRB_FIFO: entity work.\system_axi_vdma_0_0_axi_datamover_fifo__parameterized8\
     port map (
      CO(0) => sig_btt_lteq_max_first_incr,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(3 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(3 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]\ => I_TSTRB_FIFO_n_0,
      Q(0) => \^q\(0),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg => I_TSTRB_FIFO_n_4,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      ld_btt_cntr_reg3_reg => I_TSTRB_FIFO_n_2,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_set_absorb2tlast => lsig_set_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(7) => sig_tstrb_fifo_data_out(8),
      \out\(6 downto 4) => sig_tstrb_fifo_data_out(6 downto 4),
      \out\(3 downto 0) => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]_0\(3 downto 0),
      sig_btt_cntr0 => sig_btt_cntr0,
      sig_btt_eq_0 => sig_btt_eq_0,
      \sig_byte_cntr_reg[0]\ => \^sig_byte_cntr_reg[0]_2\,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_eop_halt_xfer_reg => \^sig_dre2ibtt_eop_reg_reg\,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_eop_sent_reg0 => sig_eop_sent_reg0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => \^out\,
      \sig_mssa_index_reg_out_reg[0]\ => I_MSSAI_SKID_BUF_n_15,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => \^sig_byte_cntr_reg[0]\(3 downto 0),
      sig_strm_tlast => sig_strm_tlast,
      sig_tstrb_fifo_rdy => sig_tstrb_fifo_rdy,
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out,
      slice_insert_valid => slice_insert_valid,
      \storage_data_reg[8]\(8 downto 0) => slice_insert_data(8 downto 0)
    );
SLICE_INSERTION: entity work.system_axi_vdma_0_0_axi_datamover_slice
     port map (
      CO(0) => sig_btt_lteq_max_first_incr,
      DI(1) => SLICE_INSERTION_n_9,
      DI(0) => SLICE_INSERTION_n_10,
      E(0) => sig_btt_cntr03_out,
      FIFO_Full_reg => I_TSTRB_FIFO_n_0,
      Q(15) => \sig_btt_cntr_reg_n_0_[15]\,
      Q(14) => \sig_btt_cntr_reg_n_0_[14]\,
      Q(13) => \sig_btt_cntr_reg_n_0_[13]\,
      Q(12) => \sig_btt_cntr_reg_n_0_[12]\,
      Q(11) => \sig_btt_cntr_reg_n_0_[11]\,
      Q(10) => \sig_btt_cntr_reg_n_0_[10]\,
      Q(9) => \sig_btt_cntr_reg_n_0_[9]\,
      Q(8) => \sig_btt_cntr_reg_n_0_[8]\,
      Q(7) => \sig_btt_cntr_reg_n_0_[7]\,
      Q(6) => \sig_btt_cntr_reg_n_0_[6]\,
      Q(5) => \sig_btt_cntr_reg_n_0_[5]\,
      Q(4) => \sig_btt_cntr_reg_n_0_[4]\,
      Q(3) => \sig_btt_cntr_reg_n_0_[3]\,
      Q(2) => \sig_btt_cntr_reg_n_0_[2]\,
      Q(1 downto 0) => sig_btt_cntr(1 downto 0),
      S(3) => SLICE_INSERTION_n_5,
      S(2) => SLICE_INSERTION_n_6,
      S(1) => SLICE_INSERTION_n_7,
      S(0) => SLICE_INSERTION_n_8,
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg2_reg => SLICE_INSERTION_n_1,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(15 downto 0) => sig_btt_cntr_dup(15 downto 0),
      sig_btt_cntr0 => sig_btt_cntr0,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_cmd_full => sig_cmd_full,
      sig_curr_eof_reg => sig_curr_eof_reg,
      sig_curr_strt_offset(1 downto 0) => sig_curr_strt_offset(1 downto 0),
      sig_dre2ibtt_tlast_reg_reg(8 downto 0) => slice_insert_data(8 downto 0),
      sig_fifo_mssai(1 downto 0) => sig_fifo_mssai(1 downto 0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_max_first_increment_reg[0]\ => \sig_max_first_increment_reg_n_0_[0]\,
      \sig_max_first_increment_reg[1]\ => \sig_max_first_increment_reg_n_0_[1]\,
      \sig_max_first_increment_reg[2]\ => \sig_max_first_increment_reg_n_0_[2]\,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_stream_rst => sig_stream_rst,
      sig_tstrb_fifo_rdy => sig_tstrb_fifo_rdy,
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out,
      slice_insert_valid => slice_insert_valid,
      \storage_data_reg[8]_0\(3) => SLICE_INSERTION_n_11,
      \storage_data_reg[8]_0\(2) => SLICE_INSERTION_n_12,
      \storage_data_reg[8]_0\(1) => SLICE_INSERTION_n_13,
      \storage_data_reg[8]_0\(0) => SLICE_INSERTION_n_14
    );
ld_btt_cntr_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_TSTRB_FIFO_n_4,
      Q => ld_btt_cntr_reg1,
      R => '0'
    );
ld_btt_cntr_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SLICE_INSERTION_n_1,
      Q => ld_btt_cntr_reg2,
      R => '0'
    );
ld_btt_cntr_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_TSTRB_FIFO_n_2,
      Q => ld_btt_cntr_reg3,
      R => '0'
    );
\sig_btt_cntr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(0),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(0),
      O => sel0(0)
    );
\sig_btt_cntr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(10),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(10),
      O => sel0(10)
    );
\sig_btt_cntr[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(11),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(11),
      O => sel0(11)
    );
\sig_btt_cntr[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(12),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(12),
      O => sel0(12)
    );
\sig_btt_cntr[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(13),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(13),
      O => sel0(13)
    );
\sig_btt_cntr[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(14),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(14),
      O => sel0(14)
    );
\sig_btt_cntr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(15),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(15),
      O => sel0(15)
    );
\sig_btt_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(1),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(1),
      O => sel0(1)
    );
\sig_btt_cntr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(2),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(2),
      O => sel0(2)
    );
\sig_btt_cntr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(3),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(3),
      O => sel0(3)
    );
\sig_btt_cntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(4),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(4),
      O => sel0(4)
    );
\sig_btt_cntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(5),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(5),
      O => sel0(5)
    );
\sig_btt_cntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(6),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(6),
      O => sel0(6)
    );
\sig_btt_cntr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(7),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(7),
      O => sel0(7)
    );
\sig_btt_cntr[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(8),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(8),
      O => sel0(8)
    );
\sig_btt_cntr[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(9),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(9),
      O => sel0(9)
    );
\sig_btt_cntr_dup_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(0),
      Q => sig_btt_cntr_dup(0),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(10),
      Q => sig_btt_cntr_dup(10),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(11),
      Q => sig_btt_cntr_dup(11),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(12),
      Q => sig_btt_cntr_dup(12),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(13),
      Q => sig_btt_cntr_dup(13),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(14),
      Q => sig_btt_cntr_dup(14),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(15),
      Q => sig_btt_cntr_dup(15),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(1),
      Q => sig_btt_cntr_dup(1),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(2),
      Q => sig_btt_cntr_dup(2),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(3),
      Q => sig_btt_cntr_dup(3),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(4),
      Q => sig_btt_cntr_dup(4),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(5),
      Q => sig_btt_cntr_dup(5),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(6),
      Q => sig_btt_cntr_dup(6),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(7),
      Q => sig_btt_cntr_dup(7),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(8),
      Q => sig_btt_cntr_dup(8),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(9),
      Q => sig_btt_cntr_dup(9),
      R => sig_btt_cntr0
    );
sig_btt_cntr_prv0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_cntr_prv0_carry_n_0,
      CO(2) => sig_btt_cntr_prv0_carry_n_1,
      CO(1) => sig_btt_cntr_prv0_carry_n_2,
      CO(0) => sig_btt_cntr_prv0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => sig_btt_cntr_dup(3 downto 0),
      O(3 downto 0) => sig_btt_cntr_prv0(3 downto 0),
      S(3) => sig_btt_cntr_prv0_carry_i_1_n_0,
      S(2) => sig_btt_cntr_prv0_carry_i_2_n_0,
      S(1) => sig_btt_cntr_prv0_carry_i_3_n_0,
      S(0) => sig_btt_cntr_prv0_carry_i_4_n_0
    );
\sig_btt_cntr_prv0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_cntr_prv0_carry_n_0,
      CO(3) => \sig_btt_cntr_prv0_carry__0_n_0\,
      CO(2) => \sig_btt_cntr_prv0_carry__0_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__0_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_cntr_dup(7 downto 4),
      O(3 downto 0) => sig_btt_cntr_prv0(7 downto 4),
      S(3) => \sig_btt_cntr_prv0_carry__0_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__0_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__0_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__0_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(7),
      I1 => \sig_btt_cntr_reg_n_0_[7]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(6),
      I1 => \sig_btt_cntr_reg_n_0_[6]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(5),
      I1 => \sig_btt_cntr_reg_n_0_[5]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(4),
      I1 => \sig_btt_cntr_reg_n_0_[4]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_prv0_carry__0_n_0\,
      CO(3) => \sig_btt_cntr_prv0_carry__1_n_0\,
      CO(2) => \sig_btt_cntr_prv0_carry__1_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__1_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_cntr_dup(11 downto 8),
      O(3 downto 0) => sig_btt_cntr_prv0(11 downto 8),
      S(3) => \sig_btt_cntr_prv0_carry__1_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__1_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__1_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__1_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(11),
      I1 => \sig_btt_cntr_reg_n_0_[11]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__1_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(10),
      I1 => \sig_btt_cntr_reg_n_0_[10]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__1_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(9),
      I1 => \sig_btt_cntr_reg_n_0_[9]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__1_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(8),
      I1 => \sig_btt_cntr_reg_n_0_[8]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__1_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_prv0_carry__1_n_0\,
      CO(3) => \NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr_prv0_carry__2_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__2_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sig_btt_cntr_dup(14 downto 12),
      O(3 downto 0) => sig_btt_cntr_prv0(15 downto 12),
      S(3) => \sig_btt_cntr_prv0_carry__2_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__2_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__2_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__2_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(15),
      I1 => \sig_btt_cntr_reg_n_0_[15]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__2_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(14),
      I1 => \sig_btt_cntr_reg_n_0_[14]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__2_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(13),
      I1 => \sig_btt_cntr_reg_n_0_[13]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__2_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(12),
      I1 => \sig_btt_cntr_reg_n_0_[12]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__2_i_4_n_0\
    );
sig_btt_cntr_prv0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(3),
      I1 => \sig_btt_cntr_reg_n_0_[3]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => sig_btt_cntr_prv0_carry_i_1_n_0
    );
sig_btt_cntr_prv0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => sig_btt_cntr_dup(2),
      I1 => \sig_btt_cntr_reg_n_0_[2]\,
      I2 => sig_btt_lteq_max_first_incr,
      I3 => \sig_max_first_increment_reg_n_0_[2]\,
      O => sig_btt_cntr_prv0_carry_i_2_n_0
    );
sig_btt_cntr_prv0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => sig_btt_cntr_dup(1),
      I1 => sig_btt_cntr(1),
      I2 => sig_btt_lteq_max_first_incr,
      I3 => \sig_max_first_increment_reg_n_0_[1]\,
      O => sig_btt_cntr_prv0_carry_i_3_n_0
    );
sig_btt_cntr_prv0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => sig_btt_cntr_dup(0),
      I1 => sig_btt_cntr(0),
      I2 => sig_btt_lteq_max_first_incr,
      I3 => \sig_max_first_increment_reg_n_0_[0]\,
      O => sig_btt_cntr_prv0_carry_i_4_n_0
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(0),
      Q => sig_btt_cntr(0),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(10),
      Q => \sig_btt_cntr_reg_n_0_[10]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(11),
      Q => \sig_btt_cntr_reg_n_0_[11]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(12),
      Q => \sig_btt_cntr_reg_n_0_[12]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(13),
      Q => \sig_btt_cntr_reg_n_0_[13]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(14),
      Q => \sig_btt_cntr_reg_n_0_[14]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(15),
      Q => \sig_btt_cntr_reg_n_0_[15]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(1),
      Q => sig_btt_cntr(1),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(2),
      Q => \sig_btt_cntr_reg_n_0_[2]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(3),
      Q => \sig_btt_cntr_reg_n_0_[3]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(4),
      Q => \sig_btt_cntr_reg_n_0_[4]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(5),
      Q => \sig_btt_cntr_reg_n_0_[5]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(6),
      Q => \sig_btt_cntr_reg_n_0_[6]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(7),
      Q => \sig_btt_cntr_reg_n_0_[7]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(8),
      Q => \sig_btt_cntr_reg_n_0_[8]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(9),
      Q => \sig_btt_cntr_reg_n_0_[9]\,
      R => sig_btt_cntr0
    );
sig_btt_eq_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCCCCCEEEEEEEE"
    )
        port map (
      I0 => sig_btt_eq_0,
      I1 => sig_btt_cntr0,
      I2 => sig_btt_eq_0_i_2_n_0,
      I3 => sig_btt_eq_0_i_3_n_0,
      I4 => sig_btt_eq_0_i_4_n_0,
      I5 => sig_btt_cntr03_out,
      O => sig_btt_eq_0_i_1_n_0
    );
sig_btt_eq_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sig_btt_eq_0_i_5_n_0,
      I5 => sig_btt_eq_0_i_6_n_0,
      O => sig_btt_eq_0_i_2_n_0
    );
sig_btt_eq_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001015"
    )
        port map (
      I0 => sel0(15),
      I1 => sig_realign_eof_reg_reg(14),
      I2 => sig_ld_cmd,
      I3 => sig_btt_cntr_prv0(14),
      I4 => sel0(13),
      I5 => sel0(12),
      O => sig_btt_eq_0_i_3_n_0
    );
sig_btt_eq_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001015"
    )
        port map (
      I0 => sel0(9),
      I1 => sig_realign_eof_reg_reg(8),
      I2 => sig_ld_cmd,
      I3 => sig_btt_cntr_prv0(8),
      I4 => sel0(10),
      I5 => sel0(11),
      O => sig_btt_eq_0_i_4_n_0
    );
sig_btt_eq_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => sig_btt_cntr_prv0(7),
      I1 => sig_realign_eof_reg_reg(7),
      I2 => sig_btt_cntr_prv0(4),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => sig_realign_eof_reg_reg(4),
      O => sig_btt_eq_0_i_5_n_0
    );
sig_btt_eq_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => sig_btt_cntr_prv0(6),
      I1 => sig_realign_eof_reg_reg(6),
      I2 => sig_btt_cntr_prv0(5),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => sig_realign_eof_reg_reg(5),
      O => sig_btt_eq_0_i_6_n_0
    );
sig_btt_eq_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_btt_eq_0_i_1_n_0,
      Q => sig_btt_eq_0,
      R => '0'
    );
sig_btt_lteq_max_first_incr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lteq_max_first_incr0_carry_n_0,
      CO(2) => sig_btt_lteq_max_first_incr0_carry_n_1,
      CO(1) => sig_btt_lteq_max_first_incr0_carry_n_2,
      CO(0) => sig_btt_lteq_max_first_incr0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => SLICE_INSERTION_n_9,
      DI(0) => SLICE_INSERTION_n_10,
      O(3 downto 0) => NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => SLICE_INSERTION_n_5,
      S(2) => SLICE_INSERTION_n_6,
      S(1) => SLICE_INSERTION_n_7,
      S(0) => SLICE_INSERTION_n_8
    );
\sig_btt_lteq_max_first_incr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_lteq_max_first_incr0_carry_n_0,
      CO(3) => sig_btt_lteq_max_first_incr,
      CO(2) => \sig_btt_lteq_max_first_incr0_carry__0_n_1\,
      CO(1) => \sig_btt_lteq_max_first_incr0_carry__0_n_2\,
      CO(0) => \sig_btt_lteq_max_first_incr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => SLICE_INSERTION_n_11,
      S(2) => SLICE_INSERTION_n_12,
      S(1) => SLICE_INSERTION_n_13,
      S(0) => SLICE_INSERTION_n_14
    );
sig_cmd_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_MSSAI_SKID_BUF_n_7,
      Q => \^p_7_out\,
      R => '0'
    );
sig_cmd_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_MSSAI_SKID_BUF_n_6,
      Q => sig_cmd_full,
      R => '0'
    );
sig_curr_eof_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_sm_ld_dre_cmd,
      I1 => sig_cmd_full,
      O => sig_ld_cmd
    );
sig_curr_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => sig_realign_eof_reg_reg(16),
      Q => sig_curr_eof_reg,
      R => sig_eop_sent_reg0
    );
\sig_curr_strt_offset[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => sig_curr_strt_offset(0),
      I1 => sig_ld_cmd,
      I2 => \sig_next_strt_offset_reg__0\(0),
      I3 => sig_valid_fifo_ld12_out,
      I4 => sig_eop_sent_reg,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_curr_strt_offset[0]_i_1_n_0\
    );
\sig_curr_strt_offset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => sig_curr_strt_offset(1),
      I1 => sig_ld_cmd,
      I2 => \sig_next_strt_offset_reg__0\(1),
      I3 => sig_valid_fifo_ld12_out,
      I4 => sig_eop_sent_reg,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_curr_strt_offset[1]_i_1_n_0\
    );
\sig_curr_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_curr_strt_offset[0]_i_1_n_0\,
      Q => sig_curr_strt_offset(0),
      R => '0'
    );
\sig_curr_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_curr_strt_offset[1]_i_1_n_0\,
      Q => sig_curr_strt_offset(1),
      R => '0'
    );
sig_eop_halt_xfer_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => sig_valid_fifo_ld12_out,
      I1 => \^sig_dre2ibtt_tlast_reg_reg\,
      I2 => sig_btt_cntr0,
      O => sig_eop_halt_xfer_i_1_n_0
    );
sig_eop_halt_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_eop_halt_xfer_i_1_n_0,
      Q => \^sig_dre2ibtt_tlast_reg_reg\,
      R => '0'
    );
sig_eop_sent_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_eop_sent,
      Q => sig_eop_sent_reg,
      R => sig_eop_sent_reg0
    );
\sig_fifo_mssai[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \sig_next_strt_offset_reg__0\(0),
      I1 => ld_btt_cntr_reg1,
      I2 => ld_btt_cntr_reg2,
      I3 => sig_fifo_mssai(0),
      O => \sig_fifo_mssai[0]_i_1_n_0\
    );
\sig_fifo_mssai[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9F0090"
    )
        port map (
      I0 => \sig_next_strt_offset_reg__0\(1),
      I1 => \sig_next_strt_offset_reg__0\(0),
      I2 => ld_btt_cntr_reg1,
      I3 => ld_btt_cntr_reg2,
      I4 => sig_fifo_mssai(1),
      O => \sig_fifo_mssai[1]_i_1_n_0\
    );
\sig_fifo_mssai_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_fifo_mssai[0]_i_1_n_0\,
      Q => sig_fifo_mssai(0),
      R => sig_eop_sent_reg0
    );
\sig_fifo_mssai_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_fifo_mssai[1]_i_1_n_0\,
      Q => sig_fifo_mssai(1),
      R => sig_eop_sent_reg0
    );
\sig_max_first_increment[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C0C000A000A0"
    )
        port map (
      I0 => \sig_max_first_increment_reg_n_0_[0]\,
      I1 => \sig_next_strt_offset_reg__0\(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_valid_fifo_ld12_out,
      I4 => sig_cmd_full,
      I5 => sig_sm_ld_dre_cmd,
      O => \sig_max_first_increment[0]_i_1_n_0\
    );
\sig_max_first_increment[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C003C000000AA00"
    )
        port map (
      I0 => \sig_max_first_increment_reg_n_0_[1]\,
      I1 => \sig_next_strt_offset_reg__0\(1),
      I2 => \sig_next_strt_offset_reg__0\(0),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_valid_fifo_ld12_out,
      I5 => sig_ld_cmd,
      O => \sig_max_first_increment[1]_i_1_n_0\
    );
\sig_max_first_increment[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFF1FFF1F0010"
    )
        port map (
      I0 => \sig_next_strt_offset_reg__0\(1),
      I1 => \sig_next_strt_offset_reg__0\(0),
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_full,
      I4 => sig_valid_fifo_ld12_out,
      I5 => \sig_max_first_increment_reg_n_0_[2]\,
      O => \sig_max_first_increment[2]_i_1_n_0\
    );
\sig_max_first_increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_max_first_increment[0]_i_1_n_0\,
      Q => \sig_max_first_increment_reg_n_0_[0]\,
      R => '0'
    );
\sig_max_first_increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_max_first_increment[1]_i_1_n_0\,
      Q => \sig_max_first_increment_reg_n_0_[1]\,
      R => '0'
    );
\sig_max_first_increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_max_first_increment[2]_i_1_n_0\,
      Q => \sig_max_first_increment_reg_n_0_[2]\,
      R => sig_stream_rst
    );
\sig_next_strt_offset[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(0),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => \sig_next_strt_offset_reg__0\(0),
      O => \sig_next_strt_offset[0]_i_1_n_0\
    );
\sig_next_strt_offset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF87FF00007800"
    )
        port map (
      I0 => \sig_next_strt_offset_reg__0\(0),
      I1 => sig_realign_eof_reg_reg(0),
      I2 => sig_realign_eof_reg_reg(1),
      I3 => sig_sm_ld_dre_cmd,
      I4 => sig_cmd_full,
      I5 => \sig_next_strt_offset_reg__0\(1),
      O => \sig_next_strt_offset[1]_i_1_n_0\
    );
\sig_next_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_next_strt_offset[0]_i_1_n_0\,
      Q => \sig_next_strt_offset_reg__0\(0),
      R => sig_eop_sent_reg0
    );
\sig_next_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_next_strt_offset[1]_i_1_n_0\,
      Q => \sig_next_strt_offset_reg__0\(1),
      R => sig_eop_sent_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_wr_status_cntl is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sig_wdc_status_going_full : out STD_LOGIC;
    sig_init_reg : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    sig_input_cache_type_reg0 : out STD_LOGIC;
    sig_child_error_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    sig_psm_pop_input_cmd : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_INDET_BTT.lsig_eop_reg_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_wr_status_cntl : entity is "axi_datamover_wr_status_cntl";
end system_axi_vdma_0_0_axi_datamover_wr_status_cntl;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_wr_status_cntl is
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29\ : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_1 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_2 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_3 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_4 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_7 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal \sig_addr_posted_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_addr_posted_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 22 downto 4 );
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal \sig_wdc_statcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_wdc_statcnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \in\(19 downto 0) <= \^in\(19 downto 0);
  sig_halt_reg <= \^sig_halt_reg\;
  sig_init_reg <= \^sig_init_reg\;
\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\: entity work.\system_axi_vdma_0_0_axi_datamover_fifo__parameterized6\
     port map (
      D(2) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24\,
      D(1) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25\,
      D(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26\,
      E(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22\,
      \GEN_INDET_BTT.lsig_eop_reg_reg\(18 downto 0) => \GEN_INDET_BTT.lsig_eop_reg_reg\(18 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => sig_inhibit_rdy_n,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => sig_rd_empty,
      Q(3 downto 0) => \sig_wdc_statcnt_reg__0\(3 downto 0),
      \in\(0) => \^in\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18 downto 0) => sig_dcntl_sfifo_out(22 downto 4),
      p_0_in => p_0_in,
      p_4_out => p_4_out,
      sel => sig_wr_fifo,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_init_reg2 => sig_init_reg2,
      sig_init_reg_reg => \^sig_init_reg\,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(6),
      Q => \^in\(3),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(16),
      Q => \^in\(13),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(17),
      Q => \^in\(14),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(18),
      Q => \^in\(15),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(19),
      Q => \^in\(16),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(20),
      Q => \^in\(17),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(21),
      Q => \^in\(18),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(7),
      Q => \^in\(4),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(8),
      Q => \^in\(5),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(9),
      Q => \^in\(6),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(10),
      Q => \^in\(7),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(11),
      Q => \^in\(8),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(12),
      Q => \^in\(9),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(13),
      Q => \^in\(10),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(14),
      Q => \^in\(11),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(15),
      Q => \^in\(12),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_7,
      Q => \^in\(1),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(22),
      Q => \^in\(19),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^in\(0),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_0_in,
      Q => sig_coelsc_reg_empty,
      S => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(5),
      Q => sig_wsc2stat_status_valid,
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_2_out,
      Q => \^in\(2),
      R => SR(0)
    );
I_WRESP_STATUS_FIFO: entity work.\system_axi_vdma_0_0_axi_datamover_fifo__parameterized5\
     port map (
      D(2) => I_WRESP_STATUS_FIFO_n_1,
      D(1) => I_WRESP_STATUS_FIFO_n_2,
      D(0) => I_WRESP_STATUS_FIFO_n_3,
      E(0) => I_WRESP_STATUS_FIFO_n_4,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => I_WRESP_STATUS_FIFO_n_7,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29\,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => sig_rd_empty,
      Q(3 downto 0) => sig_addr_posted_cntr_reg(3 downto 0),
      \in\(1 downto 0) => \^in\(2 downto 1),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      p_2_out => p_2_out,
      sig_child_error_reg_reg(0) => sig_child_error_reg_reg(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_data2wsc_calc_err_reg(0) => sig_dcntl_sfifo_out(4),
      sig_halt_reg => \^sig_halt_reg\,
      sig_init_reg2 => sig_init_reg2,
      sig_init_reg2_reg => \^sig_init_reg\,
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
\sig_addr_posted_cntr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(0),
      O => \sig_addr_posted_cntr[0]_i_1__0_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_4,
      D => \sig_addr_posted_cntr[0]_i_1__0_n_0\,
      Q => sig_addr_posted_cntr_reg(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_4,
      D => I_WRESP_STATUS_FIFO_n_3,
      Q => sig_addr_posted_cntr_reg(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_4,
      D => I_WRESP_STATUS_FIFO_n_2,
      Q => sig_addr_posted_cntr_reg(2),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_4,
      D => I_WRESP_STATUS_FIFO_n_1,
      Q => sig_addr_posted_cntr_reg(3),
      R => sig_stream_rst
    );
\sig_halt_cmplt_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000010000"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(3),
      I1 => sig_addr_posted_cntr_reg(2),
      I2 => sig_addr_posted_cntr_reg(0),
      I3 => sig_addr_posted_cntr_reg(1),
      I4 => sig_addr_reg_empty,
      I5 => sig_addr2wsc_calc_error,
      O => sig_halt_cmplt_reg
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg,
      Q => \^sig_halt_reg\,
      R => sig_stream_rst
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg__0\(0),
      O => \sig_wdc_statcnt[0]_i_1_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22\,
      D => \sig_wdc_statcnt[0]_i_1_n_0\,
      Q => \sig_wdc_statcnt_reg__0\(0),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26\,
      Q => \sig_wdc_statcnt_reg__0\(1),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25\,
      Q => \sig_wdc_statcnt_reg__0\(2),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24\,
      Q => \sig_wdc_statcnt_reg__0\(3),
      R => sig_stream_rst
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg__0\(3),
      I1 => \sig_wdc_statcnt_reg__0\(2),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_wrdata_cntl is
  port (
    sig_next_calc_error_reg : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2wsc_valid : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    lsig_eop_reg : out STD_LOGIC;
    lsig_end_of_cmd_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_cmd2data_valid_reg : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    sig_last_skid_mux_out : out STD_LOGIC;
    sig_data2skid_wlast : out STD_LOGIC;
    \sig_strb_reg_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_strb_skid_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    sig_init_reg2_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wr_fifo_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_csm_ld_xfer : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_ibtt2wdc_tlast : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    sig_last_skid_reg : in STD_LOGIC;
    \sig_strb_reg_out_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_strb_skid_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_xfer_calc_err_reg_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_wrdata_cntl : entity is "axi_datamover_wrdata_cntl";
end system_axi_vdma_0_0_axi_datamover_wrdata_cntl;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_wrdata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^lsig_end_of_cmd_reg\ : STD_LOGIC;
  signal \^lsig_eop_reg\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 35 downto 4 );
  signal sig_data2wsc_calc_err_i_1_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_1_n_0 : STD_LOGIC;
  signal \^sig_data2wsc_valid\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal \sig_last_dbeat_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_last_dbeat_i_4__0_n_0\ : STD_LOGIC;
  signal sig_last_dbeat_i_5_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg_i_3_n_0 : STD_LOGIC;
  signal sig_last_reg_out_i_2_n_0 : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_push_dqual_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal sig_push_err2wsc_i_1_n_0 : STD_LOGIC;
  signal sig_push_to_wsc_i_1_n_0 : STD_LOGIC;
  signal sig_single_dbeat_reg_n_0 : STD_LOGIC;
  signal \sig_strb_reg_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[5][22]_srl6_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_3 : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_5 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of sig_last_mmap_dbeat_reg_i_3 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sig_strb_reg_out[7]_i_3\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[1]_i_1\ : label is "soft_lutpair267";
begin
  \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\ <= \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\;
  \in\(18 downto 0) <= \^in\(18 downto 0);
  lsig_end_of_cmd_reg <= \^lsig_end_of_cmd_reg\;
  lsig_eop_reg <= \^lsig_eop_reg\;
  sig_data2wsc_valid <= \^sig_data2wsc_valid\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\system_axi_vdma_0_0_axi_datamover_fifo__parameterized10\
     port map (
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      FIFO_Full_reg => FIFO_Full_reg_0,
      Q(7 downto 0) => \sig_dbeat_cntr_reg__0\(7 downto 0),
      SR(0) => sig_clr_dqual_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 3) => sig_cmd_fifo_data_out(35 downto 33),
      \out\(2 downto 0) => sig_cmd_fifo_data_out(6 downto 4),
      p_11_out => p_11_out,
      sel => sig_wr_fifo,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd2data_valid_reg => sig_cmd2data_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_ld_xfer => sig_csm_ld_xfer,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr[7]_i_3__0_n_0\,
      \sig_dbeat_cntr_reg[5]\ => sig_last_reg_out_i_2_n_0,
      \sig_dbeat_cntr_reg[7]\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      \sig_dbeat_cntr_reg[7]_0\(7 downto 0) => \p_0_in__0\(7 downto 0),
      \sig_dbeat_cntr_reg[7]_1\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28\,
      \sig_dbeat_cntr_reg[7]_2\ => \sig_last_dbeat_i_2__0_n_0\,
      \sig_dbeat_cntr_reg[7]_3\ => \sig_last_dbeat_i_4__0_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1\,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_n_0,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => \^sig_halt_reg_dly3\,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_init_done => sig_init_done,
      sig_init_reg => sig_init_reg,
      sig_init_reg2_reg => sig_init_reg2_reg,
      sig_last_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_n_0,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      sig_m_valid_out_reg => \out\,
      sig_next_calc_error_reg_reg => \^sig_next_calc_error_reg\,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_single_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      sig_single_dbeat_reg_0 => sig_single_dbeat_reg_n_0,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      sig_xfer_calc_err_reg_reg(9 downto 0) => sig_xfer_calc_err_reg_reg(9 downto 0)
    );
\GEN_INDET_BTT.I_STRT_STRB_GEN\: entity work.system_axi_vdma_0_0_axi_datamover_strb_gen2
     port map (
      D(3 downto 2) => p_0_out(5 downto 4),
      D(1 downto 0) => p_0_out(2 downto 1),
      \out\(2 downto 0) => sig_cmd_fifo_data_out(6 downto 4)
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^in\(13),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^in\(12),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^in\(11),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^in\(10),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFFF"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28\,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_dqual_reg_full,
      I3 => sig_s_ready_out_reg,
      I4 => sig_halt_reg,
      O => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^in\(17),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^in\(16),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^in\(15),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^in\(14),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_8_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^in\(5),
      I3 => \^lsig_end_of_cmd_reg\,
      I4 => Q(3),
      O => S(3)
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^in\(4),
      I3 => \^lsig_end_of_cmd_reg\,
      I4 => Q(2),
      O => S(2)
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^in\(3),
      I3 => \^lsig_end_of_cmd_reg\,
      I4 => Q(1),
      O => S(1)
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^in\(2),
      I3 => \^lsig_end_of_cmd_reg\,
      I4 => Q(0),
      O => S(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^in\(9),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^in\(8),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^in\(7),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => \^in\(6),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(0),
      Q => \^in\(2),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5\,
      Q => \^in\(12),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4\,
      Q => \^in\(13),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0\,
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7\,
      Q => \^in\(14),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6\,
      Q => \^in\(15),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5\,
      Q => \^in\(16),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4\,
      Q => \^in\(17),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0\,
      CO(3) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_8_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(1),
      Q => \^in\(3),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(2),
      Q => \^in\(4),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(3),
      Q => \^in\(5),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7\,
      Q => \^in\(6),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6\,
      Q => \^in\(7),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5\,
      Q => \^in\(8),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4\,
      Q => \^in\(9),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7\,
      Q => \^in\(10),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6\,
      Q => \^in\(11),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD2000"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_indet_btt.lsig_byte_cntr_reg[7]_0\,
      I2 => sig_next_cmd_cmplt_reg,
      I3 => sig_ibtt2wdc_tlast,
      I4 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0\,
      Q => \^lsig_end_of_cmd_reg\,
      R => sig_stream_rst
    );
\GEN_INDET_BTT.lsig_eop_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_m_valid_out_reg_0,
      Q => \^lsig_eop_reg\,
      R => sig_stream_rst
    );
\INFERRED_GEN.data_reg[5][22]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^lsig_eop_reg\,
      I1 => \^sig_next_calc_error_reg\,
      O => \^in\(18)
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9996664"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_posted_to_axi_reg,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC2BCCC"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_posted_to_axi_reg,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8EAAA"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_posted_to_axi_reg,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_stream_rst
    );
sig_data2wsc_calc_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C000C0A0"
    )
        port map (
      I0 => \^in\(0),
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_push_err2wsc,
      I4 => sig_wr_fifo_0,
      I5 => sig_last_mmap_dbeat,
      O => sig_data2wsc_calc_err_i_1_n_0
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_data2wsc_calc_err_i_1_n_0,
      Q => \^in\(0),
      R => '0'
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C000C0A0"
    )
        port map (
      I0 => \^in\(1),
      I1 => sig_next_cmd_cmplt_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_push_err2wsc,
      I4 => sig_wr_fifo_0,
      I5 => sig_last_mmap_dbeat,
      O => sig_data2wsc_cmd_cmplt_i_1_n_0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_data2wsc_cmd_cmplt_i_1_n_0,
      Q => \^in\(1),
      R => '0'
    );
\sig_dbeat_cntr[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg__0\(3),
      I1 => \sig_dbeat_cntr_reg__0\(2),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      I4 => \sig_dbeat_cntr_reg__0\(4),
      O => \sig_dbeat_cntr[7]_i_3__0_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      D => \p_0_in__0\(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      D => \p_0_in__0\(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      D => \p_0_in__0\(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      D => \p_0_in__0\(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      D => \p_0_in__0\(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      D => \p_0_in__0\(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      D => \p_0_in__0\(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      D => \p_0_in__0\(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => sig_stream_rst
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_clr_dqual_reg
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => sig_clr_dqual_reg
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1\,
      Q => sig_first_dbeat_reg_n_0,
      R => '0'
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      O => sig_halt_cmplt_reg
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg,
      Q => sig_halt_reg_dly1,
      R => sig_stream_rst
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => sig_stream_rst
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => \^sig_halt_reg_dly3\,
      R => sig_stream_rst
    );
\sig_last_dbeat_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg__0\(7),
      I1 => \sig_dbeat_cntr_reg__0\(4),
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => sig_last_dbeat_i_5_n_0,
      I5 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      O => \sig_last_dbeat_i_2__0_n_0\
    );
\sig_last_dbeat_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(4),
      I3 => \sig_dbeat_cntr_reg__0\(6),
      I4 => \sig_dbeat_cntr_reg__0\(5),
      I5 => sig_last_mmap_dbeat_reg_i_3_n_0,
      O => \sig_last_dbeat_i_4__0_n_0\
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg__0\(0),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(3),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_last_dbeat_i_5_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(4),
      I3 => \sig_dbeat_cntr_reg__0\(6),
      I4 => \sig_dbeat_cntr_reg__0\(5),
      I5 => sig_last_mmap_dbeat_reg_i_3_n_0,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(3),
      O => sig_last_mmap_dbeat_reg_i_3_n_0
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => sig_stream_rst
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sig_last_reg_out_i_2_n_0,
      I1 => sig_dqual_reg_full,
      I2 => sig_s_ready_dup_reg,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg_i_3_n_0,
      I1 => \sig_dbeat_cntr_reg__0\(5),
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => \sig_dbeat_cntr_reg__0\(4),
      I4 => \sig_dbeat_cntr_reg__0\(7),
      O => sig_last_reg_out_i_2_n_0
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(4),
      I3 => \sig_dbeat_cntr_reg__0\(6),
      I4 => \sig_dbeat_cntr_reg__0\(5),
      I5 => sig_last_mmap_dbeat_reg_i_3_n_0,
      O => sig_data2skid_wlast
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
\sig_m_valid_dup_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF57FFFF"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28\,
      I1 => sig_halt_reg,
      I2 => \out\,
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_dqual_reg_full,
      O => sig_m_valid_out_reg
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(35),
      Q => \^sig_next_calc_error_reg\,
      R => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(34),
      Q => sig_next_cmd_cmplt_reg,
      R => sig_clr_dqual_reg
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(33),
      Q => sig_next_sequential_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_next_strt_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(1),
      Q => sig_next_strt_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(2),
      Q => sig_next_strt_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => sig_next_strt_strb_reg(3),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(4),
      Q => sig_next_strt_strb_reg(4),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(5),
      Q => sig_next_strt_strb_reg(5),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      Q => sig_next_strt_strb_reg(6),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => '1',
      Q => sig_next_strt_strb_reg(7),
      R => sig_clr_dqual_reg
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_push_err2wsc,
      O => sig_push_err2wsc_i_1_n_0
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_push_err2wsc_i_1_n_0,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA888A88"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_push_err2wsc,
      I2 => sig_inhibit_rdy_n,
      I3 => \^sig_data2wsc_valid\,
      I4 => FIFO_Full_reg,
      I5 => sig_last_mmap_dbeat,
      O => sig_push_to_wsc_i_1_n_0
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_push_to_wsc_i_1_n_0,
      Q => \^sig_data2wsc_valid\,
      R => '0'
    );
sig_single_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      Q => sig_single_dbeat_reg_n_0,
      R => '0'
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => \sig_strb_reg_out[7]_i_3_n_0\,
      I1 => \sig_strb_reg_out_reg[7]_0\(0),
      I2 => sig_halt_reg,
      I3 => sig_next_strt_strb_reg(0),
      I4 => sig_s_ready_dup_reg,
      I5 => \sig_strb_skid_reg_reg[7]_0\(0),
      O => \sig_strb_reg_out_reg[7]\(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => \sig_strb_reg_out[7]_i_3_n_0\,
      I1 => \sig_strb_reg_out_reg[7]_0\(1),
      I2 => sig_halt_reg,
      I3 => sig_next_strt_strb_reg(1),
      I4 => sig_s_ready_dup_reg,
      I5 => \sig_strb_skid_reg_reg[7]_0\(1),
      O => \sig_strb_reg_out_reg[7]\(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => \sig_strb_reg_out[7]_i_3_n_0\,
      I1 => \sig_strb_reg_out_reg[7]_0\(2),
      I2 => sig_halt_reg,
      I3 => sig_next_strt_strb_reg(2),
      I4 => sig_s_ready_dup_reg,
      I5 => \sig_strb_skid_reg_reg[7]_0\(2),
      O => \sig_strb_reg_out_reg[7]\(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => \sig_strb_reg_out[7]_i_3_n_0\,
      I1 => \sig_strb_reg_out_reg[7]_0\(3),
      I2 => sig_halt_reg,
      I3 => sig_next_strt_strb_reg(3),
      I4 => sig_s_ready_dup_reg,
      I5 => \sig_strb_skid_reg_reg[7]_0\(3),
      O => \sig_strb_reg_out_reg[7]\(3)
    );
\sig_strb_reg_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => \sig_strb_reg_out[7]_i_3_n_0\,
      I1 => \sig_strb_reg_out_reg[7]_0\(4),
      I2 => sig_halt_reg,
      I3 => sig_next_strt_strb_reg(4),
      I4 => sig_s_ready_dup_reg,
      I5 => \sig_strb_skid_reg_reg[7]_0\(4),
      O => \sig_strb_reg_out_reg[7]\(4)
    );
\sig_strb_reg_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => \sig_strb_reg_out[7]_i_3_n_0\,
      I1 => \sig_strb_reg_out_reg[7]_0\(5),
      I2 => sig_halt_reg,
      I3 => sig_next_strt_strb_reg(5),
      I4 => sig_s_ready_dup_reg,
      I5 => \sig_strb_skid_reg_reg[7]_0\(5),
      O => \sig_strb_reg_out_reg[7]\(5)
    );
\sig_strb_reg_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => \sig_strb_reg_out[7]_i_3_n_0\,
      I1 => \sig_strb_reg_out_reg[7]_0\(6),
      I2 => sig_halt_reg,
      I3 => sig_next_strt_strb_reg(6),
      I4 => sig_s_ready_dup_reg,
      I5 => \sig_strb_skid_reg_reg[7]_0\(6),
      O => \sig_strb_reg_out_reg[7]\(6)
    );
\sig_strb_reg_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => \sig_strb_reg_out[7]_i_3_n_0\,
      I1 => \sig_strb_reg_out_reg[7]_0\(7),
      I2 => sig_halt_reg,
      I3 => sig_next_strt_strb_reg(7),
      I4 => sig_s_ready_dup_reg,
      I5 => \sig_strb_skid_reg_reg[7]_0\(7),
      O => \sig_strb_reg_out_reg[7]\(7)
    );
\sig_strb_reg_out[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_halt_reg,
      O => \sig_strb_reg_out[7]_i_3_n_0\
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF011F0"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_single_dbeat_reg_n_0,
      I2 => \sig_strb_reg_out_reg[7]_0\(0),
      I3 => sig_halt_reg,
      I4 => sig_next_strt_strb_reg(0),
      O => \sig_strb_skid_reg_reg[7]\(0)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF011F0"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_single_dbeat_reg_n_0,
      I2 => \sig_strb_reg_out_reg[7]_0\(1),
      I3 => sig_halt_reg,
      I4 => sig_next_strt_strb_reg(1),
      O => \sig_strb_skid_reg_reg[7]\(1)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF011F0"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_single_dbeat_reg_n_0,
      I2 => \sig_strb_reg_out_reg[7]_0\(2),
      I3 => sig_halt_reg,
      I4 => sig_next_strt_strb_reg(2),
      O => \sig_strb_skid_reg_reg[7]\(2)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF011F0"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_single_dbeat_reg_n_0,
      I2 => \sig_strb_reg_out_reg[7]_0\(3),
      I3 => sig_halt_reg,
      I4 => sig_next_strt_strb_reg(3),
      O => \sig_strb_skid_reg_reg[7]\(3)
    );
\sig_strb_skid_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF011F0"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_single_dbeat_reg_n_0,
      I2 => \sig_strb_reg_out_reg[7]_0\(4),
      I3 => sig_halt_reg,
      I4 => sig_next_strt_strb_reg(4),
      O => \sig_strb_skid_reg_reg[7]\(4)
    );
\sig_strb_skid_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF011F0"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_single_dbeat_reg_n_0,
      I2 => \sig_strb_reg_out_reg[7]_0\(5),
      I3 => sig_halt_reg,
      I4 => sig_next_strt_strb_reg(5),
      O => \sig_strb_skid_reg_reg[7]\(5)
    );
\sig_strb_skid_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF011F0"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_single_dbeat_reg_n_0,
      I2 => \sig_strb_reg_out_reg[7]_0\(6),
      I3 => sig_halt_reg,
      I4 => sig_next_strt_strb_reg(6),
      O => \sig_strb_skid_reg_reg[7]\(6)
    );
\sig_strb_skid_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF011F0"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_single_dbeat_reg_n_0,
      I2 => \sig_strb_reg_out_reg[7]_0\(7),
      I3 => sig_halt_reg,
      I4 => sig_next_strt_strb_reg(7),
      O => \sig_strb_skid_reg_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_blk_mem_gen_v8_3_5_synth is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    hold_ff_q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    \sig_user_skid_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_ld_offset : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lsig_0ffset_cntr : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_loaded : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    \gpregsm1.user_valid_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_blk_mem_gen_v8_3_5_synth : entity is "blk_mem_gen_v8_3_5_synth";
end system_axi_vdma_0_0_blk_mem_gen_v8_3_5_synth;

architecture STRUCTURE of system_axi_vdma_0_0_blk_mem_gen_v8_3_5_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.system_axi_vdma_0_0_blk_mem_gen_top
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      DOBDO(1 downto 0) => DOBDO(1 downto 0),
      E(0) => E(0),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\(0) => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      \gpregsm1.user_valid_reg\ => \gpregsm1.user_valid_reg\,
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_loaded => lsig_cmd_loaded,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      \out\(1 downto 0) => \out\(1 downto 0),
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_user_skid_reg_reg[0]\(0) => \sig_user_skid_reg_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_blk_mem_gen_v8_3_5_synth__parameterized0\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    \sig_data_reg_out_reg[65]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_skid_reg_reg[67]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lsig_combined_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_blk_mem_gen_v8_3_5_synth__parameterized0\ : entity is "blk_mem_gen_v8_3_5_synth";
end \system_axi_vdma_0_0_blk_mem_gen_v8_3_5_synth__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_blk_mem_gen_v8_3_5_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\system_axi_vdma_0_0_blk_mem_gen_top__parameterized0\
     port map (
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      lsig_combined_data(63 downto 0) => lsig_combined_data(63 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_full_i_reg(0) => ram_full_i_reg(0),
      sig_data_fifo_data_out(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      \sig_data_reg_out_reg[65]\(1 downto 0) => \sig_data_reg_out_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[65]\(1 downto 0) => \sig_data_skid_reg_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[67]\(3 downto 0) => \sig_data_skid_reg_reg[67]\(3 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_stream_rst => sig_stream_rst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_fifo_generator_top is
  port (
    sig_m_valid_out_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axis_fifo_ainit_nosync_reg : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    hold_ff_q_reg : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_fifo_generator_top : entity is "fifo_generator_top";
end system_axi_vdma_0_0_fifo_generator_top;

architecture STRUCTURE of system_axi_vdma_0_0_fifo_generator_top is
begin
\gbi.bi\: entity work.system_axi_vdma_0_0_fifo_generator_v13_1_3_builtin
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35 downto 0),
      DIN(1 downto 0) => DIN(1 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\,
      fifo_dout(37 downto 0) => fifo_dout(37 downto 0),
      hold_ff_q_reg => hold_ff_q_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => \out\,
      p_28_out => p_28_out,
      s_axis_fifo_ainit_nosync_reg => s_axis_fifo_ainit_nosync_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_fifo_generator_top__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axis_s2mm_tready_i : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ : out STD_LOGIC;
    sig_last_skid_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_fsync_out_m_i : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 35 downto 0 );
    r1_last_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \system_axi_vdma_0_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_fifo_generator_top__parameterized0\ is
begin
\gbi.bi\: entity work.\system_axi_vdma_0_0_fifo_generator_v13_1_3_builtin__parameterized0\
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      DOUT(35 downto 0) => DOUT(35 downto 0),
      E(0) => E(0),
      EMPTY => EMPTY,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      Q(0) => Q(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      r1_last_reg(0) => r1_last_reg(0),
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s2mm_fsync_out_m_i => s2mm_fsync_out_m_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_i => s_axis_s2mm_tready_i,
      s_valid0 => s_valid0,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0),
      sig_reset_reg => sig_reset_reg,
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      \state_reg[1]\ => \state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_fifo_generator_top__parameterized2\ is
  port (
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[2]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_byte_cntr_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_xfer_len_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_burst_dbeat_cntr_reg[2]_0\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[1]\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \storage_data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_data_reg_out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_dre2ibtt_eop : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_burst_dbeat_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_strb_reg_out_reg[2]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[2]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[0]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[3]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]_0\ : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[2]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \system_axi_vdma_0_0_fifo_generator_top__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\system_axi_vdma_0_0_fifo_generator_ramfifo__parameterized0\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      \FSM_sequential_sig_csm_state_reg[0]\ => \FSM_sequential_sig_csm_state_reg[0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(31 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(31 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      \INFERRED_GEN.cnt_i_reg[4]\(0) => \INFERRED_GEN.cnt_i_reg[4]\(0),
      O(3 downto 0) => O(3 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      \gpr1.dout_i_reg[3]\(3 downto 0) => \gpr1.dout_i_reg[3]\(3 downto 0),
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_32_out => p_32_out,
      ram_full_i_reg => ram_full_i_reg,
      sig_burst_dbeat_cntr(2 downto 0) => sig_burst_dbeat_cntr(2 downto 0),
      \sig_burst_dbeat_cntr_reg[0]\ => \sig_burst_dbeat_cntr_reg[0]\,
      \sig_burst_dbeat_cntr_reg[1]\ => \sig_burst_dbeat_cntr_reg[1]\,
      \sig_burst_dbeat_cntr_reg[2]\ => \sig_burst_dbeat_cntr_reg[2]\,
      \sig_burst_dbeat_cntr_reg[2]_0\ => \sig_burst_dbeat_cntr_reg[2]_0\,
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]\,
      \sig_byte_cntr_reg[2]\ => \sig_byte_cntr_reg[2]\,
      \sig_byte_cntr_reg[6]\(5 downto 0) => \sig_byte_cntr_reg[6]\(5 downto 0),
      \sig_child_addr_cntr_lsh_reg[11]\(0) => \sig_child_addr_cntr_lsh_reg[11]\(0),
      \sig_child_addr_cntr_lsh_reg[1]\ => \sig_child_addr_cntr_lsh_reg[1]\,
      \sig_child_addr_cntr_lsh_reg[2]\ => \sig_child_addr_cntr_lsh_reg[2]\,
      \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      \sig_child_addr_reg_reg[7]\(3 downto 0) => \sig_child_addr_reg_reg[7]\(3 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      \sig_data_reg_out_reg[31]\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      \sig_strb_reg_out_reg[0]\ => \sig_strb_reg_out_reg[0]\,
      \sig_strb_reg_out_reg[1]\ => \sig_strb_reg_out_reg[1]\,
      \sig_strb_reg_out_reg[1]_0\ => \sig_strb_reg_out_reg[1]_0\,
      \sig_strb_reg_out_reg[2]\ => \sig_strb_reg_out_reg[2]\,
      \sig_strb_reg_out_reg[2]_0\ => \sig_strb_reg_out_reg[2]_0\,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => \sig_strb_reg_out_reg[3]\(3 downto 0),
      \sig_strb_reg_out_reg[3]_0\ => \sig_strb_reg_out_reg[3]_0\,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      sig_xfer_is_seq_reg_reg_0(8 downto 0) => sig_xfer_is_seq_reg_reg_0(8 downto 0),
      \sig_xfer_len_reg_reg[3]\(1 downto 0) => \sig_xfer_len_reg_reg[3]\(1 downto 0),
      \storage_data_reg[3]\(3 downto 0) => \storage_data_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_s2mm_realign is
  port (
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[3]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_sf_strt_addr_offset : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    lsig_first_dbeat : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_eop : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_eop_halt_xfer : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tlast : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_byte_cntr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[0]_1\ : out STD_LOGIC;
    \sig_byte_cntr_reg[0]_2\ : out STD_LOGIC;
    \sig_byte_cntr_reg[2]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[2]_0\ : out STD_LOGIC;
    \sig_byte_cntr_reg[6]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[2]_1\ : out STD_LOGIC;
    sig_init_done_reg : out STD_LOGIC;
    sig_init_done_reg_0 : out STD_LOGIC;
    sig_init_done_reg_1 : out STD_LOGIC;
    sig_init_done_reg_2 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 35 downto 0 );
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    EMPTY : in STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    sig_clr_dbc_reg_reg : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_s2mm_realign : entity is "axi_datamover_s2mm_realign";
end system_axi_vdma_0_0_axi_datamover_s2mm_realign;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_s2mm_realign is
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_98\ : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_22 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_29 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_30 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_31 : STD_LOGIC;
  signal lsig_cmd_fetch_pause : STD_LOGIC;
  signal \^lsig_first_dbeat\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 26 downto 6 );
  signal sig_cmdcntl_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_cmdcntl_sm_state : signal is "yes";
  signal sig_cmdcntl_sm_state_ns18_out : STD_LOGIC;
  signal sig_need_cmd_flush : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \^sig_sf_strt_addr_offset\ : STD_LOGIC;
  signal sig_sm_ld_dre_cmd : STD_LOGIC;
  signal sig_sm_ld_dre_cmd_ns : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo_i_2_n_0 : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo_ns : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : label is "yes";
begin
  lsig_first_dbeat <= \^lsig_first_dbeat\;
  sig_sf_strt_addr_offset <= \^sig_sf_strt_addr_offset\;
\FSM_sequential_sig_cmdcntl_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_31,
      Q => sig_cmdcntl_sm_state(0),
      R => sig_stream_rst
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_30,
      Q => sig_cmdcntl_sm_state(1),
      R => sig_stream_rst
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_29,
      Q => sig_cmdcntl_sm_state(2),
      R => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_22,
      Q => lsig_cmd_fetch_pause,
      R => '0'
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_98\,
      Q => sig_need_cmd_flush,
      R => '0'
    );
\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\: entity work.system_axi_vdma_0_0_axi_datamover_s2mm_scatter
     port map (
      D(1 downto 0) => D(1 downto 0),
      DI(0) => DI(0),
      DOUT(35 downto 0) => DOUT(35 downto 0),
      EMPTY => EMPTY,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_98\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(31 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(31 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(31 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(31 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ => \^lsig_first_dbeat\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(1 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(3 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0\(3 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0\(3 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(3 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => sig_rd_empty,
      Q(0) => Q(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      p_7_out => p_7_out,
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[0]\(3 downto 0) => \sig_byte_cntr_reg[0]\(3 downto 0),
      \sig_byte_cntr_reg[0]_0\(0) => \sig_byte_cntr_reg[0]_0\(0),
      \sig_byte_cntr_reg[0]_1\ => \sig_byte_cntr_reg[0]_1\,
      \sig_byte_cntr_reg[0]_2\ => \sig_byte_cntr_reg[0]_2\,
      \sig_byte_cntr_reg[2]\ => \sig_byte_cntr_reg[2]\,
      \sig_byte_cntr_reg[2]_0\ => \sig_byte_cntr_reg[2]_0\,
      \sig_byte_cntr_reg[2]_1\ => \sig_byte_cntr_reg[2]_1\,
      \sig_byte_cntr_reg[6]\ => \sig_byte_cntr_reg[6]\,
      sig_clr_dbc_reg_reg => sig_clr_dbc_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_cmdcntl_sm_state_ns18_out => sig_cmdcntl_sm_state_ns18_out,
      sig_dre2ibtt_eop_reg_reg => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_dre2ibtt_tlast_reg_reg => sig_eop_halt_xfer,
      sig_init_reg => sig_init_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      \sig_mssa_index_reg_out_reg[1]\ => \sig_mssa_index_reg_out_reg[1]\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_realign_eof_reg_reg(16) => sig_cmd_fifo_data_out(23),
      sig_realign_eof_reg_reg(15 downto 0) => sig_cmd_fifo_data_out(21 downto 6),
      sig_s_ready_out_reg(0) => sig_s_ready_out_reg(0),
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg_0,
      sig_sf_strt_addr_offset => \^sig_sf_strt_addr_offset\,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      \sig_strb_reg_out_reg[3]\ => \sig_strb_reg_out_reg[3]\,
      sig_stream_rst => sig_stream_rst
    );
\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_dre_cmd,
      D => sig_cmd_fifo_data_out(26),
      Q => \^sig_sf_strt_addr_offset\,
      R => sig_stream_rst
    );
I_DRE_CNTL_FIFO: entity work.\system_axi_vdma_0_0_axi_datamover_fifo__parameterized7\
     port map (
      D(2) => I_DRE_CNTL_FIFO_n_29,
      D(1) => I_DRE_CNTL_FIFO_n_30,
      D(0) => I_DRE_CNTL_FIFO_n_31,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ => sig_sm_pop_cmd_fifo_i_2_n_0,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0) => sig_cmdcntl_sm_state(2 downto 0),
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => I_DRE_CNTL_FIFO_n_22,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => sig_inhibit_rdy_n,
      Q(0) => sig_rd_empty,
      \in\(19 downto 0) => \in\(19 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_first_dbeat => \^lsig_first_dbeat\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(17) => sig_cmd_fifo_data_out(26),
      \out\(16) => sig_cmd_fifo_data_out(23),
      \out\(15 downto 0) => sig_cmd_fifo_data_out(21 downto 6),
      p_7_out => p_7_out,
      p_9_out_0 => p_9_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmdcntl_sm_state_ns18_out => sig_cmdcntl_sm_state_ns18_out,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_reg_0 => sig_init_reg2,
      sig_init_done_reg_1 => sig_init_done_reg,
      sig_init_done_reg_2 => sig_init_done_reg_0,
      sig_init_done_reg_3 => sig_init_done_reg_1,
      sig_init_done_reg_4 => sig_init_done_reg_2,
      sig_init_reg => sig_init_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
sig_sm_ld_dre_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_ld_dre_cmd_ns,
      Q => sig_sm_ld_dre_cmd,
      R => sig_stream_rst
    );
sig_sm_pop_cmd_fifo_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_cmdcntl_sm_state(0),
      I1 => sig_cmdcntl_sm_state(2),
      O => sig_sm_pop_cmd_fifo_i_2_n_0
    );
sig_sm_pop_cmd_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_pop_cmd_fifo_ns,
      Q => sig_sm_pop_cmd_fifo,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_blk_mem_gen_v8_3_5 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    hold_ff_q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    \sig_user_skid_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_ld_offset : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lsig_0ffset_cntr : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_loaded : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    \gpregsm1.user_valid_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_blk_mem_gen_v8_3_5 : entity is "blk_mem_gen_v8_3_5";
end system_axi_vdma_0_0_blk_mem_gen_v8_3_5;

architecture STRUCTURE of system_axi_vdma_0_0_blk_mem_gen_v8_3_5 is
begin
inst_blk_mem_gen: entity work.system_axi_vdma_0_0_blk_mem_gen_v8_3_5_synth
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      DOBDO(1 downto 0) => DOBDO(1 downto 0),
      E(0) => E(0),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\(0) => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      \gpregsm1.user_valid_reg\ => \gpregsm1.user_valid_reg\,
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_loaded => lsig_cmd_loaded,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      \out\(1 downto 0) => \out\(1 downto 0),
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_user_skid_reg_reg[0]\(0) => \sig_user_skid_reg_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_blk_mem_gen_v8_3_5__parameterized1\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    \sig_data_reg_out_reg[65]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_skid_reg_reg[67]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lsig_combined_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_blk_mem_gen_v8_3_5__parameterized1\ : entity is "blk_mem_gen_v8_3_5";
end \system_axi_vdma_0_0_blk_mem_gen_v8_3_5__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_blk_mem_gen_v8_3_5__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\system_axi_vdma_0_0_blk_mem_gen_v8_3_5_synth__parameterized0\
     port map (
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      lsig_combined_data(63 downto 0) => lsig_combined_data(63 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_full_i_reg(0) => ram_full_i_reg(0),
      sig_data_fifo_data_out(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      \sig_data_reg_out_reg[65]\(1 downto 0) => \sig_data_reg_out_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[65]\(1 downto 0) => \sig_data_skid_reg_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[67]\(3 downto 0) => \sig_data_skid_reg_reg[67]\(3 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_stream_rst => sig_stream_rst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_fifo_generator_v13_1_3_synth is
  port (
    sig_m_valid_out_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axis_fifo_ainit_nosync_reg : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    hold_ff_q_reg : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_fifo_generator_v13_1_3_synth : entity is "fifo_generator_v13_1_3_synth";
end system_axi_vdma_0_0_fifo_generator_v13_1_3_synth;

architecture STRUCTURE of system_axi_vdma_0_0_fifo_generator_v13_1_3_synth is
begin
\gconvfifo.rf\: entity work.system_axi_vdma_0_0_fifo_generator_top
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35 downto 0),
      DIN(1 downto 0) => DIN(1 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\,
      fifo_dout(37 downto 0) => fifo_dout(37 downto 0),
      hold_ff_q_reg => hold_ff_q_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => \out\,
      p_28_out => p_28_out,
      s_axis_fifo_ainit_nosync_reg => s_axis_fifo_ainit_nosync_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axis_s2mm_tready_i : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ : out STD_LOGIC;
    sig_last_skid_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_fsync_out_m_i : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 35 downto 0 );
    r1_last_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized0\ : entity is "fifo_generator_v13_1_3_synth";
end \system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\system_axi_vdma_0_0_fifo_generator_top__parameterized0\
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      DOUT(35 downto 0) => DOUT(35 downto 0),
      E(0) => E(0),
      EMPTY => EMPTY,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      Q(0) => Q(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      r1_last_reg(0) => r1_last_reg(0),
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s2mm_fsync_out_m_i => s2mm_fsync_out_m_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_i => s_axis_s2mm_tready_i,
      s_valid0 => s_valid0,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0),
      sig_reset_reg => sig_reset_reg,
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      \state_reg[1]\ => \state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized2\ is
  port (
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[2]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_byte_cntr_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_xfer_len_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_burst_dbeat_cntr_reg[2]_0\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[1]\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \storage_data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_data_reg_out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_dre2ibtt_eop : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_burst_dbeat_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_strb_reg_out_reg[2]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[2]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[0]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[3]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]_0\ : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[2]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized2\ : entity is "fifo_generator_v13_1_3_synth";
end \system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized2\ is
begin
\gconvfifo.rf\: entity work.\system_axi_vdma_0_0_fifo_generator_top__parameterized2\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      \FSM_sequential_sig_csm_state_reg[0]\ => \FSM_sequential_sig_csm_state_reg[0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(31 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(31 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      \INFERRED_GEN.cnt_i_reg[4]\(0) => \INFERRED_GEN.cnt_i_reg[4]\(0),
      O(3 downto 0) => O(3 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      \gpr1.dout_i_reg[3]\(3 downto 0) => \gpr1.dout_i_reg[3]\(3 downto 0),
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_32_out => p_32_out,
      ram_full_i_reg => ram_full_i_reg,
      sig_burst_dbeat_cntr(2 downto 0) => sig_burst_dbeat_cntr(2 downto 0),
      \sig_burst_dbeat_cntr_reg[0]\ => \sig_burst_dbeat_cntr_reg[0]\,
      \sig_burst_dbeat_cntr_reg[1]\ => \sig_burst_dbeat_cntr_reg[1]\,
      \sig_burst_dbeat_cntr_reg[2]\ => \sig_burst_dbeat_cntr_reg[2]\,
      \sig_burst_dbeat_cntr_reg[2]_0\ => \sig_burst_dbeat_cntr_reg[2]_0\,
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]\,
      \sig_byte_cntr_reg[2]\ => \sig_byte_cntr_reg[2]\,
      \sig_byte_cntr_reg[6]\(5 downto 0) => \sig_byte_cntr_reg[6]\(5 downto 0),
      \sig_child_addr_cntr_lsh_reg[11]\(0) => \sig_child_addr_cntr_lsh_reg[11]\(0),
      \sig_child_addr_cntr_lsh_reg[1]\ => \sig_child_addr_cntr_lsh_reg[1]\,
      \sig_child_addr_cntr_lsh_reg[2]\ => \sig_child_addr_cntr_lsh_reg[2]\,
      \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      \sig_child_addr_reg_reg[7]\(3 downto 0) => \sig_child_addr_reg_reg[7]\(3 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      \sig_data_reg_out_reg[31]\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      \sig_strb_reg_out_reg[0]\ => \sig_strb_reg_out_reg[0]\,
      \sig_strb_reg_out_reg[1]\ => \sig_strb_reg_out_reg[1]\,
      \sig_strb_reg_out_reg[1]_0\ => \sig_strb_reg_out_reg[1]_0\,
      \sig_strb_reg_out_reg[2]\ => \sig_strb_reg_out_reg[2]\,
      \sig_strb_reg_out_reg[2]_0\ => \sig_strb_reg_out_reg[2]_0\,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => \sig_strb_reg_out_reg[3]\(3 downto 0),
      \sig_strb_reg_out_reg[3]_0\ => \sig_strb_reg_out_reg[3]_0\,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      sig_xfer_is_seq_reg_reg_0(8 downto 0) => sig_xfer_is_seq_reg_reg_0(8 downto 0),
      \sig_xfer_len_reg_reg[3]\(1 downto 0) => \sig_xfer_len_reg_reg[3]\(1 downto 0),
      \storage_data_reg[3]\(3 downto 0) => \storage_data_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_fifo_generator_v13_1_3 is
  port (
    sig_m_valid_out_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axis_fifo_ainit_nosync_reg : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    hold_ff_q_reg : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_fifo_generator_v13_1_3 : entity is "fifo_generator_v13_1_3";
end system_axi_vdma_0_0_fifo_generator_v13_1_3;

architecture STRUCTURE of system_axi_vdma_0_0_fifo_generator_v13_1_3 is
begin
inst_fifo_gen: entity work.system_axi_vdma_0_0_fifo_generator_v13_1_3_synth
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35 downto 0),
      DIN(1 downto 0) => DIN(1 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\,
      fifo_dout(37 downto 0) => fifo_dout(37 downto 0),
      hold_ff_q_reg => hold_ff_q_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => \out\,
      p_28_out => p_28_out,
      s_axis_fifo_ainit_nosync_reg => s_axis_fifo_ainit_nosync_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axis_s2mm_tready_i : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ : out STD_LOGIC;
    sig_last_skid_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_fsync_out_m_i : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 35 downto 0 );
    r1_last_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized0\ : entity is "fifo_generator_v13_1_3";
end \system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized0\ is
begin
inst_fifo_gen: entity work.\system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized0\
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      DOUT(35 downto 0) => DOUT(35 downto 0),
      E(0) => E(0),
      EMPTY => EMPTY,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      Q(0) => Q(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      r1_last_reg(0) => r1_last_reg(0),
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s2mm_fsync_out_m_i => s2mm_fsync_out_m_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_i => s_axis_s2mm_tready_i,
      s_valid0 => s_valid0,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0),
      sig_reset_reg => sig_reset_reg,
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      \state_reg[1]\ => \state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized2\ is
  port (
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[2]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_byte_cntr_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_xfer_len_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_burst_dbeat_cntr_reg[2]_0\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[1]\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \storage_data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_data_reg_out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_dre2ibtt_eop : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_burst_dbeat_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_strb_reg_out_reg[2]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[2]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[0]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[3]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]_0\ : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[2]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized2\ : entity is "fifo_generator_v13_1_3";
end \system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized2\ is
begin
inst_fifo_gen: entity work.\system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized2\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      \FSM_sequential_sig_csm_state_reg[0]\ => \FSM_sequential_sig_csm_state_reg[0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(31 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(31 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      \INFERRED_GEN.cnt_i_reg[4]\(0) => \INFERRED_GEN.cnt_i_reg[4]\(0),
      O(3 downto 0) => O(3 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      \gpr1.dout_i_reg[3]\(3 downto 0) => \gpr1.dout_i_reg[3]\(3 downto 0),
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_32_out => p_32_out,
      ram_full_i_reg => ram_full_i_reg,
      sig_burst_dbeat_cntr(2 downto 0) => sig_burst_dbeat_cntr(2 downto 0),
      \sig_burst_dbeat_cntr_reg[0]\ => \sig_burst_dbeat_cntr_reg[0]\,
      \sig_burst_dbeat_cntr_reg[1]\ => \sig_burst_dbeat_cntr_reg[1]\,
      \sig_burst_dbeat_cntr_reg[2]\ => \sig_burst_dbeat_cntr_reg[2]\,
      \sig_burst_dbeat_cntr_reg[2]_0\ => \sig_burst_dbeat_cntr_reg[2]_0\,
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]\,
      \sig_byte_cntr_reg[2]\ => \sig_byte_cntr_reg[2]\,
      \sig_byte_cntr_reg[6]\(5 downto 0) => \sig_byte_cntr_reg[6]\(5 downto 0),
      \sig_child_addr_cntr_lsh_reg[11]\(0) => \sig_child_addr_cntr_lsh_reg[11]\(0),
      \sig_child_addr_cntr_lsh_reg[1]\ => \sig_child_addr_cntr_lsh_reg[1]\,
      \sig_child_addr_cntr_lsh_reg[2]\ => \sig_child_addr_cntr_lsh_reg[2]\,
      \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      \sig_child_addr_reg_reg[7]\(3 downto 0) => \sig_child_addr_reg_reg[7]\(3 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      \sig_data_reg_out_reg[31]\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      \sig_strb_reg_out_reg[0]\ => \sig_strb_reg_out_reg[0]\,
      \sig_strb_reg_out_reg[1]\ => \sig_strb_reg_out_reg[1]\,
      \sig_strb_reg_out_reg[1]_0\ => \sig_strb_reg_out_reg[1]_0\,
      \sig_strb_reg_out_reg[2]\ => \sig_strb_reg_out_reg[2]\,
      \sig_strb_reg_out_reg[2]_0\ => \sig_strb_reg_out_reg[2]_0\,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => \sig_strb_reg_out_reg[3]\(3 downto 0),
      \sig_strb_reg_out_reg[3]_0\ => \sig_strb_reg_out_reg[3]_0\,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      sig_xfer_is_seq_reg_reg_0(8 downto 0) => sig_xfer_is_seq_reg_reg_0(8 downto 0),
      \sig_xfer_len_reg_reg[3]\(1 downto 0) => \sig_xfer_len_reg_reg[3]\(1 downto 0),
      \storage_data_reg[3]\(3 downto 0) => \storage_data_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_memory is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    hold_ff_q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    \sig_user_skid_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_ld_offset : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lsig_0ffset_cntr : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_loaded : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    \gpregsm1.user_valid_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_memory : entity is "memory";
end system_axi_vdma_0_0_memory;

architecture STRUCTURE of system_axi_vdma_0_0_memory is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.system_axi_vdma_0_0_blk_mem_gen_v8_3_5
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      DOBDO(1 downto 0) => DOBDO(1 downto 0),
      E(0) => E(0),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\(0) => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      \gpregsm1.user_valid_reg\ => \gpregsm1.user_valid_reg\,
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_loaded => lsig_cmd_loaded,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      \out\(1 downto 0) => \out\(1 downto 0),
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_user_skid_reg_reg[0]\(0) => \sig_user_skid_reg_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_memory__parameterized1\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    \sig_data_reg_out_reg[65]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_skid_reg_reg[67]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lsig_combined_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_memory__parameterized1\ : entity is "memory";
end \system_axi_vdma_0_0_memory__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_memory__parameterized1\ is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.\system_axi_vdma_0_0_blk_mem_gen_v8_3_5__parameterized1\
     port map (
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      lsig_combined_data(63 downto 0) => lsig_combined_data(63 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_full_i_reg(0) => ram_full_i_reg(0),
      sig_data_fifo_data_out(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      \sig_data_reg_out_reg[65]\(1 downto 0) => \sig_data_reg_out_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[65]\(1 downto 0) => \sig_data_skid_reg_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[67]\(3 downto 0) => \sig_data_skid_reg_reg[67]\(3 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_stream_rst => sig_stream_rst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_afifo_builtin is
  port (
    sig_m_valid_out_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axis_fifo_ainit_nosync_reg : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    hold_ff_q_reg : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_afifo_builtin : entity is "axi_vdma_afifo_builtin";
end system_axi_vdma_0_0_axi_vdma_afifo_builtin;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_afifo_builtin is
begin
fg_builtin_fifo_inst: entity work.system_axi_vdma_0_0_fifo_generator_v13_1_3
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35 downto 0),
      DIN(1 downto 0) => DIN(1 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\,
      fifo_dout(37 downto 0) => fifo_dout(37 downto 0),
      hold_ff_q_reg => hold_ff_q_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => \out\,
      p_28_out => p_28_out,
      s_axis_fifo_ainit_nosync_reg => s_axis_fifo_ainit_nosync_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_vdma_afifo_builtin__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axis_s2mm_tready_i : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ : out STD_LOGIC;
    sig_last_skid_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_fsync_out_m_i : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 35 downto 0 );
    r1_last_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_vdma_afifo_builtin__parameterized0\ : entity is "axi_vdma_afifo_builtin";
end \system_axi_vdma_0_0_axi_vdma_afifo_builtin__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_vdma_afifo_builtin__parameterized0\ is
begin
fg_builtin_fifo_inst: entity work.\system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized0\
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      DOUT(35 downto 0) => DOUT(35 downto 0),
      E(0) => E(0),
      EMPTY => EMPTY,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      Q(0) => Q(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      r1_last_reg(0) => r1_last_reg(0),
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s2mm_fsync_out_m_i => s2mm_fsync_out_m_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_i => s_axis_s2mm_tready_i,
      s_valid0 => s_valid0,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0),
      sig_reset_reg => sig_reset_reg,
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      \state_reg[1]\ => \state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_sync_fifo_fg__parameterized0\ is
  port (
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[2]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_byte_cntr_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_xfer_len_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_burst_dbeat_cntr_reg[2]_0\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[1]\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \storage_data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_data_reg_out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_dre2ibtt_eop : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_burst_dbeat_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_strb_reg_out_reg[2]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[2]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[0]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[3]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]_0\ : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[2]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_sync_fifo_fg__parameterized0\ : entity is "sync_fifo_fg";
end \system_axi_vdma_0_0_sync_fifo_fg__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_sync_fifo_fg__parameterized0\ is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.\system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized2\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      \FSM_sequential_sig_csm_state_reg[0]\ => \FSM_sequential_sig_csm_state_reg[0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(31 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(31 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      \INFERRED_GEN.cnt_i_reg[4]\(0) => \INFERRED_GEN.cnt_i_reg[4]\(0),
      O(3 downto 0) => O(3 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      \gpr1.dout_i_reg[3]\(3 downto 0) => \gpr1.dout_i_reg[3]\(3 downto 0),
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_32_out => p_32_out,
      ram_full_i_reg => ram_full_i_reg,
      sig_burst_dbeat_cntr(2 downto 0) => sig_burst_dbeat_cntr(2 downto 0),
      \sig_burst_dbeat_cntr_reg[0]\ => \sig_burst_dbeat_cntr_reg[0]\,
      \sig_burst_dbeat_cntr_reg[1]\ => \sig_burst_dbeat_cntr_reg[1]\,
      \sig_burst_dbeat_cntr_reg[2]\ => \sig_burst_dbeat_cntr_reg[2]\,
      \sig_burst_dbeat_cntr_reg[2]_0\ => \sig_burst_dbeat_cntr_reg[2]_0\,
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]\,
      \sig_byte_cntr_reg[2]\ => \sig_byte_cntr_reg[2]\,
      \sig_byte_cntr_reg[6]\(5 downto 0) => \sig_byte_cntr_reg[6]\(5 downto 0),
      \sig_child_addr_cntr_lsh_reg[11]\(0) => \sig_child_addr_cntr_lsh_reg[11]\(0),
      \sig_child_addr_cntr_lsh_reg[1]\ => \sig_child_addr_cntr_lsh_reg[1]\,
      \sig_child_addr_cntr_lsh_reg[2]\ => \sig_child_addr_cntr_lsh_reg[2]\,
      \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      \sig_child_addr_reg_reg[7]\(3 downto 0) => \sig_child_addr_reg_reg[7]\(3 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      \sig_data_reg_out_reg[31]\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      \sig_strb_reg_out_reg[0]\ => \sig_strb_reg_out_reg[0]\,
      \sig_strb_reg_out_reg[1]\ => \sig_strb_reg_out_reg[1]\,
      \sig_strb_reg_out_reg[1]_0\ => \sig_strb_reg_out_reg[1]_0\,
      \sig_strb_reg_out_reg[2]\ => \sig_strb_reg_out_reg[2]\,
      \sig_strb_reg_out_reg[2]_0\ => \sig_strb_reg_out_reg[2]_0\,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => \sig_strb_reg_out_reg[3]\(3 downto 0),
      \sig_strb_reg_out_reg[3]_0\ => \sig_strb_reg_out_reg[3]_0\,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      sig_xfer_is_seq_reg_reg_0(8 downto 0) => sig_xfer_is_seq_reg_reg_0(8 downto 0),
      \sig_xfer_len_reg_reg[3]\(1 downto 0) => \sig_xfer_len_reg_reg[3]\(1 downto 0),
      \storage_data_reg[3]\(3 downto 0) => \storage_data_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_fifo_generator_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    \gc1.count_reg[6]\ : out STD_LOGIC;
    \sig_user_skid_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_ld_offset : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_loaded : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \sig_token_cntr_reg[4]\ : in STD_LOGIC;
    \sig_token_cntr_reg[3]\ : in STD_LOGIC;
    \sig_token_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end system_axi_vdma_0_0_fifo_generator_ramfifo;

architecture STRUCTURE of system_axi_vdma_0_0_fifo_generator_ramfifo is
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_5\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 73 downto 68 );
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\;
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.system_axi_vdma_0_0_rd_logic_30
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \gntv_or_sync_fifo.gl0.rd_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(6 downto 0) => p_0_out(6 downto 0),
      DOBDO(1) => sig_data_fifo_data_out(73),
      DOBDO(0) => sig_data_fifo_data_out(68),
      E(0) => \gc1.count_reg[6]\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \gntv_or_sync_fifo.mem_n_4\,
      Q(2 downto 0) => rd_pntr_plus1(6 downto 4),
      SR(0) => SR(0),
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_2\,
      \gcc0.gc0.count_d1_reg[6]\(6 downto 0) => p_11_out(6 downto 0),
      \gcc0.gc0.count_reg[6]\(6 downto 0) => p_12_out(6 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gntv_or_sync_fifo.mem_n_5\,
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => \gntv_or_sync_fifo.gl0.rd_n_2\,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_loaded => lsig_cmd_loaded,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      ram_full_fb_i_reg => \^out\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_6\,
      ram_full_i_reg_0 => ram_full_i_reg,
      ram_full_i_reg_1(0) => E(0),
      ram_full_i_reg_2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\,
      ram_full_i_reg_3(0) => ram_full_i_reg_0(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      \sig_token_cntr_reg[2]\(2 downto 0) => \sig_token_cntr_reg[2]\(2 downto 0),
      \sig_token_cntr_reg[3]\ => \sig_token_cntr_reg[3]\,
      \sig_token_cntr_reg[4]\ => \sig_token_cntr_reg[4]\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.system_axi_vdma_0_0_wr_logic_31
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\,
      E(0) => E(0),
      Q(6 downto 0) => p_11_out(6 downto 0),
      SR(0) => SR(0),
      \gc1.count_d1_reg[6]\(2 downto 0) => rd_pntr_plus1(6 downto 4),
      \gcc0.gc0.count_d1_reg[6]\(6 downto 0) => p_12_out(6 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \^out\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \gntv_or_sync_fifo.gl0.rd_n_6\
    );
\gntv_or_sync_fifo.mem\: entity work.system_axi_vdma_0_0_memory
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \gntv_or_sync_fifo.mem_n_5\,
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      DOBDO(1) => sig_data_fifo_data_out(73),
      DOBDO(0) => sig_data_fifo_data_out(68),
      E(0) => E(0),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\(0) => Q(0),
      Q(6 downto 0) => p_11_out(6 downto 0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[6]\(6 downto 0) => p_0_out(6 downto 0),
      \gpregsm1.user_valid_reg\ => \gntv_or_sync_fifo.gl0.rd_n_2\,
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => \gntv_or_sync_fifo.mem_n_4\,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_loaded => lsig_cmd_loaded,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \gntv_or_sync_fifo.gl0.rd_n_5\,
      \sig_user_skid_reg_reg[0]\(0) => \sig_user_skid_reg_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_fifo_generator_ramfifo__parameterized1\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    \out\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_reg_out_reg[65]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_skid_reg_reg[67]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    lsig_combined_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lsig_first_dbeat : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    hold_ff_q_reg_0 : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \system_axi_vdma_0_0_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_fifo_generator_ramfifo__parameterized1\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_4\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal p_17_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_ram_rd_en : STD_LOGIC;
  signal tmp_ram_regout_en : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.system_axi_vdma_0_0_rd_logic
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(6 downto 0) => p_0_out(6 downto 0),
      E(0) => p_17_out,
      Q(2) => rd_pntr_plus1(3),
      Q(1 downto 0) => rd_pntr_plus1(1 downto 0),
      \gcc0.gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_4\,
      \gcc0.gc0.count_d1_reg[6]\(6 downto 0) => p_11_out(6 downto 0),
      \gcc0.gc0.count_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gcc0.gc0.count_reg[6]\(3 downto 2) => p_12_out(6 downto 5),
      \gcc0.gc0.count_reg[6]\(1 downto 0) => p_12_out(3 downto 2),
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_3\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stream_rst => sig_stream_rst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.system_axi_vdma_0_0_wr_logic
     port map (
      E(0) => E(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      Q(6 downto 0) => p_11_out(6 downto 0),
      \gc1.count_d1_reg[3]\(2) => rd_pntr_plus1(3),
      \gc1.count_d1_reg[3]\(1 downto 0) => rd_pntr_plus1(1 downto 0),
      \gc1.count_d2_reg[4]\(2) => p_0_out(4),
      \gc1.count_d2_reg[4]\(1 downto 0) => p_0_out(1 downto 0),
      \gcc0.gc0.count_d1_reg[6]\(3 downto 2) => p_12_out(6 downto 5),
      \gcc0.gc0.count_d1_reg[6]\(1 downto 0) => p_12_out(3 downto 2),
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \gcc0.gc0.count_reg[0]_0\(0) => p_17_out,
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_4\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \gntv_or_sync_fifo.gl0.rd_n_3\,
      sig_stream_rst => sig_stream_rst
    );
\gntv_or_sync_fifo.mem\: entity work.\system_axi_vdma_0_0_memory__parameterized1\
     port map (
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      Q(6 downto 0) => p_11_out(6 downto 0),
      \gc1.count_d2_reg[6]\(6 downto 0) => p_0_out(6 downto 0),
      lsig_combined_data(63 downto 0) => lsig_combined_data(63 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_full_i_reg(0) => p_17_out,
      sig_data_fifo_data_out(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      \sig_data_reg_out_reg[65]\(1 downto 0) => \sig_data_reg_out_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[65]\(1 downto 0) => \sig_data_skid_reg_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[67]\(3 downto 0) => \sig_data_skid_reg_reg[67]\(3 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_stream_rst => sig_stream_rst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized0\ is
  port (
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[2]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_byte_cntr_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_xfer_len_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_burst_dbeat_cntr_reg[2]_0\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[1]\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \storage_data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_data_reg_out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_dre2ibtt_eop : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_burst_dbeat_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_strb_reg_out_reg[2]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[2]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[0]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[3]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]_0\ : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[2]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized0\ : entity is "axi_datamover_sfifo_autord";
end \system_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized0\ is
  signal \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_3\ : STD_LOGIC;
  signal hold_ff_q : STD_LOGIC;
begin
\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\system_axi_vdma_0_0_sync_fifo_fg__parameterized0\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => \gcc0.gc0.count_d1_reg[3]\(0),
      \FSM_sequential_sig_csm_state_reg[0]\ => \FSM_sequential_sig_csm_state_reg[0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(31 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(31 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      \INFERRED_GEN.cnt_i_reg[4]\(0) => \INFERRED_GEN.cnt_i_reg[4]\(0),
      O(3 downto 0) => O(3 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => SR(0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      \gpr1.dout_i_reg[3]\(3 downto 0) => \gpr1.dout_i_reg[3]\(3 downto 0),
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_3\,
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_32_out => p_32_out,
      ram_full_i_reg => ram_full_i_reg,
      sig_burst_dbeat_cntr(2 downto 0) => sig_burst_dbeat_cntr(2 downto 0),
      \sig_burst_dbeat_cntr_reg[0]\ => \sig_burst_dbeat_cntr_reg[0]\,
      \sig_burst_dbeat_cntr_reg[1]\ => \sig_burst_dbeat_cntr_reg[1]\,
      \sig_burst_dbeat_cntr_reg[2]\ => \sig_burst_dbeat_cntr_reg[2]\,
      \sig_burst_dbeat_cntr_reg[2]_0\ => \sig_burst_dbeat_cntr_reg[2]_0\,
      \sig_byte_cntr_reg[0]\ => E(0),
      \sig_byte_cntr_reg[2]\ => \sig_byte_cntr_reg[2]\,
      \sig_byte_cntr_reg[6]\(5 downto 0) => \sig_byte_cntr_reg[6]\(5 downto 0),
      \sig_child_addr_cntr_lsh_reg[11]\(0) => \sig_child_addr_cntr_lsh_reg[11]\(0),
      \sig_child_addr_cntr_lsh_reg[1]\ => \sig_child_addr_cntr_lsh_reg[1]\,
      \sig_child_addr_cntr_lsh_reg[2]\ => \sig_child_addr_cntr_lsh_reg[2]\,
      \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      \sig_child_addr_reg_reg[7]\(3 downto 0) => \sig_child_addr_reg_reg[7]\(3 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      \sig_data_reg_out_reg[31]\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      \sig_strb_reg_out_reg[0]\ => \sig_strb_reg_out_reg[0]\,
      \sig_strb_reg_out_reg[1]\ => \sig_strb_reg_out_reg[1]\,
      \sig_strb_reg_out_reg[1]_0\ => \sig_strb_reg_out_reg[1]_0\,
      \sig_strb_reg_out_reg[2]\ => \sig_strb_reg_out_reg[2]\,
      \sig_strb_reg_out_reg[2]_0\ => \sig_strb_reg_out_reg[2]_0\,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => \sig_strb_reg_out_reg[3]\(3 downto 0),
      \sig_strb_reg_out_reg[3]_0\ => \sig_strb_reg_out_reg[3]_0\,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      sig_xfer_is_seq_reg_reg_0(8 downto 0) => sig_xfer_is_seq_reg_reg_0(8 downto 0),
      \sig_xfer_len_reg_reg[3]\(1 downto 0) => \sig_xfer_len_reg_reg[3]\(1 downto 0),
      \storage_data_reg[3]\(3 downto 0) => \storage_data_reg[3]\(3 downto 0)
    );
hold_ff_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_3\,
      Q => hold_ff_q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_mm2s_linebuf is
  port (
    \out\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\ : out STD_LOGIC;
    dwidth_fifo_pipe_empty_m : out STD_LOGIC;
    mm2s_all_lines_xfred : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axis_fifo_ainit_nosync : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ : out STD_LOGIC;
    \r0_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \r0_keep_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    p_86_out : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    halt_i_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    all_lines_xfred : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    p_88_out : in STD_LOGIC;
    mm2s_axis_resetn : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    hold_ff_q_reg : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_mm2s_linebuf : entity is "axi_vdma_mm2s_linebuf";
end system_axi_vdma_0_0_axi_vdma_mm2s_linebuf;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_mm2s_linebuf is
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_linebuf_no_sof.vsize_counter_reg[0]_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_1\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_2\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_3\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal crnt_vsize_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg : string;
  attribute async_reg of crnt_vsize_cdc_tig : signal is "true";
  signal crnt_vsize_d1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of crnt_vsize_d1 : signal is "true";
  signal data_count_ae_threshold_cdc_tig : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute async_reg of data_count_ae_threshold_cdc_tig : signal is "true";
  signal data_count_ae_threshold_d1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute async_reg of data_count_ae_threshold_d1 : signal is "true";
  signal fifo_dout : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^m_axis_fifo_ainit_nosync\ : STD_LOGIC;
  signal m_axis_tlast_d1 : STD_LOGIC;
  signal m_axis_tready_d1 : STD_LOGIC;
  signal m_axis_tvalid_d1 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \^p_11_out\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal s_axis_fifo_ainit_nosync_reg : STD_LOGIC;
  signal sof_flag : STD_LOGIC;
  signal vsize_counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9]\ : label is "yes";
begin
  \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0\ <= \^gen_linebuf_no_sof.vsize_counter_reg[0]_0\;
  \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(12 downto 0) <= crnt_vsize_d1(12 downto 0);
  m_axis_fifo_ainit_nosync <= \^m_axis_fifo_ainit_nosync\;
  p_11_out <= \^p_11_out\;
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized17\
     port map (
      \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\ => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_all_lines_xfred => mm2s_all_lines_xfred,
      prmry_reset2 => prmry_reset2,
      scndry_reset2 => scndry_reset2
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized20\
     port map (
      SR(0) => \^m_axis_fifo_ainit_nosync\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_axis_resetn => mm2s_axis_resetn,
      mm2s_halt => mm2s_halt,
      prmry_reset2 => prmry_reset2,
      scndry_reset2 => scndry_reset2,
      sig_last_reg_out_reg => \^p_11_out\
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized16\
     port map (
      dwidth_fifo_pipe_empty_m => dwidth_fifo_pipe_empty_m,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      p_86_out => p_86_out,
      prmry_reset2 => prmry_reset2,
      scndry_reset2 => scndry_reset2
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(0),
      Q => crnt_vsize_cdc_tig(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(10),
      Q => crnt_vsize_cdc_tig(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(11),
      Q => crnt_vsize_cdc_tig(11),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(12),
      Q => crnt_vsize_cdc_tig(12),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(1),
      Q => crnt_vsize_cdc_tig(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(2),
      Q => crnt_vsize_cdc_tig(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(3),
      Q => crnt_vsize_cdc_tig(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(4),
      Q => crnt_vsize_cdc_tig(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(5),
      Q => crnt_vsize_cdc_tig(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(6),
      Q => crnt_vsize_cdc_tig(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(7),
      Q => crnt_vsize_cdc_tig(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(8),
      Q => crnt_vsize_cdc_tig(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(9),
      Q => crnt_vsize_cdc_tig(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(0),
      Q => crnt_vsize_d1(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(10),
      Q => crnt_vsize_d1(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(11),
      Q => crnt_vsize_d1(11),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(12),
      Q => crnt_vsize_d1(12),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(1),
      Q => crnt_vsize_d1(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(2),
      Q => crnt_vsize_d1(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(3),
      Q => crnt_vsize_d1(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(4),
      Q => crnt_vsize_d1(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(5),
      Q => crnt_vsize_d1(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(6),
      Q => crnt_vsize_d1(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(7),
      Q => crnt_vsize_d1(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(8),
      Q => crnt_vsize_d1(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(9),
      Q => crnt_vsize_d1(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => data_count_ae_threshold_cdc_tig(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(0),
      Q => data_count_ae_threshold_d1(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(1),
      Q => data_count_ae_threshold_d1(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(2),
      Q => data_count_ae_threshold_d1(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(3),
      Q => data_count_ae_threshold_d1(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(4),
      Q => data_count_ae_threshold_d1(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(5),
      Q => data_count_ae_threshold_d1(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(6),
      Q => data_count_ae_threshold_d1(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(7),
      Q => data_count_ae_threshold_d1(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(8),
      Q => data_count_ae_threshold_d1(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(9),
      Q => data_count_ae_threshold_d1(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO\: entity work.system_axi_vdma_0_0_axi_vdma_afifo_builtin
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35 downto 0) => DIN(35 downto 0),
      DIN(1) => sof_flag,
      DIN(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_2\,
      fifo_dout(37 downto 0) => fifo_dout(37 downto 0),
      hold_ff_q_reg => hold_ff_q_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => p_4_in,
      p_28_out => p_28_out,
      s_axis_fifo_ainit_nosync_reg => s_axis_fifo_ainit_nosync_reg,
      sig_m_valid_out_reg => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_0\
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_2\,
      Q => sof_flag,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID\: entity work.system_axi_vdma_0_0_axi_vdma_skid_buf
     port map (
      E(0) => E(0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_0\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6\,
      SR(0) => \^m_axis_fifo_ainit_nosync\,
      fifo_dout(37 downto 0) => fifo_dout(37 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_axis_resetn => mm2s_axis_resetn,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_11_out => \^p_11_out\,
      p_19_out => p_19_out,
      p_4_out => p_4_out,
      p_88_out => p_88_out,
      \r0_data_reg[31]\(31 downto 0) => \r0_data_reg[31]\(31 downto 0),
      \r0_keep_reg[3]\(3 downto 0) => \r0_keep_reg[3]\(3 downto 0),
      \sig_user_skid_reg_reg[0]_0\ => p_4_in
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5\,
      Q => m_axis_tlast_d1,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \state_reg[0]\,
      Q => m_axis_tready_d1,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6\,
      Q => m_axis_tvalid_d1,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => all_lines_xfred,
      Q => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0\,
      S => SR(0)
    );
\GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halt_i_reg,
      Q => s_axis_fifo_ainit_nosync_reg,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B88"
    )
        port map (
      I0 => crnt_vsize_d1(0),
      I1 => p_19_out,
      I2 => vsize_counter(0),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[0]_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d1(10),
      I1 => p_19_out,
      I2 => minusOp(10),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[0]_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d1(11),
      I1 => p_19_out,
      I2 => minusOp(11),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[0]_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(11),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(10),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(9),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_12_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => p_19_out,
      I1 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      I2 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      I3 => vsize_counter(3),
      I4 => vsize_counter(4),
      I5 => vsize_counter(0),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d1(12),
      I1 => p_19_out,
      I2 => minusOp(12),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[0]_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => m_axis_tvalid_d1,
      I1 => m_axis_tlast_d1,
      I2 => m_axis_tready_d1,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => vsize_counter(1),
      I1 => vsize_counter(10),
      I2 => vsize_counter(7),
      I3 => vsize_counter(12),
      I4 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      I1 => vsize_counter(4),
      I2 => vsize_counter(3),
      I3 => vsize_counter(0),
      I4 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \^gen_linebuf_no_sof.vsize_counter_reg[0]_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => vsize_counter(11),
      I1 => vsize_counter(6),
      I2 => vsize_counter(2),
      I3 => vsize_counter(8),
      I4 => vsize_counter(5),
      I5 => vsize_counter(9),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(12),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d1(1),
      I1 => p_19_out,
      I2 => minusOp(1),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[0]_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d1(2),
      I1 => p_19_out,
      I2 => minusOp(2),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[0]_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d1(3),
      I1 => p_19_out,
      I2 => minusOp(3),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[0]_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d1(4),
      I1 => p_19_out,
      I2 => minusOp(4),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[0]_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(4),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(3),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(2),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(1),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d1(5),
      I1 => p_19_out,
      I2 => minusOp(5),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[0]_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d1(6),
      I1 => p_19_out,
      I2 => minusOp(6),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[0]_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d1(7),
      I1 => p_19_out,
      I2 => minusOp(7),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[0]_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d1(8),
      I1 => p_19_out,
      I2 => minusOp(8),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[0]_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(8),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(7),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(6),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(5),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d1(9),
      I1 => p_19_out,
      I2 => minusOp(9),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[0]_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1_n_0\,
      Q => vsize_counter(0),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1_n_0\,
      Q => vsize_counter(10),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1_n_0\,
      Q => vsize_counter(11),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0\,
      Q => vsize_counter(12),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0\,
      CO(3) => \NLW_GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_1\,
      CO(1) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_2\,
      CO(0) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => vsize_counter(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0\,
      S(2) => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0\,
      S(1) => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0\,
      S(0) => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_12_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1_n_0\,
      Q => vsize_counter(1),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1_n_0\,
      Q => vsize_counter(2),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1_n_0\,
      Q => vsize_counter(3),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1_n_0\,
      Q => vsize_counter(4),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0\,
      CO(2) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_1\,
      CO(1) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_2\,
      CO(0) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_3\,
      CYINIT => vsize_counter(0),
      DI(3 downto 0) => vsize_counter(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0\,
      S(2) => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0\,
      S(1) => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0\,
      S(0) => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1_n_0\,
      Q => vsize_counter(5),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1_n_0\,
      Q => vsize_counter(6),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1_n_0\,
      Q => vsize_counter(7),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1_n_0\,
      Q => vsize_counter(8),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0\,
      CO(3) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0\,
      CO(2) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_1\,
      CO(1) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_2\,
      CO(0) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vsize_counter(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0\,
      S(2) => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0\,
      S(1) => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0\,
      S(0) => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1_n_0\,
      Q => vsize_counter(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma_s2mm_linebuf is
  port (
    run_stop_reg : out STD_LOGIC;
    p_in_d1_cdc_from : out STD_LOGIC;
    s2mm_fsync_out_m_i : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axis_s2mm_tready_i : out STD_LOGIC;
    s_axis_fifo_ainit_nosync : out STD_LOGIC;
    s2mm_fsync_core : out STD_LOGIC;
    delay_s2mm_fsync_core_till_mmap_done_flag : out STD_LOGIC;
    sig_last_skid_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    EMPTY : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\ : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halt : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    prmry_in_xored : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    s2mm_fsync_out_i : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    s2mm_chnl_ready : in STD_LOGIC;
    fsize_mismatch_err_s1 : in STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err_d1 : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    s2mm_strm_all_lines_rcvd : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 35 downto 0 );
    r1_last_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : in STD_LOGIC;
    s2mm_fsize_mismatch_err_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma_s2mm_linebuf : entity is "axi_vdma_s2mm_linebuf";
end system_axi_vdma_0_0_axi_vdma_s2mm_linebuf;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma_s2mm_linebuf is
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_10\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_11\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_12\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_13\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_14\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_3\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_4\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_5\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_6\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_7\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_8\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_9\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_4\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_5\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_39\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_4_n_1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_4_n_2\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_4_n_3\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_2_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_3_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_4_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0\ : STD_LOGIC;
  signal crnt_vsize_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg : string;
  attribute async_reg of crnt_vsize_cdc_tig : signal is "true";
  signal crnt_vsize_d1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of crnt_vsize_d1 : signal is "true";
  signal data_count_af_threshold_cdc_tig : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute async_reg of data_count_af_threshold_cdc_tig : signal is "true";
  signal data_count_af_threshold_d1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute async_reg of data_count_af_threshold_d1 : signal is "true";
  signal delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s : STD_LOGIC;
  signal delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1 : STD_LOGIC;
  signal \^delay_s2mm_fsync_core_till_mmap_done_flag\ : STD_LOGIC;
  signal delay_s2mm_fsync_core_till_mmap_done_flag_d1 : STD_LOGIC;
  signal done_vsize_counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal fsize_err_to_dm_halt_flag : STD_LOGIC;
  signal fsync_src_select_cdc_tig : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of fsync_src_select_cdc_tig : signal is "true";
  signal fsync_src_select_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of fsync_src_select_d1 : signal is "true";
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal mmap_not_finished_s : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal \^run_stop_reg\ : STD_LOGIC;
  signal \^s2mm_fsync_out_m_i\ : STD_LOGIC;
  signal \NLW_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[1]\ : label is "yes";
begin
  delay_s2mm_fsync_core_till_mmap_done_flag <= \^delay_s2mm_fsync_core_till_mmap_done_flag\;
  \out\(12 downto 0) <= crnt_vsize_d1(12 downto 0);
  run_stop_reg <= \^run_stop_reg\;
  s2mm_fsync_out_m_i <= \^s2mm_fsync_out_m_i\;
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized27\
     port map (
      D(12) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      D(11) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_3\,
      D(10) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_4\,
      D(9) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_5\,
      D(8) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_6\,
      D(7) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_7\,
      D(6) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_8\,
      D(5) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_9\,
      D(4) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_10\,
      D(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_11\,
      D(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_12\,
      D(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_13\,
      D(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_14\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg\ => \^s2mm_fsync_out_m_i\,
      Q(0) => done_vsize_counter(0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      minusOp(11 downto 0) => minusOp(12 downto 1),
      p_in_d1_cdc_from => p_in_d1_cdc_from,
      prmry_in_xored => prmry_in_xored,
      prmry_reset2 => prmry_reset2,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      sig_s_ready_out_reg => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_39\,
      \vsize_vid_reg[12]\(12 downto 0) => Q(12 downto 0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized29\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_1\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0\ => \^delay_s2mm_fsync_core_till_mmap_done_flag\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0\,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mmap_not_finished_s => mmap_not_finished_s,
      prmry_reset2 => prmry_reset2,
      run_stop_reg => \^run_stop_reg\,
      s2mm_chnl_ready => s2mm_chnl_ready,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      sig_m_valid_out_reg => sig_m_valid_out_reg
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized26\
     port map (
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_reset2 => prmry_reset2,
      run_stop_reg => \^run_stop_reg\,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized25\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_5\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\ => \^delay_s2mm_fsync_core_till_mmap_done_flag\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_4\,
      SR(0) => SR(0),
      delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1 => delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
      delay_s2mm_fsync_core_till_mmap_done_flag_d1 => delay_s2mm_fsync_core_till_mmap_done_flag_d1,
      drop_fsync_d_pulse_gen_fsize_less_err_d1 => drop_fsync_d_pulse_gen_fsize_less_err_d1,
      fsize_err_to_dm_halt_flag => fsize_err_to_dm_halt_flag,
      fsize_mismatch_err_s1 => fsize_mismatch_err_s1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mmap_not_finished_s => mmap_not_finished_s,
      p_3_out => p_3_out,
      prmry_reset2 => prmry_reset2,
      run_stop_reg => \^run_stop_reg\,
      s2mm_chnl_ready => s2mm_chnl_ready,
      s2mm_fsize_mismatch_err_s => s2mm_fsize_mismatch_err_s,
      s2mm_fsync_core => s2mm_fsync_core,
      s2mm_halt => s2mm_halt,
      s2mm_strm_all_lines_rcvd => s2mm_strm_all_lines_rcvd,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      sig_m_valid_out_reg => sig_m_valid_out_reg
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(0),
      Q => crnt_vsize_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(10),
      Q => crnt_vsize_cdc_tig(10),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(11),
      Q => crnt_vsize_cdc_tig(11),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(12),
      Q => crnt_vsize_cdc_tig(12),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(1),
      Q => crnt_vsize_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(2),
      Q => crnt_vsize_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(3),
      Q => crnt_vsize_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(4),
      Q => crnt_vsize_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(5),
      Q => crnt_vsize_cdc_tig(5),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(6),
      Q => crnt_vsize_cdc_tig(6),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(7),
      Q => crnt_vsize_cdc_tig(7),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(8),
      Q => crnt_vsize_cdc_tig(8),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(9),
      Q => crnt_vsize_cdc_tig(9),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(0),
      Q => crnt_vsize_d1(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(10),
      Q => crnt_vsize_d1(10),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(11),
      Q => crnt_vsize_d1(11),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(12),
      Q => crnt_vsize_d1(12),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(1),
      Q => crnt_vsize_d1(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(2),
      Q => crnt_vsize_d1(2),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(3),
      Q => crnt_vsize_d1(3),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(4),
      Q => crnt_vsize_d1(4),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(5),
      Q => crnt_vsize_d1(5),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(6),
      Q => crnt_vsize_d1(6),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(7),
      Q => crnt_vsize_d1(7),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(8),
      Q => crnt_vsize_d1(8),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(9),
      Q => crnt_vsize_d1(9),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => data_count_af_threshold_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => data_count_af_threshold_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => data_count_af_threshold_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => data_count_af_threshold_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => data_count_af_threshold_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => data_count_af_threshold_cdc_tig(5),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => data_count_af_threshold_cdc_tig(6),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => data_count_af_threshold_cdc_tig(7),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => data_count_af_threshold_cdc_tig(8),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => data_count_af_threshold_cdc_tig(9),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(0),
      Q => data_count_af_threshold_d1(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(1),
      Q => data_count_af_threshold_d1(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(2),
      Q => data_count_af_threshold_d1(2),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(3),
      Q => data_count_af_threshold_d1(3),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(4),
      Q => data_count_af_threshold_d1(4),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(5),
      Q => data_count_af_threshold_d1(5),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(6),
      Q => data_count_af_threshold_d1(6),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(7),
      Q => data_count_af_threshold_d1(7),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(8),
      Q => data_count_af_threshold_d1(8),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(9),
      Q => data_count_af_threshold_d1(9),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s2mm_dmacr(1),
      Q => fsync_src_select_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s2mm_dmacr(2),
      Q => fsync_src_select_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => fsync_src_select_cdc_tig(0),
      Q => fsync_src_select_d1(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => fsync_src_select_cdc_tig(1),
      Q => fsync_src_select_d1(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO\: entity work.\system_axi_vdma_0_0_axi_vdma_afifo_builtin__parameterized0\
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      DOUT(35 downto 0) => DOUT(35 downto 0),
      E(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41\,
      EMPTY => EMPTY,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_39\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_2_n_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      Q(0) => done_vsize_counter(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      r1_last_reg(0) => r1_last_reg(0),
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s2mm_fsync_out_m_i => \^s2mm_fsync_out_m_i\,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_i => s_axis_s2mm_tready_i,
      s_valid0 => s_valid0,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0),
      sig_reset_reg => sig_reset_reg,
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      \state_reg[1]\ => \state_reg[1]\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_5\,
      Q => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      Q => delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
      R => prmry_reset2
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      Q => delay_s2mm_fsync_core_till_mmap_done_flag_d1,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_1\,
      Q => \^delay_s2mm_fsync_core_till_mmap_done_flag\,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(12),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_6_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(11),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(10),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(9),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(4),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(3),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(2),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(1),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(8),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(7),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(6),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(5),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_14\,
      Q => done_vsize_counter(0),
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_4\,
      Q => done_vsize_counter(10),
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_3\,
      Q => done_vsize_counter(11),
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2\,
      Q => done_vsize_counter(12),
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0\,
      CO(3) => \NLW_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_4_n_1\,
      CO(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_4_n_2\,
      CO(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => done_vsize_counter(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_6_n_0\,
      S(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7_n_0\,
      S(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0\,
      S(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_13\,
      Q => done_vsize_counter(1),
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_12\,
      Q => done_vsize_counter(2),
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_11\,
      Q => done_vsize_counter(3),
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_10\,
      Q => done_vsize_counter(4),
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0\,
      CO(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_1\,
      CO(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_2\,
      CO(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_3\,
      CYINIT => done_vsize_counter(0),
      DI(3 downto 0) => done_vsize_counter(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0\,
      S(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0\,
      S(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0\,
      S(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_9\,
      Q => done_vsize_counter(5),
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_8\,
      Q => done_vsize_counter(6),
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_7\,
      Q => done_vsize_counter(7),
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_6\,
      Q => done_vsize_counter(8),
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0\,
      CO(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0\,
      CO(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_1\,
      CO(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_2\,
      CO(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => done_vsize_counter(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0\,
      S(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0\,
      S(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0\,
      S(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_5\,
      Q => done_vsize_counter(9),
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_4\,
      Q => fsize_err_to_dm_halt_flag,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_3_n_0\,
      I1 => done_vsize_counter(6),
      I2 => done_vsize_counter(5),
      I3 => done_vsize_counter(8),
      I4 => done_vsize_counter(7),
      I5 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_4_n_0\,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_2_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => done_vsize_counter(10),
      I1 => done_vsize_counter(9),
      I2 => done_vsize_counter(12),
      I3 => done_vsize_counter(11),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_3_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => done_vsize_counter(2),
      I1 => done_vsize_counter(1),
      I2 => done_vsize_counter(4),
      I3 => done_vsize_counter(3),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_4_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_41\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_42\,
      Q => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0\,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_fifo_generator_top__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    \gc1.count_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_user_skid_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_ld_offset : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_loaded : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \sig_token_cntr_reg[4]\ : in STD_LOGIC;
    \sig_token_cntr_reg[3]\ : in STD_LOGIC;
    \sig_token_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \system_axi_vdma_0_0_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.system_axi_vdma_0_0_fifo_generator_ramfifo
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      E(0) => E(0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \gc1.count_reg[6]\ => \gc1.count_reg[6]\(0),
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_loaded => lsig_cmd_loaded,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      \out\ => \out\,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0(0) => ram_full_i_reg_0(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      \sig_token_cntr_reg[2]\(2 downto 0) => \sig_token_cntr_reg[2]\(2 downto 0),
      \sig_token_cntr_reg[3]\ => \sig_token_cntr_reg[3]\,
      \sig_token_cntr_reg[4]\ => \sig_token_cntr_reg[4]\,
      \sig_user_skid_reg_reg[0]\(0) => \sig_user_skid_reg_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_fifo_generator_top__parameterized3\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    \out\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_reg_out_reg[65]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_skid_reg_reg[67]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    lsig_combined_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lsig_first_dbeat : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    hold_ff_q_reg_0 : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_fifo_generator_top__parameterized3\ : entity is "fifo_generator_top";
end \system_axi_vdma_0_0_fifo_generator_top__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_0_0_fifo_generator_top__parameterized3\ is
begin
\grf.rf\: entity work.\system_axi_vdma_0_0_fifo_generator_ramfifo__parameterized1\
     port map (
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      E(0) => E(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      lsig_combined_data(63 downto 0) => lsig_combined_data(63 downto 0),
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_data_out(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      \sig_data_reg_out_reg[65]\(1 downto 0) => \sig_data_reg_out_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[65]\(1 downto 0) => \sig_data_skid_reg_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[67]\(3 downto 0) => \sig_data_skid_reg_reg[67]\(3 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    \gc1.count_reg[6]\ : out STD_LOGIC;
    \sig_user_skid_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_ld_offset : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_loaded : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \sig_token_cntr_reg[4]\ : in STD_LOGIC;
    \sig_token_cntr_reg[3]\ : in STD_LOGIC;
    \sig_token_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized1\ : entity is "fifo_generator_v13_1_3_synth";
end \system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\system_axi_vdma_0_0_fifo_generator_top__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      E(0) => E(0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \gc1.count_reg[6]\(0) => \gc1.count_reg[6]\,
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_loaded => lsig_cmd_loaded,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      \out\ => \out\,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0(0) => ram_full_i_reg_0(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      \sig_token_cntr_reg[2]\(2 downto 0) => \sig_token_cntr_reg[2]\(2 downto 0),
      \sig_token_cntr_reg[3]\ => \sig_token_cntr_reg[3]\,
      \sig_token_cntr_reg[4]\ => \sig_token_cntr_reg[4]\,
      \sig_user_skid_reg_reg[0]\(0) => \sig_user_skid_reg_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized3\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    \out\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_reg_out_reg[65]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_skid_reg_reg[67]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    lsig_combined_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lsig_first_dbeat : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    hold_ff_q_reg_0 : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized3\ : entity is "fifo_generator_v13_1_3_synth";
end \system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized3\ is
begin
\gconvfifo.rf\: entity work.\system_axi_vdma_0_0_fifo_generator_top__parameterized3\
     port map (
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      E(0) => E(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      lsig_combined_data(63 downto 0) => lsig_combined_data(63 downto 0),
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_data_out(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      \sig_data_reg_out_reg[65]\(1 downto 0) => \sig_data_reg_out_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[65]\(1 downto 0) => \sig_data_skid_reg_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[67]\(3 downto 0) => \sig_data_skid_reg_reg[67]\(3 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    \gc1.count_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_user_skid_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_ld_offset : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_loaded : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \sig_token_cntr_reg[4]\ : in STD_LOGIC;
    \sig_token_cntr_reg[3]\ : in STD_LOGIC;
    \sig_token_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized1\ : entity is "fifo_generator_v13_1_3";
end \system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized1\ is
begin
inst_fifo_gen: entity work.\system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      E(0) => E(0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \gc1.count_reg[6]\ => \gc1.count_reg[6]\(0),
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_loaded => lsig_cmd_loaded,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      \out\ => \out\,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0(0) => ram_full_i_reg_0(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      \sig_token_cntr_reg[2]\(2 downto 0) => \sig_token_cntr_reg[2]\(2 downto 0),
      \sig_token_cntr_reg[3]\ => \sig_token_cntr_reg[3]\,
      \sig_token_cntr_reg[4]\ => \sig_token_cntr_reg[4]\,
      \sig_user_skid_reg_reg[0]\(0) => \sig_user_skid_reg_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized3\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    \out\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_reg_out_reg[65]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_skid_reg_reg[67]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    lsig_combined_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lsig_first_dbeat : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    hold_ff_q_reg_0 : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized3\ : entity is "fifo_generator_v13_1_3";
end \system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized3\ is
begin
inst_fifo_gen: entity work.\system_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized3\
     port map (
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      E(0) => E(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      lsig_combined_data(63 downto 0) => lsig_combined_data(63 downto 0),
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_data_out(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      \sig_data_reg_out_reg[65]\(1 downto 0) => \sig_data_reg_out_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[65]\(1 downto 0) => \sig_data_skid_reg_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[67]\(3 downto 0) => \sig_data_skid_reg_reg[67]\(3 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_sync_fifo_fg is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    \gc1.count_reg[6]\ : out STD_LOGIC;
    \sig_user_skid_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_ld_offset : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_loaded : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \sig_token_cntr_reg[4]\ : in STD_LOGIC;
    \sig_token_cntr_reg[3]\ : in STD_LOGIC;
    \sig_token_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_sync_fifo_fg : entity is "sync_fifo_fg";
end system_axi_vdma_0_0_sync_fifo_fg;

architecture STRUCTURE of system_axi_vdma_0_0_sync_fifo_fg is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.\system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      E(0) => E(0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \gc1.count_reg[6]\(0) => \gc1.count_reg[6]\,
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => hold_ff_q_reg,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_loaded => lsig_cmd_loaded,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      \out\ => \out\,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0(0) => ram_full_i_reg_0(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      \sig_token_cntr_reg[2]\(2 downto 0) => \sig_token_cntr_reg[2]\(2 downto 0),
      \sig_token_cntr_reg[3]\ => \sig_token_cntr_reg[3]\,
      \sig_token_cntr_reg[4]\ => \sig_token_cntr_reg[4]\,
      \sig_user_skid_reg_reg[0]\(0) => \sig_user_skid_reg_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_sync_fifo_fg__parameterized1\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    \out\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_reg_out_reg[65]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_skid_reg_reg[67]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    lsig_combined_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lsig_first_dbeat : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    hold_ff_q_reg_0 : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_sync_fifo_fg__parameterized1\ : entity is "sync_fifo_fg";
end \system_axi_vdma_0_0_sync_fifo_fg__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_sync_fifo_fg__parameterized1\ is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.\system_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized3\
     port map (
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      E(0) => E(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      lsig_combined_data(63 downto 0) => lsig_combined_data(63 downto 0),
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_data_out(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      \sig_data_reg_out_reg[65]\(1 downto 0) => \sig_data_reg_out_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[65]\(1 downto 0) => \sig_data_skid_reg_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[67]\(3 downto 0) => \sig_data_skid_reg_reg[67]\(3 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_sfifo_autord is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    \gc1.count_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_user_skid_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_ld_offset : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_loaded : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \sig_token_cntr_reg[4]\ : in STD_LOGIC;
    \sig_token_cntr_reg[3]\ : in STD_LOGIC;
    \sig_token_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_sfifo_autord : entity is "axi_datamover_sfifo_autord";
end system_axi_vdma_0_0_axi_datamover_sfifo_autord;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_sfifo_autord is
  signal \BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_4\ : STD_LOGIC;
  signal hold_ff_q : STD_LOGIC;
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.system_axi_vdma_0_0_sync_fifo_fg
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      E(0) => E(0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \gc1.count_reg[6]\ => \gc1.count_reg[6]\(0),
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => \BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_4\,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_loaded => lsig_cmd_loaded,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      \out\ => \out\,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0(0) => ram_full_i_reg_0(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      \sig_token_cntr_reg[2]\(2 downto 0) => \sig_token_cntr_reg[2]\(2 downto 0),
      \sig_token_cntr_reg[3]\ => \sig_token_cntr_reg[3]\,
      \sig_token_cntr_reg[4]\ => \sig_token_cntr_reg[4]\,
      \sig_user_skid_reg_reg[0]\(0) => \sig_user_skid_reg_reg[0]\(0)
    );
hold_ff_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_4\,
      Q => hold_ff_q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized1\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    \out\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    hold_ff_q : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_reg_out_reg[65]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_skid_reg_reg[67]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    lsig_combined_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lsig_first_dbeat : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized1\ : entity is "axi_datamover_sfifo_autord";
end \system_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized1\ is
  signal \BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_77\ : STD_LOGIC;
  signal \^hold_ff_q\ : STD_LOGIC;
begin
  hold_ff_q <= \^hold_ff_q\;
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\system_axi_vdma_0_0_sync_fifo_fg__parameterized1\
     port map (
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      E(0) => E(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      hold_ff_q_reg => \BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_77\,
      hold_ff_q_reg_0 => \^hold_ff_q\,
      lsig_combined_data(63 downto 0) => lsig_combined_data(63 downto 0),
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_data_out(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      \sig_data_reg_out_reg[65]\(1 downto 0) => \sig_data_reg_out_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[65]\(1 downto 0) => \sig_data_skid_reg_reg[65]\(1 downto 0),
      \sig_data_skid_reg_reg[67]\(3 downto 0) => \sig_data_skid_reg_reg[67]\(3 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stream_rst => sig_stream_rst
    );
hold_ff_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_77\,
      Q => \^hold_ff_q\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_indet_btt is
  port (
    \out\ : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    lsig_0ffset_cntr : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[2]_0\ : out STD_LOGIC;
    \sig_byte_cntr_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 67 downto 0 );
    \GEN_INDET_BTT.lsig_eop_reg_reg\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    \sig_byte_cntr_reg[2]_0\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_xfer_len_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_reg_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    sig_dre2ibtt_eop : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    lsig_end_of_cmd_reg : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    \storage_data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_data_reg_out_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \sig_byte_cntr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[2]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[2]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[0]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[3]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[1]_0\ : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[2]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_reg_out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_strb_reg_out_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_indet_btt : entity is "axi_datamover_indet_btt";
end system_axi_vdma_0_0_axi_datamover_indet_btt;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_indet_btt is
  signal \^di\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \^include_packing.lsig_first_dbeat_reg_0\ : STD_LOGIC;
  signal I_DATA_FIFO_n_74 : STD_LOGIC;
  signal I_DATA_FIFO_n_77 : STD_LOGIC;
  signal I_XD_FIFO_n_0 : STD_LOGIC;
  signal I_XD_FIFO_n_10 : STD_LOGIC;
  signal I_XD_FIFO_n_11 : STD_LOGIC;
  signal I_XD_FIFO_n_12 : STD_LOGIC;
  signal I_XD_FIFO_n_13 : STD_LOGIC;
  signal I_XD_FIFO_n_14 : STD_LOGIC;
  signal I_XD_FIFO_n_15 : STD_LOGIC;
  signal I_XD_FIFO_n_16 : STD_LOGIC;
  signal I_XD_FIFO_n_17 : STD_LOGIC;
  signal I_XD_FIFO_n_18 : STD_LOGIC;
  signal I_XD_FIFO_n_19 : STD_LOGIC;
  signal I_XD_FIFO_n_2 : STD_LOGIC;
  signal I_XD_FIFO_n_20 : STD_LOGIC;
  signal I_XD_FIFO_n_21 : STD_LOGIC;
  signal I_XD_FIFO_n_22 : STD_LOGIC;
  signal I_XD_FIFO_n_23 : STD_LOGIC;
  signal I_XD_FIFO_n_24 : STD_LOGIC;
  signal I_XD_FIFO_n_25 : STD_LOGIC;
  signal I_XD_FIFO_n_26 : STD_LOGIC;
  signal I_XD_FIFO_n_27 : STD_LOGIC;
  signal I_XD_FIFO_n_28 : STD_LOGIC;
  signal I_XD_FIFO_n_29 : STD_LOGIC;
  signal I_XD_FIFO_n_30 : STD_LOGIC;
  signal I_XD_FIFO_n_31 : STD_LOGIC;
  signal I_XD_FIFO_n_32 : STD_LOGIC;
  signal I_XD_FIFO_n_33 : STD_LOGIC;
  signal I_XD_FIFO_n_34 : STD_LOGIC;
  signal I_XD_FIFO_n_35 : STD_LOGIC;
  signal I_XD_FIFO_n_36 : STD_LOGIC;
  signal I_XD_FIFO_n_37 : STD_LOGIC;
  signal I_XD_FIFO_n_38 : STD_LOGIC;
  signal I_XD_FIFO_n_39 : STD_LOGIC;
  signal I_XD_FIFO_n_4 : STD_LOGIC;
  signal I_XD_FIFO_n_40 : STD_LOGIC;
  signal I_XD_FIFO_n_5 : STD_LOGIC;
  signal I_XD_FIFO_n_6 : STD_LOGIC;
  signal I_XD_FIFO_n_7 : STD_LOGIC;
  signal I_XD_FIFO_n_8 : STD_LOGIC;
  signal I_XD_FIFO_n_84 : STD_LOGIC;
  signal I_XD_FIFO_n_85 : STD_LOGIC;
  signal I_XD_FIFO_n_86 : STD_LOGIC;
  signal I_XD_FIFO_n_9 : STD_LOGIC;
  signal hold_ff_q : STD_LOGIC;
  signal \^lsig_0ffset_cntr\ : STD_LOGIC;
  signal lsig_combined_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal lsig_combined_strb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \lsig_flag_slice_reg[0]_0\ : STD_LOGIC;
  signal \lsig_flag_slice_reg[1]_1\ : STD_LOGIC;
  signal lsig_packer_full : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal s_data : STD_LOGIC_VECTOR ( 67 downto 64 );
  signal sig_burst_dbeat_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_burst_dbeat_cntr_reg[2]_0\ : STD_LOGIC;
  signal sig_byte_cntr : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal sig_byte_cntr0 : STD_LOGIC;
  signal \^sig_byte_cntr_reg[0]_0\ : STD_LOGIC;
  signal sig_clr_dbc_reg : STD_LOGIC;
  signal sig_clr_dbeat_cntr0_out : STD_LOGIC;
  signal sig_data_fifo_data_in : STD_LOGIC_VECTOR ( 73 downto 72 );
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 65 downto 64 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 65 downto 64 );
begin
  DI(8 downto 0) <= \^di\(8 downto 0);
  \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ <= \^include_packing.lsig_first_dbeat_reg_0\;
  lsig_0ffset_cntr <= \^lsig_0ffset_cntr\;
  \sig_burst_dbeat_cntr_reg[2]_0\ <= \^sig_burst_dbeat_cntr_reg[2]_0\;
  \sig_byte_cntr_reg[0]_0\ <= \^sig_byte_cntr_reg[0]_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\,
      O => sig_data_fifo_data_in(73)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\,
      O => sig_data_fifo_data_in(72)
    );
\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\: entity work.system_axi_vdma_0_0_axi_datamover_skid_buf
     port map (
      CO(0) => CO(0),
      D(3 downto 0) => D(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => p_4_out,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(3 downto 0) => s_data(67 downto 64),
      E(0) => E(0),
      \GEN_INDET_BTT.lsig_eop_reg_reg\ => \out\,
      \GEN_INDET_BTT.lsig_eop_reg_reg_0\ => \GEN_INDET_BTT.lsig_eop_reg_reg\,
      Q(67 downto 0) => Q(67 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \gpregsm1.user_valid_reg\ => I_DATA_FIFO_n_74,
      hold_ff_q => hold_ff_q,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_0_in5_in,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_data_fifo_data_out(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      \sig_data_reg_out_reg[65]_0\(1 downto 0) => sig_data_skid_reg(65 downto 64),
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_init_reg => sig_init_reg,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg,
      sig_s_ready_dup_reg_0(1 downto 0) => sig_data_skid_mux_out(65 downto 64),
      \sig_strb_reg_out_reg[7]_0\(7 downto 0) => \sig_strb_reg_out_reg[7]\(7 downto 0),
      sig_stream_rst => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_39,
      Q => lsig_combined_data(0),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_29,
      Q => lsig_combined_data(10),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_28,
      Q => lsig_combined_data(11),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_27,
      Q => lsig_combined_data(12),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_26,
      Q => lsig_combined_data(13),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_25,
      Q => lsig_combined_data(14),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_24,
      Q => lsig_combined_data(15),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_23,
      Q => lsig_combined_data(16),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_22,
      Q => lsig_combined_data(17),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_21,
      Q => lsig_combined_data(18),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_20,
      Q => lsig_combined_data(19),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_38,
      Q => lsig_combined_data(1),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_19,
      Q => lsig_combined_data(20),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_18,
      Q => lsig_combined_data(21),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_17,
      Q => lsig_combined_data(22),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_16,
      Q => lsig_combined_data(23),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_15,
      Q => lsig_combined_data(24),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_14,
      Q => lsig_combined_data(25),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_13,
      Q => lsig_combined_data(26),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_12,
      Q => lsig_combined_data(27),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_11,
      Q => lsig_combined_data(28),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_10,
      Q => lsig_combined_data(29),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_37,
      Q => lsig_combined_data(2),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_9,
      Q => lsig_combined_data(30),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_8,
      Q => lsig_combined_data(31),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_36,
      Q => lsig_combined_data(3),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_35,
      Q => lsig_combined_data(4),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_34,
      Q => lsig_combined_data(5),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_33,
      Q => lsig_combined_data(6),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_32,
      Q => lsig_combined_data(7),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_31,
      Q => lsig_combined_data(8),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_30,
      Q => lsig_combined_data(9),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_40,
      Q => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_7,
      Q => lsig_combined_strb(0),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_6,
      Q => lsig_combined_strb(1),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_5,
      Q => lsig_combined_strb(2),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => I_XD_FIFO_n_4,
      Q => lsig_combined_strb(3),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(0),
      Q => lsig_combined_data(32),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(10),
      Q => lsig_combined_data(42),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(11),
      Q => lsig_combined_data(43),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(12),
      Q => lsig_combined_data(44),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(13),
      Q => lsig_combined_data(45),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(14),
      Q => lsig_combined_data(46),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(15),
      Q => lsig_combined_data(47),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(16),
      Q => lsig_combined_data(48),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(17),
      Q => lsig_combined_data(49),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(18),
      Q => lsig_combined_data(50),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(19),
      Q => lsig_combined_data(51),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(1),
      Q => lsig_combined_data(33),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(20),
      Q => lsig_combined_data(52),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(21),
      Q => lsig_combined_data(53),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(22),
      Q => lsig_combined_data(54),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(23),
      Q => lsig_combined_data(55),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(24),
      Q => lsig_combined_data(56),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(25),
      Q => lsig_combined_data(57),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(26),
      Q => lsig_combined_data(58),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(27),
      Q => lsig_combined_data(59),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(28),
      Q => lsig_combined_data(60),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(29),
      Q => lsig_combined_data(61),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(2),
      Q => lsig_combined_data(34),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(30),
      Q => lsig_combined_data(62),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(31),
      Q => lsig_combined_data(63),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(3),
      Q => lsig_combined_data(35),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(4),
      Q => lsig_combined_data(36),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(5),
      Q => lsig_combined_data(37),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(6),
      Q => lsig_combined_data(38),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(7),
      Q => lsig_combined_data(39),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(8),
      Q => lsig_combined_data(40),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_data_reg_out_reg[31]_0\(9),
      Q => lsig_combined_data(41),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_strb_reg_out_reg[3]_1\(0),
      Q => lsig_combined_strb(4),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_strb_reg_out_reg[3]_1\(1),
      Q => lsig_combined_strb(5),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_strb_reg_out_reg[3]_1\(2),
      Q => lsig_combined_strb(6),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \sig_strb_reg_out_reg[3]_1\(3),
      Q => lsig_combined_strb(7),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_XD_FIFO_n_2,
      Q => \^lsig_0ffset_cntr\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_first_dbeat_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_XD_FIFO_n_0,
      Q => \^include_packing.lsig_first_dbeat_reg_0\,
      S => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_packer_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_77,
      Q => lsig_packer_full,
      R => sig_stream_rst
    );
I_DATA_FIFO: entity work.\system_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized1\
     port map (
      DIBDI(9 downto 8) => sig_data_fifo_data_in(73 downto 72),
      DIBDI(7 downto 0) => lsig_combined_strb(7 downto 0),
      E(0) => \lsig_flag_slice_reg[1]_1\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \^sig_burst_dbeat_cntr_reg[2]_0\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => I_DATA_FIFO_n_77,
      \gcc0.gc0.count_reg[0]\ => p_2_in,
      hold_ff_q => hold_ff_q,
      lsig_combined_data(63 downto 0) => lsig_combined_data(63 downto 0),
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => I_DATA_FIFO_n_74,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_data_out(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      \sig_data_reg_out_reg[65]\(1 downto 0) => sig_data_skid_mux_out(65 downto 64),
      \sig_data_skid_reg_reg[65]\(1 downto 0) => sig_data_skid_reg(65 downto 64),
      \sig_data_skid_reg_reg[67]\(3 downto 0) => s_data(67 downto 64),
      sig_s_ready_dup_reg => p_0_in5_in,
      sig_s_ready_out_reg => p_4_out,
      sig_stream_rst => sig_stream_rst
    );
I_XD_FIFO: entity work.\system_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized0\
     port map (
      D(3) => I_XD_FIFO_n_4,
      D(2) => I_XD_FIFO_n_5,
      D(1) => I_XD_FIFO_n_6,
      D(0) => I_XD_FIFO_n_7,
      E(0) => \^sig_byte_cntr_reg[0]_0\,
      \FSM_sequential_sig_csm_state_reg[0]\ => \FSM_sequential_sig_csm_state_reg[0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(31) => I_XD_FIFO_n_8,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(30) => I_XD_FIFO_n_9,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(29) => I_XD_FIFO_n_10,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(28) => I_XD_FIFO_n_11,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(27) => I_XD_FIFO_n_12,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(26) => I_XD_FIFO_n_13,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(25) => I_XD_FIFO_n_14,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(24) => I_XD_FIFO_n_15,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(23) => I_XD_FIFO_n_16,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(22) => I_XD_FIFO_n_17,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(21) => I_XD_FIFO_n_18,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(20) => I_XD_FIFO_n_19,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(19) => I_XD_FIFO_n_20,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(18) => I_XD_FIFO_n_21,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(17) => I_XD_FIFO_n_22,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(16) => I_XD_FIFO_n_23,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(15) => I_XD_FIFO_n_24,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(14) => I_XD_FIFO_n_25,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(13) => I_XD_FIFO_n_26,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(12) => I_XD_FIFO_n_27,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(11) => I_XD_FIFO_n_28,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(10) => I_XD_FIFO_n_29,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(9) => I_XD_FIFO_n_30,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(8) => I_XD_FIFO_n_31,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(7) => I_XD_FIFO_n_32,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(6) => I_XD_FIFO_n_33,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(5) => I_XD_FIFO_n_34,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(4) => I_XD_FIFO_n_35,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(3) => I_XD_FIFO_n_36,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(2) => I_XD_FIFO_n_37,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(1) => I_XD_FIFO_n_38,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\(0) => I_XD_FIFO_n_39,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0) => I_XD_FIFO_n_40,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0) => \lsig_flag_slice_reg[0]_0\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => I_XD_FIFO_n_2,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \^lsig_0ffset_cntr\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => I_XD_FIFO_n_0,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \^include_packing.lsig_first_dbeat_reg_0\,
      \INFERRED_GEN.cnt_i_reg[4]\(0) => \INFERRED_GEN.cnt_i_reg[4]\(0),
      O(3 downto 0) => O(3 downto 0),
      Q(6 downto 0) => \^di\(6 downto 0),
      SR(0) => sig_byte_cntr0,
      \gcc0.gc0.count_d1_reg[3]\(0) => \gcc0.gc0.count_d1_reg[3]\(0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      \gpr1.dout_i_reg[3]\(3 downto 0) => \gpr1.dout_i_reg[3]\(3 downto 0),
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_32_out => p_32_out,
      ram_full_i_reg => p_2_in,
      sig_burst_dbeat_cntr(2 downto 0) => sig_burst_dbeat_cntr(2 downto 0),
      \sig_burst_dbeat_cntr_reg[0]\ => I_XD_FIFO_n_86,
      \sig_burst_dbeat_cntr_reg[1]\ => I_XD_FIFO_n_85,
      \sig_burst_dbeat_cntr_reg[2]\ => \^sig_burst_dbeat_cntr_reg[2]_0\,
      \sig_burst_dbeat_cntr_reg[2]_0\ => I_XD_FIFO_n_84,
      \sig_byte_cntr_reg[2]\ => \sig_byte_cntr_reg[2]_0\,
      \sig_byte_cntr_reg[6]\(5 downto 0) => sig_byte_cntr(6 downto 1),
      \sig_child_addr_cntr_lsh_reg[11]\(0) => \sig_child_addr_cntr_lsh_reg[11]\(0),
      \sig_child_addr_cntr_lsh_reg[1]\ => \sig_child_addr_cntr_lsh_reg[1]\,
      \sig_child_addr_cntr_lsh_reg[2]\ => \sig_child_addr_cntr_lsh_reg[2]\,
      \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      \sig_child_addr_reg_reg[7]\(3 downto 0) => \sig_child_addr_reg_reg[7]\(3 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      \sig_data_reg_out_reg[31]\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      \sig_strb_reg_out_reg[0]\ => \sig_strb_reg_out_reg[0]\,
      \sig_strb_reg_out_reg[1]\ => \sig_strb_reg_out_reg[1]\,
      \sig_strb_reg_out_reg[1]_0\ => \sig_strb_reg_out_reg[1]_0\,
      \sig_strb_reg_out_reg[2]\ => \sig_strb_reg_out_reg[2]\,
      \sig_strb_reg_out_reg[2]_0\ => \sig_strb_reg_out_reg[2]_0\,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => \sig_strb_reg_out_reg[3]\(3 downto 0),
      \sig_strb_reg_out_reg[3]_0\ => \sig_strb_reg_out_reg[3]_0\,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      sig_xfer_is_seq_reg_reg_0(8 downto 0) => sig_xfer_is_seq_reg_reg_0(8 downto 0),
      \sig_xfer_len_reg_reg[3]\(1 downto 0) => \sig_xfer_len_reg_reg[3]\(1 downto 0),
      \storage_data_reg[3]\(3 downto 0) => \storage_data_reg[3]\(3 downto 0)
    );
\sig_burst_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_XD_FIFO_n_86,
      Q => sig_burst_dbeat_cntr(0),
      R => '0'
    );
\sig_burst_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_XD_FIFO_n_85,
      Q => sig_burst_dbeat_cntr(1),
      R => '0'
    );
\sig_burst_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_XD_FIFO_n_84,
      Q => sig_burst_dbeat_cntr(2),
      R => '0'
    );
\sig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\,
      D => \sig_byte_cntr_reg[0]_1\(0),
      Q => \^di\(0),
      R => sig_byte_cntr0
    );
\sig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\,
      D => sig_byte_cntr(1),
      Q => \^di\(1),
      R => sig_byte_cntr0
    );
\sig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\,
      D => sig_byte_cntr(2),
      Q => \^di\(2),
      R => sig_byte_cntr0
    );
\sig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\,
      D => sig_byte_cntr(3),
      Q => \^di\(3),
      R => sig_byte_cntr0
    );
\sig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\,
      D => sig_byte_cntr(4),
      Q => \^di\(4),
      R => sig_byte_cntr0
    );
\sig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\,
      D => sig_byte_cntr(5),
      Q => \^di\(5),
      R => sig_byte_cntr0
    );
\sig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\,
      D => sig_byte_cntr(6),
      Q => \^di\(6),
      R => sig_byte_cntr0
    );
sig_clr_dbc_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_clr_dbeat_cntr0_out,
      Q => sig_clr_dbc_reg,
      R => sig_stream_rst
    );
sig_dre2ibtt_eop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_eop,
      Q => \^di\(8),
      R => sig_stream_rst
    );
sig_dre2ibtt_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_tlast,
      Q => \^di\(7),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_rd_sf is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_sf_allow_addr_req : out STD_LOGIC;
    \gc1.count_reg[6]\ : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    \sig_user_skid_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_rd_sf : entity is "axi_datamover_rd_sf";
end system_axi_vdma_0_0_axi_datamover_rd_sf;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_rd_sf is
  signal I_DATA_FIFO_n_2 : STD_LOGIC;
  signal I_DATA_FIFO_n_3 : STD_LOGIC;
  signal I_DATA_FIFO_n_7 : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal lsig_0ffset_cntr : STD_LOGIC;
  signal lsig_cmd_loaded : STD_LOGIC;
  signal lsig_ld_offset : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_3_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_5_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \sig_token_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[1]_i_2_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_token_cntr_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_ok_to_post_rd_addr_i_5 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sig_token_cntr[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_token_cntr[1]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sig_token_cntr[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_token_cntr[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_token_cntr[4]_i_3\ : label is "soft_lutpair136";
begin
\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_2\,
      Q => lsig_0ffset_cntr,
      R => SR(0)
    );
\INCLUDE_UNPACKING.lsig_cmd_loaded_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_3,
      Q => lsig_cmd_loaded,
      R => SR(0)
    );
I_DATA_FIFO: entity work.system_axi_vdma_0_0_axi_datamover_sfifo_autord
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DIBDI(9 downto 0) => DIBDI(9 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      E(0) => E(0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => I_DATA_FIFO_n_3,
      \INFERRED_GEN.cnt_i_reg[2]\ => I_DATA_FIFO_n_7,
      Q(0) => sig_rd_empty,
      SR(0) => SR(0),
      \gc1.count_reg[6]\(0) => \gc1.count_reg[6]\,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_loaded => lsig_cmd_loaded,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      \out\ => \out\,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0(0) => ram_full_i_reg_0(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_ok_to_post_rd_addr_reg => I_DATA_FIFO_n_2,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      \sig_token_cntr_reg[2]\(2 downto 0) => \sig_token_cntr_reg__0\(2 downto 0),
      \sig_token_cntr_reg[3]\ => sig_ok_to_post_rd_addr_i_5_n_0,
      \sig_token_cntr_reg[4]\ => sig_ok_to_post_rd_addr_i_3_n_0,
      \sig_user_skid_reg_reg[0]\(0) => \sig_user_skid_reg_reg[0]\(0)
    );
\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\: entity work.\system_axi_vdma_0_0_axi_datamover_fifo__parameterized3\
     port map (
      FIFO_Full_reg => sig_wr_fifo,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_2\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => I_DATA_FIFO_n_7,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => sig_inhibit_rdy_n,
      Q(0) => sig_rd_empty,
      SR(0) => SR(0),
      \in\(0) => \in\(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
sig_ok_to_post_rd_addr_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555554565556"
    )
        port map (
      I0 => \sig_token_cntr_reg__0\(4),
      I1 => \sig_token_cntr_reg__0\(3),
      I2 => \sig_token_cntr_reg__0\(2),
      I3 => \sig_token_cntr_reg__0\(0),
      I4 => sig_posted_to_axi_2_reg,
      I5 => \sig_token_cntr_reg__0\(1),
      O => sig_ok_to_post_rd_addr_i_3_n_0
    );
sig_ok_to_post_rd_addr_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \sig_token_cntr_reg__0\(3),
      I1 => \sig_token_cntr_reg__0\(0),
      I2 => \sig_token_cntr_reg__0\(1),
      I3 => \sig_token_cntr_reg__0\(2),
      O => sig_ok_to_post_rd_addr_i_5_n_0
    );
sig_ok_to_post_rd_addr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_2,
      Q => sig_sf_allow_addr_req,
      R => '0'
    );
\sig_token_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_token_cntr_reg__0\(0),
      O => \sig_token_cntr[0]_i_1_n_0\
    );
\sig_token_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFF35003500CAFF"
    )
        port map (
      I0 => sig_posted_to_axi_2_reg,
      I1 => \sig_token_cntr_reg__0\(4),
      I2 => \sig_token_cntr[1]_i_2_n_0\,
      I3 => sig_last_mmap_dbeat_reg_reg,
      I4 => \sig_token_cntr_reg__0\(1),
      I5 => \sig_token_cntr_reg__0\(0),
      O => \sig_token_cntr[1]_i_1_n_0\
    );
\sig_token_cntr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_token_cntr_reg__0\(1),
      I1 => \sig_token_cntr_reg__0\(0),
      I2 => \sig_token_cntr_reg__0\(3),
      I3 => \sig_token_cntr_reg__0\(2),
      O => \sig_token_cntr[1]_i_2_n_0\
    );
\sig_token_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \sig_token_cntr[4]_i_4_n_0\,
      I1 => \sig_token_cntr_reg__0\(0),
      I2 => \sig_token_cntr_reg__0\(2),
      I3 => \sig_token_cntr_reg__0\(1),
      O => \sig_token_cntr[2]_i_1_n_0\
    );
\sig_token_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \sig_token_cntr[4]_i_4_n_0\,
      I1 => \sig_token_cntr_reg__0\(1),
      I2 => \sig_token_cntr_reg__0\(0),
      I3 => \sig_token_cntr_reg__0\(3),
      I4 => \sig_token_cntr_reg__0\(2),
      O => \sig_token_cntr[3]_i_1_n_0\
    );
\sig_token_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565557AAAAAAA8"
    )
        port map (
      I0 => sig_posted_to_axi_2_reg,
      I1 => \sig_token_cntr_reg__0\(2),
      I2 => \sig_token_cntr_reg__0\(3),
      I3 => \sig_token_cntr[4]_i_3_n_0\,
      I4 => \sig_token_cntr_reg__0\(4),
      I5 => sig_last_mmap_dbeat_reg_reg,
      O => \sig_token_cntr[4]_i_1_n_0\
    );
\sig_token_cntr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_token_cntr_reg__0\(4),
      I1 => \sig_token_cntr_reg__0\(3),
      I2 => \sig_token_cntr[4]_i_4_n_0\,
      I3 => \sig_token_cntr_reg__0\(1),
      I4 => \sig_token_cntr_reg__0\(0),
      I5 => \sig_token_cntr_reg__0\(2),
      O => \sig_token_cntr[4]_i_2_n_0\
    );
\sig_token_cntr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sig_token_cntr_reg__0\(0),
      I1 => \sig_token_cntr_reg__0\(1),
      O => \sig_token_cntr[4]_i_3_n_0\
    );
\sig_token_cntr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAA8AAAA"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg_reg,
      I1 => \sig_token_cntr_reg__0\(2),
      I2 => \sig_token_cntr_reg__0\(3),
      I3 => \sig_token_cntr[4]_i_3_n_0\,
      I4 => \sig_token_cntr_reg__0\(4),
      I5 => sig_posted_to_axi_2_reg,
      O => \sig_token_cntr[4]_i_4_n_0\
    );
\sig_token_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[4]_i_1_n_0\,
      D => \sig_token_cntr[0]_i_1_n_0\,
      Q => \sig_token_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_token_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[4]_i_1_n_0\,
      D => \sig_token_cntr[1]_i_1_n_0\,
      Q => \sig_token_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_token_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[4]_i_1_n_0\,
      D => \sig_token_cntr[2]_i_1_n_0\,
      Q => \sig_token_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_token_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[4]_i_1_n_0\,
      D => \sig_token_cntr[3]_i_1_n_0\,
      Q => \sig_token_cntr_reg__0\(3),
      R => SR(0)
    );
\sig_token_cntr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[4]_i_1_n_0\,
      D => \sig_token_cntr[4]_i_2_n_0\,
      Q => \sig_token_cntr_reg__0\(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_mm2s_full_wrap is
  port (
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    \sig_user_skid_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_75_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    p_60_out : in STD_LOGIC;
    p_62_out : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_mm2s_full_wrap : entity is "axi_datamover_mm2s_full_wrap";
end system_axi_vdma_0_0_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_5\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_0 : STD_LOGIC;
  signal I_ADDR_CNTL_n_6 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal I_CMD_STATUS_n_0 : STD_LOGIC;
  signal I_CMD_STATUS_n_1 : STD_LOGIC;
  signal I_CMD_STATUS_n_4 : STD_LOGIC;
  signal \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en\ : STD_LOGIC;
  signal \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out\ : STD_LOGIC;
  signal I_MSTR_PCC_n_1 : STD_LOGIC;
  signal I_MSTR_PCC_n_42 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_1 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_25 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_9 : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_byte_change_minus1_im2 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2sf_cmd_cmplt : STD_LOGIC;
  signal sig_data_fifo_wr_cnt : STD_LOGIC_VECTOR ( 7 to 7 );
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2sf_cmd_valid : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_reg_full0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rdc2sf_wlast : STD_LOGIC;
  signal sig_rdc2sf_wstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_sf_allow_addr_req : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
  signal sig_xfer_addr_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_xfer_strt_strb2use_im3 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
\GEN_INCLUDE_MM2S_SF.I_RD_SF\: entity work.system_axi_vdma_0_0_axi_datamover_rd_sf
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => sig_data_fifo_wr_cnt(7),
      DIBDI(9) => sig_data2sf_cmd_cmplt,
      DIBDI(8) => sig_rdc2sf_wlast,
      DIBDI(7 downto 0) => sig_rdc2sf_wstrb(7 downto 0),
      DIN(35 downto 0) => DIN(35 downto 0),
      E(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3\,
      SR(0) => sig_stream_rst,
      \gc1.count_reg[6]\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_5\,
      \in\(0) => sig_xfer_addr_reg(2),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      \out\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_0\,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      ram_full_i_reg => I_RD_DATA_CNTL_n_25,
      ram_full_i_reg_0(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2 => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_last_mmap_dbeat_reg_reg => I_RD_DATA_CNTL_n_1,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_posted_to_axi_2_reg => I_ADDR_CNTL_n_0,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      \sig_user_skid_reg_reg[0]\(0) => \sig_user_skid_reg_reg[0]\(0),
      sig_wr_fifo => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\
    );
I_ADDR_CNTL: entity work.system_axi_vdma_0_0_axi_datamover_addr_cntl
     port map (
      SR(0) => sig_stream_rst,
      \in\(36) => I_MSTR_PCC_n_1,
      \in\(35) => sig_mstr2addr_burst(0),
      \in\(34 downto 32) => sig_byte_change_minus1_im2(5 downto 3),
      \in\(31 downto 3) => sig_mstr2addr_addr(31 downto 3),
      \in\(2 downto 0) => sig_xfer_addr_reg(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(2 downto 0) => m_axi_mm2s_arlen(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => m_axi_mm2s_arsize(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      \out\ => I_ADDR_CNTL_n_0,
      \sig_addr_posted_cntr_reg[2]\ => sig_addr2data_addr_posted,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_cmplt_reg => I_ADDR_CNTL_n_6,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_init_reg => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2 => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_CMD_STATUS: entity work.system_axi_vdma_0_0_axi_datamover_cmd_status
     port map (
      E(0) => E(0),
      FIFO_Full_reg(0) => Q(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => I_CMD_STATUS_n_0,
      Q(0) => \I_CMD_FIFO/sig_rd_empty\,
      SR(0) => sig_stream_rst,
      cmnd_wr => cmnd_wr,
      decerr_i_reg => decerr_i_reg,
      \in\(0) => I_MSTR_PCC_n_1,
      interr_i_reg => interr_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(49 downto 18) => sig_cmd2mstr_command(63 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      p_60_out => p_60_out,
      p_62_out => p_62_out,
      \s_axis_cmd_tdata_reg[63]\(48 downto 0) => \in\(48 downto 0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg => I_MSTR_PCC_n_42,
      sig_calc_error_reg_reg => I_CMD_STATUS_n_1,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2 => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_rd_sts_slverr_reg_reg => I_CMD_STATUS_n_4,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sm_halt_reg => sig_sm_halt_reg,
      slverr_i_reg => slverr_i_reg,
      sts_tready_reg => sts_tready_reg
    );
I_MSTR_PCC: entity work.system_axi_vdma_0_0_axi_datamover_pcc
     port map (
      FIFO_Full_reg => I_MSTR_PCC_n_42,
      FIFO_Full_reg_0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3\,
      Q(0) => \I_CMD_FIFO/sig_rd_empty\,
      SR(0) => sig_stream_rst,
      \in\(36) => I_MSTR_PCC_n_1,
      \in\(35) => sig_mstr2addr_burst(0),
      \in\(34 downto 32) => sig_byte_change_minus1_im2(5 downto 3),
      \in\(31 downto 3) => sig_mstr2addr_addr(31 downto 3),
      \in\(2 downto 0) => sig_xfer_addr_reg(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(49 downto 18) => sig_cmd2mstr_command(63 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_reg_reg_0 => I_CMD_STATUS_n_1,
      sig_inhibit_rdy_n => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_sequential => sig_mstr2data_sequential,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_next_cmd_cmplt_reg_reg(17) => sig_mstr2data_cmd_cmplt,
      sig_next_cmd_cmplt_reg_reg(16) => sig_mstr2data_eof,
      sig_next_cmd_cmplt_reg_reg(15 downto 8) => sig_mstr2data_last_strb(7 downto 0),
      sig_next_cmd_cmplt_reg_reg(7 downto 0) => sig_xfer_strt_strb2use_im3(7 downto 0),
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_wr_fifo => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\,
      sig_wr_fifo_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\,
      sig_wr_fifo_1 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_RD_DATA_CNTL: entity work.system_axi_vdma_0_0_axi_datamover_rddata_cntl
     port map (
      DIBDI(9) => sig_data2sf_cmd_cmplt,
      DIBDI(8) => sig_rdc2sf_wlast,
      DIBDI(7 downto 0) => sig_rdc2sf_wstrb(7 downto 0),
      E(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out\,
      FIFO_Full_reg => I_CMD_STATUS_n_0,
      SR(0) => sig_stream_rst,
      \count_reg[0]\(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en\,
      \in\(22) => I_MSTR_PCC_n_1,
      \in\(21) => sig_mstr2data_cmd_cmplt,
      \in\(20) => sig_mstr2data_sequential,
      \in\(19) => sig_mstr2data_eof,
      \in\(18 downto 11) => sig_mstr2data_last_strb(7 downto 0),
      \in\(10 downto 3) => sig_xfer_strt_strb2use_im3(7 downto 0),
      \in\(2 downto 0) => sig_byte_change_minus1_im2(5 downto 3),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_0\,
      ram_empty_fb_i_reg => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_5\,
      ram_full_i_reg => I_RD_DATA_CNTL_n_25,
      ram_full_i_reg_0 => sig_data_fifo_wr_cnt(7),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_addr_posted_cntr_reg[2]_0\ => I_RD_DATA_CNTL_n_1,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2 => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_posted_to_axi_reg => sig_addr2data_addr_posted,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_reg_empty_reg => I_RD_DATA_CNTL_n_9,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg(1) => sig_rsc2stat_status(6),
      sig_rd_sts_slverr_reg_reg(0) => sig_rsc2stat_status(4),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\
    );
I_RD_STATUS_CNTLR: entity work.system_axi_vdma_0_0_axi_datamover_rd_status_cntl
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_coelsc_reg_full_reg => I_RD_DATA_CNTL_n_9,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_inhibit_rdy_n_reg => I_CMD_STATUS_n_4,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_RESET: entity work.system_axi_vdma_0_0_axi_datamover_reset_20
     port map (
      SR(0) => sig_stream_rst,
      datamover_idle => datamover_idle,
      datamover_idle_reg => datamover_idle_reg,
      halt_i_reg => halt_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => \out\,
      p_75_out(0) => p_75_out(0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_calc_error_reg_reg => I_ADDR_CNTL_n_6,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover_s2mm_full_wrap is
  port (
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_rst2all_stop_request_0 : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : out STD_LOGIC;
    s_axis_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_soft_reset_i_reg : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 35 downto 0 );
    cmnd_wr_1 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_2 : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    EMPTY : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover_s2mm_full_wrap : entity is "axi_datamover_s2mm_full_wrap";
end system_axi_vdma_0_0_axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover_s2mm_full_wrap is
  signal \^di\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_101\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_102\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_104\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_115\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_116\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_117\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_118\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_119\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_12\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_120\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_121\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_122\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_123\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_83\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_84\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_85\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_86\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_87\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_88\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_89\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_71\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_72\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_73\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_78\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_10\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_100\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_101\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_102\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_103\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_11\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_99\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal I_CMD_STATUS_n_0 : STD_LOGIC;
  signal I_CMD_STATUS_n_3 : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal I_RESET_n_3 : STD_LOGIC;
  signal I_RESET_n_6 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_25 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_26 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_27 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_28 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_29 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_30 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_31 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_33 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_0 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_27 : STD_LOGIC;
  signal lsig_0ffset_cntr : STD_LOGIC;
  signal lsig_end_of_cmd_reg : STD_LOGIC;
  signal lsig_eop_reg : STD_LOGIC;
  signal lsig_first_dbeat : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_out_1 : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_22_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal p_32_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_5_out_0 : STD_LOGIC;
  signal p_9_out_0 : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_byte_cntr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_child_qual_first_of_2 : STD_LOGIC;
  signal sig_child_tag_reg0 : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_csm_ld_xfer : STD_LOGIC;
  signal sig_csm_pop_child_cmd : STD_LOGIC;
  signal sig_csm_state_ns1 : STD_LOGIC;
  signal sig_data2skid_wlast : STD_LOGIC;
  signal sig_data2skid_wstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_data2wsc_bytes_rcvd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_eop : STD_LOGIC;
  signal sig_data2wsc_valid : STD_LOGIC;
  signal sig_dre2ibtt_eop : STD_LOGIC;
  signal sig_dre2ibtt_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_dre2ibtt_tlast : STD_LOGIC;
  signal sig_good_strm_dbeat11_out : STD_LOGIC;
  signal sig_halt_reg : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_ibtt2wdc_stbs_asserted : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_ibtt2wdc_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_ibtt2wdc_tlast : STD_LOGIC;
  signal sig_ibtt2wdc_tstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_ibtt2wdc_tvalid : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_psm_halt : STD_LOGIC;
  signal sig_psm_pop_input_cmd : STD_LOGIC;
  signal sig_sf2pcc_cmd_cmplt : STD_LOGIC;
  signal sig_sf2pcc_packet_eop : STD_LOGIC;
  signal sig_sf2pcc_xfer_bytes : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_sf_strt_addr_offset : STD_LOGIC;
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_stream_rst : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal sig_xfer_len : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  DI(8 downto 0) <= \^di\(8 downto 0);
\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\: entity work.system_axi_vdma_0_0_axi_datamover_indet_btt
     port map (
      CO(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_84\,
      D(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_85\,
      D(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_86\,
      D(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_87\,
      D(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_88\,
      DI(8 downto 0) => \^di\(8 downto 0),
      E(0) => sig_good_strm_dbeat11_out,
      \FSM_sequential_sig_csm_state_reg[0]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_104\,
      \GEN_INDET_BTT.lsig_eop_reg_reg\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_83\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_10\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_11\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_12\,
      \INFERRED_GEN.cnt_i_reg[4]\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty\,
      O(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_115\,
      O(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_116\,
      O(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_117\,
      O(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_118\,
      Q(67 downto 64) => sig_ibtt2wdc_stbs_asserted(3 downto 0),
      Q(63 downto 0) => sig_ibtt2wdc_tdata(63 downto 0),
      S(3) => I_WR_DATA_CNTL_n_28,
      S(2) => I_WR_DATA_CNTL_n_29,
      S(1) => I_WR_DATA_CNTL_n_30,
      S(0) => I_WR_DATA_CNTL_n_31,
      \gcc0.gc0.count_d1_reg[3]\(0) => E(0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpr1.dout_i_reg[3]\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77\,
      \gpr1.dout_i_reg[3]\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_78\,
      \gpr1.dout_i_reg[3]\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79\,
      \gpr1.dout_i_reg[3]\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80\,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_eop_reg => lsig_eop_reg,
      lsig_first_dbeat => lsig_first_dbeat,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_ibtt2wdc_tvalid,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_32_out => p_32_out,
      \sig_burst_dbeat_cntr_reg[2]_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13\,
      \sig_byte_cntr_reg[0]_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14\,
      \sig_byte_cntr_reg[0]_1\(0) => sig_byte_cntr(0),
      \sig_byte_cntr_reg[2]_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_101\,
      \sig_child_addr_cntr_lsh_reg[11]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_119\,
      \sig_child_addr_cntr_lsh_reg[1]\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75\,
      \sig_child_addr_cntr_lsh_reg[2]\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76\,
      \sig_child_addr_cntr_lsh_reg[7]\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_120\,
      \sig_child_addr_cntr_lsh_reg[7]\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_121\,
      \sig_child_addr_cntr_lsh_reg[7]\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_122\,
      \sig_child_addr_cntr_lsh_reg[7]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_123\,
      \sig_child_addr_reg_reg[7]\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_71\,
      \sig_child_addr_reg_reg[7]\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_72\,
      \sig_child_addr_reg_reg[7]\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_73\,
      \sig_child_addr_reg_reg[7]\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74\,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => I_RESET_n_6,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      \sig_data_reg_out_reg[31]\(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      \sig_data_reg_out_reg[31]_0\(31) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\,
      \sig_data_reg_out_reg[31]_0\(30) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\,
      \sig_data_reg_out_reg[31]_0\(29) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\,
      \sig_data_reg_out_reg[31]_0\(28) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24\,
      \sig_data_reg_out_reg[31]_0\(27) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25\,
      \sig_data_reg_out_reg[31]_0\(26) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26\,
      \sig_data_reg_out_reg[31]_0\(25) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\,
      \sig_data_reg_out_reg[31]_0\(24) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28\,
      \sig_data_reg_out_reg[31]_0\(23) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29\,
      \sig_data_reg_out_reg[31]_0\(22) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30\,
      \sig_data_reg_out_reg[31]_0\(21) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31\,
      \sig_data_reg_out_reg[31]_0\(20) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32\,
      \sig_data_reg_out_reg[31]_0\(19) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\,
      \sig_data_reg_out_reg[31]_0\(18) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34\,
      \sig_data_reg_out_reg[31]_0\(17) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\,
      \sig_data_reg_out_reg[31]_0\(16) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\,
      \sig_data_reg_out_reg[31]_0\(15) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37\,
      \sig_data_reg_out_reg[31]_0\(14) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38\,
      \sig_data_reg_out_reg[31]_0\(13) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39\,
      \sig_data_reg_out_reg[31]_0\(12) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40\,
      \sig_data_reg_out_reg[31]_0\(11) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41\,
      \sig_data_reg_out_reg[31]_0\(10) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42\,
      \sig_data_reg_out_reg[31]_0\(9) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\,
      \sig_data_reg_out_reg[31]_0\(8) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\,
      \sig_data_reg_out_reg[31]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\,
      \sig_data_reg_out_reg[31]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\,
      \sig_data_reg_out_reg[31]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47\,
      \sig_data_reg_out_reg[31]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\,
      \sig_data_reg_out_reg[31]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\,
      \sig_data_reg_out_reg[31]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50\,
      \sig_data_reg_out_reg[31]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51\,
      \sig_data_reg_out_reg[31]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52\,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_m_valid_out_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_102\,
      sig_m_valid_out_reg_0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid\,
      sig_next_calc_error_reg_reg => I_WR_DATA_CNTL_n_27,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      \sig_strb_reg_out_reg[0]\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94\,
      \sig_strb_reg_out_reg[1]\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98\,
      \sig_strb_reg_out_reg[1]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95\,
      \sig_strb_reg_out_reg[2]\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96\,
      \sig_strb_reg_out_reg[2]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_99\,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tstrb\(3 downto 0),
      \sig_strb_reg_out_reg[3]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97\,
      \sig_strb_reg_out_reg[3]_1\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85\,
      \sig_strb_reg_out_reg[3]_1\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86\,
      \sig_strb_reg_out_reg[3]_1\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87\,
      \sig_strb_reg_out_reg[3]_1\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88\,
      \sig_strb_reg_out_reg[7]\(7 downto 0) => sig_ibtt2wdc_tstrb(7 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_xfer_is_seq_reg_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_89\,
      sig_xfer_is_seq_reg_reg_0(8) => sig_sf2pcc_packet_eop,
      sig_xfer_is_seq_reg_reg_0(7) => sig_sf2pcc_cmd_cmplt,
      sig_xfer_is_seq_reg_reg_0(6 downto 0) => sig_sf2pcc_xfer_bytes(6 downto 0),
      \sig_xfer_len_reg_reg[3]\(1 downto 0) => sig_xfer_len(3 downto 2),
      \storage_data_reg[3]\(3 downto 0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_out\(3 downto 0)
    );
\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\: entity work.system_axi_vdma_0_0_axi_datamover_ibttcc
     port map (
      D(1 downto 0) => sig_xfer_len(3 downto 2),
      FIFO_Full_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3\,
      FIFO_Full_reg_0 => I_ADDR_CNTL_n_1,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(19) => p_0_out_1,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(18) => p_1_out,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(17) => p_2_out,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(16) => p_3_out,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\(15 downto 0) => p_5_out(15 downto 0),
      O(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_115\,
      O(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_116\,
      O(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_117\,
      O(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_118\,
      Q(0) => \I_CMD_FIFO/sig_rd_empty\,
      SR(0) => sig_child_tag_reg0,
      \gpr1.dout_i_reg[6]\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_120\,
      \gpr1.dout_i_reg[6]\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_121\,
      \gpr1.dout_i_reg[6]\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_122\,
      \gpr1.dout_i_reg[6]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_123\,
      \gpr1.dout_i_reg[6]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_119\,
      \gpr1.dout_i_reg[7]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_89\,
      \gpr1.dout_i_reg[8]\(8) => sig_sf2pcc_packet_eop,
      \gpr1.dout_i_reg[8]\(7) => sig_sf2pcc_cmd_cmplt,
      \gpr1.dout_i_reg[8]\(6 downto 0) => sig_sf2pcc_xfer_bytes(6 downto 0),
      \gv.ram_valid_d1_reg\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_104\,
      \in\(37) => p_13_out,
      \in\(36) => p_27_out(0),
      \in\(35 downto 32) => p_19_out(3 downto 0),
      \in\(31 downto 3) => p_30_out(31 downto 3),
      \in\(2 downto 0) => p_20_out(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 18) => sig_cmd2mstr_command(63 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      p_22_out => p_22_out,
      p_32_out => p_32_out,
      p_9_out_0 => p_9_out_0,
      \sig_child_addr_cntr_lsh_reg[3]_0\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77\,
      \sig_child_addr_cntr_lsh_reg[3]_0\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_78\,
      \sig_child_addr_cntr_lsh_reg[3]_0\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79\,
      \sig_child_addr_cntr_lsh_reg[3]_0\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_71\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_72\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_73\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74\,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_csm_ld_xfer => sig_csm_ld_xfer,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg_reg => I_WR_DATA_CNTL_n_25,
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_next_cmd_cmplt_reg_reg(1) => p_12_out,
      sig_next_cmd_cmplt_reg_reg(0) => p_14_out,
      sig_psm_halt => sig_psm_halt,
      sig_psm_halt_reg_0 => I_CMD_STATUS_n_3,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\,
      sig_wr_fifo_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\,
      \sig_xfer_len_reg_reg[0]_0\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75\,
      \sig_xfer_len_reg_reg[2]_0\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76\
    );
\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\: entity work.system_axi_vdma_0_0_axi_datamover_s2mm_realign
     port map (
      D(1 downto 0) => D(1 downto 0),
      DI(0) => \^di\(0),
      DOUT(35 downto 0) => DOUT(35 downto 0),
      EMPTY => EMPTY,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(31) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(30) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(29) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(28) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(27) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(26) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(25) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(24) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(23) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(22) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(21) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(20) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(19) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(18) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(17) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(16) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(15) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(14) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(13) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(12) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(11) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(10) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(9) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(8) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_10\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_11\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(3 downto 0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_out\(3 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_12\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3\,
      Q(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty\,
      \in\(19) => p_0_out_1,
      \in\(18) => p_1_out,
      \in\(17) => p_2_out,
      \in\(16) => p_3_out,
      \in\(15 downto 0) => p_5_out(15 downto 0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_first_dbeat => lsig_first_dbeat,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid\,
      p_9_out_0 => p_9_out_0,
      ram_full_i_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_102\,
      \sig_byte_cntr_reg[0]\(3 downto 0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tstrb\(3 downto 0),
      \sig_byte_cntr_reg[0]_0\(0) => sig_byte_cntr(0),
      \sig_byte_cntr_reg[0]_1\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94\,
      \sig_byte_cntr_reg[0]_2\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95\,
      \sig_byte_cntr_reg[2]\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96\,
      \sig_byte_cntr_reg[2]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97\,
      \sig_byte_cntr_reg[2]_1\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_99\,
      \sig_byte_cntr_reg[6]\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98\,
      sig_clr_dbc_reg_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_101\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => I_RESET_n_6,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_2 => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_100\,
      sig_init_done_reg_0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_101\,
      sig_init_done_reg_1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_102\,
      sig_init_done_reg_2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_103\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_m_valid_out_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14\,
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      \sig_mssa_index_reg_out_reg[1]\ => \sig_mssa_index_reg_out_reg[1]\,
      sig_s_ready_out_reg(0) => sig_s_ready_out_reg(0),
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg_0,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      \sig_strb_reg_out_reg[3]\ => \out\,
      sig_stream_rst => sig_stream_rst
    );
I_ADDR_CNTL: entity work.\system_axi_vdma_0_0_axi_datamover_addr_cntl__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => I_ADDR_CNTL_n_1,
      \in\(37) => p_13_out,
      \in\(36) => p_27_out(0),
      \in\(35 downto 32) => p_19_out(3 downto 0),
      \in\(31 downto 3) => p_30_out(31 downto 3),
      \in\(2 downto 0) => p_20_out(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awlen(3 downto 0) => m_axi_s2mm_awlen(3 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(1 downto 0) => m_axi_s2mm_awsize(1 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      \out\ => sig_addr2data_addr_posted,
      p_22_out => p_22_out,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_reg2_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_100\,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_CMD_STATUS: entity work.\system_axi_vdma_0_0_axi_datamover_cmd_status__parameterized0\
     port map (
      CO(0) => CO(0),
      FIFO_Full_reg(0) => Q(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => I_CMD_STATUS_n_0,
      Q(0) => \I_CMD_FIFO/sig_rd_empty\,
      SR(0) => p_5_out_0,
      cmnd_wr_1 => cmnd_wr_1,
      decerr_i_reg => decerr_i_reg,
      dma_err => dma_err,
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      \in\(19) => sig_wsc2stat_status(31),
      \in\(18 downto 3) => sig_wsc2stat_status(23 downto 8),
      \in\(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      interr_i_reg => interr_i_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      \out\(49 downto 18) => sig_cmd2mstr_command(63 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      p_10_out => p_10_out,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      \s_axis_cmd_tdata_reg[63]\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      s_axis_cmd_tvalid_reg(0) => s_axis_cmd_tvalid_reg(0),
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_calc_error_reg_reg => I_CMD_STATUS_n_3,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_reg2_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_103\,
      sig_init_reg2_reg_0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_102\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      slverr_i_reg => slverr_i_reg
    );
I_RESET: entity work.system_axi_vdma_0_0_axi_datamover_reset
     port map (
      datamover_idle_2 => datamover_idle_2,
      datamover_idle_reg => datamover_idle_reg,
      halt_i_reg => halt_i_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s_soft_reset_i_reg => s_soft_reset_i_reg,
      \sig_addr_posted_cntr_reg[2]\ => I_WR_DATA_CNTL_n_33,
      \sig_addr_posted_cntr_reg[3]\ => I_WR_STATUS_CNTLR_n_27,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_reg => I_RESET_n_3,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_m_valid_out_reg => I_RESET_n_6,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_rst2all_stop_request_0 => sig_rst2all_stop_request_0,
      sig_stream_rst => sig_stream_rst
    );
I_S2MM_MMAP_SKID_BUF: entity work.system_axi_vdma_0_0_axi_datamover_skid2mm_buf
     port map (
      D(63 downto 0) => sig_ibtt2wdc_tdata(63 downto 0),
      Q(7 downto 0) => sig_strb_skid_reg(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      \out\ => p_0_in3_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2skid_wlast => sig_data2skid_wlast,
      \sig_dbeat_cntr_reg[7]\ => sig_skid2data_wready,
      sig_first_dbeat_reg(7 downto 0) => sig_data2skid_wstrb(7 downto 0),
      sig_halt_reg_reg => I_WR_DATA_CNTL_n_26,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      \sig_strb_reg_out_reg[7]_0\(7 downto 0) => sig_strb_skid_mux_out(7 downto 0),
      sig_stream_rst => sig_stream_rst
    );
I_WR_DATA_CNTL: entity work.system_axi_vdma_0_0_axi_datamover_wrdata_cntl
     port map (
      CO(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_84\,
      D(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_85\,
      D(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_86\,
      D(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_87\,
      D(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_88\,
      E(0) => sig_good_strm_dbeat11_out,
      FIFO_Full_reg => I_WR_STATUS_CNTLR_n_0,
      FIFO_Full_reg_0 => I_CMD_STATUS_n_0,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\ => I_WR_DATA_CNTL_n_27,
      Q(3 downto 0) => sig_ibtt2wdc_stbs_asserted(3 downto 0),
      S(3) => I_WR_DATA_CNTL_n_28,
      S(2) => I_WR_DATA_CNTL_n_29,
      S(1) => I_WR_DATA_CNTL_n_30,
      S(0) => I_WR_DATA_CNTL_n_31,
      \in\(18) => sig_data2wsc_eop,
      \in\(17 downto 2) => sig_data2wsc_bytes_rcvd(15 downto 0),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_ibtt2wdc_tvalid,
      p_11_out => p_11_out,
      sig_cmd2data_valid_reg => I_WR_DATA_CNTL_n_25,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_ld_xfer => sig_csm_ld_xfer,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_halt_cmplt_reg => I_WR_DATA_CNTL_n_33,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_inhibit_rdy_n => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_101\,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_m_valid_out_reg => I_WR_DATA_CNTL_n_26,
      sig_m_valid_out_reg_0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_83\,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_posted_to_axi_reg => sig_addr2data_addr_posted,
      sig_s_ready_dup_reg => p_0_in3_in,
      sig_s_ready_out_reg => sig_skid2data_wready,
      \sig_strb_reg_out_reg[7]\(7 downto 0) => sig_strb_skid_mux_out(7 downto 0),
      \sig_strb_reg_out_reg[7]_0\(7 downto 0) => sig_ibtt2wdc_tstrb(7 downto 0),
      \sig_strb_skid_reg_reg[7]\(7 downto 0) => sig_data2skid_wstrb(7 downto 0),
      \sig_strb_skid_reg_reg[7]_0\(7 downto 0) => sig_strb_skid_reg(7 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\,
      sig_wr_fifo_0 => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      sig_xfer_calc_err_reg_reg(9) => p_13_out,
      sig_xfer_calc_err_reg_reg(8) => p_12_out,
      sig_xfer_calc_err_reg_reg(7) => p_14_out,
      sig_xfer_calc_err_reg_reg(6 downto 3) => p_19_out(3 downto 0),
      sig_xfer_calc_err_reg_reg(2 downto 0) => p_20_out(2 downto 0)
    );
I_WR_STATUS_CNTLR: entity work.system_axi_vdma_0_0_axi_datamover_wr_status_cntl
     port map (
      \GEN_INDET_BTT.lsig_eop_reg_reg\(18) => sig_data2wsc_eop,
      \GEN_INDET_BTT.lsig_eop_reg_reg\(17 downto 2) => sig_data2wsc_bytes_rcvd(15 downto 0),
      \GEN_INDET_BTT.lsig_eop_reg_reg\(1) => sig_data2wsc_cmd_cmplt,
      \GEN_INDET_BTT.lsig_eop_reg_reg\(0) => sig_data2wsc_calc_err,
      \INFERRED_GEN.cnt_i_reg[1]\ => I_WR_STATUS_CNTLR_n_0,
      SR(0) => p_5_out_0,
      \in\(19) => sig_wsc2stat_status(31),
      \in\(18 downto 3) => sig_wsc2stat_status(23 downto 8),
      \in\(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_child_error_reg_reg(0) => sig_child_tag_reg0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_halt_cmplt_reg => I_WR_STATUS_CNTLR_n_27,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_s_h_halt_reg_reg => I_RESET_n_3,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_datamover is
  port (
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[3]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_rst2all_stop_request_0 : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    s_axis_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg_0 : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    decerr_i_reg_0 : out STD_LOGIC;
    slverr_i_reg_0 : out STD_LOGIC;
    interr_i_reg_0 : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    \sig_user_skid_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_soft_reset_i_reg : in STD_LOGIC;
    halt_i_reg_0 : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 35 downto 0 );
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_75_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    cmnd_wr_1 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_2 : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    EMPTY : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    \s_axis_cmd_tdata_reg[63]\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_60_out : in STD_LOGIC;
    p_62_out : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_datamover : entity is "axi_datamover";
end system_axi_vdma_0_0_axi_datamover;

architecture STRUCTURE of system_axi_vdma_0_0_axi_datamover is
begin
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.system_axi_vdma_0_0_axi_datamover_mm2s_full_wrap
     port map (
      DIN(35 downto 0) => DIN(35 downto 0),
      E(0) => E(0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      Q(0) => FIFO_Full_reg(0),
      cmnd_wr => cmnd_wr,
      datamover_idle => datamover_idle,
      datamover_idle_reg => datamover_idle_reg,
      decerr_i_reg => decerr_i_reg,
      halt_i_reg => halt_i_reg,
      \in\(48 downto 0) => \in\(48 downto 0),
      interr_i_reg => interr_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(2 downto 0) => m_axi_mm2s_arlen(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => m_axi_mm2s_arsize(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => \out\,
      p_60_out => p_60_out,
      p_62_out => p_62_out,
      p_75_out(0) => p_75_out(0),
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      \sig_user_skid_reg_reg[0]\(0) => \sig_user_skid_reg_reg[0]\(0),
      slverr_i_reg => slverr_i_reg,
      sts_tready_reg => sts_tready_reg
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.system_axi_vdma_0_0_axi_datamover_s2mm_full_wrap
     port map (
      CO(0) => CO(0),
      D(1 downto 0) => D(1 downto 0),
      DI(8 downto 0) => DI(8 downto 0),
      DOUT(35 downto 0) => DOUT(35 downto 0),
      E(0) => \gcc0.gc0.count_d1_reg[3]\(0),
      EMPTY => EMPTY,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      Q(0) => Q(0),
      cmnd_wr_1 => cmnd_wr_1,
      datamover_idle_2 => datamover_idle_2,
      datamover_idle_reg => datamover_idle_reg_0,
      decerr_i_reg => decerr_i_reg_0,
      dma_err => dma_err,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      halt_i_reg => halt_i_reg_0,
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      interr_i_reg => interr_i_reg_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awlen(3 downto 0) => m_axi_s2mm_awlen(3 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(1 downto 0) => m_axi_s2mm_awsize(1 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      \out\ => \sig_strb_reg_out_reg[3]\,
      p_0_out(8 downto 0) => p_0_out(8 downto 0),
      p_9_out => p_9_out,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_soft_reset => s2mm_soft_reset,
      \s_axis_cmd_tdata_reg[63]\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      s_axis_cmd_tvalid_reg(0) => s_axis_cmd_tvalid_reg(0),
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      s_soft_reset_i_reg => s_soft_reset_i_reg,
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      \sig_mssa_index_reg_out_reg[1]\ => \sig_mssa_index_reg_out_reg[1]\,
      sig_rst2all_stop_request_0 => sig_rst2all_stop_request_0,
      sig_s_ready_out_reg(0) => sig_s_ready_out_reg(0),
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg_0,
      slverr_i_reg => slverr_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0_axi_vdma is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_fsync : in STD_LOGIC;
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_fsync : in STD_LOGIC;
    s2mm_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_buffer_empty : out STD_LOGIC;
    mm2s_buffer_almost_empty : out STD_LOGIC;
    s2mm_buffer_full : out STD_LOGIC;
    s2mm_buffer_almost_full : out STD_LOGIC;
    mm2s_fsync_out : out STD_LOGIC;
    s2mm_fsync_out : out STD_LOGIC;
    mm2s_prmtr_update : out STD_LOGIC;
    s2mm_prmtr_update : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_vdma_tstvec : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of system_axi_vdma_0_0_axi_vdma : entity is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of system_axi_vdma_0_0_axi_vdma : entity is "zynq";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of system_axi_vdma_0_0_axi_vdma : entity is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of system_axi_vdma_0_0_axi_vdma : entity is 3;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of system_axi_vdma_0_0_axi_vdma : entity is 1024;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of system_axi_vdma_0_0_axi_vdma : entity is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of system_axi_vdma_0_0_axi_vdma : entity is 8;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 24;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of system_axi_vdma_0_0_axi_vdma : entity is 3;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of system_axi_vdma_0_0_axi_vdma : entity is 2;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of system_axi_vdma_0_0_axi_vdma : entity is 1024;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of system_axi_vdma_0_0_axi_vdma : entity is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of system_axi_vdma_0_0_axi_vdma : entity is 8;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 24;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of system_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of system_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of system_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of system_axi_vdma_0_0_axi_vdma : entity is 2;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_0_0_axi_vdma : entity is "axi_vdma";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_axi_vdma_0_0_axi_vdma : entity is "yes";
  attribute ip_group : string;
  attribute ip_group of system_axi_vdma_0_0_axi_vdma : entity is "LOGICORE";
  attribute iptype : string;
  attribute iptype of system_axi_vdma_0_0_axi_vdma : entity is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of system_axi_vdma_0_0_axi_vdma : entity is "TRUE";
end system_axi_vdma_0_0_axi_vdma;

architecture STRUCTURE of system_axi_vdma_0_0_axi_vdma is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_100 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_101 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_102 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_103 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_104 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_105 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_106 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_107 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_108 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_109 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_122 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_123 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_124 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_125 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_126 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_127 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_128 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_129 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_130 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_131 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_132 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_133 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_134 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_135 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_136 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_137 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_138 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_139 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_140 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_141 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_142 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_143 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_144 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_145 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_146 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_147 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_148 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_149 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_150 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_151 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_152 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_153 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_154 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_155 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_156 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_157 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_158 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_159 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_160 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_161 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_162 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_163 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_164 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_165 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_71 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_81 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_82 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_85 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_86 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_87 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_88 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_89 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_90 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_91 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_92 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_93 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_94 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_95 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_96 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_97 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_98 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_99 : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from_19\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored_12\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from_20\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored_18\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/halt_i0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/halt_reset\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_in_xored\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/p_4_out\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/p_9_out\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/p_0_out\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_eop_reg\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_tlast_reg\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2\ : STD_LOGIC;
  signal \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_35\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_36\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_2\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_3\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_21\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_22\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_218\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_219\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_220\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_221\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_222\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_223\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_226\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_228\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_66\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_76\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_3\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_43\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_5\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_10\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_14\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_15\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_3\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_5\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_6\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_15\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_57\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_58\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_59\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_60\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_61\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_62\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_66\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_67\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_79\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_83\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_88\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_89\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_93\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_5\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_7\ : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_39 : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_40 : STD_LOGIC;
  signal \I_CMDSTS/p_12_out\ : STD_LOGIC;
  signal \I_CMDSTS/p_9_out\ : STD_LOGIC;
  signal \I_CMDSTS/s_axis_cmd_tvalid0\ : STD_LOGIC;
  signal \I_DMA_REGISTER/irqdelay_wren_i\ : STD_LOGIC;
  signal \I_DMA_REGISTER/p_14_out\ : STD_LOGIC;
  signal \I_DMA_REGISTER/p_15_out\ : STD_LOGIC;
  signal \I_DMA_REGISTER/reset_counts\ : STD_LOGIC;
  signal \I_DMA_REGISTER/reset_counts_17\ : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_19 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_195 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_20 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_21 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_22 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_24 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_27 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_28 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_30 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_32 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_33 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_34 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_35 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_36 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_8 : STD_LOGIC;
  signal I_RST_MODULE_n_16 : STD_LOGIC;
  signal I_RST_MODULE_n_18 : STD_LOGIC;
  signal I_RST_MODULE_n_20 : STD_LOGIC;
  signal I_RST_MODULE_n_21 : STD_LOGIC;
  signal I_RST_MODULE_n_23 : STD_LOGIC;
  signal I_RST_MODULE_n_26 : STD_LOGIC;
  signal I_RST_MODULE_n_27 : STD_LOGIC;
  signal I_RST_MODULE_n_28 : STD_LOGIC;
  signal I_RST_MODULE_n_29 : STD_LOGIC;
  signal I_RST_MODULE_n_30 : STD_LOGIC;
  signal I_RST_MODULE_n_31 : STD_LOGIC;
  signal I_RST_MODULE_n_32 : STD_LOGIC;
  signal I_RST_MODULE_n_33 : STD_LOGIC;
  signal I_RST_MODULE_n_34 : STD_LOGIC;
  signal \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\ : STD_LOGIC;
  signal \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1\ : STD_LOGIC;
  signal \I_SM/fsize_mismatch_err_flag_int\ : STD_LOGIC;
  signal \I_SM/fsize_mismatch_err_s1\ : STD_LOGIC;
  signal \I_STS_MNGR/datamover_idle\ : STD_LOGIC;
  signal \I_STS_MNGR/datamover_idle_8\ : STD_LOGIC;
  signal \VIDEO_REG_I/p_1_out\ : STD_LOGIC;
  signal all_lines_xfred : STD_LOGIC;
  signal all_lines_xfred_4 : STD_LOGIC;
  signal ch1_delay_cnt_en : STD_LOGIC;
  signal ch1_delay_zero : STD_LOGIC;
  signal ch2_delay_cnt_en : STD_LOGIC;
  signal ch2_delay_zero : STD_LOGIC;
  signal ch2_irqthresh_decr_mask_sig : STD_LOGIC;
  signal cmnd_wr : STD_LOGIC;
  signal cmnd_wr_10 : STD_LOGIC;
  signal crnt_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal d_tready_before_fsync : STD_LOGIC;
  signal d_tready_before_fsync_clr_flag1 : STD_LOGIC;
  signal d_tready_sof_late : STD_LOGIC;
  signal delay_s2mm_fsync_core_till_mmap_done_flag : STD_LOGIC;
  signal dm2linebuf_mm2s_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dm2linebuf_mm2s_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dm2linebuf_mm2s_tlast : STD_LOGIC;
  signal dm2linebuf_s2mm_tready : STD_LOGIC;
  signal dma_err : STD_LOGIC;
  signal dma_err_7 : STD_LOGIC;
  signal dma_irq_mask_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal drop_fsync_d_pulse_gen_fsize_less_err : STD_LOGIC;
  signal initial_frame : STD_LOGIC;
  signal initial_frame_5 : STD_LOGIC;
  signal linebuf2dm_s2mm_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal linebuf2dm_s2mm_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal linebuf2dm_s2mm_tlast : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_mm2s_arlen\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_mm2s_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_s2mm_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_s2mm_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_s2mm_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m_axis_fifo_ainit_nosync : STD_LOGIC;
  signal m_axis_s2mm_sts_tready : STD_LOGIC;
  signal mask_fsync_out_i : STD_LOGIC;
  signal mask_fsync_out_i_13 : STD_LOGIC;
  signal mm2s_axi2ip_rdaddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal mm2s_axi2ip_wrce : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal mm2s_axi2ip_wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_axis_resetn : STD_LOGIC;
  signal mm2s_dly_irq_set : STD_LOGIC;
  signal mm2s_dm_prmry_resetn : STD_LOGIC;
  signal \^mm2s_frame_ptr_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mm2s_halt : STD_LOGIC;
  signal mm2s_halt_cmplt : STD_LOGIC;
  signal mm2s_ioc_irq_set : STD_LOGIC;
  signal mm2s_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mm2s_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mm2s_prmry_resetn : STD_LOGIC;
  signal mm2s_reg_module_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mm2s_reg_module_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mm2s_reg_module_strt_addr[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mm2s_reg_module_strt_addr[1]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mm2s_reg_module_strt_addr[2]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_reg_module_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mm2s_to_s2mm_frame_ptr_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal num_fstore_minus1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_101_out : STD_LOGIC;
  signal p_103_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_104_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_105_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_11_out_2 : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_13_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_28_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_2_out_0 : STD_LOGIC;
  signal p_2_out_3 : STD_LOGIC;
  signal p_2_out_6 : STD_LOGIC;
  signal p_35_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_36_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_37_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_49_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_4_out_1 : STD_LOGIC;
  signal p_4_out_11 : STD_LOGIC;
  signal p_4_out_15 : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_54_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_62_out : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_6_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_6_out_16 : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_81_out : STD_LOGIC;
  signal p_82_out : STD_LOGIC;
  signal p_83_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_84_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_85_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_86_out : STD_LOGIC;
  signal p_88_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_91_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_92_out : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal prmtr_update_complete : STD_LOGIC;
  signal prmtr_update_complete_9 : STD_LOGIC;
  signal run_stop_reg : STD_LOGIC;
  signal s2mm_axi2ip_wrce : STD_LOGIC_VECTOR ( 45 downto 10 );
  signal s2mm_axi2ip_wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_axis_resetn : STD_LOGIC;
  signal s2mm_cdc2dmac_fsync : STD_LOGIC;
  signal s2mm_chnl_current_frame : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal s2mm_chnl_ready : STD_LOGIC;
  signal s2mm_crnt_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal s2mm_dly_irq_set : STD_LOGIC;
  signal s2mm_dm_prmry_resetn : STD_LOGIC;
  signal s2mm_dma_interr_set_minus_frame_errors : STD_LOGIC;
  signal s2mm_dmacr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_dmasr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s2mm_dmasr_halted_s : STD_LOGIC;
  signal s2mm_dummy_tready_fsync_src_sel_10 : STD_LOGIC;
  signal s2mm_frame_number : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^s2mm_frame_ptr_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s2mm_fsize_less_err_flag_10 : STD_LOGIC;
  signal s2mm_fsize_mismatch_err : STD_LOGIC;
  signal s2mm_fsize_mismatch_err_s : STD_LOGIC;
  signal s2mm_fsize_more_or_sof_late : STD_LOGIC;
  signal s2mm_fsize_more_or_sof_late_s : STD_LOGIC;
  signal s2mm_fsync_core : STD_LOGIC;
  signal s2mm_fsync_out_i : STD_LOGIC;
  signal s2mm_fsync_out_m_i : STD_LOGIC;
  signal s2mm_ftchcmdsts_idle : STD_LOGIC;
  signal s2mm_genlock_pair_frame : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal s2mm_halt : STD_LOGIC;
  signal s2mm_halt_cmplt : STD_LOGIC;
  signal s2mm_ioc_irq_set : STD_LOGIC;
  signal s2mm_ip2axi_frame_ptr_ref : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal s2mm_ip2axi_frame_store : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal s2mm_ip2axi_introut : STD_LOGIC;
  signal s2mm_ip2axi_rddata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s2mm_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s2mm_lsize_mismatch_err : STD_LOGIC;
  signal s2mm_lsize_more_mismatch_err : STD_LOGIC;
  signal s2mm_m_frame_ptr_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s2mm_packet_sof : STD_LOGIC;
  signal s2mm_prmry_resetn : STD_LOGIC;
  signal s2mm_reg_module_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s2mm_reg_module_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s2mm_reg_module_strt_addr[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s2mm_reg_module_strt_addr[1]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s2mm_reg_module_strt_addr[2]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_reg_module_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal s2mm_soft_reset : STD_LOGIC;
  signal s2mm_stop : STD_LOGIC;
  signal s2mm_strm_all_lines_rcvd : STD_LOGIC;
  signal s2mm_tstvect_fsync : STD_LOGIC;
  signal s2mm_tuser_to_fsync_out : STD_LOGIC;
  signal s2mm_valid_frame_sync : STD_LOGIC;
  signal s2mm_valid_frame_sync_cmb : STD_LOGIC;
  signal s2mm_valid_video_prmtrs : STD_LOGIC;
  signal s_axi_lite_resetn : STD_LOGIC;
  signal s_axis_fifo_ainit_nosync : STD_LOGIC;
  signal s_axis_s2mm_cmd_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s_axis_s2mm_cmd_tvalid : STD_LOGIC;
  signal s_axis_s2mm_tdata_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_axis_s2mm_tready_i : STD_LOGIC;
  signal s_axis_s2mm_tready_i_axis_dw_conv : STD_LOGIC;
  signal s_axis_s2mm_tready_signal : STD_LOGIC;
  signal s_axis_s2mm_tuser_d1 : STD_LOGIC;
  signal s_axis_s2mm_tvalid_int : STD_LOGIC;
  signal s_valid0 : STD_LOGIC;
  signal s_valid0_14 : STD_LOGIC;
  signal sig_reset_reg : STD_LOGIC;
  signal valid_frame_sync_d2 : STD_LOGIC;
  signal \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_8_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_8_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_8_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_8\ : label is "";
begin
  axi_vdma_tstvec(63) <= \<const0>\;
  axi_vdma_tstvec(62) <= \<const0>\;
  axi_vdma_tstvec(61) <= \<const0>\;
  axi_vdma_tstvec(60) <= \<const0>\;
  axi_vdma_tstvec(59) <= \<const0>\;
  axi_vdma_tstvec(58) <= \<const0>\;
  axi_vdma_tstvec(57) <= \<const0>\;
  axi_vdma_tstvec(56) <= \<const0>\;
  axi_vdma_tstvec(55) <= \<const0>\;
  axi_vdma_tstvec(54) <= \<const0>\;
  axi_vdma_tstvec(53) <= \<const0>\;
  axi_vdma_tstvec(52) <= \<const0>\;
  axi_vdma_tstvec(51) <= \<const0>\;
  axi_vdma_tstvec(50) <= \<const0>\;
  axi_vdma_tstvec(49) <= \<const0>\;
  axi_vdma_tstvec(48) <= \<const0>\;
  axi_vdma_tstvec(47) <= \<const0>\;
  axi_vdma_tstvec(46) <= \<const0>\;
  axi_vdma_tstvec(45) <= \<const0>\;
  axi_vdma_tstvec(44) <= \<const0>\;
  axi_vdma_tstvec(43) <= \<const0>\;
  axi_vdma_tstvec(42) <= \<const0>\;
  axi_vdma_tstvec(41) <= \<const0>\;
  axi_vdma_tstvec(40) <= \<const0>\;
  axi_vdma_tstvec(39) <= \<const0>\;
  axi_vdma_tstvec(38) <= \<const0>\;
  axi_vdma_tstvec(37) <= \<const0>\;
  axi_vdma_tstvec(36) <= \<const0>\;
  axi_vdma_tstvec(35) <= \<const0>\;
  axi_vdma_tstvec(34) <= \<const0>\;
  axi_vdma_tstvec(33) <= \<const0>\;
  axi_vdma_tstvec(32) <= \<const0>\;
  axi_vdma_tstvec(31) <= \<const0>\;
  axi_vdma_tstvec(30) <= \<const0>\;
  axi_vdma_tstvec(29) <= \<const0>\;
  axi_vdma_tstvec(28) <= \<const0>\;
  axi_vdma_tstvec(27) <= \<const0>\;
  axi_vdma_tstvec(26) <= \<const0>\;
  axi_vdma_tstvec(25) <= \<const0>\;
  axi_vdma_tstvec(24) <= \<const0>\;
  axi_vdma_tstvec(23) <= \<const0>\;
  axi_vdma_tstvec(22) <= \<const0>\;
  axi_vdma_tstvec(21) <= \<const0>\;
  axi_vdma_tstvec(20) <= \<const0>\;
  axi_vdma_tstvec(19) <= \<const0>\;
  axi_vdma_tstvec(18) <= \<const0>\;
  axi_vdma_tstvec(17) <= \<const0>\;
  axi_vdma_tstvec(16) <= \<const0>\;
  axi_vdma_tstvec(15) <= \<const0>\;
  axi_vdma_tstvec(14) <= \<const0>\;
  axi_vdma_tstvec(13) <= \<const0>\;
  axi_vdma_tstvec(12) <= \<const0>\;
  axi_vdma_tstvec(11) <= \<const0>\;
  axi_vdma_tstvec(10) <= \<const0>\;
  axi_vdma_tstvec(9) <= \<const0>\;
  axi_vdma_tstvec(8) <= \<const0>\;
  axi_vdma_tstvec(7) <= \<const0>\;
  axi_vdma_tstvec(6) <= \<const0>\;
  axi_vdma_tstvec(5) <= \<const0>\;
  axi_vdma_tstvec(4) <= \<const0>\;
  axi_vdma_tstvec(3) <= \<const0>\;
  axi_vdma_tstvec(2) <= \<const0>\;
  axi_vdma_tstvec(1) <= \<const0>\;
  axi_vdma_tstvec(0) <= \<const0>\;
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const1>\;
  m_axi_mm2s_arcache(0) <= \<const1>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4) <= \<const0>\;
  m_axi_mm2s_arlen(3) <= \<const0>\;
  m_axi_mm2s_arlen(2 downto 0) <= \^m_axi_mm2s_arlen\(2 downto 0);
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1 downto 0) <= \^m_axi_mm2s_arsize\(1 downto 0);
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \^m_axi_s2mm_awburst\(0);
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const1>\;
  m_axi_s2mm_awcache(0) <= \<const1>\;
  m_axi_s2mm_awlen(7) <= \<const0>\;
  m_axi_s2mm_awlen(6) <= \<const0>\;
  m_axi_s2mm_awlen(5) <= \<const0>\;
  m_axi_s2mm_awlen(4) <= \<const0>\;
  m_axi_s2mm_awlen(3 downto 0) <= \^m_axi_s2mm_awlen\(3 downto 0);
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1 downto 0) <= \^m_axi_s2mm_awsize\(1 downto 0);
  m_axi_sg_araddr(31) <= \<const0>\;
  m_axi_sg_araddr(30) <= \<const0>\;
  m_axi_sg_araddr(29) <= \<const0>\;
  m_axi_sg_araddr(28) <= \<const0>\;
  m_axi_sg_araddr(27) <= \<const0>\;
  m_axi_sg_araddr(26) <= \<const0>\;
  m_axi_sg_araddr(25) <= \<const0>\;
  m_axi_sg_araddr(24) <= \<const0>\;
  m_axi_sg_araddr(23) <= \<const0>\;
  m_axi_sg_araddr(22) <= \<const0>\;
  m_axi_sg_araddr(21) <= \<const0>\;
  m_axi_sg_araddr(20) <= \<const0>\;
  m_axi_sg_araddr(19) <= \<const0>\;
  m_axi_sg_araddr(18) <= \<const0>\;
  m_axi_sg_araddr(17) <= \<const0>\;
  m_axi_sg_araddr(16) <= \<const0>\;
  m_axi_sg_araddr(15) <= \<const0>\;
  m_axi_sg_araddr(14) <= \<const0>\;
  m_axi_sg_araddr(13) <= \<const0>\;
  m_axi_sg_araddr(12) <= \<const0>\;
  m_axi_sg_araddr(11) <= \<const0>\;
  m_axi_sg_araddr(10) <= \<const0>\;
  m_axi_sg_araddr(9) <= \<const0>\;
  m_axi_sg_araddr(8) <= \<const0>\;
  m_axi_sg_araddr(7) <= \<const0>\;
  m_axi_sg_araddr(6) <= \<const0>\;
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const0>\;
  m_axi_sg_arcache(0) <= \<const0>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \<const0>\;
  m_axi_sg_arlen(1) <= \<const0>\;
  m_axi_sg_arlen(0) <= \<const0>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \<const0>\;
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_arvalid <= \<const0>\;
  m_axi_sg_rready <= \<const0>\;
  mm2s_buffer_almost_empty <= \<const0>\;
  mm2s_buffer_empty <= \<const0>\;
  mm2s_frame_ptr_out(5 downto 0) <= \^mm2s_frame_ptr_out\(5 downto 0);
  mm2s_fsync_out <= \<const0>\;
  mm2s_prmry_reset_out_n <= \<const1>\;
  mm2s_prmtr_update <= \<const0>\;
  s2mm_buffer_almost_full <= \<const0>\;
  s2mm_buffer_full <= \<const0>\;
  s2mm_frame_ptr_out(5 downto 0) <= \^s2mm_frame_ptr_out\(5 downto 0);
  s2mm_fsync_out <= \<const0>\;
  s2mm_prmry_reset_out_n <= \<const1>\;
  s2mm_prmtr_update <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
AXI_LITE_REG_INTERFACE_I: entity work.system_axi_vdma_0_0_axi_vdma_reg_if
     port map (
      D(31 downto 0) => mm2s_axi2ip_wrdata(31 downto 0),
      \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(3 downto 0) => dma_irq_mask_i(3 downto 0),
      \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => s2mm_reg_module_stride(15 downto 0),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\(1 downto 0) => mm2s_reg_module_stride(14 downto 13),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_222\,
      \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(4 downto 0) => s2mm_chnl_current_frame(4 downto 0),
      \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(4 downto 0) => s2mm_genlock_pair_frame(4 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\(4 downto 0) => p_35_out(4 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(2 downto 0) => p_36_out(2 downto 0),
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\(31 downto 0) => s2mm_axi2ip_wrdata(31 downto 0),
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(0) => AXI_LITE_REG_INTERFACE_I_n_81,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\(0) => AXI_LITE_REG_INTERFACE_I_n_122,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_83\,
      \GEN_FOR_FLUSH.fsize_err_reg\ => AXI_LITE_REG_INTERFACE_I_n_160,
      \GEN_FOR_FLUSH.fsize_err_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ => AXI_LITE_REG_INTERFACE_I_n_162,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64\,
      \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(7) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74\,
      \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(6) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75\,
      \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(5) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76\,
      \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(4) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77\,
      \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(3) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78\,
      \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(2) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_79\,
      \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(1) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80\,
      \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81\,
      \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(4) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68\,
      \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(3) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69\,
      \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(2) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\,
      \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(1) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71\,
      \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(7 downto 0) => s2mm_irqthresh_status(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\ => AXI_LITE_REG_INTERFACE_I_n_106,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\ => AXI_LITE_REG_INTERFACE_I_n_108,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\ => AXI_LITE_REG_INTERFACE_I_n_107,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\ => AXI_LITE_REG_INTERFACE_I_n_109,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(31) => AXI_LITE_REG_INTERFACE_I_n_123,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(30) => AXI_LITE_REG_INTERFACE_I_n_124,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(29) => AXI_LITE_REG_INTERFACE_I_n_125,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(28) => AXI_LITE_REG_INTERFACE_I_n_126,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(27) => AXI_LITE_REG_INTERFACE_I_n_127,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(26) => AXI_LITE_REG_INTERFACE_I_n_128,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(25) => AXI_LITE_REG_INTERFACE_I_n_129,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(24) => AXI_LITE_REG_INTERFACE_I_n_130,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(23) => AXI_LITE_REG_INTERFACE_I_n_131,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(22) => AXI_LITE_REG_INTERFACE_I_n_132,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(21) => AXI_LITE_REG_INTERFACE_I_n_133,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(20) => AXI_LITE_REG_INTERFACE_I_n_134,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(19) => AXI_LITE_REG_INTERFACE_I_n_135,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(18) => AXI_LITE_REG_INTERFACE_I_n_136,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(17) => AXI_LITE_REG_INTERFACE_I_n_137,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(16) => AXI_LITE_REG_INTERFACE_I_n_138,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(15) => AXI_LITE_REG_INTERFACE_I_n_139,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(14) => AXI_LITE_REG_INTERFACE_I_n_140,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(13) => AXI_LITE_REG_INTERFACE_I_n_141,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(12) => AXI_LITE_REG_INTERFACE_I_n_142,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(11) => AXI_LITE_REG_INTERFACE_I_n_143,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(10) => AXI_LITE_REG_INTERFACE_I_n_144,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(9) => AXI_LITE_REG_INTERFACE_I_n_145,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(8) => AXI_LITE_REG_INTERFACE_I_n_146,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(7) => AXI_LITE_REG_INTERFACE_I_n_147,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(6) => AXI_LITE_REG_INTERFACE_I_n_148,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(5) => AXI_LITE_REG_INTERFACE_I_n_149,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(4) => AXI_LITE_REG_INTERFACE_I_n_150,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(3) => AXI_LITE_REG_INTERFACE_I_n_151,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(2) => AXI_LITE_REG_INTERFACE_I_n_152,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(1) => AXI_LITE_REG_INTERFACE_I_n_153,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(0) => AXI_LITE_REG_INTERFACE_I_n_154,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(17 downto 2) => \mm2s_reg_module_strt_addr[0]\(31 downto 16),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(1 downto 0) => \mm2s_reg_module_strt_addr[0]\(14 downto 13),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0\(31 downto 0) => \s2mm_reg_module_strt_addr[0]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1\(31 downto 0) => p_85_out(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(23 downto 4) => \mm2s_reg_module_strt_addr[1]\(31 downto 12),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(3 downto 1) => \mm2s_reg_module_strt_addr[1]\(6 downto 4),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(0) => \mm2s_reg_module_strt_addr[1]\(0),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0\(31 downto 0) => \s2mm_reg_module_strt_addr[1]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_1\(31 downto 0) => s2mm_ip2axi_rddata(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(23 downto 4) => \mm2s_reg_module_strt_addr[2]\(31 downto 12),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(3 downto 1) => \mm2s_reg_module_strt_addr[2]\(6 downto 4),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(0) => \mm2s_reg_module_strt_addr[2]\(0),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0\(31 downto 0) => \s2mm_reg_module_strt_addr[2]\(31 downto 0),
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0) => p_83_out(4 downto 0),
      Q(4 downto 0) => p_84_out(4 downto 0),
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0) => s2mm_ip2axi_frame_store(4 downto 0),
      SR(0) => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2\,
      ch1_dly_irq_set => mm2s_dly_irq_set,
      ch1_irqdelay_status(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      ch2_dly_irq_set => s2mm_dly_irq_set,
      ch2_irqdelay_status(7 downto 0) => s2mm_irqdelay_status(7 downto 0),
      dly_irq_reg => AXI_LITE_REG_INTERFACE_I_n_158,
      dly_irq_reg_0 => AXI_LITE_REG_INTERFACE_I_n_164,
      dly_irq_reg_1 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58\,
      dly_irq_reg_2 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_66\,
      dma_decerr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56\,
      dma_decerr_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61\,
      dma_interr_reg => AXI_LITE_REG_INTERFACE_I_n_159,
      dma_interr_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54\,
      dma_interr_reg_1 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59\,
      dma_slverr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55\,
      dma_slverr_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60\,
      \dmacr_i_reg[0]\ => AXI_LITE_REG_INTERFACE_I_n_71,
      err_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75\,
      err_irq_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_88\,
      fsize_mismatch_err => s2mm_fsize_mismatch_err,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_82,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_83,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_84,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_85,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_86,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_87,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_88,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_89,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_90,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_91,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_92,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_93,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_94,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_95,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_96,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_97,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_98,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_99,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_100,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_101,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_102,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_103,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_104,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_105,
      ioc_irq_reg => AXI_LITE_REG_INTERFACE_I_n_157,
      ioc_irq_reg_0 => AXI_LITE_REG_INTERFACE_I_n_163,
      ioc_irq_reg_1 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57\,
      ioc_irq_reg_2 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65\,
      lsize_err_reg => AXI_LITE_REG_INTERFACE_I_n_161,
      lsize_err_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63\,
      lsize_mismatch_err => s2mm_lsize_mismatch_err,
      lsize_more_err_reg => AXI_LITE_REG_INTERFACE_I_n_165,
      lsize_more_err_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_67\,
      lsize_more_mismatch_err => s2mm_lsize_more_mismatch_err,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mm2s_axi2ip_wrce(8 downto 3) => mm2s_axi2ip_wrce(25 downto 20),
      mm2s_axi2ip_wrce(2) => mm2s_axi2ip_wrce(10),
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_introut => mm2s_introut,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\(1 downto 0) => mm2s_axi2ip_rdaddr(3 downto 2),
      p_14_out => \I_DMA_REGISTER/p_14_out\,
      p_15_out => \I_DMA_REGISTER/p_15_out\,
      p_74_out => p_74_out,
      p_75_out(17 downto 2) => p_75_out(31 downto 16),
      p_75_out(1) => p_75_out(4),
      p_75_out(0) => p_75_out(0),
      p_82_out => p_82_out,
      prmry_reset2 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\,
      prmry_reset2_0 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2\,
      prmtr_updt_complete_i_reg => AXI_LITE_REG_INTERFACE_I_n_155,
      prmtr_updt_complete_i_reg_0 => AXI_LITE_REG_INTERFACE_I_n_156,
      \ptr_ref_i_reg[4]\(4 downto 0) => s2mm_ip2axi_frame_ptr_ref(4 downto 0),
      \reg_module_hsize_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_76\,
      \reg_module_hsize_reg[12]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_221\,
      \reg_module_hsize_reg[14]\(1 downto 0) => mm2s_reg_module_hsize(14 downto 13),
      \reg_module_hsize_reg[15]\(15 downto 0) => s2mm_reg_module_hsize(15 downto 0),
      \reg_module_hsize_reg[4]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_218\,
      \reg_module_hsize_reg[5]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_219\,
      \reg_module_hsize_reg[6]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_220\,
      \reg_module_vsize_reg[12]\(12 downto 0) => s2mm_reg_module_vsize(12 downto 0),
      s2mm_axi2ip_wrce(9 downto 4) => s2mm_axi2ip_wrce(45 downto 40),
      s2mm_axi2ip_wrce(3) => s2mm_axi2ip_wrce(15),
      s2mm_axi2ip_wrce(2 downto 1) => s2mm_axi2ip_wrce(13 downto 12),
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(10),
      s2mm_dma_interr_set_minus_frame_errors => s2mm_dma_interr_set_minus_frame_errors,
      s2mm_dmacr(22 downto 6) => s2mm_dmacr(31 downto 15),
      s2mm_dmacr(5 downto 2) => s2mm_dmacr(6 downto 3),
      s2mm_dmacr(1 downto 0) => s2mm_dmacr(1 downto 0),
      s2mm_dmasr(0) => s2mm_dmasr(0),
      s2mm_fsize_more_or_sof_late => s2mm_fsize_more_or_sof_late,
      s2mm_introut => s2mm_introut,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_ip2axi_introut => s2mm_ip2axi_introut,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s2mm_soft_reset => s2mm_soft_reset,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(7 downto 2),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(7 downto 2),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      stop => p_40_out
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out\(3 downto 0),
      DIA(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg\(1 downto 0),
      DIB(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg\(3 downto 2),
      DIC(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/p_0_out\(1 downto 0),
      DOB(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/p_0_out\(3 downto 2),
      DOC(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/p_0_out\(5 downto 4),
      DOD(1 downto 0) => \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => m_axi_s2mm_aclk,
      WE => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out\
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_8\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out\(3 downto 0),
      DIA(1) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_tlast_reg\,
      DIA(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg\(6),
      DIB(1) => '0',
      DIB(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_eop_reg\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/p_0_out\(7 downto 6),
      DOB(1) => \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_8_DOB_UNCONNECTED\(1),
      DOB(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/p_0_out\(8),
      DOC(1 downto 0) => \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_8_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_8_DOD_UNCONNECTED\(1 downto 0),
      WCLK => m_axi_s2mm_aclk,
      WE => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out\
    );
\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR\: entity work.system_axi_vdma_0_0_axi_vdma_mngr
     port map (
      D(0) => mm2s_axi2ip_wrdata(4),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => mm2s_reg_module_stride(15 downto 0),
      \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_226\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4 downto 0) => p_37_out(4 downto 0),
      E(0) => I_PRMRY_DATAMOVER_n_21,
      \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\(2 downto 0) => p_25_out(2 downto 0),
      \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\(2 downto 0) => p_48_out(2 downto 0),
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\(4 downto 0) => p_35_out(4 downto 0),
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\(2 downto 0) => p_36_out(2 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31 downto 0) => \mm2s_reg_module_strt_addr[0]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0) => \mm2s_reg_module_strt_addr[1]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31 downto 0) => \mm2s_reg_module_strt_addr[2]\(31 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_35\,
      \INFERRED_GEN.cnt_i_reg[2]\ => I_PRMRY_DATAMOVER_n_30,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => I_PRMRY_DATAMOVER_n_32,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => I_PRMRY_DATAMOVER_n_33,
      \INFERRED_GEN.cnt_i_reg[2]_2\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      Q(12 downto 0) => p_53_out(12 downto 0),
      SR(0) => \I_CMDSTS/s_axis_cmd_tvalid0\,
      cmnd_wr => cmnd_wr,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      dma_decerr_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39\,
      dma_decerr_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56\,
      dma_err => dma_err,
      dma_interr_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37\,
      dma_interr_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54\,
      dma_slverr_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38\,
      dma_slverr_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55\,
      \dmacr_i_reg[2]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_223\,
      dwidth_fifo_pipe_empty_m => p_2_out,
      err_i_reg(0) => I_RST_MODULE_n_27,
      halted_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_36\,
      initial_frame => initial_frame,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_all_lines_xfred => p_0_out,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(1),
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      p_28_out => p_28_out,
      p_2_out => p_2_out_0,
      p_41_out => p_41_out,
      p_43_out => p_43_out,
      p_49_out => p_49_out,
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      p_54_out => p_54_out,
      p_60_out => p_60_out,
      p_62_out => p_62_out,
      p_71_out => p_71_out,
      p_74_out => p_74_out,
      p_75_out(2) => p_75_out(3),
      p_75_out(1 downto 0) => p_75_out(1 downto 0),
      p_81_out => p_81_out,
      prmry_reset2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2\,
      prmry_resetn_i_reg(0) => p_2_out_3,
      prmtr_update_complete => prmtr_update_complete,
      prmtr_updt_complete_i_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_228\,
      \ptr_ref_i_reg[4]\(4 downto 0) => p_84_out(4 downto 0),
      \reg_module_hsize_reg[15]\(15 downto 0) => mm2s_reg_module_hsize(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => mm2s_reg_module_vsize(12 downto 0),
      \sig_addr_cntr_lsh_kh_reg[31]\(48 downto 17) => p_61_out(63 downto 32),
      \sig_addr_cntr_lsh_kh_reg[31]\(16) => p_61_out(23),
      \sig_addr_cntr_lsh_kh_reg[31]\(15 downto 0) => p_61_out(15 downto 0),
      sig_halt_cmplt_reg => I_PRMRY_DATAMOVER_n_22,
      stop => p_40_out,
      valid_frame_sync_d2 => valid_frame_sync_d2
    );
\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I\: entity work.system_axi_vdma_0_0_axi_vdma_mm2s_axis_dwidth_converter
     port map (
      E(0) => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => I_RST_MODULE_n_21,
      \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0\ => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_3\,
      \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\(12 downto 0) => p_8_out(12 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_2\,
      Q(3 downto 0) => p_5_out(3 downto 0),
      SR(0) => I_RST_MODULE_n_26,
      all_lines_xfred => all_lines_xfred,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tkeep(2 downto 0) => m_axis_mm2s_tkeep(2 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_axis_resetn => mm2s_axis_resetn,
      \out\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in\,
      p_0_in => p_0_in,
      p_11_out => p_11_out,
      p_19_out => p_19_out,
      p_4_out => p_4_out,
      p_86_out => p_86_out,
      p_88_out => p_88_out,
      s_valid0 => s_valid0,
      \sig_data_reg_out_reg[31]\(31 downto 0) => p_6_out(31 downto 0),
      sig_m_valid_out_reg => p_3_out
    );
\GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I\: entity work.system_axi_vdma_0_0_axi_vdma_fsync_gen
     port map (
      Q(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      p_28_out => p_28_out,
      p_2_out => p_2_out_0,
      p_41_out => p_41_out,
      p_4_out => p_4_out_1,
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      p_75_out(1) => p_75_out(4),
      p_75_out(0) => p_75_out(0),
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored\,
      prmry_reset2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2\,
      prmry_resetn_i_reg => I_AXI_DMA_INTRPT_n_39
    );
\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I\: entity work.system_axi_vdma_0_0_axi_vdma_mm2s_linebuf
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0) => dm2linebuf_mm2s_tlast,
      DIN(35 downto 32) => dm2linebuf_mm2s_tkeep(3 downto 0),
      DIN(31 downto 0) => dm2linebuf_mm2s_tdata(31 downto 0),
      E(0) => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_22\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\ => p_3_out,
      \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_21\,
      \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(12 downto 0) => p_8_out(12 downto 0),
      Q(12 downto 0) => p_53_out(12 downto 0),
      SR(0) => I_RST_MODULE_n_26,
      all_lines_xfred => all_lines_xfred_4,
      dwidth_fifo_pipe_empty_m => p_2_out,
      halt_i_reg => I_RST_MODULE_n_30,
      hold_ff_q_reg => I_PRMRY_DATAMOVER_n_195,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_all_lines_xfred => p_0_out,
      mm2s_axis_resetn => mm2s_axis_resetn,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in\,
      p_0_in => p_0_in,
      p_11_out => p_11_out,
      p_19_out => p_19_out,
      p_28_out => p_28_out,
      p_4_out => p_4_out,
      p_86_out => p_86_out,
      p_88_out => p_88_out,
      prmry_reset2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2\,
      \r0_data_reg[31]\(31 downto 0) => p_6_out(31 downto 0),
      \r0_keep_reg[3]\(3 downto 0) => p_5_out(3 downto 0),
      scndry_reset2 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      \state_reg[0]\ => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_2\
    );
\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I\: entity work.system_axi_vdma_0_0_axi_vdma_reg_module
     port map (
      D(31 downto 0) => mm2s_axi2ip_wrdata(31 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_226\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(0) => p_2_out_3,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) => p_37_out(4 downto 0),
      E(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_223\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\(0) => p_11_out_2,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_66\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\(1 downto 0) => mm2s_axi2ip_rdaddr(3 downto 2),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ => AXI_LITE_REG_INTERFACE_I_n_106,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ => AXI_LITE_REG_INTERFACE_I_n_107,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\ => AXI_LITE_REG_INTERFACE_I_n_108,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\ => AXI_LITE_REG_INTERFACE_I_n_109,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ => AXI_LITE_REG_INTERFACE_I_n_155,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ => AXI_LITE_REG_INTERFACE_I_n_71,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ => AXI_LITE_REG_INTERFACE_I_n_157,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ => AXI_LITE_REG_INTERFACE_I_n_158,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\(0) => AXI_LITE_REG_INTERFACE_I_n_81,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_76\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_221\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_222\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_218\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_219\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_220\,
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(4 downto 0) => p_84_out(4 downto 0),
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\(4 downto 0) => p_83_out(4 downto 0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_228\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) => \mm2s_reg_module_strt_addr[0]\(31 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(31 downto 0) => \mm2s_reg_module_strt_addr[1]\(31 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0) => \mm2s_reg_module_strt_addr[2]\(31 downto 0),
      Q(4) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68\,
      Q(3) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69\,
      Q(2) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\,
      Q(1) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71\,
      Q(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72\,
      SR(0) => \I_CMDSTS/s_axis_cmd_tvalid0\,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_delay_zero => ch1_delay_zero,
      ch1_dly_irq_set => mm2s_dly_irq_set,
      decerr_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39\,
      dly_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58\,
      dma_err => dma_err,
      \dmacr_i_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74\,
      \dmacr_i_reg[2]\ => I_RST_MODULE_n_16,
      err_d1_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54\,
      err_d1_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55\,
      err_d1_reg_1 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56\,
      err_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75\,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      halted_clr_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_36\,
      \hsize_vid_reg[15]\(15 downto 0) => mm2s_reg_module_hsize(15 downto 0),
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_82,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_83,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_84,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_85,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_86,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_87,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_88,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_89,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_90,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_91,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_92,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_93,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_94,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_95,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_96,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_97,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_98,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_99,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_100,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_101,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_102,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_103,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_104,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_105,
      initial_frame => initial_frame,
      ioc_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_axi2ip_wrce(8 downto 3) => mm2s_axi2ip_wrce(25 downto 20),
      mm2s_axi2ip_wrce(2) => mm2s_axi2ip_wrce(10),
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      \out\(31 downto 0) => p_85_out(31 downto 0),
      p_13_out => p_13_out,
      p_21_out => p_21_out,
      p_28_out => p_28_out,
      p_49_out => p_49_out,
      p_51_out => p_51_out,
      p_54_out => p_54_out,
      p_71_out => p_71_out,
      p_74_out => p_74_out,
      p_75_out(19 downto 4) => p_75_out(31 downto 16),
      p_75_out(3 downto 2) => p_75_out(4 downto 3),
      p_75_out(1 downto 0) => p_75_out(1 downto 0),
      p_81_out => p_81_out,
      p_82_out => p_82_out,
      prmry_in => p_43_out,
      prmry_reset2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2\,
      prmry_resetn_i_reg => mm2s_prmry_resetn,
      prmtr_update_complete => prmtr_update_complete,
      reset_counts => \I_DMA_REGISTER/reset_counts\,
      reset_counts_reg => I_RST_MODULE_n_32,
      s_soft_reset_i0 => \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\,
      slverr_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38\,
      stop => p_40_out,
      \stride_vid_reg[15]\(15 downto 0) => mm2s_reg_module_stride(15 downto 0),
      valid_frame_sync_d2 => valid_frame_sync_d2,
      \vsize_vid_reg[12]\(12 downto 0) => mm2s_reg_module_vsize(12 downto 0)
    );
\GEN_SPRT_FOR_MM2S.MM2S_SOF_I\: entity work.system_axi_vdma_0_0_axi_vdma_sof_gen
     port map (
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\ => mm2s_axis_resetn,
      p_19_out => p_19_out,
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\,
      s_valid0 => s_valid0,
      scndry_reset2 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\
    );
\GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I\: entity work.system_axi_vdma_0_0_axi_vdma_vid_cdc
     port map (
      \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]\(2 downto 0) => p_48_out(2 downto 0),
      \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]\ => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_3\,
      \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]\ => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_21\,
      Q(2 downto 0) => p_25_out(2 downto 0),
      SR(0) => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      all_lines_xfred => all_lines_xfred_4,
      all_lines_xfred_1 => all_lines_xfred,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_frame_ptr_in(5 downto 0) => mm2s_frame_ptr_in(5 downto 0),
      mm2s_frame_ptr_out(5 downto 0) => \^mm2s_frame_ptr_out\(5 downto 0),
      p_19_out => p_19_out,
      p_21_out => p_21_out,
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\,
      p_in_d1_cdc_from_0 => \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\,
      prmry_in_xored_2 => \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored\,
      prmry_reset2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2\,
      s2mm_frame_ptr_out(5 downto 0) => \^s2mm_frame_ptr_out\(5 downto 0)
    );
\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I\: entity work.system_axi_vdma_0_0_axi_vdma_s2mm_axis_dwidth_converter
     port map (
      DIN(0) => p_92_out,
      E(0) => \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_43\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_7\,
      \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0\ => \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_5\,
      M_Last => p_105_out,
      M_VALID => p_101_out,
      Q(2 downto 0) => p_104_out(2 downto 0),
      SR(0) => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_5\,
      crnt_vsize_d2_s(12 downto 0) => p_12_out(12 downto 0),
      \out\ => p_0_in2_in,
      s2mm_chnl_ready => s2mm_chnl_ready,
      s2mm_dummy_tready_fsync_src_sel_10 => s2mm_dummy_tready_fsync_src_sel_10,
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s2mm_strm_all_lines_rcvd => s2mm_strm_all_lines_rcvd,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_i => s_axis_s2mm_tready_i,
      s_axis_s2mm_tready_i_axis_dw_conv => s_axis_s2mm_tready_i_axis_dw_conv,
      s_axis_s2mm_tready_signal => s_axis_s2mm_tready_signal,
      s_axis_s2mm_tvalid_int => s_axis_s2mm_tvalid_int,
      \sig_data_reg_out_reg[23]\(23 downto 0) => p_103_out(23 downto 0),
      \sig_data_skid_reg_reg[31]\(35 downto 32) => p_91_out(3 downto 0),
      \sig_data_skid_reg_reg[31]\(31 downto 0) => s_axis_s2mm_tdata_i(31 downto 0),
      sig_last_reg_out_reg => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_6\,
      \state_reg[2]\ => \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_3\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized22\
     port map (
      SR(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\,
      s2mm_dmasr(0) => s2mm_dmasr(0),
      s2mm_dmasr_halted_s => s2mm_dmasr_halted_s,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized21\
     port map (
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\ => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_1\,
      SR(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      d_tready_before_fsync_clr_flag1 => d_tready_before_fsync_clr_flag1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => s2mm_axis_resetn,
      p_in_d1_cdc_from => p_in_d1_cdc_from,
      prmry_in_xored => prmry_in_xored,
      prmry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\,
      s2mm_dmasr_halted_s => s2mm_dmasr_halted_s,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\: entity work.\system_axi_vdma_0_0_cdc_sync__parameterized23\
     port map (
      SR(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\,
      s2mm_fsize_more_or_sof_late => s2mm_fsize_more_or_sof_late,
      s2mm_fsize_more_or_sof_late_s => s2mm_fsize_more_or_sof_late_s,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_1\,
      Q => d_tready_before_fsync_clr_flag1,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => I_RST_MODULE_n_29,
      Q => d_tready_before_fsync,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_57\,
      Q => s2mm_fsize_less_err_flag_10,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_15\,
      Q => d_tready_sof_late,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_14\,
      Q => s2mm_tuser_to_fsync_out,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_6_in,
      Q => s_axis_s2mm_tuser_d1,
      R => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\
    );
\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF\: entity work.\system_axi_vdma_0_0_axi_vdma_skid_buf__parameterized0\
     port map (
      E(0) => \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_43\,
      \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_6\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_3\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_15\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_10\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_14\,
      M_Data(23 downto 0) => p_103_out(23 downto 0),
      M_Last => p_105_out,
      M_STRB(2 downto 0) => p_104_out(2 downto 0),
      M_VALID => p_101_out,
      SR(0) => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_5\,
      d_tready_before_fsync => d_tready_before_fsync,
      d_tready_before_fsync_clr_flag1 => d_tready_before_fsync_clr_flag1,
      d_tready_sof_late => d_tready_sof_late,
      delay_s2mm_fsync_core_till_mmap_done_flag => delay_s2mm_fsync_core_till_mmap_done_flag,
      drop_fsync_d_pulse_gen_fsize_less_err => drop_fsync_d_pulse_gen_fsize_less_err,
      \out\ => s2mm_axis_resetn,
      p_6_in => p_6_in,
      run_stop_reg => run_stop_reg,
      s2mm_chnl_ready => s2mm_chnl_ready,
      s2mm_dummy_tready_fsync_src_sel_10 => s2mm_dummy_tready_fsync_src_sel_10,
      s2mm_fsize_less_err_flag_10 => s2mm_fsize_less_err_flag_10,
      s2mm_fsize_more_or_sof_late_s => s2mm_fsize_more_or_sof_late_s,
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s2mm_tuser_to_fsync_out => s2mm_tuser_to_fsync_out,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tdata(23 downto 0) => s_axis_s2mm_tdata(23 downto 0),
      s_axis_s2mm_tkeep(2 downto 0) => s_axis_s2mm_tkeep(2 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tready_i_axis_dw_conv => s_axis_s2mm_tready_i_axis_dw_conv,
      s_axis_s2mm_tready_signal => s_axis_s2mm_tready_signal,
      s_axis_s2mm_tuser(0) => s_axis_s2mm_tuser(0),
      s_axis_s2mm_tuser_d1 => s_axis_s2mm_tuser_d1,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      s_axis_s2mm_tvalid_int => s_axis_s2mm_tvalid_int,
      sig_reset_reg => sig_reset_reg,
      sig_s_ready_dup_reg_0 => p_0_in2_in
    );
\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR\: entity work.\system_axi_vdma_0_0_axi_vdma_mngr__parameterized0\
     port map (
      D(0) => s2mm_axi2ip_wrdata(4),
      \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => s2mm_reg_module_stride(15 downto 0),
      \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4 downto 0) => s2mm_frame_number(4 downto 0),
      E(0) => I_PRMRY_DATAMOVER_n_24,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => s2mm_axis_resetn,
      \GEN_CDC_FOR_ASYNC.GEN_FOR_INTERNAL_GENLOCK.cdc2othrchnl_frame_ptr_in_reg[2]\(2 downto 0) => mm2s_to_s2mm_frame_ptr_in(2 downto 0),
      \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\(2 downto 0) => s2mm_m_frame_ptr_out(2 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_15\,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17\,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) => crnt_hsize(15 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31 downto 0) => \s2mm_reg_module_strt_addr[0]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0) => \s2mm_reg_module_strt_addr[1]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31 downto 0) => \s2mm_reg_module_strt_addr[2]\(31 downto 0),
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_62\,
      \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\(4 downto 0) => s2mm_chnl_current_frame(4 downto 0),
      \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\(4 downto 0) => s2mm_genlock_pair_frame(4 downto 0),
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_57\,
      \INFERRED_GEN.cnt_i_reg[2]\ => I_PRMRY_DATAMOVER_n_34,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => I_PRMRY_DATAMOVER_n_35,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => I_PRMRY_DATAMOVER_n_36,
      \INFERRED_GEN.cnt_i_reg[2]_2\(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      Q(12 downto 0) => s2mm_crnt_vsize(12 downto 0),
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_61\,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68\,
      SR(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_irqthresh_decr_mask_sig => ch2_irqthresh_decr_mask_sig,
      cmnd_wr => cmnd_wr_10,
      datamover_idle => \I_STS_MNGR/datamover_idle_8\,
      dma_decerr_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_60\,
      dma_decerr_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61\,
      dma_err => dma_err_7,
      dma_slverr_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_59\,
      dma_slverr_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60\,
      drop_fsync_d_pulse_gen_fsize_less_err => drop_fsync_d_pulse_gen_fsize_less_err,
      drop_fsync_d_pulse_gen_fsize_less_err_d1 => \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1\,
      err_i_reg(0) => I_RST_MODULE_n_28,
      fsize_mismatch_err => s2mm_fsize_mismatch_err,
      fsize_mismatch_err_flag_int => \I_SM/fsize_mismatch_err_flag_int\,
      fsize_mismatch_err_s1 => \I_SM/fsize_mismatch_err_s1\,
      halt_i0 => \GEN_RESET_FOR_S2MM.RESET_I/halt_i0\,
      halt_i_reg => I_RST_MODULE_n_23,
      halted_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_58\,
      halted_reg_0(0) => \VIDEO_REG_I/p_1_out\,
      initial_frame => initial_frame_5,
      lsize_mismatch_err => s2mm_lsize_mismatch_err,
      lsize_more_mismatch_err => s2mm_lsize_more_mismatch_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      mask_fsync_out_i => mask_fsync_out_i_13,
      num_fstore_minus1(0) => num_fstore_minus1(1),
      \out\ => s2mm_prmry_resetn,
      p_12_out => \I_CMDSTS/p_12_out\,
      p_2_out => p_2_out_6,
      p_9_out => \I_CMDSTS/p_9_out\,
      prmry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\,
      prmry_resetn_i_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71\,
      prmry_resetn_i_reg_0(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_89\,
      prmtr_update_complete => prmtr_update_complete_9,
      prmtr_updt_complete_i_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_93\,
      \ptr_ref_i_reg[4]\(4 downto 0) => s2mm_ip2axi_frame_ptr_ref(4 downto 0),
      \reg_module_hsize_reg[15]\(15 downto 0) => s2mm_reg_module_hsize(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => s2mm_reg_module_vsize(12 downto 0),
      run_stop_d1 => \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1\,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(13),
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_dma_interr_set_minus_frame_errors => s2mm_dma_interr_set_minus_frame_errors,
      s2mm_dmacr(3) => s2mm_dmacr(15),
      s2mm_dmacr(2) => s2mm_dmacr(3),
      s2mm_dmacr(1 downto 0) => s2mm_dmacr(1 downto 0),
      s2mm_dmasr(0) => s2mm_dmasr(0),
      s2mm_fsize_less_err_flag_10 => s2mm_fsize_less_err_flag_10,
      s2mm_fsize_mismatch_err_s => s2mm_fsize_mismatch_err_s,
      s2mm_fsync_out_m_i => s2mm_fsync_out_m_i,
      s2mm_ftchcmdsts_idle => s2mm_ftchcmdsts_idle,
      s2mm_halt => s2mm_halt,
      s2mm_packet_sof => s2mm_packet_sof,
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => s2mm_stop,
      s2mm_tstvect_fsync => s2mm_tstvect_fsync,
      s2mm_valid_frame_sync => s2mm_valid_frame_sync,
      s2mm_valid_frame_sync_cmb => s2mm_valid_frame_sync_cmb,
      s2mm_valid_video_prmtrs => s2mm_valid_video_prmtrs,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_halt_cmplt_reg => I_PRMRY_DATAMOVER_n_28,
      \sig_input_addr_reg_reg[31]\(48 downto 17) => s_axis_s2mm_cmd_tdata(63 downto 32),
      \sig_input_addr_reg_reg[31]\(16) => s_axis_s2mm_cmd_tdata(23),
      \sig_input_addr_reg_reg[31]\(15 downto 0) => s_axis_s2mm_cmd_tdata(15 downto 0),
      sig_m_valid_out_reg => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_10\,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\
    );
\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I\: entity work.\system_axi_vdma_0_0_axi_vdma_fsync_gen__parameterized0\
     port map (
      \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4]\(0) => s2mm_dmacr(4),
      Q(7 downto 0) => s2mm_irqthresh_status(7 downto 0),
      SR(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i_13,
      p_2_out => p_2_out_6,
      p_4_out => p_4_out_11,
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from_19\,
      prmry_in_xored => \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored_12\,
      prmry_resetn_i_reg => I_AXI_DMA_INTRPT_n_40,
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_valid_video_prmtrs => s2mm_valid_video_prmtrs
    );
\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I\: entity work.system_axi_vdma_0_0_axi_vdma_s2mm_linebuf
     port map (
      D(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out\(1 downto 0),
      DIN(35 downto 32) => p_91_out(3 downto 0),
      DIN(31 downto 0) => s_axis_s2mm_tdata_i(31 downto 0),
      DOUT(35 downto 32) => linebuf2dm_s2mm_tkeep(3 downto 0),
      DOUT(31 downto 0) => linebuf2dm_s2mm_tdata(31 downto 0),
      EMPTY => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/p_9_out\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => s2mm_axis_resetn,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_3\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0) => I_RST_MODULE_n_20,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_62\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/p_4_out\,
      Q(12 downto 0) => s2mm_crnt_vsize(12 downto 0),
      SR(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      delay_s2mm_fsync_core_till_mmap_done_flag => delay_s2mm_fsync_core_till_mmap_done_flag,
      drop_fsync_d_pulse_gen_fsize_less_err_d1 => \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1\,
      fsize_mismatch_err_s1 => \I_SM/fsize_mismatch_err_s1\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(12 downto 0) => p_12_out(12 downto 0),
      p_in_d1_cdc_from => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_in_xored\,
      prmry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\,
      r1_last_reg(0) => p_92_out,
      run_stop_reg => run_stop_reg,
      s2mm_chnl_ready => s2mm_chnl_ready,
      s2mm_dmacr(2 downto 1) => s2mm_dmacr(6 downto 5),
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_fsize_mismatch_err_s => s2mm_fsize_mismatch_err_s,
      s2mm_fsync_core => s2mm_fsync_core,
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s2mm_fsync_out_m_i => s2mm_fsync_out_m_i,
      s2mm_halt => s2mm_halt,
      s2mm_strm_all_lines_rcvd => s2mm_strm_all_lines_rcvd,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_i => s_axis_s2mm_tready_i,
      s_valid0 => s_valid0_14,
      sig_last_skid_reg_reg(0) => linebuf2dm_s2mm_tlast,
      sig_m_valid_out_reg => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_10\,
      sig_reset_reg => sig_reset_reg,
      sig_s_ready_dup3_reg => I_PRMRY_DATAMOVER_n_8,
      sig_s_ready_out_reg => dm2linebuf_s2mm_tready,
      \sig_strb_skid_reg_reg[1]\ => I_PRMRY_DATAMOVER_n_19,
      \sig_strb_skid_reg_reg[2]\ => I_PRMRY_DATAMOVER_n_20,
      \state_reg[1]\ => \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_3\
    );
\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I\: entity work.\system_axi_vdma_0_0_axi_vdma_reg_module__parameterized0\
     port map (
      D(31 downto 0) => s2mm_axi2ip_wrdata(31 downto 0),
      \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]\(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_89\,
      \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0\(4 downto 0) => s2mm_frame_number(4 downto 0),
      \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82\,
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_83\,
      \GEN_FOR_FLUSH.fsize_err_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\(0) => p_4_out_15,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\ => AXI_LITE_REG_INTERFACE_I_n_156,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ => AXI_LITE_REG_INTERFACE_I_n_162,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ => AXI_LITE_REG_INTERFACE_I_n_163,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ => AXI_LITE_REG_INTERFACE_I_n_164,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ => AXI_LITE_REG_INTERFACE_I_n_165,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\(0) => AXI_LITE_REG_INTERFACE_I_n_122,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ => AXI_LITE_REG_INTERFACE_I_n_159,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_61\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ => AXI_LITE_REG_INTERFACE_I_n_160,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ => AXI_LITE_REG_INTERFACE_I_n_161,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31) => AXI_LITE_REG_INTERFACE_I_n_123,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(30) => AXI_LITE_REG_INTERFACE_I_n_124,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(29) => AXI_LITE_REG_INTERFACE_I_n_125,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(28) => AXI_LITE_REG_INTERFACE_I_n_126,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(27) => AXI_LITE_REG_INTERFACE_I_n_127,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(26) => AXI_LITE_REG_INTERFACE_I_n_128,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(25) => AXI_LITE_REG_INTERFACE_I_n_129,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(24) => AXI_LITE_REG_INTERFACE_I_n_130,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(23) => AXI_LITE_REG_INTERFACE_I_n_131,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(22) => AXI_LITE_REG_INTERFACE_I_n_132,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(21) => AXI_LITE_REG_INTERFACE_I_n_133,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(20) => AXI_LITE_REG_INTERFACE_I_n_134,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(19) => AXI_LITE_REG_INTERFACE_I_n_135,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(18) => AXI_LITE_REG_INTERFACE_I_n_136,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(17) => AXI_LITE_REG_INTERFACE_I_n_137,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(16) => AXI_LITE_REG_INTERFACE_I_n_138,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(15) => AXI_LITE_REG_INTERFACE_I_n_139,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(14) => AXI_LITE_REG_INTERFACE_I_n_140,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(13) => AXI_LITE_REG_INTERFACE_I_n_141,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(12) => AXI_LITE_REG_INTERFACE_I_n_142,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(11) => AXI_LITE_REG_INTERFACE_I_n_143,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(10) => AXI_LITE_REG_INTERFACE_I_n_144,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(9) => AXI_LITE_REG_INTERFACE_I_n_145,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(8) => AXI_LITE_REG_INTERFACE_I_n_146,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(7) => AXI_LITE_REG_INTERFACE_I_n_147,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(6) => AXI_LITE_REG_INTERFACE_I_n_148,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(5) => AXI_LITE_REG_INTERFACE_I_n_149,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(4) => AXI_LITE_REG_INTERFACE_I_n_150,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(3) => AXI_LITE_REG_INTERFACE_I_n_151,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(2) => AXI_LITE_REG_INTERFACE_I_n_152,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(1) => AXI_LITE_REG_INTERFACE_I_n_153,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(0) => AXI_LITE_REG_INTERFACE_I_n_154,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_93\,
      \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\(4 downto 0) => s2mm_ip2axi_frame_ptr_ref(4 downto 0),
      \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\(4 downto 0) => s2mm_ip2axi_frame_store(4 downto 0),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) => \s2mm_reg_module_strt_addr[0]\(31 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(31 downto 0) => \s2mm_reg_module_strt_addr[1]\(31 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0) => \s2mm_reg_module_strt_addr[2]\(31 downto 0),
      Q(7) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74\,
      Q(6) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75\,
      Q(5) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76\,
      Q(4) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77\,
      Q(3) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78\,
      Q(2) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_79\,
      Q(1) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80\,
      Q(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_2\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_3\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_67\,
      SR(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_delay_zero => ch2_delay_zero,
      ch2_dly_irq_set => s2mm_dly_irq_set,
      decerr_i_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_60\,
      dly_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_66\,
      \dmacr_i_reg[2]\ => I_RST_MODULE_n_18,
      err_d1_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64\,
      err_d1_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68\,
      err_d1_reg_1(3 downto 0) => dma_irq_mask_i(3 downto 0),
      err_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_88\,
      halt_reset => \GEN_RESET_FOR_S2MM.RESET_I/halt_reset\,
      halted_clr_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_58\,
      \hsize_vid_reg[15]\(15 downto 0) => s2mm_reg_module_hsize(15 downto 0),
      initial_frame => initial_frame_5,
      ioc_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65\,
      irqdelay_wren_i => \I_DMA_REGISTER/irqdelay_wren_i\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i_13,
      num_fstore_minus1(0) => num_fstore_minus1(1),
      \out\(31 downto 0) => s2mm_ip2axi_rddata(31 downto 0),
      p_14_out => \I_DMA_REGISTER/p_14_out\,
      p_15_out => \I_DMA_REGISTER/p_15_out\,
      p_6_out => p_6_out_16,
      p_in_d1_cdc_from => p_in_d1_cdc_from,
      prmry_in => s2mm_ftchcmdsts_idle,
      prmry_in_xored => prmry_in_xored,
      prmry_resetn_i_reg => s2mm_prmry_resetn,
      prmtr_update_complete => prmtr_update_complete_9,
      reset_counts => \I_DMA_REGISTER/reset_counts_17\,
      reset_counts_reg => I_RST_MODULE_n_33,
      s2mm_axi2ip_wrce(9 downto 4) => s2mm_axi2ip_wrce(45 downto 40),
      s2mm_axi2ip_wrce(3) => s2mm_axi2ip_wrce(15),
      s2mm_axi2ip_wrce(2 downto 1) => s2mm_axi2ip_wrce(13 downto 12),
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(10),
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_dmacr(22 downto 6) => s2mm_dmacr(31 downto 15),
      s2mm_dmacr(5 downto 2) => s2mm_dmacr(6 downto 3),
      s2mm_dmacr(1 downto 0) => s2mm_dmacr(1 downto 0),
      s2mm_dmasr(0) => s2mm_dmasr(0),
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_ip2axi_introut => s2mm_ip2axi_introut,
      s2mm_packet_sof => s2mm_packet_sof,
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => s2mm_stop,
      s2mm_tstvect_fsync => s2mm_tstvect_fsync,
      s2mm_valid_frame_sync => s2mm_valid_frame_sync,
      s2mm_valid_video_prmtrs => s2mm_valid_video_prmtrs,
      s_axis_cmd_tvalid_reg(0) => \VIDEO_REG_I/p_1_out\,
      s_soft_reset_i0 => \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0\,
      slverr_i_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_59\,
      \stride_vid_reg[15]\(15 downto 0) => s2mm_reg_module_stride(15 downto 0),
      \vsize_vid_reg[12]\(12 downto 0) => s2mm_reg_module_vsize(12 downto 0)
    );
\GEN_SPRT_FOR_S2MM.S2MM_SOF_I\: entity work.system_axi_vdma_0_0_axi_vdma_sof_gen_0
     port map (
      \out\ => s2mm_axis_resetn,
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from_20\,
      prmry_in_xored => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored_18\,
      prmry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\,
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_valid0 => s_valid0_14
    );
\GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I\: entity work.system_axi_vdma_0_0_axi_vdma_vid_cdc_1
     port map (
      \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]\(2 downto 0) => s2mm_m_frame_ptr_out(2 downto 0),
      \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_7\,
      \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]\ => \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_5\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\ => \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_5\,
      Q(2 downto 0) => mm2s_to_s2mm_frame_ptr_in(2 downto 0),
      SR(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      irqdelay_wren_i => \I_DMA_REGISTER/irqdelay_wren_i\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mm2s_frame_ptr_out(5 downto 0) => \^mm2s_frame_ptr_out\(5 downto 0),
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from_20\,
      p_in_d1_cdc_from_0 => \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from_19\,
      p_in_d1_cdc_from_3 => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_in_xored\,
      prmry_in_xored_1 => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored_18\,
      prmry_in_xored_2 => \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored_12\,
      prmry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\,
      reset_counts => \I_DMA_REGISTER/reset_counts_17\,
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_frame_ptr_in(5 downto 0) => s2mm_frame_ptr_in(5 downto 0),
      s2mm_frame_ptr_out(5 downto 0) => \^s2mm_frame_ptr_out\(5 downto 0),
      s2mm_fsync_core => s2mm_fsync_core,
      s2mm_fsync_out_i => s2mm_fsync_out_i,
      s2mm_packet_sof => s2mm_packet_sof,
      s2mm_valid_frame_sync_cmb => s2mm_valid_frame_sync_cmb,
      s2mm_valid_video_prmtrs => s2mm_valid_video_prmtrs,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
I_AXI_DMA_INTRPT: entity work.system_axi_vdma_0_0_axi_vdma_intrpt
     port map (
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63\,
      E(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_66\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ => \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_5\,
      \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\ => I_AXI_DMA_INTRPT_n_39,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_15\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17\,
      \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg\ => I_AXI_DMA_INTRPT_n_40,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\(0) => p_4_out_15,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(7 downto 0) => s2mm_irqdelay_status(7 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0\(7 downto 0) => s2mm_irqthresh_status(7 downto 0),
      Q(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      SR(0) => p_11_out_2,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_delay_zero => ch1_delay_zero,
      ch1_dly_irq_set => mm2s_dly_irq_set,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_delay_zero => ch2_delay_zero,
      ch2_dly_irq_set => s2mm_dly_irq_set,
      ch2_irqthresh_decr_mask_sig => ch2_irqthresh_decr_mask_sig,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mask_fsync_out_i_1 => mask_fsync_out_i_13,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      \out\ => mm2s_prmry_resetn,
      p_13_out => p_13_out,
      p_21_out => p_21_out,
      p_4_out => p_4_out_1,
      p_4_out_0 => p_4_out_11,
      p_54_out => p_54_out,
      p_6_out => p_6_out_16,
      p_75_out(15 downto 0) => p_75_out(31 downto 16),
      prmry_reset2 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2\,
      prmry_resetn_i_reg(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      prmry_resetn_i_reg_0 => s2mm_prmry_resetn,
      prmry_resetn_i_reg_1 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71\,
      s2mm_dmacr(15 downto 0) => s2mm_dmacr(31 downto 16),
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_packet_sof => s2mm_packet_sof,
      s2mm_tstvect_fsync => s2mm_tstvect_fsync
    );
I_PRMRY_DATAMOVER: entity work.system_axi_vdma_0_0_axi_datamover
     port map (
      CO(0) => I_PRMRY_DATAMOVER_n_27,
      D(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out\(1 downto 0),
      DI(8) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_eop_reg\,
      DI(7) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_tlast_reg\,
      DI(6 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg\(6 downto 0),
      DIN(35 downto 32) => dm2linebuf_mm2s_tkeep(3 downto 0),
      DIN(31 downto 0) => dm2linebuf_mm2s_tdata(31 downto 0),
      DOUT(35 downto 32) => linebuf2dm_s2mm_tkeep(3 downto 0),
      DOUT(31 downto 0) => linebuf2dm_s2mm_tdata(31 downto 0),
      E(0) => I_PRMRY_DATAMOVER_n_21,
      EMPTY => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/p_9_out\,
      FIFO_Full_reg(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => I_PRMRY_DATAMOVER_n_195,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => dm2linebuf_s2mm_tready,
      Q(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      cmnd_wr => cmnd_wr,
      cmnd_wr_1 => cmnd_wr_10,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      datamover_idle_2 => \I_STS_MNGR/datamover_idle_8\,
      datamover_idle_reg => I_PRMRY_DATAMOVER_n_22,
      datamover_idle_reg_0 => I_PRMRY_DATAMOVER_n_28,
      decerr_i_reg => I_PRMRY_DATAMOVER_n_30,
      decerr_i_reg_0 => I_PRMRY_DATAMOVER_n_34,
      dma_err => dma_err_7,
      \gcc0.gc0.count_d1_reg[3]\(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out\,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(3 downto 0),
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out\(3 downto 0),
      halt_i_reg => I_RST_MODULE_n_31,
      halt_i_reg_0 => I_RST_MODULE_n_34,
      \hsize_vid_reg[15]\(15 downto 0) => crnt_hsize(15 downto 0),
      \in\(48 downto 17) => p_61_out(63 downto 32),
      \in\(16) => p_61_out(23),
      \in\(15 downto 0) => p_61_out(15 downto 0),
      interr_i_reg => I_PRMRY_DATAMOVER_n_33,
      interr_i_reg_0 => I_PRMRY_DATAMOVER_n_36,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arlen(2 downto 0) => \^m_axi_mm2s_arlen\(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => \^m_axi_mm2s_arsize\(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => \^m_axi_s2mm_awburst\(0),
      m_axi_s2mm_awlen(3 downto 0) => \^m_axi_s2mm_awlen\(3 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(1 downto 0) => \^m_axi_s2mm_awsize\(1 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => mm2s_dm_prmry_resetn,
      p_0_out(8 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/p_0_out\(8 downto 0),
      p_60_out => p_60_out,
      p_62_out => p_62_out,
      p_75_out(0) => p_75_out(0),
      p_9_out => \I_CMDSTS/p_9_out\,
      prmry_resetn_i_reg => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_22\,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_soft_reset => s2mm_soft_reset,
      \s_axis_cmd_tdata_reg[63]\(48 downto 17) => s_axis_s2mm_cmd_tdata(63 downto 32),
      \s_axis_cmd_tdata_reg[63]\(16) => s_axis_s2mm_cmd_tdata(23),
      \s_axis_cmd_tdata_reg[63]\(15 downto 0) => s_axis_s2mm_cmd_tdata(15 downto 0),
      s_axis_cmd_tvalid_reg(0) => I_PRMRY_DATAMOVER_n_24,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      s_soft_reset_i_reg => s2mm_dm_prmry_resetn,
      \sig_mssa_index_reg_out_reg[0]\ => I_PRMRY_DATAMOVER_n_20,
      \sig_mssa_index_reg_out_reg[1]\ => I_PRMRY_DATAMOVER_n_19,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_rst2all_stop_request_0 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_ready_out_reg(0) => linebuf2dm_s2mm_tlast,
      sig_s_ready_out_reg_0 => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/p_4_out\,
      \sig_strb_reg_out_reg[3]\ => I_PRMRY_DATAMOVER_n_8,
      \sig_user_skid_reg_reg[0]\(0) => dm2linebuf_mm2s_tlast,
      slverr_i_reg => I_PRMRY_DATAMOVER_n_32,
      slverr_i_reg_0 => I_PRMRY_DATAMOVER_n_35,
      sts_tready_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_35\
    );
I_RST_MODULE: entity work.system_axi_vdma_0_0_axi_vdma_rst_module
     port map (
      CO(0) => I_PRMRY_DATAMOVER_n_27,
      D(0) => mm2s_axi2ip_wrdata(2),
      \FSM_sequential_dmacntrl_cs_reg[2]\ => I_RST_MODULE_n_23,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => p_43_out,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ => s2mm_axis_resetn,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\(0) => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg\ => mm2s_axis_resetn,
      \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0\ => I_RST_MODULE_n_21,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg\ => I_RST_MODULE_n_30,
      \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\(0) => I_RST_MODULE_n_26,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\(0) => s2mm_axi2ip_wrdata(2),
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\(0) => I_RST_MODULE_n_20,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg\ => I_RST_MODULE_n_29,
      Q(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      SR(0) => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2\,
      axi_resetn => axi_resetn,
      \cmnds_queued_reg[0]\ => s2mm_ftchcmdsts_idle,
      \cmnds_queued_reg[7]\(0) => I_RST_MODULE_n_27,
      \cmnds_queued_reg[7]_0\(0) => I_RST_MODULE_n_28,
      d_tready_before_fsync => d_tready_before_fsync,
      d_tready_before_fsync_clr_flag1 => d_tready_before_fsync_clr_flag1,
      dma_err => dma_err_7,
      dma_err_5 => dma_err,
      \dmacr_i_reg[2]\ => I_RST_MODULE_n_16,
      \dmacr_i_reg[2]_0\ => I_RST_MODULE_n_18,
      fsize_mismatch_err => s2mm_fsize_mismatch_err,
      fsize_mismatch_err_flag_int => \I_SM/fsize_mismatch_err_flag_int\,
      halt_i0 => \GEN_RESET_FOR_S2MM.RESET_I/halt_i0\,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      halt_reset_3 => \GEN_RESET_FOR_S2MM.RESET_I/halt_reset\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => mm2s_prmry_resetn,
      p_11_out => p_11_out,
      p_12_out => \I_CMDSTS/p_12_out\,
      p_19_out => p_19_out,
      p_75_out(0) => p_75_out(0),
      p_81_out => p_81_out,
      prmry_in => s_axi_lite_resetn,
      prmry_reset2 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\,
      prmry_reset2_0 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2\,
      prmry_reset2_1 => \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2\,
      prmry_reset2_2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\,
      reset_counts => \I_DMA_REGISTER/reset_counts\,
      reset_counts_6 => \I_DMA_REGISTER/reset_counts_17\,
      reset_counts_reg => I_RST_MODULE_n_32,
      reset_counts_reg_0 => I_RST_MODULE_n_33,
      run_stop_d1 => \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1\,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(12),
      s2mm_cdc2dmac_fsync => s2mm_cdc2dmac_fsync,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_dmasr_halted_s => s2mm_dmasr_halted_s,
      s2mm_fsync_out_m_i => s2mm_fsync_out_m_i,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => s2mm_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_soft_reset_i0 => \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\,
      s_soft_reset_i0_4 => \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => mm2s_dm_prmry_resetn,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ => s2mm_dm_prmry_resetn,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_rst2all_stop_request_7 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_31,
      sig_s_h_halt_reg_reg_0 => I_RST_MODULE_n_34,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      stop => p_40_out,
      sts_tready_reg => s2mm_prmry_resetn
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_0_0 is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_axi_vdma_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_axi_vdma_0_0 : entity is "system_axi_vdma_0_0,axi_vdma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_axi_vdma_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of system_axi_vdma_0_0 : entity is "axi_vdma,Vivado 2016.4";
end system_axi_vdma_0_0;

architecture STRUCTURE of system_axi_vdma_0_0 is
  signal NLW_U0_m_axi_sg_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_vdma_tstvec_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of U0 : label is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of U0 : label is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of U0 : label is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of U0 : label is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of U0 : label is 3;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of U0 : label is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of U0 : label is 1024;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of U0 : label is 8;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of U0 : label is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 24;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of U0 : label is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of U0 : label is 3;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 1;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of U0 : label is 2;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of U0 : label is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of U0 : label is 1024;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of U0 : label is 8;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of U0 : label is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 24;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of U0 : label is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of U0 : label is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of U0 : label is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of U0 : label is 2;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute ip_group : string;
  attribute ip_group of U0 : label is "LOGICORE";
  attribute iptype : string;
  attribute iptype of U0 : label is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of U0 : label is "TRUE";
begin
U0: entity work.system_axi_vdma_0_0_axi_vdma
     port map (
      axi_resetn => axi_resetn,
      axi_vdma_tstvec(63 downto 0) => NLW_U0_axi_vdma_tstvec_UNCONNECTED(63 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => m_axi_mm2s_arburst(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => m_axi_mm2s_arcache(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => m_axi_mm2s_arprot(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => m_axi_s2mm_awcache(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => m_axi_s2mm_awprot(2 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axi_sg_aclk => '0',
      m_axi_sg_araddr(31 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => NLW_U0_m_axi_sg_arcache_UNCONNECTED(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => '0',
      m_axi_sg_arsize(2 downto 0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2 downto 0),
      m_axi_sg_arvalid => NLW_U0_m_axi_sg_arvalid_UNCONNECTED,
      m_axi_sg_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_sg_rlast => '0',
      m_axi_sg_rready => NLW_U0_m_axi_sg_rready_UNCONNECTED,
      m_axi_sg_rresp(1 downto 0) => B"00",
      m_axi_sg_rvalid => '0',
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tkeep(2 downto 0) => m_axis_mm2s_tkeep(2 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_buffer_almost_empty => NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED,
      mm2s_buffer_empty => NLW_U0_mm2s_buffer_empty_UNCONNECTED,
      mm2s_frame_ptr_in(5 downto 0) => B"000000",
      mm2s_frame_ptr_out(5 downto 0) => mm2s_frame_ptr_out(5 downto 0),
      mm2s_fsync => '0',
      mm2s_fsync_out => NLW_U0_mm2s_fsync_out_UNCONNECTED,
      mm2s_introut => mm2s_introut,
      mm2s_prmry_reset_out_n => NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED,
      mm2s_prmtr_update => NLW_U0_mm2s_prmtr_update_UNCONNECTED,
      s2mm_buffer_almost_full => NLW_U0_s2mm_buffer_almost_full_UNCONNECTED,
      s2mm_buffer_full => NLW_U0_s2mm_buffer_full_UNCONNECTED,
      s2mm_frame_ptr_in(5 downto 0) => B"000000",
      s2mm_frame_ptr_out(5 downto 0) => s2mm_frame_ptr_out(5 downto 0),
      s2mm_fsync => '0',
      s2mm_fsync_out => NLW_U0_s2mm_fsync_out_UNCONNECTED,
      s2mm_introut => s2mm_introut,
      s2mm_prmry_reset_out_n => NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED,
      s2mm_prmtr_update => NLW_U0_s2mm_prmtr_update_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(8 downto 0) => s_axi_lite_araddr(8 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(8 downto 0) => s_axi_lite_awaddr(8 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tdata(23 downto 0) => s_axis_s2mm_tdata(23 downto 0),
      s_axis_s2mm_tkeep(2 downto 0) => s_axis_s2mm_tkeep(2 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tuser(0) => s_axis_s2mm_tuser(0),
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
end STRUCTURE;
