{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 11:59:18 2013 " "Info: Processing started: Sun Jun 16 11:59:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bloco_operacional -c bloco_operacional " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bloco_operacional -c bloco_operacional" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../componente_contador/componente_contador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../componente_contador/componente_contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componente_contador-arquitetura " "Info: Found design unit 1: componente_contador-arquitetura" {  } { { "../componente_contador/componente_contador.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/componente_contador/componente_contador.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 componente_contador " "Info: Found entity 1: componente_contador" {  } { { "../componente_contador/componente_contador.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/componente_contador/componente_contador.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../componente_comparador2/componete_comparador2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../componente_comparador2/componete_comparador2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componete_comparador2-arqui " "Info: Found design unit 1: componete_comparador2-arqui" {  } { { "../componente_comparador2/componete_comparador2.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/componente_comparador2/componete_comparador2.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 componete_comparador2 " "Info: Found entity 1: componete_comparador2" {  } { { "../componente_comparador2/componete_comparador2.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/componente_comparador2/componete_comparador2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../componente_comparador/componente_comparador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../componente_comparador/componente_comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componente_comparador-arqui " "Info: Found design unit 1: componente_comparador-arqui" {  } { { "../componente_comparador/componente_comparador.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/componente_comparador/componente_comparador.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 componente_comparador " "Info: Found entity 1: componente_comparador" {  } { { "../componente_comparador/componente_comparador.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/componente_comparador/componente_comparador.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bloco_operacional.vhd 2 1 " "Warning: Using design file bloco_operacional.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloco_operacional-behav " "Info: Found design unit 1: bloco_operacional-behav" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_operacional/bloco_operacional.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bloco_operacional " "Info: Found entity 1: bloco_operacional" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_operacional/bloco_operacional.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "bloco_operacional " "Info: Elaborating entity \"bloco_operacional\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "componente_contador componente_contador:cont1 " "Info: Elaborating entity \"componente_contador\" for hierarchy \"componente_contador:cont1\"" {  } { { "bloco_operacional.vhd" "cont1" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_operacional/bloco_operacional.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cl componente_contador.vhd(29) " "Warning (10492): VHDL Process Statement warning at componente_contador.vhd(29): signal \"cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../componente_contador/componente_contador.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/componente_contador/componente_contador.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt componente_contador.vhd(31) " "Warning (10492): VHDL Process Statement warning at componente_contador.vhd(31): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../componente_contador/componente_contador.vhd" "" { Text "C:/Users/heliojunior/Desktop/Projeto/componente_contador/componente_contador.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "componente_comparador componente_comparador:compa2 " "Info: Elaborating entity \"componente_comparador\" for hierarchy \"componente_comparador:compa2\"" {  } { { "bloco_operacional.vhd" "compa2" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_operacional/bloco_operacional.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "componete_comparador2 componete_comparador2:compa3 " "Info: Elaborating entity \"componete_comparador2\" for hierarchy \"componete_comparador2:compa3\"" {  } { { "bloco_operacional.vhd" "compa3" { Text "C:/Users/heliojunior/Desktop/Projeto/bloco_operacional/bloco_operacional.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Info: Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Info: Implemented 6 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 11:59:20 2013 " "Info: Processing ended: Sun Jun 16 11:59:20 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
