------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 85C Model Setup 'CLOCK_50'
Slack : -3.312
TNS   : -25.429

Type  : Slow 1100mV 85C Model Setup 'RateDivider:RDInst|Enable'
Slack : -2.183
TNS   : -20.211

Type  : Slow 1100mV 85C Model Setup 'VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 35.707
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'CLOCK_50'
Slack : 0.372
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.425
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'RateDivider:RDInst|Enable'
Slack : 0.658
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'RateDivider:RDInst|Enable'
Slack : -0.394
TNS   : -6.260

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'CLOCK_50'
Slack : 8.680
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 18.763
TNS   : 0.000

Type  : Slow 1100mV 0C Model Setup 'CLOCK_50'
Slack : -2.869
TNS   : -22.166

Type  : Slow 1100mV 0C Model Setup 'RateDivider:RDInst|Enable'
Slack : -2.197
TNS   : -19.778

Type  : Slow 1100mV 0C Model Setup 'VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 35.764
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'CLOCK_50'
Slack : 0.260
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.398
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'RateDivider:RDInst|Enable'
Slack : 0.654
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'RateDivider:RDInst|Enable'
Slack : -0.394
TNS   : -6.311

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'CLOCK_50'
Slack : 8.683
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 18.743
TNS   : 0.000

Type  : Fast 1100mV 85C Model Setup 'CLOCK_50'
Slack : -2.549
TNS   : -18.529

Type  : Fast 1100mV 85C Model Setup 'RateDivider:RDInst|Enable'
Slack : -0.833
TNS   : -7.631

Type  : Fast 1100mV 85C Model Setup 'VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 37.370
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'CLOCK_50'
Slack : 0.181
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.235
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'RateDivider:RDInst|Enable'
Slack : 0.342
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'RateDivider:RDInst|Enable'
Slack : 0.040
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'CLOCK_50'
Slack : 8.774
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 18.884
TNS   : 0.000

Type  : Fast 1100mV 0C Model Setup 'CLOCK_50'
Slack : -1.925
TNS   : -13.964

Type  : Fast 1100mV 0C Model Setup 'RateDivider:RDInst|Enable'
Slack : -0.750
TNS   : -6.796

Type  : Fast 1100mV 0C Model Setup 'VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 37.610
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'CLOCK_50'
Slack : 0.135
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.210
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'RateDivider:RDInst|Enable'
Slack : 0.304
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'RateDivider:RDInst|Enable'
Slack : 0.060
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'CLOCK_50'
Slack : 8.808
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 18.885
TNS   : 0.000

------------------------------------------------------------
