

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_193_15'
================================================================
* Date:           Wed May 15 15:49:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.507 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      519|      519|  5.190 us|  5.190 us|  519|  519|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_193_15  |      517|      517|        10|          4|          1|   128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add21239 = alloca i32 1"   --->   Operation 13 'alloca' 'add21239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 14 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %c"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %add21239"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc213"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%c_1 = load i8 %c" [lstm_hls/rnn.cpp:193]   --->   Operation 18 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.90ns)   --->   "%icmp_ln193 = icmp_eq  i8 %c_1, i8 128" [lstm_hls/rnn.cpp:193]   --->   Operation 20 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.90ns)   --->   "%add_ln193 = add i8 %c_1, i8 1" [lstm_hls/rnn.cpp:193]   --->   Operation 21 'add' 'add_ln193' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %icmp_ln193, void %for.inc213.split, void %for.inc216.exitStub" [lstm_hls/rnn.cpp:193]   --->   Operation 22 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%c_cast = zext i8 %c_1" [lstm_hls/rnn.cpp:193]   --->   Operation 23 'zext' 'c_cast' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Weight_lc_0_addr = getelementptr i32 %Weight_lc_0, i64 0, i64 %c_cast" [lstm_hls/rnn.cpp:193]   --->   Operation 24 'getelementptr' 'Weight_lc_0_addr' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.35ns)   --->   "%Weight_lc_0_load = load i7 %Weight_lc_0_addr" [lstm_hls/rnn.cpp:193]   --->   Operation 25 'load' 'Weight_lc_0_load' <Predicate = (!icmp_ln193)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%h_t_addr = getelementptr i32 %h_t, i64 0, i64 %c_cast" [lstm_hls/rnn.cpp:193]   --->   Operation 26 'getelementptr' 'h_t_addr' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.35ns)   --->   "%h_t_load = load i7 %h_t_addr" [lstm_hls/rnn.cpp:193]   --->   Operation 27 'load' 'h_t_load' <Predicate = (!icmp_ln193)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln193 = store i8 %add_ln193, i8 %c" [lstm_hls/rnn.cpp:193]   --->   Operation 28 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.02>
ST_2 : Operation 29 [1/2] (1.35ns)   --->   "%Weight_lc_0_load = load i7 %Weight_lc_0_addr" [lstm_hls/rnn.cpp:193]   --->   Operation 29 'load' 'Weight_lc_0_load' <Predicate = (!icmp_ln193)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 30 [1/2] (1.35ns)   --->   "%h_t_load = load i7 %h_t_addr" [lstm_hls/rnn.cpp:193]   --->   Operation 30 'load' 'h_t_load' <Predicate = (!icmp_ln193)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : [1/1] (0.83ns)   --->   Input mux for Operation 31 '%mul = fmul i32 %Weight_lc_0_load, i32 %h_t_load'
ST_2 : Operation 31 [4/4] (3.83ns)   --->   "%mul = fmul i32 %Weight_lc_0_load, i32 %h_t_load" [lstm_hls/rnn.cpp:193]   --->   Operation 31 'fmul' 'mul' <Predicate = (!icmp_ln193)> <Delay = 3.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.67>
ST_3 : Operation 32 [3/4] (4.67ns)   --->   "%mul = fmul i32 %Weight_lc_0_load, i32 %h_t_load" [lstm_hls/rnn.cpp:193]   --->   Operation 32 'fmul' 'mul' <Predicate = (!icmp_ln193)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.67>
ST_4 : Operation 33 [2/4] (4.67ns)   --->   "%mul = fmul i32 %Weight_lc_0_load, i32 %h_t_load" [lstm_hls/rnn.cpp:193]   --->   Operation 33 'fmul' 'mul' <Predicate = (!icmp_ln193)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.67>
ST_5 : Operation 34 [1/4] (4.67ns)   --->   "%mul = fmul i32 %Weight_lc_0_load, i32 %h_t_load" [lstm_hls/rnn.cpp:193]   --->   Operation 34 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.01>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%add21239_load = load i32 %add21239" [lstm_hls/rnn.cpp:193]   --->   Operation 35 'load' 'add21239_load' <Predicate = true> <Delay = 0.00>
ST_6 : [1/1] (0.57ns)   --->   Input mux for Operation 36 '%add = fadd i32 %add21239_load, i32 %mul'
ST_6 : Operation 36 [5/5] (5.44ns)   --->   "%add = fadd i32 %add21239_load, i32 %mul" [lstm_hls/rnn.cpp:193]   --->   Operation 36 'fadd' 'add' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%add21239_load_1 = load i32 %add21239"   --->   Operation 45 'load' 'add21239_load_1' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add21239_out, i32 %add21239_load_1"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln193)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.01>
ST_7 : Operation 37 [4/5] (6.01ns)   --->   "%add = fadd i32 %add21239_load, i32 %mul" [lstm_hls/rnn.cpp:193]   --->   Operation 37 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.01>
ST_8 : Operation 38 [3/5] (6.01ns)   --->   "%add = fadd i32 %add21239_load, i32 %mul" [lstm_hls/rnn.cpp:193]   --->   Operation 38 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 39 [2/5] (6.01ns)   --->   "%add = fadd i32 %add21239_load, i32 %mul" [lstm_hls/rnn.cpp:193]   --->   Operation 39 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln193 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [lstm_hls/rnn.cpp:193]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln193' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln193 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [lstm_hls/rnn.cpp:193]   --->   Operation 41 'specloopname' 'specloopname_ln193' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/5] (6.01ns)   --->   "%add = fadd i32 %add21239_load, i32 %mul" [lstm_hls/rnn.cpp:193]   --->   Operation 42 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln193 = store i32 %add, i32 %add21239" [lstm_hls/rnn.cpp:193]   --->   Operation 43 'store' 'store_ln193' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln193 = br void %for.inc213" [lstm_hls/rnn.cpp:193]   --->   Operation 44 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.396ns
The critical path consists of the following:
	'alloca' operation ('c') [5]  (0.000 ns)
	'load' operation ('c', lstm_hls/rnn.cpp:193) on local variable 'c' [10]  (0.000 ns)
	'add' operation ('add_ln193', lstm_hls/rnn.cpp:193) [13]  (0.907 ns)
	'store' operation ('store_ln193', lstm_hls/rnn.cpp:193) of variable 'add_ln193', lstm_hls/rnn.cpp:193 on local variable 'c' [26]  (0.489 ns)

 <State 2>: 6.023ns
The critical path consists of the following:
	'load' operation ('Weight_lc_0_load', lstm_hls/rnn.cpp:193) on array 'Weight_lc_0' [21]  (1.352 ns)
	multiplexor before operation 'fmul' with delay (0.837 ns)
'fmul' operation ('mul', lstm_hls/rnn.cpp:193) [24]  (3.834 ns)

 <State 3>: 4.671ns
The critical path consists of the following:
	'fmul' operation ('mul', lstm_hls/rnn.cpp:193) [24]  (4.671 ns)

 <State 4>: 4.671ns
The critical path consists of the following:
	'fmul' operation ('mul', lstm_hls/rnn.cpp:193) [24]  (4.671 ns)

 <State 5>: 4.671ns
The critical path consists of the following:
	'fmul' operation ('mul', lstm_hls/rnn.cpp:193) [24]  (4.671 ns)

 <State 6>: 6.018ns
The critical path consists of the following:
	'load' operation ('add21239_load', lstm_hls/rnn.cpp:193) on local variable 'add21239' [16]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.570 ns)
'fadd' operation ('add', lstm_hls/rnn.cpp:193) [25]  (5.448 ns)

 <State 7>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('add', lstm_hls/rnn.cpp:193) [25]  (6.018 ns)

 <State 8>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('add', lstm_hls/rnn.cpp:193) [25]  (6.018 ns)

 <State 9>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('add', lstm_hls/rnn.cpp:193) [25]  (6.018 ns)

 <State 10>: 6.507ns
The critical path consists of the following:
	'fadd' operation ('add', lstm_hls/rnn.cpp:193) [25]  (6.018 ns)
	'store' operation ('store_ln193', lstm_hls/rnn.cpp:193) of variable 'add', lstm_hls/rnn.cpp:193 on local variable 'add21239' [27]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
