

================================================================
== Vitis HLS Report for 'fc2_top'
================================================================
* Date:           Sun Feb 22 21:00:32 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convSNN_fc2
* Solution:       xcvu9p-flga2577-2-e (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.695 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |Matrix_Vector_Activate_Batch_U0  |Matrix_Vector_Activate_Batch  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       68|      243|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       68|      243|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+----+----+-----+-----+
    |             Instance            |            Module            | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------+------------------------------+---------+----+----+-----+-----+
    |Matrix_Vector_Activate_Batch_U0  |Matrix_Vector_Activate_Batch  |        0|   0|  68|  243|    0|
    +---------------------------------+------------------------------+---------+----+----+-----+-----+
    |Total                            |                              |        0|   0|  68|  243|    0|
    +---------------------------------+------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|in_r_dout     |   in|    8|     ap_fifo|          in_r|       pointer|
|in_r_empty_n  |   in|    1|     ap_fifo|          in_r|       pointer|
|in_r_read     |  out|    1|     ap_fifo|          in_r|       pointer|
|out_r_din     |  out|    5|     ap_fifo|         out_r|       pointer|
|out_r_full_n  |   in|    1|     ap_fifo|         out_r|       pointer|
|out_r_write   |  out|    1|     ap_fifo|         out_r|       pointer|
|numReps       |   in|   32|     ap_none|       numReps|        scalar|
|ap_clk        |   in|    1|  ap_ctrl_hs|       fc2_top|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|       fc2_top|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|       fc2_top|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|       fc2_top|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|       fc2_top|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|       fc2_top|  return value|
+--------------+-----+-----+------------+--------------+--------------+

