

<!-- Page 1 -->

 
1 
 
 
2 
                 O-RAN.WG6.AAL-GAnP-R004-v13.00 
Technical Specification 
 
O-RAN Working Group 6 
(Cloudification and Orchestration Work Group)  
 
O-RAN Acceleration Abstraction Layer 
General Aspects and Principles 
 
Copyright © 2025 by the O-RAN ALLIANCE e.V. 
The copying or incorporation into any other work of part or all of the material available in this specification in any form without the 
prior written permission of O-RAN ALLIANCE e.V.  is prohibited, save that you may print or download extracts of the material of 
this specification for your personal use, or copy the material of this specification for the purpose of sending to individual third parties 
for their information provided that you acknowledge O-RAN ALLIANCE as the source of the material and that you inform the third 
party that these conditions apply to them and that they must comply with them. 
O-RAN ALLIANCE e.V., Buschkauler Weg 27, 53347 Alfter, Germany 
Register of Associations, Bonn VR 11238, VAT ID DE321720189 


<!-- Page 2 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      2 
 
                   O-RAN.WG6.AAL-GAnP-R004-v13.00 
Contents 
1 
 
2 
List of Figures ................................................................................................................................................... 4 
3 
Foreword ........................................................................................................................................................... 5 
4 
Modal verbs terminology ................................................................................................................................. 5 
5 
1. 
Scope ........................................................................................................................................................ 6 
6 
2. 
References ................................................................................................................................................ 7 
7 
2.1 
Normative References ........................................................................................................................................ 7 
8 
2.2 
Informative references ....................................................................................................................................... 7 
9 
3. 
Definitions of terms, symbols and abbreviations ..................................................................................... 9 
10 
3.1 
Terms ................................................................................................................................................................. 9 
11 
3.2 
Symbols ........................................................................................................................................................... 10 
12 
3.3 
Abbreviations ................................................................................................................................................... 10 
13 
4. 
General Aspects...................................................................................................................................... 11 
14 
4.1 
Hardware Acceleration .................................................................................................................................... 11 
15 
4.2 
AAL Architecture and concepts....................................................................................................................... 12 
16 
4.2.1 
Overview .................................................................................................................................................... 12 
17 
4.2.2 
AAL Architecture ....................................................................................................................................... 13 
18 
4.2.3 
HW Accelerator Manager .......................................................................................................................... 15 
19 
4.2.4 
AAL Interfaces ........................................................................................................................................... 16 
20 
4.2.5 
AAL Deployment in O-Cloud environments ............................................................................................. 18 
21 
4.3 
Relationship with Standards ............................................................................................................................ 20 
22 
4.3.1 
Relationship with ETSI .............................................................................................................................. 20 
23 
5. 
AAL Interface definition General Principles and Requirements ........................................................... 22 
24 
5.1 
General Principles ............................................................................................................................................ 22 
25 
5.1.1 
Extensibility ............................................................................................................................................... 22 
26 
5.1.2 
Interrupt and Poll Mode ............................................................................................................................. 22 
27 
5.1.3 
HW Independence ...................................................................................................................................... 22 
28 
5.1.4 
Discovery and Configuration ..................................................................................................................... 22 
29 
5.1.5 
Multiple AAL-LPU Support ...................................................................................................................... 22 
30 
5.1.6 
AAL offload capabilities ............................................................................................................................ 23 
31 
5.1.7 
Look-aside Acceleration Model ................................................................................................................. 23 
32 
5.1.8 
Inline Acceleration Model .......................................................................................................................... 24 
33 
5.1.9 
AAL Application interface Concurrency and Parallelism .......................................................................... 25 
34 
5.1.10 
Separation of Control and User Plane AAL Application interface APIs ................................................... 25 
35 
5.1.11 
Support of Versatile Acceleration Payload ................................................................................................ 25 
36 
5.1.12 
Support of Different Transport Mechanisms .............................................................................................. 25 
37 
5.1.13 
AAL API namespace .................................................................................................................................. 26 
38 
5.1.14 
Chaining of AAL Profiles .......................................................................................................................... 26 
39 
5.1.15 
Fault notification ........................................................................................................................................ 28 
40 
5.2 
High-PHY Profile Specific Principles ............................................................................................................. 28 
41 
5.2.1 
Separation of Cell and Slot Level Parameter Configurations ..................................................................... 28 
42 
5.2.2 
SFN/slot-based Synchronization ................................................................................................................ 29 
43 
5.2.3 
Compatibility with O-RAN FH interface ................................................................................................... 29 
44 
5.2.4 
Inline Profile for High-PHY Stack ............................................................................................................. 29 
45 
6. 
AAL-LPU Principles .............................................................................................................................. 30 
46 
6.1 
Overview ......................................................................................................................................................... 30 
47 
6.2 
LPU Deployment and Operation ..................................................................................................................... 31 
48 
6.2.1 
Example AAL-LPU Mapping .................................................................................................................... 31 
49 
6.2.2 
Statistics ..................................................................................................................................................... 34 
50 
6.2.3 
Memory Management ................................................................................................................................ 34 
51 


<!-- Page 3 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
3 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
6.2.4 
Run Time Configurations ........................................................................................................................... 34 
1 
6.2.5 
AAL Profile(s) offload, processing status query and processed data retrieval ........................................... 35 
2 
6.2.6 
AAL-LPU Exposure ................................................................................................................................... 35 
3 
6.2.7 
Accelerator configuration options between IMS & FOCOM ..................................................................... 37 
4 
7. 
AAL Profiles .......................................................................................................................................... 39 
5 
7.1 
O-DU AAL Profiles ......................................................................................................................................... 39 
6 
7.1.1 
O-DU Protocol Stack Reference ................................................................................................................ 39 
7 
7.1.2 
O-DU Protocol Stack Reference for mMTC .............................................................................................. 43 
8 
7.1.3 
O-DU AAL Profile Definitions .................................................................................................................. 47 
9 
7.2 
O-CU AAL Profiles ......................................................................................................................................... 70 
10 
Annex (informative):  Change History ............................................................................................................. 71 
11 
 
12 
 
 
13 


<!-- Page 4 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      4 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
List of Figures  
1 
Figure 4.1-1: Example illustration of the effect of hardware acceleration on functional compute performance. ............. 12 
2 
Figure 4.2.2-1: High Level AAL Architecture Diagram................................................................................................... 14 
3 
Figure 4.2.2-2: AAL Resource Relationship and Cardinality ........................................................................................... 15 
4 
Figure 4.2.3-1 Example HAM software deployment scenarios ........................................................................................ 16 
5 
Figure 4.2.4-1: AAL Application Common and profile APIs .......................................................................................... 17 
6 
Figure 4.2.5-1: Accelerator APIs/Libraries in Container (left) and Virtual Machine Implementations (right) ................ 18 
7 
Figure 4.2.5.1-1: Example AAL Implementation Software deployment contained within O-Cloud Platform Software 
8 
only ................................................................................................................................................................................... 19 
9 
Figure 4.2.5.1-2: Example AAL Implementation Software Deployment split between O-Cloud Platform Software and 
10 
NF Deployment ................................................................................................................................................................ 19 
11 
Figure 4.2.5.1-3: Example AAL Implementation Software Deployment split between O-Cloud Platform Software and 
12 
NF Deployment in a virtual machine environment ........................................................................................................... 20 
13 
Figure 5.1.5-1: Logical Representation of AAL Application interface support for multiple AAL-LPUs ........................ 23 
14 
Figure 5.1.7-1: AAL Application interface look-aside acceleration model - Data flow ................................................... 23 
15 
Figure 5.1.8-1: AAL Application interface inline acceleration model - Data flow .......................................................... 24 
16 
Figure 5.1.8-2: User plane dataflow paths in look-aside and inline acceleration architectures. ....................................... 25 
17 
Figure 5.1.14-1: Data flow through unchained AAL Profiles .......................................................................................... 26 
18 
Figure 5.1.14-2: Data flow through chained AAL Profiles .............................................................................................. 27 
19 
Figure 5.1.14-3: Dataflow through chained lookaside HW Accelerator for consecutive Hi-PHY functions. .................. 28 
20 
Figure 5.1.14-4: Dataflow through chained lookaside HW Accelerator for consecutive and non-consecutive PHY. ...... 28 
21 
Figure 5.2.4-1: Partial Inline Model for AAL Hi-PHY Profile ......................................................................................... 29 
22 
Figure 6.2.1-1: Scenario 1: A single AAL LPU exposes a single AAL Profile Queue used by a single AAL Application.
23 
 .......................................................................................................................................................................................... 31 
24 
Figure 6.2.1-2: A single HW Accelerator supporting two LPU's each assigned to individual AAL Applications ........... 32 
25 
Figure 6.2.1-3: Two HW Accelerators each supporting a single AAL-LPU assigned to a single AAL Application. ...... 32 
26 
Figure 6.2.1-4: A single AAL LPU exposes two AAL Profile Queues used by a single AAL Application. .................... 33 
27 
Figure 6.2.1-5: A single AAL LPU supporting two AAL Profile Instances exposes two AAL Profile Queues used by a 
28 
single AAL Application. ................................................................................................................................................... 33 
29 
Figure 6.2.1-6: AAL-LPU Mapping example showing chained profile support .............................................................. 34 
30 
Figure 6.2.5.1- 1 Various AAL Bypass scenarios ............................................................................................................. 35 
31 
Figure 6.2.6.2.1-1: Example AAL-LPU and profile supported ........................................................................................ 36 
32 
Figure 6.2.6.2.1-2: Example HW Accelerator configuration ............................................................................................ 36 
33 
Figure 6.2.6.2.1-3: Example assignment of AAL-LPUs and supported profiles to POD ................................................. 36 
34 
Figure 6.2.6.2.2-1: Example AAL Application configured AAL-Profile-Instances ......................................................... 37 
35 
Figure 7.1.1-1: O-DU PHY processing blocks for 5G NR Downlink .............................................................................. 39 
36 
Figure 7.1.1-2: O-DU PHY processing blocks for 5G NR Uplink ................................................................................... 41 
37 
Figure 7.1.2-1: O-DU PHY processing blocks for mMTC Downlink. ............................................................................. 44 
38 
Figure 7.1.2-2: O-DU PHY processing blocks for mMTC Uplink ................................................................................... 46 
39 
Figure 7.1.3.2.1-1: AAL_MU-MIMO_PRECODER_WEIGHTS_CALC ....................................................................... 48 
40 
Figure 7.1.3.2.1-2: Example AAL_MU-MIMO_PRECODER_WEIGHTS_CALC use. ................................................. 48 
41 
Figure 7.1.3.2.2-1: AAL_FFT .......................................................................................................................................... 49 
42 
Figure 7.1.3.2.2-2: AAL_FFT example for SRS Processing ............................................................................................ 50 
43 
Figure 7.1.3.3.1-1: AAL_PDSCH_FEC Profile ............................................................................................................... 51 
44 
Figure 7.1.3.3.2-1: AAL_PDSCH_HIGH-PHY Profile.................................................................................................... 52 
45 
Figure 7.1.3.3.3-1: AAL_PDCCH_HIGH-PHY Profile ................................................................................................... 53 
46 
Figure 7.1.3.3.4-1: AAL_PBCH_HIGH-PHY Profile ...................................................................................................... 54 
47 
Figure 7.1.3.3.5-1: AAL_CSI-RS_HIGH-PHY Profile .................................................................................................... 55 
48 
Figure 7.1.3.3.6-1: AAL_PT-RS-DL_HIGH-PHY Profile ............................................................................................... 56 
49 
Figure 7.1.3.3.7-1AAL_DOWNLINK_ HIGH-PHY Profile ............................................................................................ 57 
50 
Figure 7.1.3.4.1-1: AAL_PUSCH_FEC Profile ............................................................................................................... 58 
51 
Figure 7.1.3.4.2-1 : AAL_PUSCH_HIGH-PHY Profile................................................................................................... 59 
52 
Figure 7.1.3.4.3.1-1: AAL_PUCCH_HIGH-PHY Profile (PUCCH format 0) ................................................................. 60 
53 
Figure 7.1.3.4.3.2-1: AAL_PUCCH_HIGH-PHY Profile (PUCCH format 1) ................................................................. 61 
54 
Figure 7.1.3.4.3.3-1: AAL_PUCCH_HIGH-PHY Profile (PUCCH format 2/3/4)........................................................... 62 
55 
Figure 7.1.3.4.4-1: AAL_PRACH_HIGH-PHY Profile ................................................................................................... 63 
56 
Figure 7.1.3.4.5-1: AAL_SRS_HIGH-PHY Profile ......................................................................................................... 64 
57 
Figure 7.1.3.4.6-1: AAL_PT-RS-UL_HIGH-PHY profile ............................................................................................... 65 
58 


<!-- Page 5 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
5 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
Figure 7.1.3.4.7-1: AAL_UPLINK_ HIGH-PHY Profile ................................................................................................. 66 
1 
Figure 7.1.3.5.1-1: AAL_NPDSCH_FEC Profile ............................................................................................................. 67 
2 
Figure 7.1.3.5.2-1: AAL_NPDCCH_FEC Profile ............................................................................................................ 68 
3 
Figure 7.1.3.5.3-1: AAL_NPBCH_FEC Profile ............................................................................................................... 69 
4 
Figure 7.1.3.5.4-1: AAL_NPUSCH_FEC Profile ............................................................................................................. 70 
5 
 
6 
Foreword 
7 
This Technical Specification (TS) has been produced by W6 of the O-RAN Alliance. 
8 
The content of the present document is subject to continuing work within O-RAN and may change following formal O-
9 
RAN approval. Should the O-RAN Alliance modify the contents of the present document, it will be re-released by O-
10 
RAN with an identifying change of version date and an increase in version number as follows: 
11 
version xx.yy.zz 
12 
where: 
13 
xx: the first digit-group is incremented for all changes of substance, i.e. technical enhancements, corrections, 
14 
updates, etc. (the initial approved document will have xx=01).  Always 2 digits with leading zero if needed. 
15 
yy: the second digit-group is incremented when editorial only changes have been incorporated in the document. 
16 
Always 2 digits with leading zero if needed. 
17 
zz: the third digit-group included only in working versions of the document indicating incremental changes during 
18 
the editing process. External versions never include the third digit-group.  Always 2 digits with leading zero if 
19 
needed. 
20 
Modal verbs terminology 
21 
In the present document "shall", "shall not", "should", "should not", "may", "need not", "will", "will not", "can" and 
22 
"cannot" are to be interpreted as described in clause 3.2 of the O-RAN Drafting Rules (Verbal forms for the expression 
23 
of provisions). 
24 
"must" and "must not" are NOT allowed in O-RAN deliverables except when used in direct citation. 
25 
 
26 


<!-- Page 6 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      6 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
1.  Scope 
1 
This document defines O-RAN O-Cloud hardware accelerator interface functions and protocols for the O-RAN AAL 
2 
interface. The document studies the functions conveyed over the interface, including configuration and management 
3 
functions, procedures, operations and corresponding solutions, and identifies existing standards and industry work that 
4 
can serve as a basis for O-RAN work. 
5 


<!-- Page 7 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
7 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
2. References 
1 
2.1 Normative References  
2 
References are either specific (identified by date of publication and/or edition number or version number) or 
3 
non-specific. For specific references, only the cited version applies. For non-specific references, the latest version of the 
4 
referenced document (including any amendments) applies. 
5 
NOTE: 
While any hyperlinks included in this clause were valid at the time of publication, O-RAN cannot 
6 
guarantee their long-term validity. 
7 
The following referenced documents are necessary for the application of the present document. 
8 
 
9 
[1] 
O-RAN WG1 Architecture Description 
10 
[2] 
O-RAN WG1 OAM Architecture 
11 
[3] 
Void 
12 
[4] 
ETSI GS NFV-IFA 002: "Network Functions Virtualization (NFV)  Release 2; Acceleration Technologies; 
13 
VNF Interfaces Specification" 
14 
[5] 
ETSI GS NFV-IFA 019: "Network Function Virtualization (NFV); Acceleration Technologies; Acceleration 
15 
Resource Management Interface Specification; Release 3"  
16 
[6] 
5G; NR; Physical Channels and Modulation 3GPP TS 38.211 v15.2.0 Release 15   
17 
[7] 
5G; NR; Multiplexing and Channel Coding 3GPP TS 38.212 v15.2.0 Release 15  
18 
[8] 
LTE; E-UTRA Physical Channels and Modulation 3GPP TS 36.211 v15.2.0 Release 15 
19 
[9] 
LTE; E-UTRA Multiplexing and Channel Coding 3GPP TS36.212 v15.2.1 Release 15  
20 
[10]  ETSI GS NFV-IFA 001: "Network Functions Virtualisation (NFV); Acceleration Technologies; Report on 
21 
Acceleration Technologies & Use Cases" 
22 
[11] O-RAN WG6 O2 General Aspects and Principles 
23 
[12]  O-RAN WG6 Cloudification and Orchestration Use Cases and Requirements for O-RAN Virtualized RAN 
24 
[13]  ETSI GS NFV-IFA 011: "Network Functions Virtualisation (NFV) Release 4; Management and Orchestration; 
25 
VNF Descriptor and Packaging Specification" 
26 
[14]  ETSI GR NFV-IFA 046: "Network Functions Virtualisation (NFV) Release 5; Architectural Framework; 
27 
Report on NFV support for virtualisation of RAN" 
28 
[15] O-RAN WG6 AAL Common API R003 
29 
[16] O-RAN WG4 Control, User and Synchronization (CUS) Plane Specification 
30 
 
31 
2.2 Informative references  
32 
References are either specific (identified by date of publication and/or edition number or version number) or 
33 
non-specific. For specific references, only the cited version applies. For non-specific references, the latest version of the 
34 
referenced document (including any amendments) applies. 
35 
NOTE: 
While any hyperlinks included in this clause were valid at the time of publication, O-RAN cannot 
36 
guarantee their long-term validity. 
37 
The following referenced documents are not necessary for the application of the present document, but they assist the 
38 
user with regard to a particular subject area. 
39 


<!-- Page 8 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      8 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
[i.1]         Vocabulary for 3GPP Specifications (TR21.905)   
1 
 
2 
 
3 


<!-- Page 9 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
9 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
3. Definitions of terms, symbols and abbreviations 
1 
3.1 Terms  
2 
For the purpose of this document the terms and definitions given in O-RAN WG6 Cloudification and Orchestration Use 
3 
Cases (UC) and Requirements for O-RAN Virtualized RAN [13], ETSI GS NFV-IFA 002 [4], and the following apply: 
4 
Hardware (HW) Accelerator (HWA) is a specialized HW implementation that can offload processing from 
5 
application(s) running on a General-Purpose Processor. The Hardware (HW) Accelerator is a physical Managed Element 
6 
as defined in [13].   
7 
NOTE: Examples of Hardware Accelerators include ASIC, FPGA, DSP and GPU. 
8 
NOTE: Throughout this document, the term “Accelerator” and “Hardware (HW) accelerator” are used 
9 
interchangeably. 
10 
Acceleration Abstraction Layer (AAL) specifies a common and consistent set of interfaces used by different entities to 
11 
enable interaction with different types of HW Accelerators within an O-Cloud instance.  
12 
AAL Implementation is a realization of an AAL including but not limited to the software libraries, drivers and the 
13 
Hardware Accelerator 
14 
Accelerated Function (AF) is a representation of a workload building block that an accelerator processes on behalf of 
15 
an AAL Application within an O-RAN Network Function in an O-Cloud [1].  
16 
AAL Application (AAL-App) is defined as a workload that can offload Accelerated Functions to AAL-LPU(s). 
17 
NOTE: Unless explicitly noted, the term Application refers to an AAL Application in AAL specifications. 
18 
NOTE: Unless explicitly noted, the terms Application, NF Application, L2 Application, VNF/CNF, or NF workload 
19 
accessing the AAL in figures of this present document refers to an AAL Application. 
20 
AAL Profile(s) (AAL-Profile) specify one or more Accelerated Functions that an accelerator processes on behalf of an 
21 
AAL Application within an O-RAN Network Function in an O-Cloud [1].  
22 
AAL Operations actions supported by the AAL interface.    
23 
AAL Profile Instance (AAL-Profile-Instance) is an executing instance of an AAL profile that can be used by an AAL 
24 
Application via the AAL interface. The AAL-Profile-Instance executes within an AAL-LPU execution environment. 
25 
AAL Logical Processing Unit (AAL-LPU) is a logical representation of resources within an instance of a HW 
26 
Accelerator (example: there can be multiple processing units or subsystems on a hardware accelerator, or resource 
27 
partitioning (hard – dedicated resources, soft – soft resources) and these can be logically represented as a AAL Logical 
28 
Processing Unit)   
29 
AAL Profile Queue is a logical grouping construct and may be used by the AAL Application to group operations together. 
30 
For example, AAL Profile Queues may access specific resources (compute, I/O) of an AAL-LPU executing specific AAL 
31 
Profile Instances(s).  
32 
AAL Profile Queue ID is a unique index used to designate the AAL Profile Queue in function exposed by specific AAL 
33 
profile.   
34 
NOTE: An AAL Profile Queue or an AAL Profile Queue ID does not reflect a HW design or an AAL Implementation 
35 
specification   
36 
HW Accelerator Manager (HAM) is an acceleration management function, that provides management capabilities for 
37 
the HW Accelerator(s) and the AAL-LPU's in the O-Cloud Node. Management capabilities include but not limited to 
38 
lifecycle management, configuration, updates/upgrades and failure handling of the HWA and the LPUs. The HAM may 
39 
use the services of an external software repository to securely transfer approved software artifacts, for example FW/SW 
40 
images, binaries, libraries and configuration data. The specification of a software repository and the communication with 
41 
the HAM are outside the scope of O-RAN specifications. The HW Accelerator Manager is considered an O-Cloud 
42 
Platform Software. 
43 
 
44 


<!-- Page 10 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      10 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
3.2 Symbols  
1 
Void 
2 
3.3 Abbreviations 
3 
For the purposes of the present document, the abbreviations given in [i.1]         and the following apply. An abbreviation 
4 
defined in the present document takes precedence over the definition of the same abbreviation, if any, in [i.1]        .  
5 
AF  
 
 
 
Accelerated Function 
6 
AAL   
 
 
Acceleration Abstraction Layer  
7 
AAL-App  
 
Acceleration Abstraction Layer - Application 
8 
AAL-LPU 
 
Acceleration Abstraction Layer - LPU 
9 
AALI-C  
 
Acceleration Abstraction Layer Interface-Common  
10 
AALI-C-Mgmt Acceleration Abstraction Layer Interface-Common-Management 
11 
AALI-C-App  
Acceleration Abstraction Layer Interface-Common-Application 
12 
AALI-P  
 
Acceleration Abstraction Layer Interface-Profile 
13 
BF                        Beam-forming  
14 
CNF  
 
 
Cloudified Network Function 
15 
DFT/iDFT 
 
Discrete Fourier Transform / Inverse Discrete Fourier Transform  
16 
DMS 
Deployment Management Services 
17 
FCAPS 
Fault, Configuration, Accounting, Performance, Security 
18 
FEC   
 
 
Forward Error Correction  
19 
FFT/iFFT  
 
Fast Fourier Transform / inverse Fast Fourier Transform 
20 
HWA  
 
 
Hardware Accelerator 
21 
IMS 
Infrastructure Management Services 
22 
LPU  
 
 
Logical Processing Unit 
23 
RB                       Resource Block 
24 
SMO  
 
 
Service Management and Orchestration 
25 
UC 
 
 
 
Use Case 
26 
VNF  
 
 
Virtual Network Function 
27 


<!-- Page 11 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
11 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
4. General Aspects 
1 
4.1 Hardware Acceleration 
2 
In the design of digital computing systems, ranging from general-purpose processors to fully customized hardware, 
3 
there is a tradeoff between flexibility and efficiency, with efficiency increasing by orders of magnitude when any given 
4 
application is implemented in hardware. The range of implementation options includes general-purpose processors 
5 
(GPPs) such as CPUs, more specialized processors such as Graphics Processing Units (GPUs), functions implemented 
6 
on field-programmable gate arrays (FPGAs), and fixed-functions implemented on application-specific integrated 
7 
circuits (ASICs). Hardware accelerator is a specialized HW implementation that can offload processing from 
8 
application(s) running on the General-Purpose Processor (GPP). Any transformation of data or computation can be 
9 
implemented purely in software running on a generic CPU, or purely in a specialized hardware accelerator, or using a 
10 
combination of both. The implementation of computing tasks in hardware to improve performance is known as 
11 
hardware acceleration. The hardware acceleration can be implemented in the form of lookaside or inline mode where in 
12 
the former case, the host CPU invokes an accelerator for data processing and receives the result after processing is 
13 
complete, while in the latter case, the accelerator, after being invoked by the host CPU with the request for data 
14 
processing, completes the processing request of data received from a source node and directly transfers the post-
15 
processed data to a destination node, where the source or destination node can be different than host CPU (e.g., an 
16 
Ethernet Interface). The principle of hardware acceleration and functional offloading in lookaside mode and inline is 
17 
illustrated in Figure 4.1-1, allowing the application to offload workload to a hardware accelerator and to continue 
18 
performing other work in parallel- this could be to continue to execute other software tasks in parallel or to sleep and 
19 
wait for the accelerator hardware to complete. The hardware acceleration boosts application performance in 
20 
environments with compute-intensive, deeply pipelined, massively parallel operations as shown in Figure 4.1-1. This 
21 
model requires the support of two operations, one for initiating the offload and another for retrieving the operation once 
22 
complete. 
23 


<!-- Page 12 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      12 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
 
Func 1
Func 
5
Func 2
Func 3
Func 4
With hardware acceleration – massively parallel execution within and across functions
Lookaside
Accelerator handles compute-intensive, deeply 
pipelined, massively parallel operations. The CPU 
handles other operations
CPU
Accelerator
Func 1
Func 
5
Without hardware acceleration – serial execution
CPU
Func 2
Func 
3
Func 
4
Inline
Func 1
Func 
5
Func 2
Func 3
Func 4
CPU
Accelerator
 
1 
Figure 4.1-1: Example illustration of the effect of hardware acceleration on functional compute 
2 
performance. 
3 
4.2 AAL Architecture and concepts 
4 
4.2.1 Overview  
5 
The goal of the acceleration abstraction layer (AAL) is to specify a common and consistent set of interfaces to enable 
6 
interactions with the HW Accelerators and facilitates decoupling of an AAL Application, from a specific HW 
7 
implementation. To accommodate the many different combinations of HW and SW implementation and many different 
8 
network deployment scenarios, the AAL introduces the concept of an AAL profile which is used to distinguish between 
9 
the different combinations of accelerated functions to be offloaded.  
10 
The AAL specifications shall define the AAL interface between the AAL Application and AAL Implementation in the 
11 
O-Cloud instance. This includes the APIs, information models, operations and input/outputs used by the AAL 
12 
Application to interface with the AAL Implementation. When the AAL APIs are utilized: 
13 


<!-- Page 13 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
13 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
• 
AAL Applications that utilize the AAL APIs render the same functionality as described in the O-RAN 
1 
specifications describing the AAL Application [1].  
2 
• 
AAL Applications that utilize the AAL APIs shall preserve the interface definitions and behave the same way 
3 
as described in the O-RAN specifications describing those interfaces.  
4 
• 
O-RAN NFs that utilize the AAL APIs shall preserve the synchronization topologies as defined in [16].  
5 
In addition, the AAL Specification shall define the requirements for managing the hardware accelerator in the O-Cloud 
6 
instance. The AAL Implementation itself shall not be defined by the AAL GAnP specification. ETSI GS NFV-IFA 002 
7 
[5] defines several abstraction models including pass through and abstracted models that can be used to realize an AAL 
8 
Implementation.   
9 
The AAL specification facilitates the following:  
10 
An O-cloud provides the flexibility of deploying multiple software implementations from different software vendors on 
11 
a common CPU-based (e.g., x86/ARM) platform with hardware accelerators (e.g., FPGA/DSP/ASIC/GPU) for specific 
12 
functions, and conversely, also allows multiple physical deployment scenarios in terms of centralizing or distributing 
13 
each network element with the same software implementation.  
14 
A disaggregated and cloudified multi-vendor RAN requires common vendor-neutral APIs for managed element 
15 
discovery, lifecycle management, FM/PM, and orchestration across both PNFs and VNFs in order to function as a 
16 
cohesive unit that supports key lifecycle use cases such as scale-out, slice management, fault tolerance, and hitless 
17 
software upgrades. 
18 
4.2.2 AAL Architecture 
19 
The end-to-end high-level AAL architecture block diagram is shown in Figure 4.2.2-1. For AAL Applications O1 
20 
interface usage is optional. Interaction between DMS and AAL Application is out of the scope of this document. For 
21 
further understanding of the deployment and operation of AAL-LPUs please refer to section 6.2. 
22 


<!-- Page 14 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      14 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
 
1 
Service Management and Orchestration (SMO)
O-Cloud Compute Node
DMS
DMS
Federated O-Cloud 
Orchestration and 
Management
Network Function 
Orchestrator (NFO)
Planning, Manifest, 
artifacts etc..
IMS
AAL 
Application
AAL 
Application
AAL 
Application
AAL Implementation
HW Accelerator (Physical)
AAL-LPU0
AAL Profile 
Instance
AAL Profile 
Instance
AAL 
Profile 
Queue
AAL-LPU0
AAL Profile 
Instance
AAL Profile 
Instance
AAL 
Profile 
Queue
AAL-LPU0
AAL Profile 
Instance
AAL Profile 
Instance
AAL 
Profile 
Queue
AAL-C-App
AAL-P
HW Accelerator 
Manager
AAL-C-Mgmt
Not specified in O-RAN AAL
For Future Study
Standardized by WG6 O2 Subgroup
In scope for WG6 AAL Subgroup
O2ims
O2dms
Artifacts that 
describe the 
accelerator and 
it s profile
Including AAL extensions 
(e.g. declarative approach)
 
2 
Note: The diagram shows two scopes to manage accelerators, AAL-C-Mgmt and declarative approach 
3 
Figure 4.2.2-1: High Level AAL Architecture Diagram 
4 
 
5 
Figure 4.2.2-2: shows a pictorial view of the entity relationship and cardinality between AAL entities that constitute the 
6 
AAL architecture. It is not meant to be the basis of a class diagram or object model which would normally be the start 
7 
of an information model. Its purpose is just to help the reader mentally conceptualize the concepts depicted. See clause 
8 
4.2.4 of the present document for a high-level description of the AAL-C-Mgmt interface and the AAL-C-App interface. 
9 
See [15] for a detailed description of the specification of the AAL-C-Mgmt, AAL-C-App and declarative interfaces and 
10 
the operations supported.. 
11 
AAL Managed Elements and Managed Functions are managed by SMO via the O2 interface exposed by the IMS and 
12 
DMS using the AALI-C-MGMT interface terminated by the HW Accelerator Manager. Specifically, AAL Managed 
13 
Elements and Managed Functions do not utilize the O1 interface for management of AAL Managed Elements and 
14 
Managed Functions. 
15 
The HW Accelerator, the HW Accelerator Manager, AAL-LPU and AAL drivers are defined as O-Cloud Platform 
16 
Software for the purposes of management and orchestration [1]. The O-Cloud Infrastructure and O-Cloud Platform 
17 
Software use case flows in [12] are applicable for these AAL elements. 
18 
 
19 


<!-- Page 15 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
15 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
 
1 
Figure 4.2.2-2: AAL Resource Relationship and Cardinality 
2 
4.2.3 HW Accelerator Manager  
3 
The HW Accelerator Manager (HAM) is responsible for exposing a consistent mechanism to the O-Cloud platform for 
4 
the discovery, lifecycle management, fault, state/status, performance, configuration, updates/upgrades, and error 
5 
handling of the HW Accelerator(s) that are part of the O-Cloud Platform Hardware. The HW Accelerator Manager 
6 
exposes the AALI-C-Mgmt interface towards the IMS. The interfaces between the HW Accelerator and the HAM are 
7 
vendor specific and not in the scope of AAL specifications. The HW Accelerator Manager is managed by IMS as per 
8 
Figure 4.2.2-1: High Level AAL Architecture Diagram of this document. The identifier of the HW Accelerator Manager 
9 
used within the IMS is unique within an O-Cloud instance. 
10 
The HW Accelerator Manager is under the control of the O-Cloud Infrastructure. It is integrated into the Cloud 
11 
Infrastructure using the O-Cloud Infrastructure's installation procedures. The HW Accelerator Manager shall be 
12 
certified by the O-Cloud vendor. 
13 
The following list provides a description of capabilities offered by HAM. The list is not exhaustive: 
14 
• 
Discovery and Life Cycle Management:  
15 
o 
The HW Accelerator Manager provides a mechanism to expose inventory information and capabilities 
16 
of the physical and logical partitioning of the hardware and software. 
17 
o 
The HW Accelerator Manager provides the ability to discover the capabilities of the HW 
18 
Accelerator(s). 
19 


<!-- Page 16 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      16 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
• 
Software/ Firmware upgrade services 
1 
o 
The HW Accelerator Manager allows the update and/or upgrade of the software for a HW 
2 
Accelerator(s) on the O-Cloud node. An example of this may include the programming or re-
3 
programming of a downloadable firmware or driver upgrades. Updates/Upgrades can be done locally 
4 
or remotely. 
5 
• 
Configuration  
 
6 
o 
The HW Accelerator Manager allows the configuration of the HW Accelerator as prescribed by the 
7 
IMS through the AALI-C-Mgmt interface. The configuration of the HW Accelerator Manager may 
8 
include HW Accelerator resource assignment to AAL-LPUs. 
9 
• 
Fault and Performance Monitoring: 
10 
o 
The HW Accelerator Manager allows exposure of faults, logs and performance measurements toward 
11 
the IMS. 
12 
Deployment Scenarios 
13 
The HAM’s software is deployed as part of the O-Cloud Platform software. The installation and update of 
14 
the HAM’s software, deployed as a part of O-Cloud platform software, is described section 3.1.2 and 
15 
section 3.1.6 of Cloudification and Orchestration Use Cases and Requirements for O-RAN Virtualized 
16 
RAN [13]. 
17 
The HAM may be located on O-Cloud Nodes designated as part of the clusters used to deploy the AAL 
18 
Applications (NFs) or otherwise as shown below. The figure shows HAM from the perspective of AAL-C-
19 
Mgmt interface termination point. The actual software entities (i.e., vendor specific libraries used by the 
20 
HAM) for managing the HWA can reside in other locations as well. 
21 
O-Cloud
O-Cloud Node Cluster
(Not hosting NFs)
IMS
O-Cloud Node Cluster
(hosting NFs)
O-Cloud Node Cluster
(hosting NFs)
O-Cloud Node Cluster
(hosting NFs)
NODE
server
OS
NODE
server
OS
NODE
server
OS
NODE
server
OS
NODE
server
OS
NODE
server
OS
HWA
NODE
server
OS
NODE
server
OS
NODE
server
OS
HWA
NODE
server
OS
NODE
server
OS
NODE
server
OS
HWA
DMS
DMS
DMS
HAM
HAM
HAM
O2 IMS
O2 DMS
HAM Container/VM on node 
cluster not used for NF 
deployment
Centralized HAM remote 
control of the deployed cluster 
HWA resources
HAM container/VM within 
cluster deploying NF
HAM driver within local server 
OS
 
22 
NOTE 1: The scenarios depicted are considered an exemplification of the most common deployment scenarios. 
23 
Other locations and modelling approaches are not precluded. 
24 
Figure 4.2.3-1 Example HAM software deployment scenarios 
25 
4.2.4 AAL Interfaces 
26 
The AAL interface API has two distinct parts, the first part corresponds to a set of common APIs (AALI-C) to address 
27 
all the profile independent aspects of the underlying AAL Implementation(s) within an O-Cloud platform. The second 
28 
part corresponds to a set of AAL profile specific APIs (AALI-P) which is specific to each defined AAL profile.  
29 
There are two categories of AALI-C interface: 
30 


<!-- Page 17 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
17 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
• 
AALI-C-Mgmt: OAM management from the HAM toward the O-Cloud IMS for acceleration resources 
1 
exposed by this interface.  
2 
• 
AALI-C-App: Common operations/actions/events towards the RAN AAL Application for resources exposed 
3 
by this interface.  
4 
A candidate set of functionalities for AAL services supported by the AAL common API(s) potentially includes (but is 
5 
not limited to) the following: 
6 
• 
Inventory Management, Fault, Performance, Configuration Management 
7 
• 
Software/ Firmware upgrade services 
8 
• 
Operations (Query status, Reset/Restart) 
9 
• 
Life Cycle Management of resources exposed by the interface. The AALI-C-Mgmt provides the Life Cycle 
10 
Management of the HW Accelerator and the AAL-LPU resources.  
11 
• 
Configuration of the state of these AAL-LPU(s) (for example, start, stop, or reset of an AAL-LPU). 
12 
• 
Configuration of various counters and resources associated with AAL-LPU(s) (for example, performance 
13 
measurements/indicators, performance monitoring metrics, events, faults etc.). 
14 
• 
Discovery of AAL-profile(s) supported by these AAL-LPU(s) and associated configurations etc.  
15 
• 
Abstraction of transport mechanism between the AAL Application and AAL Implementation 
16 
 
17 
The information model and the exact list of operations and actions applicable across AAL-C-Mgmt and AAL-C-App 
18 
are defined in [15]. 
19 
The second part of AAL interface corresponds to a set of AAL profile specific APIs (AALI-P) which is specific to each 
20 
defined AAL profile. The AAL profile can be common across the different AAL Implementation accelerating the same 
21 
set of AFs. It enables the AAL Application to efficiently offload an AAL profile workload to the AAL Implementation 
22 
in a consistent way without requiring the HW implementations to expose every single detail of the underlying HW 
23 
implementation to the AAL Applications. Figure 4.2.4-1 shows examples of the AAL APIs presented to an AAL 
24 
Application in three different scenarios.  
25 
The AALI-C-App & AALI-P APIs are internal to the AAL Application that utilize them. 
26 
  
27 
AAL Application
AAL 
Common 
APIs
AAL Profile 
A APIs
AAL Application
AAL 
Common 
APIs
AAL Profile 
B APIs
AAL Application
AAL 
Common 
APIs
AAL Profile 
B APIs
AAL Profile 
C APIs
AAL Interface
AAL Interface
AAL Interface
 
28 
Figure 4.2.4-1: AAL Application Common and profile APIs 
29 


<!-- Page 18 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      18 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
4.2.5 AAL Deployment in O-Cloud environments 
1 
 
2 
O-Cloud Instance
IMS
DMS
Compute Svc, with Acceleration
Host OS
Acc. Driver
AAL Application
Acc. Driver
E.g., AAL FEC Profile
API/Library
O-Cloud Instance
IMS
DMS
Compute Svc, with Acceleration
Host OS
Acc. Driver
AAL Application
E.g., AAL FEC Profile
API/Library
Guest OS Acc. Driver
Virtual Machine
O-RAN Network 
Function in a 
container
O-Cloud Node
O-RAN Network 
Function in a 
Virtual Machine
O-Cloud Node
 
3 
Figure 4.2.5-1: Accelerator APIs/Libraries in Container (left) and Virtual Machine Implementations 
4 
(right) 
5 
The AAL specifications define the AAL interfaces (i.e AAL-C and AAL-P) and the AAL profiles that may be 
6 
supported. The AAL-C-App interface is used by AAL Application to access the AAL Implementation encompassing 
7 
HW Accelerator and associated SW libraries, drivers etc. In Figure 4.2.5-1 two deployment scenarios are shown, one 
8 
with Containers and the other with Virtual Machines.  
9 
Figure 4.2.5-1 also shows the O-Cloud Infrastructure Management Services and Accelerator management entity (i.e. the 
10 
HAM). The orchestration of the HAM as a managed entity is outside the scope of the AAL and shall be specified in the 
11 
O-RAN WG6 O2 specification [11].    
12 
4.2.5.1 
AAL Implementation Software Deployment Options 
13 
The following figures describe AAL Implementation software deployment options. In Figure 4.2.5.1-1: there is an 
14 
example where the entire AAL Implementation software is deployed as part of the O-Cloud Platform Software [3], and 
15 
there is no software component dependency between NF Deployments and O-Cloud Platform Software. While in Figure 
16 
4.2.5.1-2: and Figure 4.2.5.1-3: there are other examples where part of the AAL Implementation software is deployed as 
17 
part of the NF Deployment and part of O-Cloud Platform Software. In these and similar cases there is a software 
18 
component dependency between the NF Deployment and the O-Cloud Platform Software, as such updating AAL 
19 
Implementation software in the O-Cloud Platform Software may require an update to the NF Deployment, this is 
20 
outside the scope of the AAL.  
21 
The installation and update of the AAL Implementation software including but not limited to device drivers and 
22 
libraries, deployed as a part of O-Cloud Platform Software, is described in Cloudification and Orchestration Use Cases 
23 
and Requirements for O-RAN Virtualized RAN [12], clause 3.1.2 and 3.1.6. 
24 
In the diagrams below, ‘Container image(s)’ and ‘VM image(s)’ refer specifically to containers or VMs which are being 
25 
used to run AAL Applications and do not preclude the existence of other containers or images. These diagrams depict 
26 
several different possible ways in which the AAL Implementation software may be deployed. The AAL Implementation 
27 
software may exist wholly or partially inside or outside of the specific containers or VMs which are being used to 
28 
enclose the AAL Applications. 
29 
 
30 


<!-- Page 19 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
19 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
 
O-Cloud Platform Software
AAL Application
Container Image
AAL Implementation Software
(shared library, Kernel space drivers etc..)
 
1 
Figure 4.2.5.1-1: Example AAL Implementation Software deployment contained within O-Cloud 
2 
Platform Software only 
3 
 
O-Cloud Platform Software
AAL Application
Container Image
AAL Implementation Software
(shared library, Kernel space drivers etc..)
AAL Implementation Software
(static library, user space 
drivers etc..)
 
4 
Figure 4.2.5.1-2: Example AAL Implementation Software Deployment split between O-Cloud Platform 
5 
Software and NF Deployment  
6 


<!-- Page 20 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      20 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
 
O-Cloud Platform Software
AAL Application
VM Image
AAL Implementation Software
(shared library, Kernel space drivers etc..)
AAL Implementation Software
(static library, user space 
drivers etc..)
Guest OS
AAL Implementation Software
(shared library, kernel space 
drivers etc..)
 
1 
Figure 4.2.5.1-3: Example AAL Implementation Software Deployment split between O-Cloud Platform 
2 
Software and NF Deployment in a virtual machine environment 
3 
4.3 Relationship with Standards  
4 
The O-RAN AAL interface shall leverage existing standards wherever possible.  
5 
4.3.1 Relationship with ETSI 
6 
In [4,5,10], ETSI has specified a generic acceleration and abstraction model as well as acceleration resource 
7 
management that have served as the basis of this specification.  
8 
ETSI GS NFV-IFA 001 [10] provides a classification of acceleration types and describes several related uses cases, for 
9 
example about compute acceleration when considering Virtual Base Stations (VBS). ETSI GS NFV-IFA 002 [4] 
10 
specifies an acceleration architectural model for NFV. The acceleration model considers that a single HW device 
11 
exposes multiple abstract virtual accelerators and multiple instances of these virtual accelerators per VNF. ETSI GS 
12 
NFV-IFA 002 [4] defines the interfaces between the NFVI and the VNF instances to support this concept. ETSI GS 
13 
NFV-IFA 019 [5] defines acceleration resource management interfaces between the VIM and the NFVI (e.g., 
14 
Acceleration Image Management interface). From an NFV orchestration and management perspective, acceleration 
15 
capabilities are defined as part of the relevant Virtual Compute Resource information elements, i.e., a virtual compute 
16 
resource (e.g., a VM) can have associated acceleration capabilities from the set of capabilities offered by the 
17 
acceleration resources. For the relevant descriptors, ETSI GS NFV-IFA 011 [14] details the VirtualComputeDesc 
18 
information element in VNFD which describes CPU, Memory and acceleration requirements of the virtualisation 
19 
container (e.g., a VM or a set of OS containers, such as a Pod) realizing a VNFC (i.e., a component of a VNF). For 
20 
containerized deployments required acceleration capabilities can be described by the extendedResourcesRequests 
21 
attribute in the OsContainerDesc information element. In addition, in the case of a containerized deployment, 
22 
requirements about constraints on the placement of the set of one or more OS containers (a Pod) to cluster nodes with 
23 
certain capabilities, such as acceleration, can also be defined. In both cases (VM-based and OS container-based), the 
24 


<!-- Page 21 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
21 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
VDU information element also supports an attribute to request for additional capabilities, being acceleration related 
1 
capabilities as one possible example. 
2 
In ETSI NFV the concept of the abstract virtual accelerator has been devised based on the idea of an extensible para-
3 
virtualised device. However, the concept has only been defined considering its use in hypervisor-based virtualization 
4 
systems and is not ad-hoc applicable to the case of containerized deployments without further analysis. Also, there is no 
5 
relevant ETSI NFV stage 3 work which can be referenced for the interfaces described in ETSI GS NFV-IFA 002 [4] 
6 
and ETSI GS NFV-IFA 019 [5].This specification builds upon the concepts described by the aforementioned ETSI NFV 
7 
specifications but also goes beyond to consider the advances introduced by cloud native solutions, for example by 
8 
introducing the concept of LPUs.  .  
9 
ETSI GR NFV-IFA 046 [15] profiles the NFV-MANO acceleration abstraction framework and compares it to the O-
10 
RAN acceleration abstraction solution developed in the context of O-RAN, from which several challenges are further 
11 
described. A set of recommendations about future work in the NFV framework are derived in the same referenced 
12 
group report, some considering an alignment between the two designs to make ETSI NFV specifications more 
13 
expressive to support additional functionality. 
14 


<!-- Page 22 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      22 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
5.  AAL Interface definition General Principles and 
1 
Requirements 
2 
5.1 General Principles 
3 
The set of generic and profile-specific features of the AAL interface between the AAL application and the AAL 
4 
implementation described in the following subsections are defined from an AAL Application point of view and are 
5 
related to the AAL-C-App general principles and requirements. 
6 
5.1.1 Extensibility  
7 
O-RAN has defined the functions that can be accelerated by the cloud platform based on 3GPP specifications and O-RAN 
8 
deployment scenarios. However, the AAL should not limit innovation of future implementations and should evolve as 
9 
the specification requires. To that end, the AAL Application interface shall be extensible to accommodate future revisions 
10 
of the specification. 
11 
5.1.2 Interrupt and Poll Mode 
12 
The AAL Application interface shall support multiple design choices for AAL Application vendors and shall not preclude 
13 
an AAL Application/HW Accelerator vendor from adopting/supporting an interrupt-driven design or poll-mode design 
14 
or any combination of both. As such, the AAL Application interface shall support both interrupt mode, poll mode and 
15 
any combination of interrupt and poll modes for the data-path AAL Application interface.   
16 
5.1.3 HW Independence  
17 
AAL Application interface shall be independent of the underlying AAL Implementation. 
18 
5.1.4 Discovery and Configuration 
19 
The AAL Application interface shall enable AAL Application to discover and configure AAL-LPU(s). The AAL 
20 
Application interface shall allow an AAL Application to discover what physical resources have been assigned to it from 
21 
the upper layers and then to configure said resources for offload operations.  
22 
5.1.5 Multiple AAL-LPU Support  
23 
There may be scenarios where multiple AAL-LPUs (either implementing the same or different AAL profile(s) are 
24 
assigned to a single AAL Application, which uses one or more of these AAL-LPU(s) as needed. The AAL Application 
25 
interface shall support an AAL Application using one or more AAL-LPU(s) at the same time, as shown in Figure 5.1.5-
26 
1. 
27 


<!-- Page 23 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
23 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
 
AAL Application
AAL-LPU
AAL-LPU
AAL Profile
AAL Profile
AAL Interface
AAL Interface
  
1 
Figure 5.1.5-1: Logical Representation of AAL Application interface support for multiple AAL-LPUs 
2 
5.1.6 AAL offload capabilities 
3 
The AAL Application interface in supporting different AAL profiles and AAL Implementations shall support different 
4 
offload architectures including look-aside, inline, and any combination of both. An AAL Implementation shall support 
5 
one or more of these offload architectures depending on the supported AAL profile(s). 
6 
5.1.7 Look-aside Acceleration Model  
7 
The AAL Application interface shall support look-aside acceleration model where the AAL Application invokes a HW 
8 
Accelerator for data processing and receives the result after processing is complete. A look-aside architecture, 
9 
illustrated in Figure 5.1.7-1, allows the AAL Application to offload AF(s) specified by AAL profiles(s) to a HW 
10 
Accelerator and continue to perform other work in parallel—this could be to continue to execute other software tasks in 
11 
parallel or to sleep and wait for the HW Accelerator to complete. This model requires the AAL Application interface to 
12 
support two operations, one for initiating the offload and another for retrieving the output data once complete. 
13 
CPU
AAL Application
HW Accelerator
AAL Interface
AAL Profile 
Instance(s)
Input to Accelerator
Output to Accelerator  
14 
Figure 5.1.7-1: AAL Application interface look-aside acceleration model - Data flow 
15 


<!-- Page 24 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      24 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
5.1.8 Inline Acceleration Model 
1 
The AAL Application interface shall support inline acceleration model where the AAL Application, after invoking a HW 
2 
Accelerator for offloading AF(s) specified by AAL profile(s), does not necessarily retrieve the post processed data. Unlike 
3 
the look-aside acceleration model where data source/sink is always the AAL Application (i.e., the HW Accelerator always 
4 
receives the data to be processed from the AAL Application and returns the post processed data to the same), a HW 
5 
Accelerator operating in inline acceleration mode receives/returns data from/to a different source/destination endpoint 
6 
than the AAL Application, depending on the direction of data flow (e.g., in downlink (DL) direction versus uplink (UL) 
7 
direction). Figure 5.1.8-1 shows one possible implementation of an inline acceleration model. 
8 
CPU
AAL Application
HW 
Accelerator
AAL Interface
AAL Profile 
Instance(s)
Input to Accelerator
Output to Accelerator
AAL Profile 
Instance(s)
Tx
Rx
 
9 
Figure 5.1.8-1: AAL Application interface inline acceleration model - Data flow  
10 
In Figure 5.1.8-1, “Tx” refers to the transmission of the data from the HW Accelerator through an egress port (e.g., an 
11 
Ethernet interface) to a destination node (e.g., O-RU), while “Rx” refers to the reception of data through an ingress port 
12 
(e.g., Ethernet interface) to the HW Accelerator from a source node (e.g O-RU).  
13 
While the look-aside architecture (in DL) shall support dataflow from the CPU to the HW Accelerator and back to the 
14 
CPU before being sent to the egress port (front-haul interface), the inline architecture (in DL) shall support data flow from 
15 
the CPU to the HW Accelerator and directly from the HW Accelerator to the egress port (front-haul interface), instead of 
16 
being sent back to the CPU. The typical user plane data flows for accelerating the O-DU High-PHY functions for the 
17 
look-aside and inline architectures are as follows. 
18 
Look-aside architecture user plane dataflow 
19 
CPU ↔ HW Accelerator ↔ CPU ↔ front-haul: for a set of consecutive PHY functions offload (e.g., FEC) 
20 
CPU ↔ HW Accelerator ↔ CPU ↔ HW Accelerator ↔…↔ CPU ↔ front-haul: for a set of non-consecutive PHY 
21 
functions offload 
22 
Inline architecture user plane dataflow 
23 
CPU ↔ HW Accelerator ↔ front-haul: for a set of consecutive PHY functions offload (up to the end of the PHY pipeline)  
24 
Figure 5.1.8-2: illustrates one possible implementation of the look-aside and inline architectures. While a set of PHY-
25 
layer functions are offloaded to the HW Accelerator for look-aside acceleration, the entire end-to-end High-PHY pipeline 
26 
is offloaded to the accelerator for inline acceleration.  
27 


<!-- Page 25 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
25 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
HW Accelerator
High Phy on CPU
Func.
1
Input to Accelerator
Output to Accelerator
O-DU
L2+
PHY
FH
L2+ on CPU
L2
Func.
2 on 
accelerator
Func.
3
Func.
4
Func.
n
Func.
N-1 on 
accelerator
AAL Interface
L1/L2
Interface*
HW Accelerator
High Phy on CPU
Accelerator Interface on CPU
L2+ on CPU
L2
L1/L2
Interface*
FH (7.2)
O-RU
Func.
2
Func.
2
Func.
3
Func.
n-1
Func.
n
AAL Interface
PHY downlink
PHY uplink
I/O data flow
*e.g. FAPI
Front Haul 
Interface
FH (7.2)
O-RU
Front Haul 
Interface
Inline 
model
Look-Aside
model
 
1 
Figure 5.1.8-2: User plane dataflow paths in look-aside and inline acceleration architectures. 
2 
 
3 
5.1.9 AAL Application interface Concurrency and Parallelism   
4 
To enable greater flexibility and design choice by AAL Application vendors, the AAL Application interface shall support 
5 
multi-threading environment allowing an AAL Application to offload acceleration requests in parallel from several 
6 
threads.  
7 
5.1.10 Separation of Control and User Plane AAL Application interface APIs    
8 
For efficiency and flexibility of AAL Implementation, AAL Application interface shall support separation of control and 
9 
user plane APIs with appropriate identifiers, as required by different AAL profiles.  
10 
5.1.11 Support of Versatile Acceleration Payload    
11 
Range of payload sizes can vary widely, depending on the specific layer of the RAN protocol stack from which the 
12 
workload for AAL profile(s) is offloaded to a HW Accelerator. AAL Application interface API shall be flexible to support 
13 
various ranges of payload sizes as required by different AAL profiles.  
14 
5.1.12 Support of Different Transport Mechanisms    
15 
The transport between an AAL Application and an AAL Implementation can be of different types (e.g., based on shared 
16 
memory, PCIe interconnect, over ethernet). The AAL Application interface shall support abstraction of these various 
17 
transport mechanisms between the AAL Application and the AAL Implementation. 
18 


<!-- Page 26 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      26 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
5.1.13 AAL API namespace    
1 
For convenience of AAL Implementation, the AAL shall follow a unique name space for all AAL API functions. 
2 
5.1.14 Chaining of AAL Profiles 
3 
AAL profiles specify one or multiple AFs in specific order offloaded to the HWA. To take advantage of multiple AFs 
4 
offloaded to the same or different HWAs, the AAL Implementation can permit the chaining of AAL Profile(s) 
5 
executing the AF or set thereof. In such a case, the AAL Implementation redirects the output of preceding AAL Profile 
6 
as input to the subsequent AAL Profile belonging to the same or different LPU(s) on the same or different HWA(s). 
7 
Such a chaining of AAL Profiles allows data to be transferred from one AAL Profile to another AAL Profile without 
8 
the intervention of the AAL Application thereby reducing transfer latencies. Chained AAL Profile Instances can reside 
9 
on the same or different LPUs and HWAs. However, in this version of specification, only considers the chaining of 
10 
AAL Profiles on single AAL-LPU, and the HAM announces chained AAL Profiles which can be satisfied on the single 
11 
AAL- LPU and HWA. Other cases where the chained AAL Profile straddles across multiple AAL-LPUs and HWAs are 
12 
for further study.  
13 
The use of chaining two AAL Profiles is optional for the AAL Implementation and depends on the AAL Profiles 
14 
requested by the AAL Application. During CNF deployment as per K8s profile, or VNF deployment as per ETSI 
15 
profile, AAL Implementation can chain the AAL Profiles to create a chained AAL Profile with more AFs implemented 
16 
as part of the chained AAL Profile.  The chained AAL Profile should conform to the AAL Profile requested by the 
17 
AAL Application, i.e., the chained AAL Profile has same properties towards the AAL Application as well as the IMS 
18 
and the DMS. It is the responsibility of the AAL Implementation to announce that the chained profile as an AAL Profile 
19 
as defined in AAL specifications to which the chain conforms. The first AAL Profile in the chain takes data from the 
20 
AAL Application and the last AAL Profile returns the transformed data to the AAL Application.  
21 
A chained AAL Profile Instance is valid only if the two or more AAL Profiles form semantically correct sequence of 
22 
consecutive blocks in the AF processing chain and no intervention is required by the AAL Application for control or 
23 
data exchanged between the two AAL Profiles. Additionally, the output format of the preceding AAL Profile should 
24 
match with the input format of the succeeding AAL Profile. 
25 
AAL Profile chaining may be applicable to both inline and look-aside acceleration. The data flows in these cases are 
26 
depicted in Figure 5.1.14-3: and Figure 5.1.14-4:. 
27 
AAL Application
AAL Profile 
Instance 1
AAL Profile 
Instance 2
AAL Profile 
Instance n
 
28 
Figure 5.1.14-1: Data flow through unchained AAL Profiles 
29 


<!-- Page 27 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
27 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
AAL Application
AAL Profile 1
AAL Profile 2
AAL Profile n
AAL Chained Profile Instance
 
1 
NOTE 1: In Figure 5.1.14-1 and Figure 5.1.14-2 above, the chained AAL Profile Instance is a data stream transformer 
2 
that works upon the input data stream to produce output stream. Input data and parameters are passed on 
3 
from preceding AAL Profile to next. These are provided by the AAL Application in case of the first AAL 
4 
Profile. The difference is that in Figure 5.1.14-1:, the AAL Application would call a series of AAL Profile 
5 
Instances, while in Error! Not a valid bookmark self-reference., the AAL Application calls only one AAL 
6 
Profile Instance, which happens to be the chained AAL Profile instance. 
7 
NOTE 2: The mechanisms for transfer of data and parameters to each of the AAL Profile Instances in unchained 
8 
mode and to the chained AAL Profile Instances follow the AAL-C-App interface’s transport as defined in 
9 
AAL Common API Specifications [14]. The AAL Profiles in the chained mode shall continue to follow the 
10 
AAL-C-App Interface specified in [14] 
11 
NOTE 3: The AAL-Implementation can configure the chaining of AAL-Profiles during its initialization in order to avoid 
12 
disruption in the processing chain while the AAL Application is in service. 
13 
Figure 5.1.14-2: Data flow through chained AAL Profiles 
14 
The chaining of AAL Profiles is possible across the HWAs and LPUs, however, it is beyond the current scope of 
15 
document and for future studies. 
16 
The chained look-aside acceleration architecture follows the same dataflow models as look-aside acceleration functions 
17 
with subtle difference. The first and the last blocks in the chain interfacing the CPU to HW Accelerator support 
18 
respectively dataflow from the CPU to the accelerator and then from accelerator back to the CPU. All the intermediate 
19 
blocks support dataflow to and from the preceding and succeeding accelerated functions when those are configured as 
20 
links in the chain. When not configured as chained accelerated functions, these should support dataflow as in look-aside 
21 
acceleration. 
22 
Look-aside chained architecture user plane dataflow. 
23 
CPU ↔ HW Accelerator (AF1) ↔ HW Accelerator (AF2) ↔ … ↔ HW Accelerator (AFn) ↔ CPU ↔ front-haul: for 
24 
offload of a set of consecutive PHY functions (e.g., FEC) 
25 
CPU ↔ HW Accelerator (AF1) ↔… ↔HW Accelerator (AFn) ↔ CPU ↔ HW Accelerator ↔…↔ CPU ↔ front-
26 
haul: for offload of a set of non-consecutive PHY functions  
27 
Figure 5.1.14-3: illustrates the data flow through the chained HW Accelerated functions within an accelerator when 
28 
configured for consecutive PHY function offload while Figure 5.1.14-4 represents it for non-consecutive PHY function 
29 
offload.   
30 


<!-- Page 28 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      28 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
HW Accelerator
High Phy on CPU
Func.
1
O-DU
L2+
PHY
FH
L2+ on CPU
L2
Func.
2 on 
accelerator
Func.
n
Func.
N-1 on 
accelerator
L1/L2
Interface*
FH (7.2)
O-RU
Front Haul 
Interface
Look-aside 
chaining Model
PHY downlink
PHY uplink
I/O data flow
AAL Interface
 
1 
Figure 5.1.14-3: Dataflow through chained lookaside HW Accelerator for consecutive Hi-PHY 
2 
functions. 
3 
HW Accelerator
High Phy on CPU
Func.
1
L2+ on CPU
L2
Func.
2
Func.
4
Func.
n
Func. 
5
L1/L2
Interface*
FH (7.2)
O-RU
Front Haul 
Interface
PHY downlink
PHY uplink
I/O data flow
O-DU
L2+
PHY
FH
Look-aside 
chaining Model
Func.
3
Func. 
N-1
AAL Interface
 
4 
Figure 5.1.14-4: Dataflow through chained lookaside HW Accelerator for consecutive and non-
5 
consecutive PHY. 
6 
5.1.15 Fault notification  
7 
There would be cases where AAL applications would keep doing unnecessary and inefficient processing (e.g. UL/DL 
8 
scheduling) for duration of inconsistent knowledge between HWA and AAL application when HWA falls into 
9 
unexpected failures or conditions (e.g. DL Transmission failure, UL HARQ buffer release, etc.). The fault notification 
10 
in AALI-C-App interface should be supported, and the notification from HWA should contain related information with 
11 
which AAL applications could react quickly on abnormal HWA related events and avoid unnecessary and inefficient 
12 
processing. 
13 
5.2 High-PHY Profile Specific Principles   
14 
The set of features of AAL described in the following subsections are relevant for inline High-PHY AAL profiles 
15 
(profile names with suffix ‘_HIGH-PHY’) defined in Chapter 5 
16 
5.2.1 Separation of Cell and Slot Level Parameter Configurations  
17 
In general, “cell-specific” (typically static or semi-static in nature) parameters change less frequently than “slot-specific” 
18 
(typically dynamic in nature, specific to PHY channels/signals) parameters associated with inline, High-PHY AAL 
19 
profiles. Hence, for optimizing signalling overhead, the AAL Application interface shall support configuration of “cell-
20 
specific” and “slot-specific” parameters to the AAL Implementation using separate AAL Application interface API 
21 
functions. It is noteworthy that the cell/slot specific configurations can include both control and user planes.  
22 


<!-- Page 29 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
29 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
5.2.2 SFN/slot-based Synchronization  
1 
The AAL Application interface shall support system frame number (SFN) based or slot-based synchronization between 
2 
the AAL Application and the AAL Implementation supporting inline, high-PHY AAL profiles. 
3 
5.2.3 Compatibility with O-RAN FH interface  
4 
The functional split between the O-DU and the O-RU remains as defined by the WG4 OFH interface [17] and the AAL 
5 
Application interface API shall be compatible with O-RAN FH interface (7.2-x split) to enable communication between 
6 
the O-DU AAL Application and O-RU via AAL Implementation as required by inline, High-PHY AAL profile(s). 
7 
5.2.4 Inline Profile for High-PHY Stack 
8 
Inline data flow for the AAL Profile that specifies a complete stack of High-PHY functions implies that the set of 
9 
Accelerated Functions is constituted by the entire U-plane processing of the High-PHY channels or signals (with 7-2x 
10 
PHY functional split) and the IQ data (in DL) or decoded bits (in UL) (post processing) and these are transferred 
11 
directly from the HW Accelerator to the Fronthaul interface (in DL) or to the Layer 2 (in UL). 
12 
Inline acceleration for AAL Profiles that specify a partial stack of the High-PHY for UL and for DL Accelerated 
13 
Functions is also possible; in such case only parts of the U-Plane, i.e., not all the functions of the High-PHY stack of a 
14 
given channel, may be offloaded to a HW Accelerator.  For inline acceleration of a partial High-PHY stack, the IQ data 
15 
or decoded bits are also transferred directly from the HW Accelerator to the Fronthaul (in DL) and to the non-
16 
accelerated part of the High-PHY stack (in UL). The set of Accelerated Functions that are offloaded in Inline mode for 
17 
acceleration of a partial High-PHY stack would be AAL Profile specific. The support of AAL Profiles that specify the 
18 
support of partial High-PHY stack is for future study. 
19 
HW Accelerator
High Phy on CPU
Func.
1
L2+ on CPU
L2
Func.
2
Func.
n
Func. 
4
L1/L2
Interface*
FH (7.2)
O-RU
Front Haul 
Interface
PHY downlink
PHY uplink
I/O data flow
O-DU
L2+
PHY
FH
Partial Inline 
Model
Func.
3
Func. 
N-1
AAL Interface
 
20 
Figure 5.2.4-1: Partial Inline Model for AAL Hi-PHY Profile 
21 
 
22 


<!-- Page 30 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      30 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
6. AAL-LPU Principles  
1 
6.1 Overview 
2 
This section discusses about AAL-LPU(s) presented to AAL Applications using the AAL Application interface. An 
3 
AAL-LPU should not be confused with a physical HW Accelerator. Within a process address space each AAL-LPU 
4 
shall abstract the AAL Application from underlying HW Accelerator. 
5 
The following list provides a description of capabilities and characteristics of AAL-LPUs: 
6 
• 
An AAL-LPU maps to a single HW Accelerator. An AAL-LPU can be identified uniquely within a HW 
7 
Accelerator.   
8 
• 
A HW Accelerator may support 1 to N AAL-LPU’s.  
9 
• 
Each AAL-LPU shares the resources of the associated HW Accelerator with other AAL-LPU(s) mapped to the 
10 
same HW Accelerator. AAL-LPU can also represent a hard partition of the HW Accelerator where resources 
11 
are dedicated to the partition. 
12 
• 
Mapping of HW Accelerator resources to AAL-LPU shall be configurable from O2 interface  
13 
• 
An AAL-LPU may support more than one AAL profile. For each supported AAL profile, an AAL-LPU may 
14 
execute 0 to N AAL-Profile-Instances.  
15 
• 
An AAL-LPU can be assigned to a single POD or VM. Multiple LPU's can be assigned to a POD or VM. 
16 
• 
An AAL-LPU can provide service to 0 or more AAL Applications within a POD or VM. 
17 
• 
AAL-LPU is a virtual Managed Element as defined in [13]. 
18 
Depending on HW design and implementation choice, a HW Accelerator may accelerate multiple profiles or offer 
19 
support for sharing HW Accelerator resources between multiple threads, processes, VMs, PODs. For this reason, a 
20 
second abstract construct known as AAL Profile Queue can optionally be used to  
21 
• 
distinguish between multiple supported AAL profiles per AAL-LPU 
22 
• 
prioritize access to AAL-LPU resources   
23 
• 
group operation requests  
24 
• 
allow parallel access through AAL Application interface for multiple threads  
25 
As an abstract construct, an AAL Profile Queue does not reflect a HW design specification or requirement.  
26 
From the AAL Application point of view, an AAL Profile queue is exposed by an AAL Profile Instance 
27 
• 
an AAL Profiles Instances exposes one or more AAL Profile Queues  
28 
• 
The AAL Profile Queue optionally also supports priority, allowing the AAL Application to schedule jobs of 
29 
different priorities.  
30 
NOTE: An AAL Profile Queue can be used by an AAL Application to share AAL-LPU resources between 
31 
threads/cores belonging to the same process address space  
32 
NOTE: An AAL Application may use multiple AAL Profile Queues to access different AAL Profile Instances 
33 
supported by an AAL-LPU   
34 


<!-- Page 31 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
31 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
6.2 LPU Deployment and Operation  
1 
6.2.1 Example AAL-LPU Mapping  
2 
The following Section contains example deployments mapping AAL-LPUs to AAL Applications. The labels ‘profile-
3 
instanceID’ and ‘queueID’ in the following diagrams denote AAL Profile Instance object handle and identifier of an 
4 
AAL Profile Queue respectively. 
5 
• 
Scenario 1: Basic implementation: A HW Accelerator supports a single AAL-LPU which exposes a single 
6 
AAL-Profile-Instance for one AAL Application to use  
7 
 
8 
 
AAL Application
API(profile-instanceID, queueID)
HW Accelerator (Physical)
AAL-LPU0
AAL Profile 
Instance
A HW Accelerator supports a 
single AAL LPU which 
exposes a single AAL Profile 
Queue for one application to 
use
 
9 
Figure 6.2.1-1: Scenario 1: A single AAL LPU exposes a single AAL Profile Queue used by a single 
10 
AAL Application. 
11 
 
12 
 
13 
 
14 
Scenario 2: Basic Multi Application Support: A HW Accelerator supports multiple AAL LPUs for multiple AAL 
15 
Applications  
16 
 
17 


<!-- Page 32 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      32 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
AAL Application
API(profile-instanceID, queueID)
HW Accelerator (Physical)
AAL-LPU0
AAL Profile 
Instance
AAL Application
API(profile-instanceID, queueID)
AAL-LPU0
AAL Profile 
Instance
Multi application support
Example showing multiple applications supported 
by a single HW accelerator
 
1 
Figure 6.2.1-2: A single HW Accelerator supporting two LPU's each assigned to individual AAL 
2 
Applications  
3 
 
4 
 
5 
• 
Scenario 3: Multiple Accelerator Support: Mapping example showing multiple HW Accelerators assigned 
6 
to a single AAL Application 
7 
 
8 
AAL Application
API(profile-instanceID, queueID)             API(profile-instanceID, queueID) 
HW Accelerator (Physical)
AAL-LPU0
AAL Profile 
Instance
AAL-LPU1
AAL Profile 
Instance
Multi accelerator support
Example showing multiple HW accelerators 
assigned to a single application
HW Accelerator (Physical)
 
9 
 
10 
Figure 6.2.1-3: Two HW Accelerators each supporting a single AAL-LPU assigned to a single AAL 
11 
Application. 
12 
• 
Scenario 4: Multi Queue Support: AAL LPU mapping showing multiple AAL Profile Queue support  
13 


<!-- Page 33 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
33 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
AAL Application
API(profile-instanceID, queueID)
HW Accelerator (Physical)
AAL-LPU0
AAL Profile 
Instance
Multi queue support
A single AAL LPU exposes 
two AAL Profile Queues 
used by a single AAL 
Application 
 
1 
Figure 6.2.1-4: A single AAL LPU exposes two AAL Profile Queues used by a single AAL Application. 
2 
 
3 
• 
Scenario 5: Multi Profile Support: Mapping example showing multi-function support  
4 
 
5 
AAL Application
API(profile-instanceID, queueID)             API(profile-instanceID, queueID) 
HW Accelerator (Physical)
AAL-LPU0
AAL Profile 
Instance
AAL Profile 
Instance
Multi Profile Support
A single AAL LPU supporting two AAL Profile 
Instances exposes two AAL Profile Queues used 
by a single AAL Application
 
6 
Figure 6.2.1-5: A single AAL LPU supporting two AAL Profile Instances exposes two AAL Profile 
7 
Queues used by a single AAL Application. 
8 
• 
Scenario 6: Chained Profile Support: Mapping example showing a multi-profile chained AAL Profile 
9 
Instance on an AAL-LPU 
10 


<!-- Page 34 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      34 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
AAL Application
API(profile-instanceID, queueID) 
HW Accelerator (Physical)
AAL-LPU0
AAL Chained Profile Instance
Chained Profile Support
Example showing multiple AAL Profiles (1 & 2) 
chained together to implement a single AAL 
Profile Instance on an AAL-LPU which is 
equivalent to Profile 1 + Profile 2
AAL Profile 1
AAL Profile 2
 
1 
Figure 6.2.1-6: AAL-LPU Mapping example showing chained profile support 
2 
 
3 
6.2.2 Statistics  
4 
The AAL Application interface shall provide an AAL Application with general statistics upon request. Statistics may 
5 
include but not limited to operation counts and error counts.  
6 
6.2.3 Memory Management  
7 
O-RAN network functions (O-DU, O-CU, etc.) will be responsible for input, output and operation structure memory 
8 
allocation and freeing, using AAL defined memory management functions. All other AAL Application memory is not 
9 
required to use the AAL memory management functions.  
10 
Device Drivers are free to manage their own internal memory, DMA implementation as needed, the AAL specification 
11 
does not add any memory requirements to device driver.  
12 
Each AAL Implementation shall define its own memory requirements and implement its own memory backing if 
13 
needed.  
14 
Each AAL Implementation may define its own operation memory structure and allocation if needed. 
15 
6.2.4 Run Time Configurations  
16 
Operations are requested to the AAL-LPU to execute specific HW Accelerated Function(s). Each operation shall be 
17 
represented by an operation struct that shall define all necessary metadata, configurations and information required for 
18 
the operation to be processed on an AAL-LPU. The operation structs shall define the operation type to be performed, 
19 
including an operation status and reference to the AAL profile specific operation data which can vary in size and 
20 
content depending on the AAL profile. Each AAL profile shall define its own operation structure for its specific 
21 
functions.  
22 


<!-- Page 35 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
35 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
6.2.5 AAL Profile(s) offload, processing status query and processed data 
1 
retrieval 
2 
6.2.5.1 
Overview  
3 
An AAL Application aggregates one or more AAL profile(s) and offload to the AAL Implementation using a single 
4 
AAL Application interface API invocation. As one example, for High-PHY AAL profiles defined in clause7, multiple 
5 
AAL profiles (where an AAL profile refers to a PHY channel/signal for one or more than one cell(s) and one or more 
6 
than one UE(s)) scheduled within a slot can be aggregated and offloaded to an AAL-LPU by the AAL Application 
7 
using a single AAL Application interface API invocation. 
8 
The processing status of offloaded/enqueued AAL profile(s) can be queried by the AAL Application in an 
9 
‘asynchronous’ manner, i.e., not necessarily in the same order in which the AAL profile(s) are offloaded. In case the 
10 
AAL Application retrieves the post-processed data from the AAL Implementation, a ‘processing status query’ request 
11 
can be bundled with a ‘processed data retrieval/dequeue’ request. In general, status query and dequeue request 
12 
corresponding to multiple enqueue requests can be bundled together by the AAL Application and invoked through a 
13 
single AAL Application interface API function. 
14 
6.2.5.2 
AAL Profile Functionality Bypass 
15 
An AAL Profile specifies a series of one or more Accelerated Functions (AFs) which can be offloaded to Hardware 
16 
Accelerator by the AAL Application. These AFs are linked internally and interface to each other in a manner 
17 
transparent to the AAL Application. However, under certain situations, it is desirable to bypass certain AFs 
18 
implemented by the AAL Profile. For example, consider an AAL Profile that has 3 AFs as shown in Figure-6.2.5.1-1 
19 
(a) below. With bypass mode, it is possible to get functionalities in (b), (c), (d), (e), (f) and (g). 
20 
AF1
AF2
AF3
From AAL Application
To AAL Application or NIC
AF1
AF2
From AAL Application
To AAL Application or NIC
AF1
From AAL Application
To AAL Application or NIC
AF2
AF3
From AAL Application
To AAL Application or NIC
AF3
From AAL Application
To AAL Application or NIC
(a)
(b)
(c)
(d)
(e)
AF3
From AAL Application
To AAL Application or NIC
AF1
AF2
From AAL Application
To AAL Application or NIC
(f)
(g)
 
21 
Figure 6.2.5.1- 1 Various AAL Bypass scenarios 
22 
Any AF in the set of processing functions may be bypassed as long as the processing chain of the AAL Profile remains 
23 
unaffected. Bypass modes apply to both inline and look-aside accelerators.  
24 
The capability of the AAL Profile to support bypassing of certain AFs (“bypass mode” of operation) and the list of AFs 
25 
which can be bypassed is advertised by the LPU. The AAL Profile definition shall continue to include all the mandatory 
26 
accelerated functions that need to be supported by the vendors to comply with the O-RAN profile specification.  
27 
 
28 
6.2.6 AAL-LPU Exposure 
29 
6.2.6.1 
Overview 
30 
After using the HW Accelerator Manager to create the AAL-LPU(s) and the profiles supported, we can then expose it to 
31 
the AAL Application (e.g. in KubernetesⓇ it will be part of the POD environment variables). The goal of this section is 
32 
to abstract the way the AAL-LPU and its supported profiles are exposed to the AAL Application in order to achieve 
33 
AAL Application portability. Hence, the AAL-LPU and its profile(s) shall be exposed the AAL Application in an 
34 
abstracted descriptor. 
35 
As of today many implementations refer to the AAL-LPU by its PCI address and describe a single profile for the entire 
36 
HW Accelerator, meaning exposure of one single profile for all LPUs supported. This section provides step-by-step 
37 
example that shows how the AAL-LPU could be exposed to abstract the PCIe address and the profile(s) supported by 
38 


<!-- Page 36 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      36 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
the AAL-LPU. Although the below example is a KubernetesⓇ example, the outcome of it is independent of 
1 
orchestration technology supported. 
2 
6.2.6.2 
Example  
3 
6.2.6.2.1 
AAL-LPU Configuration  
4 
1. A given HW Accelerator can support 16 AAL-LPUs and FEC LDPC, PHY profiles but the default setup of the 
5 
AAL-LPUs is FEC: 
6 
 
7 
LPU-1 
FEC
HW Accelerator (Physical)
LPU-2 
FEC
LPU-3 
FEC
LPU-16 
FEC
 
8 
Figure 6.2.6.2.1-1: Example AAL-LPU and profile supported 
9 
2. Now assume HW Accelerator Manager configured the HW Accelerator as follow: 
10 
 
11 
• 
 LPU-1 supports FEC version 01, PHY and LDPC version 01 profiles 
12 
• 
 LPU-2 supports LDPC version 02 profile 
13 
• 
 LPU-3 supports LDPC version 02 profile 
14 
• 
 LPU-4 supports LDPC version 02 profile 
15 
LPU-1 
FECv01 & 
PHY & 
LDPCv01
HW Accelerator (Physical)
LPU-2 
LDPCv02
LPU-3 
LDPCv02
LPU-4 
LDPCv02
 
16 
Figure 6.2.6.2.1-2: Example HW Accelerator configuration 
17 
3. Assigning it to a vDU POD and exposing the two LPU/Profiles needed by vDU (in green): 
18 
 
19 
LPU-1 
FECv01 & 
PHY & 
LDPCv01
HW Accelerator (Physical)
LPU-2 
LDPCv02
LPU-3 
LDPCv02
 
20 
Figure 6.2.6.2.1-3: Example assignment of AAL-LPUs and supported profiles to POD  
21 
We can see that the AAL-LPU resources requested in the manifest is translated in the POD environment to three AAL-
22 
LPU addresses plus the strings that describe the profiles supported by the LPU. Please note that the AAL Application 
23 
will be able to query the AAL-LPUs and their supported profiles via the AAL-C-App API. 
24 


<!-- Page 37 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
37 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
6.2.6.2.2 
AAL-LPU Control by the AAL Application  
1 
The figure below shows how the AAL Application for a vDU can create several PHY profiles on LPU-1, for example, 
2 
PHY Profile-1 handles cell-1 and PHY Profile-2 handles cell-2, as well as running different LDPC profiles on different 
3 
LPUs and all in the same HW Accelerator. As mentioned before the AAL Application can query what profiles 
4 
supported by reading the POD environment variables or by querying it using the AAL-C-App API. 
5 
LPU-1 
HW Accelerator (Physical)
LPU-2 
LPU-3 
FECv01 Profile Instance 1
FECv02 Profile Instance 1
PHY Profile Instance 1
PHY Profile Instance 2
LDPCv02 Profile Instance 1
LDPCv02 Profile Instance 1
The numbers 
represent an 
application 
perspective 
(e.g. handlers)
 
6 
Figure 6.2.6.2.2-1: Example AAL Application configured AAL-Profile-Instances  
7 
6.2.6.2.3 
AAL-LPU resource tracking  
8 
It is a key to be able to track the AAL-LPU as a resource for providing the AAL Application with acceleration resources 
9 
it needs otherwise the attempt to create the NF will fail due to insufficient resources available.  
10 
There are few notes related to the tracking of the AAL-LPU resources in relation to the example’s above in : 
11 
• 
If another POD needs to use the LDPC profile, Kubernetes will allow it as 2 out of 3 were used (LPU-4 
12 
supports it). 
13 
• 
If another POD needs to use FEC and PHY profiles (FEC&PHY), Kubernetes will reject it as only one LPU is 
14 
configured this way. 
15 
• 
We need to consider if a logic is needed to track the AAL-LPU availability from the SMO. For example, a 
16 
total of ten AAL-LPU/FEC profiles available in a cluster, three is being used by a deployment, seven left for a 
17 
new deployment. The seven available could be revealed to the user or automation at the SMO level when 
18 
considering additional deployments. 
19 
 
20 
The conclusion is that the SMO shall be able to track the AAL-LPU as a resource and its availability.  
21 
6.2.7 Accelerator configuration options between IMS & FOCOM 
22 
6.2.7.1 
Declarative approach 
23 
Declarative approach defines a desired system state and software is responsible for bringing the system to that state. In 
24 
context of accelerator management, it is the desired state of the accelerator configuration to support certain profile(s) 
25 
characteristics. This approach is flexible, reliable and repeatable, reducing or eliminating the need for imperative 
26 
deployment techniques such as scripting and manual command entry. The O-RAN WG6 O2 General Aspects and 
27 
Principles [11] clause 3.4.3.8 discusses the Cluster Template concept that this supports. 
28 


<!-- Page 38 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      38 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
The following are examples of a desired state for an accelerator to support an AAL-Profile version 1.9.0 with two 
1 
LPUs. 
2 
  
3 
 
4 
 
5 
 
6 
 
 
 
 
 
 
 
 
 
 
 
 
                     Or  
7 
 
8 
 
9 
 
10 
 
11 
NOTE 1: The SMO represented Cluster Template instance characteristics such as Capabilities and Capacities are not 
12 
described in the present document. 
13 
… 
Profile_Name: AAL-PROFILE 
{ 
   Profile_Version: 1.9.0  
   LPUs_Request: 2 
} 
… 
Example profile centric  
… 
LPUs_Request: 2 
{ 
  Profile_Name: AAL-PROFILE  
  Profile_Version: 1.9.0  
} 
       
Example LPU Centric  


<!-- Page 39 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
39 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
7. AAL Profiles  
1 
An AAL profile specifies a set of Accelerated Functions that a Hardware Accelerator processes on behalf of an AAL 
2 
Application within an O-RAN Cloudified Network Function (e.g. O-DU, O-CU etc.). Accordingly, AAL profiles can be 
3 
categorized as O-DU AAL profiles, O-CU AAL profiles and so on. The following sections describe these different 
4 
AAL profile categories in further details.    
5 
7.1 O-DU AAL Profiles  
6 
An O-DU AAL profile can specify a set of Accelerated Functions within the O-DU protocol stack. These functions may 
7 
belong to a single layer (e.g., PHY) or span across multiple layers (e.g., PHY and MAC) within O-DU. The current O-
8 
DU AAL profiles being studied by O-RAN WG6 are focusing on Accelerated Functions from PHY layer of O-DU. 
9 
7.1.1 O-DU Protocol Stack Reference 
10 
Figure 7.1.1-1: illustrates the building blocks for processing various O-DU PHY layer Downlink (DL) channels and 
11 
signals (with 7.2-x functional split between O-DU and O-RU) defined by 3GPP in [6] & [7] as part of 5G NR 
12 
specification.  
13 
 
14 
Figure 7.1.1-1: O-DU PHY processing blocks for 5G NR Downlink 
15 
The O-DU PHY layer in downlink consists of the following physical channels and reference signals: 
16 
• 
Physical Downlink Shared Channel (PDSCH) and associated Demodulation Reference Signal (PDSCH DM-RS).  
17 
• 
Physical Downlink Control Channel (PDCCH) and associated Demodulation Reference Signal (PDCCH DM-RS). 
18 
• 
Synchronization Signal Block (SSB) consisting of 
19 
o Physical Broadcast Channel (PBCH) and associated DMRS (PBCH DM-RS). 
20 
o Primary Synchronization Signal (PSS). 
21 
o Secondary Synchronization Signal (SSS). 
22 
L2+
TB CRC attachment
CB segmentation + 
CB CRC attachment
LDPC encoding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
RE mapping
O-RAN FH (7-2x lower layer split)
CRC attachment
Polar encoding
Rate matching
Scrambling
Modulation 
(QPSK)
PBCH payload 
generation
TB CRC 
attachment
Polar encoding
Rate matching
Scrambling
Modulation 
(QPSK)
Data 
scrambling
Precoding*
Modulation
Sequence 
Generation
CSI-RS/PT-RS/TRS
PDSCH TB(s)
PDCCH (DCI)
PBCH TB
Modulation
IQ compression*
Precoding*
Precoding*
Sequence 
generation
PDSCH DM-RS
Modulation
Sequence 
generation
PDCCH DM-RS
Sequence 
Generation
Modulation
PSS/SSS 
PBCH DM-RS
RE mapping
RE mapping
RE mapping
IQ compression*
IQ compression*
IQ compression*


<!-- Page 40 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      40 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
• 
Channel State Information-Reference Signal (CSI-RS) and Tracking Reference Signal (TRS). 
1 
• 
Phase Tracking Reference Signal (PT-RS) for DL. 
2 
The downlink physical channels (PDSCH, PDCCH, PBCH) carry information originating from higher layers (i.e. layer 
3 
2 and above). 
4 
The downlink physical layer processing of data channel (PDSCH) carrying transport blocks consists of the following 
5 
steps: 
6 
TB CRC attachment: Error detection is provided on each transport block (TB) through a Cyclic Redundancy Check 
7 
(CRC). Refer to Subclause 7.2.1 in [7] for details. 
8 
CB segmentation and CRC attachment: The transport block is segmented when it exceeds the code block (CB) size 
9 
specified by 3GPP [7]. Code block segmentation and code block CRC attachment are performed according to 
10 
Subclauses 7.2.3 and 5.2.2 of [7].  
11 
LDPC encoding: Refer to Subclauses 7.2.4 and 5.3.2 in [7] for details. 
12 
Rate matching: Refer to Subclauses 7.2.5 and 5.4.2 in [7] for details. 
13 
CB concatenation: Refer to Subclauses 7.2.6 and 5.5 in [7] for details. 
14 
Scrambling: Refer to Subclause 7.3.1.1 in [6] for details. 
15 
Modulation: Refer to Subclause 7.3.1.2 in [6] for details. 
16 
Layer mapping: Refer to Subclause 7.3.1.3 in [6] for details. 
17 
RE mapping: Refer to Subclause 7.3.1.5 and 7.3.1.6 in [6] for details on Resource Element (RE) mapping. 
18 
The downlink physical layer processing of control channel (PDCCH) carrying Downlink Control Information (DCI) 
19 
consists of the following steps: 
20 
CRC attachment: Error detection is provided on DCI transmissions through a Cyclic Redundancy Check (CRC). Refer 
21 
to Subclause 7.3.2 in [7] for details. 
22 
Polar encoding: Refer to Subclauses 7.3.3 and 5.3.1 in [7] for details. 
23 
Rate matching: Refer to Subclauses 7.3.4 and 5.4.1 in [7] for details. 
24 
Scrambling: Refer to Subclause 7.3.2.3 in [6] for details. 
25 
Modulation: Refer to Subclause 7.3.2.4 in [6] for details. 
26 
RE mapping: Refer to Subclause 7.3.2.5 in [6] for details. 
27 
The downlink physical layer processing of broadcast channel (PBCH) carrying maximum one transport block consists 
28 
of the following steps: 
29 
PBCH payload generation: Refer to Subclause 7.1.1 in [7] for details.  
30 
Scrambling: Refer to Subclause 7.1.2 in [7] for details. 
31 
TB CRC attachment: Refer to Subclause 7.1.3 in [7] for details. 
32 
Polar encoding: Refer to Subclauses 7.1.4 and 5.3.1 in [7] for details. 
33 
Rate matching: Refer to Subclauses 7.1.5 and 5.4.1 in [7] for details. 
34 
Data scrambling: Refer to Subclause 7.3.3.1 in [6] for details. 
35 
Modulation: Refer to Subclause 7.3.3.2 in [6] for details. 
36 
RE mapping: Refer to Subclause 7.3.3.3 in [6] for details. 
37 


<!-- Page 41 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
41 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
The downlink physical signals (DM-RS, PSS, SSS, CSI-RS/TRS, PT-RS) correspond to a set of resource elements used 
1 
by the physical layer but does not carry information originated from higher layers (i.e. layer 2 and above). 
2 
Reference Signals (DM-RS, CSI-RS/TRS, PT-RS) and Synchronization Signals (PSS/SSS) are generated using the 
3 
following steps: 
4 
Sequence Generation and Modulation: Refer to Subclauses 7.4.1.1.1 (PDSCH DM-RS), 7.4.1.3.1 (PDCCH DM-RS), 
5 
7.4.1.4.1 (PBCH DM-RS), 7.4.1.5.2 (CSI-RS/TRS), 7.4.1.2.1 (PT-RS), 7.4.2.2.1 (PSS) and 7.4.2.3.1 (SSS) in [6] for 
6 
details. 
7 
RE mapping: Refer to Subclauses 7.4.1.1.2 (PDSCH DM-RS), 7.4.1.3.2 (PDCCH DM-RS), 7.4.1.4.2 (PBCH DM-RS), 
8 
7.4.1.5.3 (CSI-RS/TRS), 7.4.1.2.2 (PT-RS), 7.4.2.2.2 (PSS) and 7.4.2.3.2 (SSS) in [6] for details. 
9 
An O-DU AAL profile for 5G NR downlink shall specify a set of accelerated functions corresponding to one or more 
10 
than one physical downlink channel(s) and/or physical downlink signal(s). 
11 
In addition to the processing blocks mentioned above, each of these downlink physical channels/signals may include 
12 
some additional functional blocks (e.g. precoding, IQ compression) which are implementation specific and may also 
13 
depend on system configurations/capabilities (for example, whether a O-DU is connected to a CAT-A/CAT-B O-RU). 
14 
Each of these physical channels/signals can be implemented with/without these optional functional blocks. The AAL 
15 
Application interface shall expose to the AAL Application whether these functional blocks are supported or not within 
16 
the AAL Implementation.   
17 
Figure 7.1.1-2: illustrates the building blocks for processing various O-DU PHY layer Uplink (UL) channels and signals 
18 
(with 7.2-x functional split between O-DU and O-RU) defined by 3GPP [6] as part of 5G NR specification. 
19 
 
20 
 
21 
Figure 7.1.1-2: O-DU PHY processing blocks for 5G NR Uplink 
22 
The O-DU PHY layer in uplink consists of the following physical channels and reference signals: 
23 
• 
Physical Uplink Shared Channel (PUSCH). 
24 
• 
Physical Uplink Control Channels (PUCCH) with formats 0/1/2/3/4. 
25 
• 
Physical Random-Access Channel (PRACH). 
26 
L2 +
TB CRC check
LDPC decoding
Rate dematching
Descrambling
Demodulation
Channel 
equalization
RE demapping
O-RAN FH (7-2x lower layer split)
PUSCH 
UL data 
IDFT for DFT-s-
OFDM
PUCCH format 1 
UCI 
Preamble 
detection + 
delay estimation
IFFT
Peak search
Root sequence 
correlation
Noise estimation
Channel 
estimation
SRS
IQ 
decompression*
Channel 
estimation
Channel 
estimation
Channel 
equalization
Demodulation
PUCCH format 0 
UCI
Sequence 
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4 
UCI 
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence 
detection
PT-RS
RE demapping
RE demapping
RE demapping
RE demapping
RE demapping
RE demapping
IQ 
decompression*
IQ 
decompression*
IQ decompression*
IQ 
decompression*
IQ 
decompression*
IQ 
decompression*
CB CRC + CB 
Desegmentation
CB 
Deconcatenation


<!-- Page 42 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      42 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
• 
Sounding Reference Signal (SRS). 
1 
• 
Phase Tracking Reference Signal (PT-RS) for UL. 
2 
The uplink physical channels (PUSCH, PUCCH, PRACH) carry information originating from higher layers (i.e. layer 2 
3 
and above). 
4 
The uplink physical layer processing of shared channel (PUSCH) carrying uplink data with or without Uplink Control 
5 
Information (UCI) consists of the following steps at the receiver (O-DU): 
6 
RE de-mapping: Refer to Subclauses 6.3.1.6, 6.3.1.7 and 6.4.1.1.3 of [6] for details on RE mapping at the transmitter. 
7 
Channel estimation and equalization: up to O-DU implementation.  
8 
Transform precoding (IDFT): optional, only required for DFT-s-OFDM waveform. Refer to Subclause 6.3.1.4 of [6] for 
9 
details on transform precoding (if applicable) applied at the transmitter. 
10 
Demodulation: Refer to Subclause 6.3.1.2 in [6] for details on modulation applied at the transmitter.  
11 
Descrambling: Refer to Subclause 6.3.1.1 in [6] for details on scrambling applied at the transmitter. 
12 
CB de-concatenation: Refer to Subclause 6.2.6 in [7] for details on CB concatenation applied at the transmitter.  
13 
Rate de-matching: Refer to Subclause 6.2.5 in [7] for details on rate matching applied at the transmitter. 
14 
LDPC decoding: Refer to Subclause 6.2.4 in [7] for details on LDPC encoding applied at the transmitter. 
15 
CB de-segmentation and CB CRC check: Refer to Subclause 6.2.3 in [7] for details on CB segmentation and CB CRC 
16 
attachment applied at the transmitter. 
17 
TB CRC check: Refer to Subclause 6.2.1 in [7] for details on TB level CRC attachments applied at the transmitter. 
18 
The uplink physical layer processing for control channel (PUCCH) carrying UCI depends on PUCCH formats.  
19 
PUCCH format 0 processing consists of the following steps at the receiver (O-DU): 
20 
RE de-mapping: Refer to subclause 6.3.2.3.2 of [6] for details on RE mapping applied at the transmitter. 
21 
Sequence detection: The transmitted sequence (refer to Subclause 6.3.2.3 in [6] for details) is detected at O-DU using a 
22 
non-coherent detector, since PUCCH format 0 does not carry any DM-RS. The detailed design is up to O-DU 
23 
implementation.  
24 
PUCCH format 1 processing consists of the following steps at the receiver (O-DU): 
25 
RE de-mapping: Refer to Subclauses 6.3.2.4.2 and 6.4.1.3.1.2 of [6] for details on RE mapping applied at the 
26 
transmitter. 
27 
Channel estimation and equalization: up to O-DU implementation. 
28 
Demodulation: Refer to Subclause 6.3.2.4.1 in [6] for details on modulation applied at the transmitter. 
29 
PUCCH formats 2/3/4 processing consists of the following steps at the receiver (O-DU): 
30 
RE de-mapping: Refer to Subclauses 6.3.2.5.3 and 6.4.1.3.2.2 (format 2); 6.3.2.6.5 and 6.4.1.3.3.2 (formats 3/4) of [6] 
31 
for details on RE mapping applied at the transmitter. 
32 
Channel estimation and equalization: up to O-DU implementation.  
33 
Transform precoding (IDFT): optional, only required for DFT-s-OFDM waveform. Refer to Subclause 6.3.2.6.4 of [6] 
34 
for details on transform precoding (applicable for formats 3/4) applied at the transmitter. 
35 
Demodulation: Refer to Subclause 6.3.2.5.2 (format 2) and 6.3.2.6.2 (formats 3/4) in [6] for details on modulation 
36 
applied at the transmitter.  
37 
Descrambling: Refer to Subclause 6.3.2.5.1 (format 2) and 6.3.2.6.1 (formats 3/4) in [6] for details on scrambling 
38 
applied at the transmitter. 
39 


<!-- Page 43 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
43 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
Rate de-matching: Refer to Subclause 6.3.1.4 in [7] for details on rate matching applied at the transmitter. 
1 
Polar/Block decoding: Refer to Subclause 6.3.1.3 in [7] for details on Polar/Block encoding applied at the transmitter. 
2 
CRC check: Refer to Subclause 6.3.1.2 in [7] for details on CRC attachment applied at the transmitter. 
3 
The uplink physical layer processing for random access channel (PRACH) carrying preamble consists of the following 
4 
steps at the receiver (O-DU): 
5 
RE de-mapping: Refer to Subclause 6.3.3.2 in [6] for details on RE mapping applied at the transmitter. 
6 
Root sequence correlation: Perform correlation operation between root sequence and received signals. Refer to 
7 
Subclause 6.3.3.1 in [6] for details on root sequence generation. 
8 
IFFT: perform the inverse Fast Fourier Transform (iFFT) operation on the received signal(s). 
9 
Noise estimation: perform the noise estimation operation. 
10 
Peak search: detect the peak for different root sequences. 
11 
Preamble detection and Timing Advance (TA) or delay estimation: determine the preamble sequence(s) received and 
12 
the corresponding timing advance estimate(s). 
13 
The uplink physical signals (SRS, PT-RS) do not carry any information from the higher layers (i.e. layer 2 and above). 
14 
The Sounding Reference Signal (SRS) in uplink is received at O-DU using the following steps: 
15 
RE de-mapping: Refer to Subclauses 6.4.1.4.3 and 6.4.1.4.4 in [6] for details on RE mapping applied at the transmitter. 
16 
Sequence detection and Channel estimation: Up to O-DU implementation. Refer to 6.4.1.4.2 in [6] for details on SRS 
17 
sequence generation at the transmitter. Channel condition in uplink is estimated at the O-DU based on the processing of 
18 
received SRS. 
19 
The Phase-Tracking Reference Signal (PT-RS) in uplink is received at the O-DU using the following steps: 
20 
RE de-mapping: Refer to Subclause 6.4.1.2.2 in [6] for details on RE mapping applied at the transmitter. 
21 
Sequence detection: Up to O-DU implementation. Refer to Subclause 6.4.1.2.1 in [6] for details on sequence generation 
22 
at the transmitter. 
23 
An O-DU AAL profile for 5G NR uplink shall specify a set of accelerated functions corresponding to one or more than 
24 
one physical uplink channel(s) and/or physical uplink signal(s). 
25 
In addition to the processing blocks mentioned above, each of these uplink physical channels/signals may include an 
26 
additional functional block, viz. IQ decompression, which is implementation specific and may depend on system 
27 
configuration/capability. Each of these physical channels/signals can be implemented with/without this optional 
28 
functional block. The AAL Application interface shall expose to the AAL Application whether these functional blocks 
29 
are supported or not within the AAL Implementation.  
30 
7.1.2 O-DU Protocol Stack Reference for mMTC 
31 
Figure 7.1.2-1 illustrates the building blocks for processing various O-DU PHY layer Downlink (DL) channels and 
32 
signals (with 7.2-x functional split between O-DU and O-RU) defined by 3GPP in [8] & [9] as part of 4G/5G NR 
33 
specification. 
34 


<!-- Page 44 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      44 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
 
1 
Figure 7.1.2-1: O-DU PHY processing blocks for mMTC Downlink. 
2 
 
3 
The O-DU PHY layer in downlink consists of the following physical channels and reference signals: 
4 
• 
Narrow-band Physical Downlink Shared Channel (NPDSCH).  
5 
• 
Narrow-band Physical Downlink Control Channel (NPDCCH). 
6 
• 
Narrow-band Physical Broadcast Channel (NPBCH). 
7 
• 
Narrow-band Primary Synchronization Signal (NPSS). 
8 
• 
Narrow-band Secondary Synchronization Signal (NSSS). 
9 
• 
Narrow-band Reference Signal (NRS) and Narrow-band Position Reference Signal (NPRS). 
10 
• 
Narrow-band Wake-Up Signal (NWUS) 
11 
The Narrow-band downlink physical channels (NPDSCH, NPDCCH, NPBCH) carry information originating from 
12 
higher layers (i.e. layer 2 and above). 
13 
The Narrow-band downlink physical layer processing of data channel (NPDSCH) carrying transport blocks consists of 
14 
the following steps: 
15 
TB CRC attachment: Error detection is provided on each transport block (TB) through a Cyclic Redundancy Check 
16 
(CRC). Refer to Subclause 6.4 in [9] for details. 
17 
CRC attachment: CRC attachment is performed according to Subclauses 6.4 of [9] 
18 
L2+
TB CRC attachment
Tail Biting 
Convolutional 
Coding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
RE mapping
O-RAN FH (7-2x lower layer split)
CRC attachment
Tail Biting
Convolutional 
Coding
Rate matching
Scrambling
Modulation 
(QPSK)
PBCH payload 
generation
Tail Biting 
Convolutional 
Coding
Rate Matching
Scrambling
CRC 
attachment
Layer Mapping
Modulation
Precoding*
Sequence 
Generation
NPRS/NWUS
NPDSCH TB(s)
N PDCCH (DCI)
NPBCH TB
Modulation
IQ compression*
Precoding*
Precoding*
Sequence 
Generation
Modulation
NPSS/NSSS/
NRS
RE mapping
RE mapping
RE mapping
IQ compression*
IQ compression*
IQ compression*


<!-- Page 45 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
45 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
Tail-biting Convolutional coding: Refer to Subclauses 6.2 and 5.1.3.1 in [9] for details. 
1 
Rate matching: Refer to Subclauses 6.4 in [9] for details. 
2 
Scrambling: Refer to Subclause  10.2.5.2 in [8] for details. 
3 
Modulation: Refer to Subclause 10.2.5.3 in [8] for details. 
4 
Layer mapping: Refer to Subclause 10.2.5.3in [8] for details. 
5 
RE mapping: Refer to Subclause 10.2.5.5in [8] for details on Resource Element (RE) mapping. 
6 
The downlink physical layer processing of control channel (PDCCH) carrying Downlink Control Information (DCI) 
7 
consists of the following steps: 
8 
CRC attachment: Error detection is provided on DCI transmissions through a Cyclic Redundancy Check (CRC). Refer 
9 
to Subclause 6.4 in [9] for details. 
10 
Tail-biting Convolutional coding: Refer to Subclauses 6.2 and 5.1.3.1 in [9] for details. 
11 
Scrambling: Refer to Subclause 10.2.5.2 in [8] for details. 
12 
Modulation: Refer to Subclause 10.2.5.3 in [8] for details. 
13 
Layer mapping: Refer to Subclause 10.2.5.3 in [8] for details. 
14 
RE mapping: Refer to Subclause 10.2.5.5 in [8] for details on Resource Element (RE) mapping. 
15 
The downlink physical layer processing of broadcast channel (NPBCH) carrying maximum one transport block consists 
16 
of the following steps: 
17 
NPBCH payload generation: Refer to Subclause 6.4.1 in [9] for details.  
18 
TB CRC attachment: Error detection is provided on each transport block (TB) through a Cyclic Redundancy Check 
19 
(CRC). Refer to Subclause 6.4 in [9] for details. 
20 
Scrambling: Refer to Subclause 10.2.5.2 in [8] for details. 
21 
Modulation: Refer to Subclause 10.2.5.3 in [8] for details. 
22 
Layer mapping: Refer to Subclause 10.2.5.3 in [8] for details. 
23 
RE mapping: Refer to Subclause 10.2.5.5 in [8] for details on Resource Element (RE) mapping. 
24 
The downlink physical signals (NRS, NPSS, NSSS, NPRS, NWUS) correspond to a set of resource elements used by 
25 
the physical layer but does not carry information originated from higher layers (i.e., layer 2 and above). 
26 
Reference Signals and Synchronization signals (NPSS/NSSS) are generated using the following steps: 
27 
Sequence Generation and Modulation and RE mapping: Refer to Subclauses, 10.2.6B (NWUS), 10.2.7.1 (NPSS) and 
28 
10.2.7.2 (NSSS), 10.2.6  (NRS), 10.2.6A (NPRS) in [8] for details. 
29 
An O-DU AAL profile for 4G NR downlink shall specify a set of accelerated functions corresponding to one or more 
30 
than one physical downlink channel(s) and/or physical downlink signal(s). 
31 
In addition to the processing blocks mentioned above, each of these downlink physical channels/signals may include 
32 
some additional functional blocks (e.g., precoding, IQ compression) which are implementation specific and may also 
33 
depend on system configurations/capabilities (for example, whether a O-DU is connected to a CAT-A/CAT-B O-RU). 
34 
Each of these physical channels/signals can be implemented with/without these optional functional blocks. The AAL 
35 
Application interface shall expose to the AAL Application whether these functional blocks are supported or not within 
36 
the AAL Implementation. 
37 
Figure 7.1.2-2 illustrates the building blocks for processing various O-DU PHY layer Uplink (UL) channels and signals 
38 
(with 7.2-x functional split between O-DU and O-RU) defined by 3GPP in [8] & [9] as part of 4G/5G NR specification.  
39 


<!-- Page 46 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      46 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
L2 +
CRC check
Turbo decoding
Rate dematching
Descrambling
Demodulation
Channel 
equalization
RE demapping
O-RAN FH (7-2x lower layer split)
NPUSCH 
UL data 
IDFT for DFT-s-
OFDM
Preamble 
detection + 
delay estimation
IFFT
Peak search
Root sequence 
correlation
Noise estimation
IQ 
decompression*
Channel 
estimation
DMRS with PUSCH 
Format 1 and 
Format 2
Channel 
Estimation
AC-NACK detection
Channel decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUSCH Format 2
UCI
Channel estimation
NPRACH
RE demapping
RE demapping
RE demapping
IQ 
decompression*
IQ decompression*
IQ 
decompression*
Layer 
Demapping
 
1 
Figure 7.1.2-2: O-DU PHY processing blocks for mMTC Uplink 
2 
The O-DU PHY layer in uplink consists of the following physical channels and reference signals: 
3 
• 
Narrow-band Physical Uplink Shared Channel (NPUSCH). 
4 
• 
Narrow-band Physical Random-Access Channel (NPRACH). 
5 
The uplink physical channels (NPUSCH, NPRACH) carry information originating from higher layers (i.e., layer 2 and 
6 
above). 
7 
The uplink physical layer processing of shared channel (NPUSCH) carrying uplink data with or without Uplink Control 
8 
Information (UCI) consists of the following steps at the receiver (O-DU): 
9 
RE (de)mapping: Refer to Subclauses 5.3.4 of [8] for details on RE mapping at the transmitter/receiver. 
10 
Channel estimation and equalization: up to O-DU implementation.  
11 
Transform precoding (IDFT): optional, only required for DFT-s-OFDM waveform. Refer to Subclause 5.3.3A of [8] for 
12 
details on transform precoding (if applicable) applied at the transmitter. 
13 
Demodulation: Refer to Subclause 5.3.2 in [8] for details on modulation applied at the transmitter.  
14 
Descrambling: Refer to Subclause 5.3.1 in [8] for details on scrambling applied at the transmitter. 
15 
Rate de-matching: Refer to Subclause 5.1.4.1 in [9] for details on rate matching applied at the transmitter. 
16 


<!-- Page 47 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
47 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
Turbo decoding: Refer to Subclause 5.1.3.2 in [9] for details on Turbo decoding applied at the transmitter. 
1 
CRC check: Refer to Subclauses 5.1.1 in [9] for details on TB and CB level CRC attachments applied at the transmitter. 
2 
The uplink physical layer processing for shared channel (NPUSCH) carrying UCI depends on NPUSCH formats.  
3 
An O-DU AAL profile for 4G/5G NR uplink shall specify a set of accelerated functions corresponding to one or more 
4 
than one physical uplink channel(s) and/or physical uplink signal(s). 
5 
In addition to the processing blocks mentioned above, each of these uplink physical channels/signals may include an 
6 
additional functional block, viz. IQ decompression, which is implementation specific and may depend on system 
7 
configuration/capability. Each of these physical channels/signals can be implemented with/without this optional 
8 
functional block. The AAL Application interface shall expose to the AAL Application whether these functional blocks 
9 
are supported or not within the AAL Implementation. 
10 
7.1.3 O-DU AAL Profile Definitions 
11 
O-DU AAL profiles are defined below with future specification(s) to define the AAL Application interface for each 
12 
profile.  
13 
7.1.3.1 Profile Definitions General Guidelines  
14 
7.1.3.1.1 Naming  
15 
As discussed above O-DU AAL profiles are specific to one or more physical channel(s) or signal(s) as such should 
16 
follow the naming guidelines  
17 
• 
O-DU AAL profiles shall be prefixed with “AAL_”  
18 
• 
O-DU AAL profiles when specific to a single channel or signal shall include the channel or signal in the name 
19 
e.g. “AAL_PUSCH”  
20 
• 
O-DU AAL profiles when common across multiple channels or signals shall not include the channel or signal 
21 
name, instead just reference the Accelerated Function(s), e.g. AAL_RE-MAPPING 
22 
• 
O-DU AAL profiles that include a subset of the functional blocks within a channel or signal shall include a 
23 
functional description after the channel name e.g. AAL_PUSCH_CHANNEL_ESTIMATION  
24 
 
25 
7.1.3.1.2 Data Flow 
26 
O-DU AAL profiles shall specify the data flow supported by the AAL Profile.  
27 
Look aside data flow implies the remaining functions not included in the Profile that comprise the channel or signal are 
28 
implemented on the AAL Application or other entity associated with the AAL Application and not implemented in the 
29 
HW Accelerator.  
30 
Inline data flow implies that the signal (with a 7-2x PHY functional split) and the IQ data from the AAL Application (in 
31 
DL) or the decoded bits (in UL) (post processing) are transferred directly from the HW Accelerator to the Fronthaul 
32 
interface (in DL) or to the AAL Application (in UL).  
33 
The profile shall specify if the data flow includes only user plane, or only control plane, or both. 
34 


<!-- Page 48 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      48 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
7.1.3.2 
O-DU AAL Profiles 
1 
7.1.3.2.1 
 AAL_MU-MIMO_PRECODER_WEIGHTS_CALC 
2 
User Grouping and Scheduling
Precoder/BF Weights 
Calculation
Link Adaptation, MCS 
selection
TB Formation and associated 
control information
High Phy
L2
L1
 
3 
Figure 7.1.3.2.1-1: AAL_MU-MIMO_PRECODER_WEIGHTS_CALC  
4 
The AAL_MU-MIMO_PRECODER_WEIGHTS_CALC is used by AAL Application to offload beamforming 
5 
(precoding) weight calculation to the hardware accelerator (HWA) in look-aside acceleration mode. The AAL 
6 
Application shall provide HWA with all the information required to calculate precoding weights. 
7 
This profile is implemented as a look aside accelerator. 
8 
The below figure shows an example use of the AAL_MU-MIMO_PRECODER_WEIGHTS_CALC in an O-DU with 
9 
AAL_DOWNLINK_HIGH-PHY and AAL_UPLINK_HIGH-PHY 
10 
HW Accelerator
GPP/CPU
AAL Application
Precoder/BF 
Weights Calculation 
Function
High PHY Profile
Look-aside AAL 
Profile for precoder 
calculation
Inline High Phy AAL 
Profile for slot level 
data path procedure
 
11 
Figure 7.1.3.2.1-2: Example AAL_MU-MIMO_PRECODER_WEIGHTS_CALC use. 
12 


<!-- Page 49 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
49 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
7.1.3.2.2 
AAL_FFT 
1 
L2 +
TB CRC check
LDPC decoding
Rate dematching
Descrambling
Demodulation
Channel 
equalization
RE demapping
O-RAN FH (7-2x lower layer split)
PUSCH 
UL data 
IDFT for DFT-s-
OFDM
PUCCH format 1 
UCI 
Preamble 
detection + 
delay estimation
IFFT
Peak search
Root sequence 
correlation
Noise estimation
Channel 
estimation
SRS
IQ 
decompression*
Channel 
estimation
Channel 
estimation
Channel 
equalization
Demodulation
PUCCH format 0 
UCI
Sequence 
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4 
UCI 
IDFT for DFT-s-
OFDM
Channel estimation
PRACH
Sequence 
detection
PT-RS
RE demapping
RE demapping
RE demapping
RE demapping
RE demapping
RE demapping
IQ 
decompression*
IQ 
decompression*
IQ decompression*
IQ 
decompression*
IQ 
decompression*
IQ 
decompression*
CB CRC + CB 
desegmentation
CB 
deconcatentation
 
2 
Figure 7.1.3.2.2-1: AAL_FFT 
3 
The AAL_FFT is used by application to offload FFT/iFFT processing to the hardware accelerator (HWA) in look- aside 
4 
acceleration mode. The application shall provide HW Accelerator with all the information required to perform the FFT 
5 
operations. The AAL_FFT Profile can be used for 3GPP specification 38.211 clause 5.3, and clause 6.4.1.4. The below 
6 
list and Figure 7.1.3.2.2-1: AAL_FFT highlights the set of accelerated functions that define the AAL_FFT Profile.  
7 
• 
Zero Padding  
8 
• 
iDFT 
9 
• 
Windowing  
10 
• 
DFT 
11 
• 
De padding  
12 
• 
Timing Error Correction 
13 
• 
Frequency De-Windowing 
14 
• 
Frequency Re-Sampling   
15 
The below figure shows an example use of the AAL_FFT Profile for accelerating the SRS processing in an 
16 
O-DU. The highlighted blocks show the set the accelerated functions while the clear blocks are implemented 
17 
in software.  
18 


<!-- Page 50 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      50 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
L2 +
O-RAN FH (7-2x 
lower layer split)
Channel 
estimation
SRS
RE demapping
IQ 
decompression*
iDFT
Zero Padding
Ncs Windowing
Ncs DFT
Depadding
Zadoff-Chu, RB/
Comb Extraction
Time Error 
Correction*
De-windowing*
Freq re-sample*
FFT Power*
SNR and Channel Estimate. 
 
1 
Note The figure represents the two data outputs from the profile, the FFT Power estimate and the 
2 
frequency samples.  
3 
Note The figure is a representative example implementation of SRS Channel estimation only 
4 
Figure 7.1.3.2.2-2: AAL_FFT example for SRS Processing 
5 
This profile is implemented as a look aside accelerator. 
6 
7.1.3.3 
O-DU AAL Profiles for Downlink  
7 
7.1.3.3.1 
AAL_PDSCH_FEC 
8 
Figure 7.1.3.3.1-1 highlights the set of accelerated functions that define the AAL_PDSCH_FEC Profile. These include:  
9 
• 
CRC Generation 
10 
• 
LDPC Encoding  
11 
• 
PDSCH Rate Matching 
12 
 
13 
The AAL_PDSCH_FEC Profile is implemented as a look aside accelerator. The AAL_PDSCH_FEC Profile will 
14 
support both Transport Block and Code Block operations.   
15 


<!-- Page 51 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
51 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
L2+
TB CRC 
attachment
CB segmentation + CB 
CRC attachment
LDPC encoding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
RE mapping
O-RAN FH (7-2x lower layer split)
CRC attachment
Polar encoding
Rate matching
Scrambling
Modulation 
(QPSK)
PBCH payload 
generation
TB CRC 
attachment
Polar encoding
Rate matching
Scrambling
Modulation 
(QPSK)
Data 
scrambling
Precoding*
Modulation
Sequence 
Generation
CSI-RS/PT-RS/TRS
PDSCH TB(s)
PDCCH (DCI)
PBCH TB
Modulation
IQ compression*
Precoding*
Precoding*
Sequence 
generation
PDSCH DM-RS
Modulation
Sequence 
generation
PDCCH DM-RS
Sequence 
Generation
Modulation
PSS/SSS 
PBCH DM-RS
RE mapping
RE mapping
RE mapping
IQ compression*
IQ compression*
IQ compression*
 
1 
Figure 7.1.3.3.1-1: AAL_PDSCH_FEC Profile 
2 
7.1.3.3.2 
AAL_PDSCH_HIGH-PHY 
3 
Figure 7.1.3.3.2-1 highlights the set of accelerated functions that defines the AAL_PDSCH_HIGH-PHY Profile, which 
4 
includes the processing of PDSCH TB(s) and associated DM-RS. 
5 
The set of accelerated functions associated with the processing of PDSCH TB(s) is as follows: 
6 
• 
TB CRC attachment 
7 
• 
CB segmentation and CRC attachment 
8 
• 
LDPC encoding 
9 
• 
Rate matching 
10 
• 
CB concatenation 
11 
• 
Scrambling 
12 
• 
Modulation 
13 
• 
Layer mapping 
14 
• 
Precoding 1 
15 
• 
RE mapping  
16 
• 
IQ compression1 
17 
 
 
1 Configurable functional block, depends on implementation and/or system configuration 


<!-- Page 52 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      52 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
 
1 
The set of accelerated functions associated with the processing of PDSCH DM-RS is as follows: 
2 
• 
PDSCH DM-RS sequence generation 
3 
• 
Modulation 
4 
• 
Precoding1 
5 
• 
RE mapping 
6 
• 
IQ compression1 
7 
 
8 
The AAL_PDSCH_HIGH-PHY Profile is executed in inline acceleration mode. 
9 
 
10 
L2+
TB CRC 
attachment
CB segmentation + 
CRC attachment
LDPC encoding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
O-RAN FH (7-2x lower layer split)
CRC attachment
Polar encoding
Rate matching
Scrambling
Modulation 
(QPSK)
PBCH payload 
generation
TB CRC 
attachment
Polar encoding
Rate matching
Scrambling
Modulation 
(QPSK)
Data 
scrambling
Precoding*
Modulation
Sequence 
Generation
CSI-RS/PT-RS/TRS
PDSCH TB(s)
PDCCH (DCI)
PBCH TB
Modulation
IQ compression*
Precoding*
Precoding*
Sequence 
generation
PDSCH DM-RS
Modulation
Sequence 
generation
PDCCH DM-RS
Sequence 
Generation
Modulation
PSS/SSS 
PBCH DM-RS
RE mapping
RE mapping
RE mapping
IQ compression*
IQ compression*
IQ compression*
RE mapping
 
11 
Figure 7.1.3.3.2-1: AAL_PDSCH_HIGH-PHY Profile 
12 
7.1.3.3.3 
AAL_PDCCH_HIGH-PHY 
13 
Figure 7.1.3.3.3-1 highlights the set of accelerated functions that defines the AAL_PDCCH_HIGH-PHY Profile, which 
14 
includes the processing of PDCCH DCI and associated DM-RS. 
15 
The set of accelerated functions associated with the processing of PDCCH TB(s) is as follows: 
16 
• 
CRC attachment 
17 
• 
Polar encoding 
18 
• 
Rate matching 
19 
• 
Scrambling 
20 
• 
Modulation (QPSK) 
21 


<!-- Page 53 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
53 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
• 
Precoding1 
1 
• 
RE mapping  
2 
• 
IQ compression1 
3 
 
4 
The set of accelerated functions associated with the processing of PDCCH DM-RS is as follows: 
5 
• 
PDCCH DM-RS sequence generation 
6 
• 
Modulation 
7 
• 
Precoding1 
8 
• 
RE mapping 
9 
• 
IQ compression1 
10 
The AAL_PDCCH_HIGH-PHY Profile is executed in inline acceleration mode. 
11 
L2+
TB CRC attachment
CB segmentation + 
CRC attachment
LDPC encoding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
O-RAN FH (7-2x lower layer split)
CRC 
attachment
Polar encoding
Rate matching
Scrambling
Modulation 
(QPSK)
PBCH payload 
generation
TB CRC 
attachment
Polar encoding
Rate matching
Scrambling
Modulation 
(QPSK)
Data 
scrambling
Precoding*
Modulation
Sequence 
Generation
CSI-RS/PT-RS/TRS
PDSCH TB(s)
PDCCH (DCI)
PBCH TB
Modulation
IQ compression*
Precoding*
Precoding*
Sequence 
generation
PDSCH DM-RS
Modulation
Sequence 
generation
PDCCH DM-RS
Sequence 
Generation
Modulation
PSS/SSS 
PBCH DM-RS
RE mapping
RE mapping
IQ compression*
IQ compression*
IQ compression*
RE mapping
RE mapping
 
12 
Figure 7.1.3.3.3-1: AAL_PDCCH_HIGH-PHY Profile 
13 
7.1.3.3.4 
AAL_PBCH_HIGH-PHY 
14 
Figure 7.1.3.3.4-1 highlights the set of accelerated functions that defines the AAL_PBCH_HIGH-PHY Profile, which 
15 
includes the processing of PBCH TB and associated DM-RS, PSS and SSS, or in other words, the processing of SSB. 
16 
The set of accelerated functions associated with the processing of PBCH TB is as follows: 
17 
• 
PBCH payload generation 
18 
• 
Scrambling 
19 
• 
TB CRC attachment 
20 
• 
Polar encoding 
21 


<!-- Page 54 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      54 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
• 
Rate matching 
1 
• 
Data scrambling 
2 
• 
Modulation (QPSK) 
3 
• 
Precoding1 
4 
• 
RE mapping  
5 
• 
IQ compression1 
6 
 
7 
The set of accelerated functions associated with the processing of PBCH DM-RS/PSS/SSS is as follows: 
8 
• 
PDCCH DM-RS/PSS/SSS sequence generation 
9 
• 
Modulation 
10 
• 
Precoding1 
11 
• 
RE mapping 
12 
• 
IQ compression1 
13 
 
14 
The AAL_PBCH_HIGH-PHY Profile is executed in inline acceleration mode. 
15 
L2+
TB CRC attachment
CB segmentation + 
CB CRC attachment
LDPC encoding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
RE mapping
O-RAN FH (7-2x lower layer split)
CRC attachment
Polar encoding
Rate matching
Scrambling
Modulation 
(QPSK)
PBCH payload 
generation
TB CRC 
attachment
Polar encoding
Rate matching
Scrambling
Modulation 
(QPSK)
Data 
scrambling
Precoding*
Modulation
Sequence 
Generation
CSI-RS/PT-RS/TRS
PDSCH TB(s)
PDCCH (DCI)
PBCH TB
Modulation
IQ compression*
Precoding*
Precoding*
Sequence 
generation
PDSCH DM-RS
Modulation
Sequence 
generation
PDCCH DM-RS
Sequence 
Generation
Modulation
PSS/SSS 
PBCH DM-RS
RE mapping
RE mapping
IQ compression*
IQ compression*
IQ compression*
RE mapping
 
16 
Figure 7.1.3.3.4-1: AAL_PBCH_HIGH-PHY Profile 
17 
 
18 
7.1.3.3.5 
AAL_CSI-RS_HIGH-PHY 
19 
Figure 7.1.3.3.5-1  highlights the set of accelerated functions that defines the AAL_CSI-RS_HIGH-PHY Profile, which 
20 
includes the following: 
21 


<!-- Page 55 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
55 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
• 
CSI-RS sequence generation 
1 
• 
Modulation 
2 
• 
Precoding1 
3 
• 
RE mapping 
4 
• 
IQ compression1 
5 
 
6 
The AAL_CSI-RS_HIGH-PHY Profile is executed in inline acceleration mode. 
7 
L2+
TB CRC attachment
CB segmentation + 
CB CRC attachment
LDPC encoding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
RE mapping
O-RAN FH (7-2x lower layer split)
CRC attachment
Polar encoding
Rate matching
Scrambling
Modulation 
(QPSK)
PBCH payload 
generation
TB CRC 
attachment
Polar encoding
Rate matching
Scrambling
Modulation 
(QPSK)
Data 
scrambling
Precoding*
Modulation
CSI-RS/PT-RS/TRS
PDSCH TB(s)
PDCCH (DCI)
PBCH TB
IQ compression*
Precoding*
Sequence 
generation
PDSCH DM-RS
Modulation
Sequence 
generation
PDCCH DM-RS
Sequence 
Generation
Modulation
PSS/SSS 
PBCH DM-RS
RE mapping
RE mapping
IQ compression*
IQ compression*
Sequence 
Generation
Modulation
RE Mapping
Precoding*
IQ compression*
 
8 
Figure 7.1.3.3.5-1: AAL_CSI-RS_HIGH-PHY Profile 
9 
 
10 
7.1.3.3.6 
AAL_PT-RS-DL_HIGH-PHY 
11 
Figure 7.1.3.3.6-1 highlights the set of accelerated functions that defines the AAL_PT-RS-DL_HIGH-PHY Profile, 
12 
which includes the following: 
13 
• 
PT-RS sequence generation 
14 
• 
Modulation 
15 
• 
Precoding1 
16 
• 
RE mapping 
17 
• 
IQ compression1 
18 
 
19 
The AAL_PT-RS-DL_HIGH-PHY Profile is executed in inline acceleration mode. 
20 


<!-- Page 56 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      56 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
L2+
TB CRC attachment
CB segmentation + 
CB CRC attachment
LDPC encoding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
RE mapping
O-RAN FH (7-2x lower layer split)
CRC attachment
Polar encoding
Rate matching
Scrambling
Modulation 
(QPSK)
PBCH payload 
generation
TB CRC 
attachment
Polar encoding
Rate matching
Scrambling
Modulation 
(QPSK)
Data 
scrambling
Precoding*
Modulation
PT-RS-DL
PDSCH TB(s)
PDCCH (DCI)
PBCH TB
IQ compression*
Precoding*
Sequence 
generation
PDSCH DM-RS
Modulation
Sequence 
generation
PDCCH DM-RS
Sequence 
Generation
Modulation
PSS/SSS 
PBCH DM-RS
RE mapping
RE mapping
IQ compression*
IQ compression*
Sequence 
Generation
Modulation
RE Mapping
Precoding*
IQ compression*
 
1 
Figure 7.1.3.3.6-1: AAL_PT-RS-DL_HIGH-PHY Profile 
2 
7.1.3.3.7 
AAL_DOWNLINK_HIGH-PHY 
3 
Figure 7.1.3.3.7-1 highlights the set of accelerated functions that defines the AAL_DOWNLINK_HIGH-PHY Profile. 
4 
This profile includes the aggregation of all the individual downlink channel profiles as follows: 
5 
PDSCH 
6 
• 
Data: see list of accelerated functions associated with the processing of PDSCH TB(s), per section 7.1.3.3.2 
7 
• 
DM-RS: see list of accelerated functions associated with the processing of PDSCH DM-RS, per section 
8 
7.1.3.3.2. 
9 
• 
PT-RS: see list of accelerated functions listed in section 7.1.3.3.6.  
10 
 
11 
PDCCH: 
12 
• 
Data: see list of accelerated functions associated with the processing of PDCCH TB(s), per section 7.1.3.3.3 
13 
• 
DM-RS: see list of accelerated functions associated with the processing of PDCCH DM-RS, per section 
14 
7.1.3.3.3 
15 
 
16 
SSB: 
17 
• 
PSS + SSS: see list of accelerated functions associated with the processing of PSS/SSS, per section 7.1.3.3.4 
18 
• 
PBCH DM-RS: see list of accelerated functions associated with the processing of PBCH DM-RS, per section 
19 
7.1.3.3.4 
20 
• 
PBCH: see list of accelerated functions associated with the processing of PBCH TB(s), per section 7.1.3.3.4 
21 
 
22 
CSI-RS: 
23 
• 
see list of accelerated functions listed in section 7.1.3.3.5 
24 
 
25 
The AAL_DOWNLINK_HIGH-PHY Profile is executed in inline acceleration mode. 
26 


<!-- Page 57 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
57 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
L2+
TB CRC 
attachment
CB segmentation + 
CRC attachment
LDPC encoding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
O-RAN FH (7-2x lower layer split)
CRC attachment
Polar encoding
Rate matching
Scrambling
Modulation 
(QPSK)
PBCH payload 
generation
TB CRC 
attachment
Polar encoding
Rate matching
Scrambling
Modulation 
(QPSK)
Data 
scrambling
Precoding*
Modulation
CSI-RS/PT-RS/TRS
PDSCH TB(s)
PDCCH (DCI)
PBCH TB
IQ compression*
Precoding*
Sequence 
generation
PDSCH DM-RS
Modulation
Sequence 
generation
PDCCH DM-RS
Sequence 
Generation
Modulation
PSS/SSS 
PBCH DM-RS
IQ compression*
IQ compression*
RE mapping
Sequence 
Generation
Modulation
RE Mapping
Precoding*
IQ compression*
RE mapping
RE mapping
 
1 
Figure 7.1.3.3.7-1AAL_DOWNLINK_ HIGH-PHY Profile 
2 
7.1.3.4 
O-DU AAL Profiles for Uplink 
3 
7.1.3.4.1 
AAL_PUSCH_FEC 
4 
Figure 7.1.3.4.1-1 highlights the set of accelerated functions that define the AAL_PUSCH_FEC Profile. These include:  
5 
• 
PUSCH Rate De-matching 
6 
• 
LDPC Decoder  
7 
• 
CRC Check 
8 
 
9 
The AAL_PUSCH_FEC Profile is implemented as a look aside accelerator. The AAL_PUSCH_FEC Profile will 
10 
support both Transport Block and Code Block operations.   
11 


<!-- Page 58 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      58 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
L2 +
TB CRC check
LDPC decoding
Rate dematching
Descrambling
Demodulation
Channel 
equalization
RE demapping
O-RAN FH (7-2x lower layer split)
PUSCH 
UL data 
IDFT for DFT-s-
OFDM
PUCCH format 1 
UCI 
Preamble 
detection + 
delay estimation
IFFT
Peak search
Root sequence 
correlation
Noise estimation
Channel 
estimation
SRS
IQ 
decompression*
Channel 
estimation
Channel 
estimation
Channel 
equalization
Demodulation
PUCCH format 0 
UCI
Sequence 
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4 
UCI 
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence 
detection
PT-RS
RE demapping
RE demapping
RE demapping
RE demapping
RE demapping
RE demapping
IQ 
decompression*
IQ 
decompression*
IQ decompression*
IQ 
decompression*
IQ 
decompression*
IQ 
decompression*
CB CRC + CB 
desegmentation
CB 
deconcatentation
 
1 
Figure 7.1.3.4.1-1: AAL_PUSCH_FEC Profile 
2 
7.1.3.4.2 
AAL_PUSCH_HIGH-PHY 
3 
Figure 7.1.3.4.2-1  highlights the set of accelerated functions that defines the AAL_PUSCH_HIGH-PHY Profile, which 
4 
includes the processing of PUSCH data (with or without UCI). 
5 
The set of accelerated functions associated with the processing of PUSCH data is as follows: 
6 
• 
IQ decompression1 
7 
• 
RE de-mapping 
8 
• 
Channel estimation 
9 
• 
Channel equalization 
10 
• 
Transform precoding (optional- only required for DFT-s-OFDM waveform) 
11 
• 
Demodulation 
12 
• 
Descrambling 
13 
• 
Rate de-matching 
14 
• 
LDPC decoding 
15 
• 
CRC check 
16 
 
17 
The AAL_PUSCH_HIGH-PHY Profile is executed in inline acceleration mode. 
18 
 
19 


<!-- Page 59 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
59 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
 
1 
L2 +
TB CRC check
LDPC decoding
Rate dematching
Descrambling
Demodulation
Channel 
equalization
O-RAN FH (7-2x lower layer split)
PUSCH 
UL data 
IDFT for DFT-s-
OFDM
PUCCH format 1 
UCI 
Preamble 
detection + 
delay estimation
IFFT
Peak search
Root sequence 
correlation
Noise estimation
Channel 
estimation
SRS
IQ 
decompression*
Channel 
estimation
Channel 
estimation
Channel 
equalization
Demodulation
PUCCH format 0 
UCI
Sequence 
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4 
UCI 
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence 
detection
PT-RS
RE demapping
RE demapping
RE demapping
RE demapping
RE demapping
RE demapping
IQ 
decompression*
IQ 
decompression*
IQ decompression*
IQ 
decompression*
IQ 
decompression*
IQ 
decompression*
CB CRC + CB 
desegmentation
CB 
deconcatentation
RE mapping
 
2 
Figure 7.1.3.4.2-1 : AAL_PUSCH_HIGH-PHY Profile 
3 
 
4 
7.1.3.4.3 
AAL_PUCCH_HIGH-PHY 
5 
Figure 7.1.3.4.3.1-1, Figure 7.1.3.4.3.2-1 and Figure 7.1.3.4.3.2-1 highlight the set of accelerated functions that defines 
6 
the AAL_PUCCH_HIGH-PHY Profile, which includes the processing of UCI. 
7 
The set of accelerated functions associated with the processing of PUCCH UCI depends on the PUCCH format being 
8 
configured by the AAL Application.  
9 
7.1.3.4.3.1 
PUCCH format 0 
10 
The set of accelerated functions associated with the processing of PUCCH UCI using PUCCH format 0 is as follows: 
11 
• 
IQ decompression1 
12 
• 
RE de-mapping 
13 
• 
Sequence detection 
14 


<!-- Page 60 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      60 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
L2 +
TB CRC check
LDPC decoding
Rate dematching
Descrambling
Demodulation
Channel 
equalization
RE demapping
O-RAN FH (7-2x lower layer split)
PUSCH 
UL data 
IDFT for DFT-s-
OFDM
PUCCH format 1 
UCI 
Preamble 
detection + 
delay estimation
IFFT
Peak search
Root sequence 
correlation
Noise estimation
Channel 
estimation
SRS
IQ 
decompression*
Channel 
estimation
Channel 
estimation
Channel 
equalization
Demodulation
PUCCH format 0 
UCI
Sequence 
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4 
UCI 
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence 
detection
PT-RS
RE demapping
RE demapping
RE demapping
RE demapping
RE demapping
IQ 
decompression*
IQ decompression*
IQ 
decompression*
IQ 
decompression*
IQ 
decompression*
CB CRC + CB 
Desegmentation
CB 
Deconcatenation
RE mapping
IQ 
decompression*
 
1 
Figure 7.1.3.4.3.1-1: AAL_PUCCH_HIGH-PHY Profile (PUCCH format 0) 
2 
 
3 
7.1.3.4.3.2 
PUCCH format 1 
4 
The set of accelerated functions associated with the processing of PUCCH UCI using PUCCH format 1 is as follows: 
5 
• 
IQ decompression1 
6 
• 
RE de-mapping 
7 
• 
Channel estimation 
8 
• 
Channel equalization 
9 
• 
Demodulation 
10 
 
11 


<!-- Page 61 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
61 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
L2 +
TB CRC check
LDPC decoding
Rate dematching
Descrambling
Demodulation
Channel 
equalization
RE demapping
O-RAN FH (7-2x lower layer split)
PUSCH 
UL data 
IDFT for DFT-s-
OFDM
PUCCH format 1 
UCI 
Preamble 
detection + 
delay estimation
IFFT
Peak search
Root sequence 
correlation
Noise estimation
Channel 
estimation
SRS
IQ 
decompression*
Channel 
estimation
Channel 
estimation
Channel 
equalization
Demodulation
PUCCH format 0 
UCI
Sequence 
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4 
UCI 
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence 
detection
PT-RS
RE demapping
RE demapping
RE demapping
RE demapping
RE demapping
IQ 
decompression*
IQ decompression*
IQ 
decompression*
IQ 
decompression*
IQ 
decompression*
CB CRC + CB 
Desegmentation
CB 
Deconcatenation
RE mapping
IQ 
decompression*
 
1 
Figure 7.1.3.4.3.2-1: AAL_PUCCH_HIGH-PHY Profile (PUCCH format 1) 
2 
 
3 
7.1.3.4.3.3 
PUCCH format 2/3/4 
4 
The set of accelerated functions associated with the processing of PUCCH UCI using PUCCH format 2/3/4 is as 
5 
follows: 
6 
• 
IQ decompression1 
7 
• 
RE de-mapping 
8 
• 
Channel estimation 
9 
• 
Channel equalization 
10 
• 
Transform precoding (optional- only required for DFT-s-OFDM waveform) 
11 
• 
Demodulation 
12 
• 
Descrambling 
13 
• 
Rate de-matching 
14 
• 
Polar/Block decoding 
15 
• 
CRC check 
16 
 
17 


<!-- Page 62 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      62 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
 
1 
L2 +
TB CRC check
LDPC decoding
Rate dematching
Descrambling
Demodulation
Channel 
equalization
RE demapping
O-RAN FH (7-2x lower layer split)
PUSCH 
UL data 
IDFT for DFT-s-
OFDM
PUCCH format 1 
UCI 
Preamble 
detection + 
delay estimation
IFFT
Peak search
Root sequence 
correlation
Noise estimation
Channel 
estimation
SRS
IQ 
decompression*
Channel 
estimation
Channel 
estimation
Channel 
equalization
Demodulation
PUCCH format 0 
UCI
Sequence 
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel 
equalization
PUCCH format 2/3/4 
UCI 
IDFT for DFT-s-
OFDM
Channel estimation
PRACH
Sequence 
detection
PT-RS
RE demapping
RE demapping
RE demapping
RE demapping
RE demapping
IQ 
decompression*
IQ 
decompression*
IQ 
decompression*
IQ 
decompression*
IQ 
decompression*
CB CRC + CB 
Desegmentation
CB 
Deconcatenation
RE mapping
IQ decompression*
 
2 
Figure 7.1.3.4.3.3-1: AAL_PUCCH_HIGH-PHY Profile (PUCCH format 2/3/4) 
3 
The AAL_ PUCCH_ HIGH -PHY profile is executed in inline acceleration mode. 
4 
7.1.3.4.4 
AAL_PRACH_HIGH-PHY 
5 
Figure 7.1.3.4.4-1 highlights the set of accelerated functions that defines the AAL_PRACH_HIGH-PHY Profile. 
6 
The set of accelerated functions associated with the processing of PRACH preamble is as follows: 
7 
• 
IQ decompression1 
8 
• 
RE de-mapping 
9 
• 
Root sequence generation and correlation  
10 
• 
IFFT 
11 
• 
Noise estimation 
12 
• 
Peak search for power delay profile 
13 
• 
Preamble detection and delay/timing advance estimation 
14 
 
15 


<!-- Page 63 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
63 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
L2 +
TB CRC check
LDPC decoding
Rate dematching
Descrambling
Demodulation
Channel 
equalization
RE demapping
O-RAN FH (7-2x lower layer split)
PUSCH 
UL data 
IDFT for DFT-s-
OFDM
PUCCH format 1 
UCI 
Preamble detection 
+ delay estimation
IFFT
Peak search
Root sequence 
correlation
Noise estimation
Channel 
estimation
SRS
IQ 
decompression*
Channel 
estimation
Channel 
estimation
Channel 
equalization
Demodulation
PUCCH format 0 
UCI
Sequence 
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4 
UCI 
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence 
detection
PT-RS
RE demapping
RE demapping
RE demapping
RE demapping
RE demapping
IQ 
decompression*
IQ 
decompression*
IQ decompression*
IQ 
decompression*
IQ 
decompression*
CB CRC + CB 
Desegmentation
CB 
Deconcatenation
RE mapping
IQ 
decompression*
 
1 
Figure 7.1.3.4.4-1: AAL_PRACH_HIGH-PHY Profile 
2 
The AAL_PRACH_HIGH-PHY Profile is executed in inline acceleration mode.  
3 
7.1.3.4.5 
AAL_SRS_HIGH-PHY 
4 
Figure 7.1.3.4.5-1 highlights the set of accelerated functions that defines the AAL_SRS_HIGH-PHY Profile. 
5 
The set of accelerated functions associated with the processing of SRS is as follows: 
6 
• 
IQ decompression1 
7 
• 
RE de-mapping 
8 
• 
Channel estimation 
9 
 
10 


<!-- Page 64 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      64 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
L2 +
TB CRC check
LDPC decoding
Rate dematching
Descrambling
Demodulation
Channel 
equalization
RE demapping
O-RAN FH (7-2x lower layer split)
PUSCH 
UL data 
IDFT for DFT-s-
OFDM
PUCCH format 1 
UCI 
Preamble 
detection + 
delay estimation
IFFT
Peak search
Root sequence 
correlation
Noise estimation
Channel 
estimation
SRS
IQ 
decompression*
Channel 
estimation
Channel 
estimation
Channel 
equalization
Demodulation
PUCCH format 0 
UCI
Sequence 
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4 
UCI 
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence 
detection
PT-RS
RE demapping
RE demapping
RE demapping
RE demapping
RE demapping
IQ 
decompression*
IQ 
decompression*
IQ decompression*
IQ 
decompression*
IQ 
decompression*
CB CRC + CB 
Desegmentation
CB 
Deconcatenation
RE mapping
IQ 
decompression*
 
1 
Figure 7.1.3.4.5-1: AAL_SRS_HIGH-PHY Profile 
2 
The AAL_SRS_ HIGH-PHY Profile is executed in inline acceleration mode. 
3 
7.1.3.4.6 
AAL_PT-RS-UL_HIGH-PHY 
4 
Figure 7.1.3.4.6-1 highlights the set of accelerated functions that defines the AAL_PT-RS-UL_HIGH-PHY Profile. 
5 
The set of accelerated functions associated with the processing of PT-RS-UL sequence is as follows: 
6 
• 
IQ decompression1 
7 
• 
RE de-mapping 
8 
• 
Sequence detection 
9 


<!-- Page 65 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
65 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
L2 +
TB CRC check
LDPC decoding
Rate dematching
Descrambling
Demodulation
Channel 
equalization
RE demapping
O-RAN FH (7-2x lower layer split)
PUSCH 
UL data 
IDFT for DFT-s-
OFDM
PUCCH format 1 
UCI 
Preamble 
detection + 
delay estimation
IFFT
Peak search
Root sequence 
correlation
Noise estimation
Channel 
estimation
SRS
IQ 
decompression*
Channel 
estimation
Channel 
estimation
Channel 
equalization
Demodulation
PUCCH format 0 
UCI
Sequence 
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4 
UCI 
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence 
detection
PT-RS
RE demapping
RE demapping
RE demapping
RE demapping
RE demapping
IQ 
decompression*
IQ 
decompression*
IQ decompression*
IQ 
decompression*
IQ 
decompression*
CB CRC + CB 
Desegmentation
CB 
Deconcatenation
RE mapping
IQ 
decompression*
 
1 
Figure 7.1.3.4.6-1: AAL_PT-RS-UL_HIGH-PHY profile 
2 
The AAL_PT-RS-UL_HIGH-PHY profile is executed in inline acceleration mode. 
3 
7.1.3.4.7 
AAL_UPLINK_HIGH-PHY 
4 
Figure 7.1.3.4.7-1 highlights the set of accelerated functions that defines the AAL_UPLINK_HIGH-PHY Profile, this 
5 
profile includes the aggregation of all the individual uplink channel profiles as follows: 
6 
PUSCH: 
7 
• 
Data: see list of accelerated functions associated with the processing of PUSCH data, per section 7.1.3.4.2 
8 
• 
DM-RS:  see list of accelerated functions listed in section 7.1.3.4.6, implemented to process DM-RS IQ 
9 
samples. 
10 
• 
PT-RS: see list of accelerated functions listed in section 7.1.3.4.6 
11 
 
12 
PUCCH: 
13 
• 
Format 0: see list of accelerated functions listed in section 7.1.3.4.3.1 
14 
• 
Format 1:  
15 
o 
UCI: see list of accelerated functions listed in section 7.1.3.4.3.2 
16 
o 
DM-RS: see list of accelerated functions listed in section 7.1.3.4.6, implemented to process DM-RS 
17 
IQ samples. 
18 
• 
Formats 2/3/4: 
19 
o 
UCI: see list of accelerated functions listed in section 7.1.3.4.3.3 
20 
o 
DM-RS: see list of accelerated functions listed in section 7.1.3.4.6, implemented to process DM-RS 
21 
IQ samples. 
22 
 
23 
PRACH: 
24 
• 
see list of accelerated functions listed in section 7.1.3.4.4 
25 
 
26 


<!-- Page 66 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      66 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
SRS: 
1 
• 
see list of accelerated functions listed in section 7.1.3.4.5 
2 
 
3 
The AAL_UPLINK_HIGH-PHY Profile is executed in inline acceleration mode. 
4 
 
5 
L2 +
TB CRC check
LDPC decoding
Rate dematching
Descrambling
Demodulation
Channel 
equalization
O-RAN FH (7-2x lower layer split)
PUSCH 
UL data 
IDFT for DFT-s-
OFDM
IQ 
decompression*
Channel 
estimation
CB CRC + CB 
desegmentation
CB 
deconcatentation
RE mapping
Sequence 
detection
PT-RS
RE mapping
IQ 
decompression*
Channel 
estimation
SRS
RE mapping
IQ 
decompression*
Preamble detection 
+ delay estimation
IFFT
Peak search
Root sequence 
correlation
Noise estimation
PRACH
RE mapping
IQ 
decompression*
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel 
equalization
PUCCH format 2/3/4 
UCI 
IDFT for DFT-s-
OFDM
Channel estimation
RE mapping
IQ decompression*
PUCCH format 1 
UCI 
Channel 
estimation
Channel 
equalization
Demodulation
RE mapping
IQ 
decompression*
PUCCH format 0 
UCI
Sequence 
detection
RE mapping
IQ 
decompression*
 
6 
Figure 7.1.3.4.7-1: AAL_UPLINK_ HIGH-PHY Profile  
7 
 
8 
7.1.3.5 
O-DU AAL Profiles for mMTC  
9 
7.1.3.5.1 
AAL_NPDSCH_FEC 
10 
Figure 7.1.3.5.1-1: highlights the set of accelerated functions that define the AAL_NPDSCH_FEC Profile. These 
11 
include: 
12 
• 
CRC Generation  
13 
• 
Tail-Biting Convolutional Coding 
14 
• 
Rate Matching 
15 
The AAL_NPDSCH_FEC Profile is implemented as a look aside accelerator. 
16 


<!-- Page 67 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
67 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
 
1 
L2+
TB CRC 
attachment
Tail Biting 
Convolutional 
Coding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
RE mapping
O-RAN FH (7-2x lower layer split)
CRC attachment
Tail Biting
Convolutional 
Coding
Rate matching
Scrambling
Modulation 
(QPSK)
PBCH payload 
generation
Tail Biting 
Convolutional 
Coding
Rate Matching
Scrambling
CRC 
attachment
Layer Mapping
Modulation
Precoding*
Sequence 
Generation
NPRS/NWUS
NPDSCH TB(s)
N PDCCH (DCI)
NPBCH TB
Modulation
IQ compression*
Precoding*
Precoding*
Sequence 
Generation
Modulation
NPSS/NSSS/
NRS
RE mapping
RE mapping
RE mapping
IQ compression*
IQ compression*
IQ compression*
 
2 
Figure 7.1.3.5.1-1: AAL_NPDSCH_FEC Profile 
3 
7.1.3.5.2 
AAL_NPDCCH_FEC 
4 
Figure 7.1.3.5.2-1 highlights the set of accelerated functions that define the AAL_NPDCCH_FEC Profile. These 
5 
include 
6 
• 
CRC Generation  
7 
• 
Tail-Biting Convolutional Coding 
8 
• 
Rate Matching 
9 
The AAL_NPDCCH_FEC Profile is implemented as a look aside accelerator. 
10 


<!-- Page 68 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      68 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
L2+
TB CRC attachment
Tail Biting 
Convolutional 
Coding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
RE mapping
O-RAN FH (7-2x lower layer split)
CRC attachment
Tail Biting
Convolutional 
Coding
Rate matching
Scrambling
Modulation 
(QPSK)
PBCH payload 
generation
Tail Biting 
Convolutional 
Coding
Rate Matching
Scrambling
CRC 
attachment
Layer Mapping
Modulation
Precoding*
Sequence 
Generation
NPRS/NWUS
NPDSCH TB(s)
N PDCCH (DCI)
NPBCH TB
Modulation
IQ compression*
Precoding*
Precoding*
Sequence 
Generation
Modulation
NPSS/NSSS/
NRS 
RE mapping
RE mapping
RE mapping
IQ compression*
IQ compression*
IQ compression*
 
1 
Figure 7.1.3.5.2-1: AAL_NPDCCH_FEC Profile 
2 
7.1.3.5.3 
AAL_NPBCH_FEC 
3 
Figure 7.1.3.5.3-1 highlights the set of accelerated functions that define the AAL_NPBCH_FEC Profile. These include 
4 
• 
CRC Generation  
5 
• 
Tail-Biting Convolutional Coding 
6 
• 
Rate Matching 
7 
The AAL_NPBCH_FEC Profile is implemented as a look aside accelerator. 
8 


<!-- Page 69 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
69 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
L2+
TB CRC attachment
Tail Biting 
Convolutional 
Coding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
RE mapping
O-RAN FH (7-2x lower layer split)
CRC attachment
Tail Biting
Convolutional 
Coding
Rate matching
Scrambling
Modulation 
(QPSK)
PBCH payload 
generation
Tail Biting 
Convolutional 
Coding
Rate Matching
Scrambling
CRC 
attachment
Layer Mapping
Modulation
Precoding*
Sequence 
Generation
NPRS/NWUS
NPDSCH TB(s)
N PDCCH (DCI)
NPBCH TB
Modulation
IQ compression*
Precoding*
Precoding*
Sequence 
Generation
Modulation
NPSS/NSSS/
NRS 
RE mapping
RE mapping
RE mapping
IQ compression*
IQ compression*
IQ compression*
 
1 
Figure 7.1.3.5.3-1: AAL_NPBCH_FEC Profile 
2 
7.1.3.5.4 
AAL_NPUSCH_FEC 
3 
Figure 7.1.3.5.4-1 highlights the set of accelerated functions that define the AAL_NPUSCH_FEC Profile. These include 
4 
• 
CRC Generation  
5 
• 
Turbo Decoding 
6 
• 
Rate Matching 
7 
The AAL_NPUSCH_FEC Profile is implemented as a look aside accelerator. 
8 


<!-- Page 70 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      70 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
L2 +
CRC check
Turbo decoding
Rate dematching
Descrambling
Demodulation
Channel 
equalization
RE demapping
O-RAN FH (7-2x lower layer split)
NPUSCH 
UL data 
IDFT for DFT-s-
OFDM
Preamble 
detection + 
delay estimation
IFFT
Peak search
Root sequence 
correlation
Noise estimation
IQ 
decompression*
Channel 
estimation
DMRS with PUSCH 
Format 1 and 
Format 2
Channel 
Estimation
AC-NACK detection
Channel decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUSCH Format 2
UCI
Channel estimation
NPRACH
RE demapping
RE demapping
RE demapping
IQ 
decompression*
IQ decompression*
IQ 
decompression*
Layer 
Demapping
 
1 
Figure 7.1.3.5.4-1: AAL_NPUSCH_FEC Profile 
2 
7.2   O-CU AAL Profiles  
3 
The O-CU AAL profiles shall be part of further study for O-RAN WG6.  
4 
 
5 
 
6 
 
7 
 
8 
 
9 


<!-- Page 71 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
71 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
Annex (informative):  
1 
Change History 
2 
Date 
Revision 
Description 
2025.07.18 
13.00 
Published as version 13.00 
2025.07.11 
12.00.01 
Updated figure 4.2.2-1 to show the declarative approach to accelerator management.  
2025.03.13 
11.00.01 
Add 5.1.15 Fault notification for AAL application interface.  
2024.11.25 
10.00.03 
Update AAL FFT Profile functionality  
2024.11.25 
10.00.02 
Intorduce AAL AF Bypass functionality in 6.2.5. 
2024.10.09 
10.00.01 
Introducing a definition for what it means to have a declarative approach in new 
clause 6.2.7 
2024.07.19 
09.00.05 
Minor editorial fix to figure 4.2.2-1 archicture diagram, change O1dms to O1.  
2024.07.04 
09.00.04 
Editorial changes to update figures throughout the document.  
Updated the number of the LPU’s on architecture diagram. Terminate IMS interface 
to HAM in example HAM software deployment scenarios.  
2024.07.04 
09.00.03 
Clause 4.2.3 add requirement stating that the scope of the HAM identifier is within 
an O-Cloud instance.  
2024.07.04 
09.00.02 
Adding picture for inline example in General Aspetcs section as it can be confusing 
for reader as inline is missing from general discription.  
2024.05.09 
09.00.01 
Editorial changes for removal of “cloudifed RAN” which is not definied on higher 
levels 
2024.03.22 
08.00.06 
Updated with minor editorial fixes for publication.  
2024.03.07 
08.00.05 
Modified high level architecture diagram with deletion of the interface between 
DMS and NF so that readers are not confused about API which is not existent yet 
and is out of scope of this document. 
2024.03.07 
08.00.04 
Updates from CR ERI-2024.1.23-WG6-CR-0046-AAL GAP CADS reference 
correction.docx  
1. “VOID” the reference to the CADS TR in the normative reference section. 
2. Change the reference to CADS for O-Cloud Platform Software to a reference of 
the WG1 OAD TS.  
3. Change the reference to CADS for the synchronization topologies to the WG4 
CUS TS. 
2024.03.07 
08.00.03 
1. Correct definitions of Accelerated Function and AAL Profile to remove the 
constraint that it be a “Cloudified Network Function” (that term is no longer defined 
anyway). 
2. Add clarification text to figure 4.2-1 to point out that support of O1 by the AAL 
Application is not a requirement. 
3. Move the text at the bottom of the terms and conditions section to section 4.2. 
The text is unchanged. 
4. Update Figure 4.2-5 to change “NF Application” to “AAL Application”. 


<!-- Page 72 -->

 
                                                                                               
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.  
      72 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
2024.01.18 
08.00.02 
To improve readability and improve clarity, existing text was moved to different 
clauses and additional clarification points were considered from DCM-2023.10.24-
WG6-GAP-updates_section_2.2_v03  
2024.01.18 
08.00.01 
Updated diagrams to align format.  
2023.11.28 
08.00 
Published from version 07.00.09 
2023.10.14 
07.00.09 
Editorial Updates, fix broken reference.  
2023.10.11 
07.00.08 
Update format to latest O-RAN TS template  
2023.10.11 
07.00.07 
Add text that describes the DMS to AAL Application interface. 
https://oranalliance.atlassian.net/wiki/download/attachments/2210398415/QCM-
2023.10.24-WG6-CR-0048-Add_AAL_DMS_Description.docx?api=v2  
 
Editorial updates.  
2023.10.11 
07.00.06 
Avoid mixing definitions with characteristics and requirements, clause 1.3.1 and 
4.1. Updated definition section to provide additional clarity.  
2023.09.11 
07.00.05 
Editorial updates in clauses 1.2, 1.3.2, 2.1, 3.1,4.2 
https://oranalliance.atlassian.net/wiki/download/attachments/2210398415/DCM-
2023.10.24-WG6-GAP_editorial_updates_v03.docx?api=v2  
2023.09.11 
07.00.04 
Removed reference to alarms which are no longer in scope of this document.  
2023.09.11 
07.00.03 
Add example diagrams of how AAL Software drivers are deployments, added 
clarification on how AAL SW drivers are installed and managed.  
https://oranalliance.atlassian.net/wiki/download/attachments/2210398415/INT-10-
06-23-WG6-CR-18-AAL-GAnP-driver-deployments-clarification.docx?api=v2   
2023.09.11 
07.00.02 
Captured the architectural aspects for use of AAL APIs without impacting the O-
RAN architecture. 
https://oranalliance.atlassian.net/wiki/download/attachments/2210398415/ERI.AO-
2023.08.03-WG6-CR-006-
AAL%20GAP%20Agreements%20to%20support%20open%20multi-
vendor%20Interfaces%20for%20AAL%20APIs.docx?api=v2  
2023.09.11 
07.00.01 
Add description of a software repository use by HAM in section 1.3.1. 
https://oranalliance.atlassian.net/wiki/download/attachments/2210398415/ERI-
2023.08.08-WG6-CR-005-
AAL%20GAP%20SW%20Repo%20Clarifications.docx?api=v2  
2023.14.07 
06.00.07 
Implemented CR from 
https://oranalliance.atlassian.net/wiki/download/attachments/2210398415/INT-
VMW-06-30-23-WG6-CR-AAL-GAnP-Editorial-rearrange-principles-and-
arch_v1.docx?api=v2 Move 2.5 to chapter 3 and move 3.1 & 3.2 to chapter 2 to 
better align with chapter contents.  
2023.14.07 
06.00.06 
Implemented CR from SLA-2023.05.16-ORAN.WG6-CR 03-AAL-GAnP-R003-
v06.00.doc. State that HAM is part of and is integrated along with O-Cloud 
Platform software 
2023.30.06 
06.00.05 
Implemented CR from VMW-2023.05.31-WG6-CR-
AAL%20Architecture%20in%20GAnP.docx  
2023.30.06 
06.00.04 
Implemented CR from SLA-2023.05.17-ORAN.WG6.CR%20004-AAL-GAnP-
R003-v06.00.docx  


<!-- Page 73 -->

 
 
 
________________________________________________________________________________________________  
 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   
 
73 
O-RAN.WG6.AAL-GAnP-R004-v13.00 
2023.30.06 
06.00.03 
Implemented CR from DCM-2023.05.17-WG6-AAL-ETSI  
2023.30.06 
06.00.02 
Implemented CR from QCM-2023.04-24-WG6-CR-0034-AAL-GAnP-Clarify-
AAL-Mgmt-Functions.docx  
2023.27.04 
06.00.01 
Implemented CR from ERI-202304.02-WG6_CR_AAL-GAnP Editorial.docx and 
various editorial comments from July Train WIKI 
2023.10.03 
05.00.04 
Definition of new FFT Profile  
2023.10.03 
05.00.03 
Describe the chaining of AAL Profile Instnaces in Sec 4.1.6 AAL-LPU Principles  
2023.10.03 
05.00.02 
Modification of Figure 2.7 and 2.8 in GAnP, changes to sections 2.5.2 and 
5.1.3.1.2.. 
2022.09.12 
05.00.01 
Implemented CR from QCM-24 Editorial modifications to correct AAL terms  
2022.11.07 
04.00.04 
Implemented CR from INT-0014 (example AAL-LPU mapping diagrams) 
2022.11.07 
04.00.03 
Implemented CR from QCM-0013 (ER Diagram) 
2022.11.07 
04.00.02 
Implemented CR from QCM-0020 (AAL App Definition) 
2022.10.25 
04.00.01 
Implemented CRs NOK-0001 (AALProfile_v02)  
2022.09.02 
04.00 
Final version 04.00 
 
1 
