/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [3:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [11:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~(celloutsig_1_0z & celloutsig_1_14z);
  assign celloutsig_0_0z = ~in_data[95];
  assign celloutsig_1_10z = ~celloutsig_1_9z;
  assign celloutsig_1_14z = ~_00_;
  assign celloutsig_1_16z = ~celloutsig_1_4z;
  assign celloutsig_0_5z = ~celloutsig_0_4z;
  assign celloutsig_1_12z = ~((celloutsig_1_6z | celloutsig_1_6z) & (celloutsig_1_6z | celloutsig_1_11z));
  assign celloutsig_1_19z = ~((celloutsig_1_18z[2] | celloutsig_1_5z[0]) & (celloutsig_1_10z | celloutsig_1_15z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[58]) & (in_data[70] | in_data[70]));
  assign celloutsig_1_0z = ~((in_data[109] | in_data[115]) & (in_data[183] | in_data[112]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z[0] | in_data[128]) & (in_data[107] | in_data[99]));
  assign celloutsig_1_4z = ~((in_data[101] | celloutsig_1_2z) & (celloutsig_1_3z | celloutsig_1_3z));
  reg [2:0] _16_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 3'h0;
    else _16_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign { _01_, _02_[1:0] } = _16_;
  reg [3:0] _17_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 4'h0;
    else _17_ <= { in_data[175], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z };
  assign { _03_[3], _00_, _03_[1:0] } = _17_;
  assign celloutsig_1_11z = in_data[162:158] || { in_data[171:168], celloutsig_1_4z };
  assign celloutsig_1_13z = celloutsig_1_5z || { celloutsig_1_1z[17:16], celloutsig_1_2z };
  assign celloutsig_0_15z = celloutsig_0_12z[7:1] || { celloutsig_0_12z[5], celloutsig_0_8z };
  assign celloutsig_1_7z = { celloutsig_1_1z[15:4], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z } || { in_data[145:111], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_9z = { _03_[3], _00_, _03_[1:0] } < { celloutsig_1_5z[1:0], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_6z = { in_data[57:54], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z } < { celloutsig_0_2z, _01_, _02_[1:0], celloutsig_0_2z, _01_, _02_[1:0] };
  assign celloutsig_0_8z = - { in_data[57:54], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_5z = - { in_data[166:165], celloutsig_1_3z };
  assign celloutsig_0_12z = { _02_[1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, _01_, _02_[1:0], celloutsig_0_8z } <<< { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_1z = { in_data[185:169], celloutsig_1_0z, celloutsig_1_0z } <<< { in_data[138:123], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = { in_data[190:189], celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_6z } - { _03_[3], _00_, _03_[1:0], celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_13z };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_14z } - celloutsig_1_17z[6:3];
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z } - { in_data[26:23], _01_, _02_[1:0], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_4z = ~((in_data[82] & _01_) | (celloutsig_0_1z & celloutsig_0_1z));
  assign celloutsig_0_7z = ~((in_data[74] & _02_[1]) | (celloutsig_0_6z & celloutsig_0_1z));
  assign celloutsig_0_10z = ~((in_data[20] & _02_[0]) | (celloutsig_0_5z & in_data[56]));
  assign celloutsig_0_14z = ~((celloutsig_0_7z & celloutsig_0_10z) | (celloutsig_0_12z[5] & celloutsig_0_7z));
  assign celloutsig_1_3z = ~((in_data[155] & celloutsig_1_1z[9]) | (in_data[187] & celloutsig_1_0z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & in_data[46]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_4z) | (celloutsig_1_3z & celloutsig_1_1z[8]));
  assign _02_[2] = _01_;
  assign _03_[2] = _00_;
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
