

================================================================
== Vivado HLS Report for 'scaled_fixed2ieee'
================================================================
* Date:           Thu Aug 27 01:20:08 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CarSimOnFPGA
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k325t-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.675|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   18|   15|   18|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    6|    6|         2|          -|          -|      3|    no    |
        |- Loop 2  |    4|    4|         1|          -|          -|      4|    no    |
        |- Loop 3  |    1|    4|         1|          -|          -| 1 ~ 4 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 4 5 
5 --> 6 5 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_bits_2_V = alloca i32"   --->   Operation 7 'alloca' 'out_bits_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_bits_2_V_1 = alloca i32"   --->   Operation 8 'alloca' 'out_bits_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_bits_2_V_2 = alloca i32"   --->   Operation 9 'alloca' 'out_bits_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%prescale_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %prescale)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:411]   --->   Operation 10 'read' 'prescale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_V_read = call i63 @_ssdm_op_Read.ap_auto.i63(i63 %in_V)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:411]   --->   Operation 11 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.87ns)   --->   "br label %.preheader" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:423]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 6.67>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %.preheader.preheader ], [ %i, %.preheader.backedge ]"   --->   Operation 13 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%out_bits_2_V_load = load i32* %out_bits_2_V"   --->   Operation 14 'load' 'out_bits_2_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%out_bits_2_V_1_load = load i32* %out_bits_2_V_1"   --->   Operation 15 'load' 'out_bits_2_V_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%out_bits_2_V_2_load = load i32* %out_bits_2_V_2"   --->   Operation 16 'load' 'out_bits_2_V_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.50ns)   --->   "%icmp_ln423 = icmp eq i2 %i_0, -1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:423]   --->   Operation 17 'icmp' 'icmp_ln423' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.85ns)   --->   "%i = add i2 %i_0, 1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:423]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln423, label %1, label %0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:423]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_0, i4 0)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:424]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.18ns)   --->   "%sub_ln424 = sub i6 -2, %shl_ln" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:424]   --->   Operation 22 'sub' 'sub_ln424' <Predicate = (!icmp_ln423)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.18ns)   --->   "%sub_ln425 = sub i6 -17, %shl_ln" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 23 'sub' 'sub_ln425' <Predicate = (!icmp_ln423)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.90ns)   --->   "%icmp_ln566 = icmp ugt i6 %sub_ln425, %sub_ln424" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 24 'icmp' 'icmp_ln566' <Predicate = (!icmp_ln423)> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln566)   --->   "%tmp = call i63 @llvm.part.select.i63(i63 %in_V_read, i32 62, i32 0)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 25 'partselect' 'tmp' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.18ns)   --->   "%sub_ln566 = sub i6 %sub_ln425, %sub_ln424" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 26 'sub' 'sub_ln566' <Predicate = (!icmp_ln423)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.18ns)   --->   "%sub_ln566_1 = sub i6 -2, %sub_ln425" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 27 'sub' 'sub_ln566_1' <Predicate = (!icmp_ln423)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.18ns)   --->   "%sub_ln566_2 = sub i6 %sub_ln424, %sub_ln425" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 28 'sub' 'sub_ln566_2' <Predicate = (!icmp_ln423)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node sub_ln566_3)   --->   "%select_ln566 = select i1 %icmp_ln566, i6 %sub_ln566, i6 %sub_ln566_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 29 'select' 'select_ln566' <Predicate = (!icmp_ln423)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln566)   --->   "%select_ln566_1 = select i1 %icmp_ln566, i63 %tmp, i63 %in_V_read" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 30 'select' 'select_ln566_1' <Predicate = (!icmp_ln423)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln566)   --->   "%select_ln566_2 = select i1 %icmp_ln566, i6 %sub_ln566_1, i6 %sub_ln425" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 31 'select' 'select_ln566_2' <Predicate = (!icmp_ln423)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.18ns) (out node of the LUT)   --->   "%sub_ln566_3 = sub i6 -2, %select_ln566" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 32 'sub' 'sub_ln566_3' <Predicate = (!icmp_ln423)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln566)   --->   "%zext_ln566 = zext i6 %select_ln566_2 to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 33 'zext' 'zext_ln566' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln566_1 = zext i6 %sub_ln566_3 to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 34 'zext' 'zext_ln566_1' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.55ns) (out node of the LUT)   --->   "%lshr_ln566 = lshr i63 %select_ln566_1, %zext_ln566" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 35 'lshr' 'lshr_ln566' <Predicate = (!icmp_ln423)> <Delay = 2.55> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln566_1 = lshr i63 -1, %zext_ln566_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 36 'lshr' 'lshr_ln566_1' <Predicate = (!icmp_ln423)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.74ns) (out node of the LUT)   --->   "%p_Result_s = and i63 %lshr_ln566, %lshr_ln566_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 37 'and' 'p_Result_s' <Predicate = (!icmp_ln423)> <Delay = 1.74> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.90ns)   --->   "switch i2 %i_0, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 38 'switch' <Predicate = (!icmp_ln423)> <Delay = 0.90>
ST_2 : Operation 39 [1/1] (0.90ns)   --->   "br label %branch0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 39 'br' <Predicate = (!icmp_ln423 & i_0 == 1)> <Delay = 0.90>
ST_2 : Operation 40 [1/1] (0.90ns)   --->   "br label %branch0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 40 'br' <Predicate = (!icmp_ln423 & i_0 != 0 & i_0 != 1)> <Delay = 0.90>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i63 %p_Result_s to i16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 41 'trunc' 'trunc_ln169' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%c_3 = alloca i32"   --->   Operation 42 'alloca' 'c_3' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%c_3_1 = alloca i32"   --->   Operation 43 'alloca' 'c_3_1' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%c_3_2 = alloca i32"   --->   Operation 44 'alloca' 'c_3_2' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%c_3_3 = alloca i32"   --->   Operation 45 'alloca' 'c_3_3' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln566 = trunc i63 %in_V_read to i15" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:429]   --->   Operation 46 'trunc' 'trunc_ln566' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %trunc_ln566, i1 true)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 47 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_29 = call i32 @_ssdm_op_PartSet.i32.i32.i16.i32.i32(i32 undef, i16 %tmp_1, i32 16, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 48 'partset' 'p_Result_29' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.87ns)   --->   "br label %branch8" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:434]   --->   Operation 49 'br' <Predicate = (icmp_ln423)> <Delay = 0.87>

State 3 <SV = 2> <Delay = 0.68>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ %out_bits_2_V_1_load, %branch1 ], [ %out_bits_2_V_2_load, %branch2 ], [ %out_bits_2_V_load, %0 ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 50 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %trunc_ln169, i1 true)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 51 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%out_bits_0_V = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 %p_Val2_s, i17 %tmp_3, i32 15, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 52 'partset' 'out_bits_0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.68ns)   --->   "switch i2 %i_0, label %branch6 [
    i2 0, label %branch0..preheader.backedge_crit_edge
    i2 1, label %branch5
  ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 53 'switch' <Predicate = true> <Delay = 0.68>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "store i32 %out_bits_0_V, i32* %out_bits_2_V_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 54 'store' <Predicate = (i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 55 'br' <Predicate = (i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "store i32 %out_bits_0_V, i32* %out_bits_2_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 56 'store' <Predicate = (i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 57 'br' <Predicate = (i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "store i32 %out_bits_0_V, i32* %out_bits_2_V_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 58 'store' <Predicate = (i_0 != 0 & i_0 != 1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 59 'br' <Predicate = (i_0 != 0 & i_0 != 1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.80>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%i1_0 = phi i3 [ 0, %1 ], [ %i_1, %branch8.backedge ]"   --->   Operation 61 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.68ns)   --->   "%icmp_ln434 = icmp eq i3 %i1_0, -4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:434]   --->   Operation 62 'icmp' 'icmp_ln434' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 63 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.93ns)   --->   "%i_1 = add i3 %i1_0, 1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:434]   --->   Operation 64 'add' 'i_1' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln434, label %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader, label %2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:434]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln510 = trunc i3 %i1_0 to i2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 66 'trunc' 'trunc_ln510' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.88ns)   --->   "%p_Val2_38 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %out_bits_2_V_load, i32 %out_bits_2_V_1_load, i32 %out_bits_2_V_2_load, i32 %p_Result_29, i2 %trunc_ln510)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 67 'mux' 'p_Val2_38' <Predicate = (!icmp_ln434)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_30 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_38, i32 31, i32 0) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:110->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 68 'partselect' 'p_Result_30' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.91ns)   --->   "%c_0 = call i32 @llvm.cttz.i32(i32 %p_Result_30, i1 true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:110->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 69 'cttz' 'c_0' <Predicate = (!icmp_ln434)> <Delay = 1.91> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.86ns)   --->   "switch i2 %trunc_ln510, label %branch11 [
    i2 0, label %.branch8.backedge_crit_edge
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 70 'switch' <Predicate = (!icmp_ln434)> <Delay = 0.86>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_3_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 71 'store' <Predicate = (!icmp_ln434 & trunc_ln510 == 2)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %branch8.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 72 'br' <Predicate = (!icmp_ln434 & trunc_ln510 == 2)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_3_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 73 'store' <Predicate = (!icmp_ln434 & trunc_ln510 == 1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %branch8.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 74 'br' <Predicate = (!icmp_ln434 & trunc_ln510 == 1)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_3_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 75 'store' <Predicate = (!icmp_ln434 & trunc_ln510 == 0)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %branch8.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 76 'br' <Predicate = (!icmp_ln434 & trunc_ln510 == 0)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 77 'store' <Predicate = (!icmp_ln434 & trunc_ln510 == 3)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "br label %branch8.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 78 'br' <Predicate = (!icmp_ln434 & trunc_ln510 == 3)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br label %branch8"   --->   Operation 79 'br' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.87ns)   --->   "br label %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:441]   --->   Operation 80 'br' <Predicate = (icmp_ln434)> <Delay = 0.87>

State 5 <SV = 3> <Delay = 5.44>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%p_0119_0 = phi i63 [ %r_V_31, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ], [ %in_V_read, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader ]"   --->   Operation 81 'phi' 'p_0119_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%shift_0 = phi i32 [ %shift, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ], [ 0, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader ]"   --->   Operation 82 'phi' 'shift_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%i2_0 = phi i3 [ %i_2, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ], [ 0, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader ]"   --->   Operation 83 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.68ns)   --->   "%icmp_ln441 = icmp eq i3 %i2_0, -4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:441]   --->   Operation 84 'icmp' 'icmp_ln441' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2)"   --->   Operation 85 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.93ns)   --->   "%i_2 = add i3 %i2_0, 1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:441]   --->   Operation 86 'add' 'i_2' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.87ns)   --->   "br i1 %icmp_ln441, label %.loopexit_ifconv, label %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:441]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.87>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%c_3_load = load i32* %c_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 88 'load' 'c_3_load' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%c_3_1_load = load i32* %c_3_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 89 'load' 'c_3_1_load' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%c_3_2_load = load i32* %c_3_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 90 'load' 'c_3_2_load' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%c_3_3_load = load i32* %c_3_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 91 'load' 'c_3_3_load' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln442 = trunc i3 %i2_0 to i2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 92 'trunc' 'trunc_ln442' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.88ns)   --->   "%sh_assign = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %c_3_1_load, i32 %c_3_2_load, i32 %c_3_3_load, i32 %c_3_load, i2 %trunc_ln442)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 93 'mux' 'sh_assign' <Predicate = (!icmp_ln441)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.51ns)   --->   "%shift = add nsw i32 %sh_assign, %shift_0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 94 'add' 'shift' <Predicate = (!icmp_ln441)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sh_assign, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 95 'bitselect' 'isNeg' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.51ns)   --->   "%sub_ln1311 = sub nsw i32 0, %sh_assign" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 96 'sub' 'sub_ln1311' <Predicate = (!icmp_ln441)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.49ns)   --->   "%ush = select i1 %isNeg, i32 %sub_ln1311, i32 %sh_assign" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 97 'select' 'ush' <Predicate = (!icmp_ln441)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i32 %ush to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 98 'zext' 'zext_ln1287' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node r_V_31)   --->   "%r_V = ashr i63 %p_0119_0, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 99 'ashr' 'r_V' <Predicate = (!icmp_ln441)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node r_V_31)   --->   "%r_V_29 = shl i63 %p_0119_0, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 100 'shl' 'r_V_29' <Predicate = (!icmp_ln441)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (2.55ns) (out node of the LUT)   --->   "%r_V_31 = select i1 %isNeg, i63 %r_V, i63 %r_V_29" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 101 'select' 'r_V_31' <Predicate = (!icmp_ln441)> <Delay = 2.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.28ns)   --->   "%icmp_ln444 = icmp eq i32 %sh_assign, 16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 102 'icmp' 'icmp_ln444' <Predicate = (!icmp_ln441)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.87ns)   --->   "br i1 %icmp_ln444, label %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, label %.loopexit_ifconv" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 103 'br' <Predicate = (!icmp_ln441)> <Delay = 0.87>
ST_5 : Operation 104 [1/1] (1.42ns)   --->   "%icmp_ln1452 = icmp eq i63 %in_V_read, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 104 'icmp' 'icmp_ln1452' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 3.87>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node significand_V)   --->   "%p_Val2_43 = phi i63 [ %p_0119_0, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %r_V_31, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ]"   --->   Operation 105 'phi' 'p_Val2_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%shift_1 = phi i32 [ %shift_0, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %shift, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ]"   --->   Operation 106 'phi' 'shift_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.35ns)   --->   "%sub_ln452 = sub i12 1023, %prescale_read" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:452]   --->   Operation 107 'sub' 'sub_ln452' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln452 = sext i12 %sub_ln452 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:452]   --->   Operation 108 'sext' 'sext_ln452' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.51ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln452, %shift_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:452]   --->   Operation 109 'sub' 'newexp' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 110 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.47ns)   --->   "%or_ln453 = or i1 %tmp_7, %icmp_ln1452" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 111 'or' 'or_ln453' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%empty_50 = trunc i32 %newexp to i11" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:452]   --->   Operation 112 'trunc' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node significand_V)   --->   "%phitmp1 = call i52 @_ssdm_op_PartSelect.i52.i63.i32.i32(i63 %p_Val2_43, i32 10, i32 61)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 113 'partselect' 'phitmp1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.52ns) (out node of the LUT)   --->   "%significand_V = select i1 %or_ln453, i52 0, i52 %phitmp1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 114 'select' 'significand_V' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.49ns)   --->   "%out_exp_V = select i1 %or_ln453, i11 0, i11 %empty_50" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 115 'select' 'out_exp_V' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_31 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %significand_V)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:495->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466]   --->   Operation 116 'bitconcatenate' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln512 = bitcast i64 %p_Result_31 to double" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466]   --->   Operation 117 'bitcast' 'bitcast_ln512' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "ret double %bitcast_ln512" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467]   --->   Operation 118 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prescale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_bits_2_V        (alloca           ) [ 0011000]
out_bits_2_V_1      (alloca           ) [ 0011000]
out_bits_2_V_2      (alloca           ) [ 0011000]
prescale_read       (read             ) [ 0011111]
in_V_read           (read             ) [ 0011110]
br_ln423            (br               ) [ 0111000]
i_0                 (phi              ) [ 0011000]
out_bits_2_V_load   (load             ) [ 0011100]
out_bits_2_V_1_load (load             ) [ 0011100]
out_bits_2_V_2_load (load             ) [ 0011100]
icmp_ln423          (icmp             ) [ 0011000]
empty               (speclooptripcount) [ 0000000]
i                   (add              ) [ 0111000]
br_ln423            (br               ) [ 0000000]
shl_ln              (bitconcatenate   ) [ 0000000]
sub_ln424           (sub              ) [ 0000000]
sub_ln425           (sub              ) [ 0000000]
icmp_ln566          (icmp             ) [ 0000000]
tmp                 (partselect       ) [ 0000000]
sub_ln566           (sub              ) [ 0000000]
sub_ln566_1         (sub              ) [ 0000000]
sub_ln566_2         (sub              ) [ 0000000]
select_ln566        (select           ) [ 0000000]
select_ln566_1      (select           ) [ 0000000]
select_ln566_2      (select           ) [ 0000000]
sub_ln566_3         (sub              ) [ 0000000]
zext_ln566          (zext             ) [ 0000000]
zext_ln566_1        (zext             ) [ 0000000]
lshr_ln566          (lshr             ) [ 0000000]
lshr_ln566_1        (lshr             ) [ 0000000]
p_Result_s          (and              ) [ 0000000]
switch_ln425        (switch           ) [ 0011000]
br_ln425            (br               ) [ 0011000]
br_ln425            (br               ) [ 0011000]
trunc_ln169         (trunc            ) [ 0001000]
c_3                 (alloca           ) [ 0000110]
c_3_1               (alloca           ) [ 0000110]
c_3_2               (alloca           ) [ 0000110]
c_3_3               (alloca           ) [ 0000110]
trunc_ln566         (trunc            ) [ 0000000]
tmp_1               (bitconcatenate   ) [ 0000000]
p_Result_29         (partset          ) [ 0000100]
br_ln434            (br               ) [ 0011100]
p_Val2_s            (phi              ) [ 0001000]
tmp_3               (bitconcatenate   ) [ 0000000]
out_bits_0_V        (partset          ) [ 0000000]
switch_ln426        (switch           ) [ 0000000]
store_ln426         (store            ) [ 0000000]
br_ln426            (br               ) [ 0000000]
store_ln426         (store            ) [ 0000000]
br_ln426            (br               ) [ 0000000]
store_ln426         (store            ) [ 0000000]
br_ln426            (br               ) [ 0000000]
br_ln0              (br               ) [ 0111000]
i1_0                (phi              ) [ 0000100]
icmp_ln434          (icmp             ) [ 0000100]
empty_48            (speclooptripcount) [ 0000000]
i_1                 (add              ) [ 0010100]
br_ln434            (br               ) [ 0000000]
trunc_ln510         (trunc            ) [ 0000100]
p_Val2_38           (mux              ) [ 0000000]
p_Result_30         (partselect       ) [ 0000000]
c_0                 (cttz             ) [ 0000000]
switch_ln435        (switch           ) [ 0000000]
store_ln435         (store            ) [ 0000000]
br_ln435            (br               ) [ 0000000]
store_ln435         (store            ) [ 0000000]
br_ln435            (br               ) [ 0000000]
store_ln435         (store            ) [ 0000000]
br_ln435            (br               ) [ 0000000]
store_ln435         (store            ) [ 0000000]
br_ln435            (br               ) [ 0000000]
br_ln0              (br               ) [ 0010100]
br_ln441            (br               ) [ 0000110]
p_0119_0            (phi              ) [ 0000011]
shift_0             (phi              ) [ 0000011]
i2_0                (phi              ) [ 0000010]
icmp_ln441          (icmp             ) [ 0000010]
empty_49            (speclooptripcount) [ 0000000]
i_2                 (add              ) [ 0000110]
br_ln441            (br               ) [ 0000011]
c_3_load            (load             ) [ 0000000]
c_3_1_load          (load             ) [ 0000000]
c_3_2_load          (load             ) [ 0000000]
c_3_3_load          (load             ) [ 0000000]
trunc_ln442         (trunc            ) [ 0000000]
sh_assign           (mux              ) [ 0000000]
shift               (add              ) [ 0000111]
isNeg               (bitselect        ) [ 0000000]
sub_ln1311          (sub              ) [ 0000000]
ush                 (select           ) [ 0000000]
zext_ln1287         (zext             ) [ 0000000]
r_V                 (ashr             ) [ 0000000]
r_V_29              (shl              ) [ 0000000]
r_V_31              (select           ) [ 0000111]
icmp_ln444          (icmp             ) [ 0000010]
br_ln444            (br               ) [ 0000111]
icmp_ln1452         (icmp             ) [ 0000001]
p_Val2_43           (phi              ) [ 0000001]
shift_1             (phi              ) [ 0000001]
sub_ln452           (sub              ) [ 0000000]
sext_ln452          (sext             ) [ 0000000]
newexp              (sub              ) [ 0000000]
tmp_7               (bitselect        ) [ 0000000]
or_ln453            (or               ) [ 0000000]
empty_50            (trunc            ) [ 0000000]
phitmp1             (partselect       ) [ 0000000]
significand_V       (select           ) [ 0000000]
out_exp_V           (select           ) [ 0000000]
p_Result_31         (bitconcatenate   ) [ 0000000]
bitcast_ln512       (bitcast          ) [ 0000000]
ret_ln467           (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prescale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prescale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i63"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="out_bits_2_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_2_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="out_bits_2_V_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_2_V_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="out_bits_2_V_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_2_V_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="c_3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="c_3_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="c_3_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_2/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="c_3_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_3/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="prescale_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="0" index="1" bw="12" slack="0"/>
<pin id="125" dir="1" index="2" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prescale_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="in_V_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="63" slack="0"/>
<pin id="130" dir="0" index="1" bw="63" slack="0"/>
<pin id="131" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_0_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="1"/>
<pin id="136" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_0_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="2" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="p_Val2_s_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_Val2_s_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="32" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="4" bw="32" slack="1"/>
<pin id="155" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i1_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="1"/>
<pin id="159" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="i1_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="168" class="1005" name="p_0119_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="63" slack="1"/>
<pin id="170" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="p_0119_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_0119_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="63" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="63" slack="3"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0119_0/5 "/>
</bind>
</comp>

<comp id="178" class="1005" name="shift_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="shift_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_0/5 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i2_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="1"/>
<pin id="192" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="i2_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/5 "/>
</bind>
</comp>

<comp id="201" class="1005" name="p_Val2_43_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="63" slack="2147483647"/>
<pin id="203" dir="1" index="1" bw="63" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_43 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Val2_43_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="63" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="63" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_43/6 "/>
</bind>
</comp>

<comp id="211" class="1005" name="shift_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="213" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="shift_1 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="shift_1_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="32" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_1/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="out_bits_2_V_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_2_V_load/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="out_bits_2_V_1_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_2_V_1_load/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="out_bits_2_V_2_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_2_V_2_load/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln423_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln423/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="shl_ln_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="2" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sub_ln424_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="0" index="1" bw="6" slack="0"/>
<pin id="253" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln424/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sub_ln425_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln425/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln566_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln566/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="63" slack="0"/>
<pin id="270" dir="0" index="1" bw="63" slack="1"/>
<pin id="271" dir="0" index="2" bw="7" slack="0"/>
<pin id="272" dir="0" index="3" bw="1" slack="0"/>
<pin id="273" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sub_ln566_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="6" slack="0"/>
<pin id="280" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln566/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sub_ln566_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="0" index="1" bw="6" slack="0"/>
<pin id="286" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln566_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sub_ln566_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="0"/>
<pin id="292" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln566_2/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln566_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="6" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln566/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln566_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="63" slack="0"/>
<pin id="306" dir="0" index="2" bw="63" slack="1"/>
<pin id="307" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln566_1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln566_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="6" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln566_2/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sub_ln566_3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="0" index="1" bw="6" slack="0"/>
<pin id="321" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln566_3/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln566_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="0"/>
<pin id="326" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln566/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln566_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln566_1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="lshr_ln566_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="63" slack="0"/>
<pin id="334" dir="0" index="1" bw="6" slack="0"/>
<pin id="335" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln566/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="lshr_ln566_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="6" slack="0"/>
<pin id="341" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln566_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_Result_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="63" slack="0"/>
<pin id="346" dir="0" index="1" bw="63" slack="0"/>
<pin id="347" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln169_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="63" slack="0"/>
<pin id="352" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln169/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln566_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="63" slack="1"/>
<pin id="356" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln566/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="0" index="1" bw="15" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_Result_29_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="16" slack="0"/>
<pin id="369" dir="0" index="3" bw="6" slack="0"/>
<pin id="370" dir="0" index="4" bw="6" slack="0"/>
<pin id="371" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_29/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="17" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="1"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="out_bits_0_V_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="17" slack="0"/>
<pin id="388" dir="0" index="3" bw="5" slack="0"/>
<pin id="389" dir="0" index="4" bw="6" slack="0"/>
<pin id="390" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="out_bits_0_V/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln426_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="2"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln426/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln426_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="2"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln426/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln426_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="2"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln426/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln434_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="0"/>
<pin id="413" dir="0" index="1" bw="3" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln434/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="i_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="trunc_ln510_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln510/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_Val2_38_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="1"/>
<pin id="430" dir="0" index="2" bw="32" slack="1"/>
<pin id="431" dir="0" index="3" bw="32" slack="1"/>
<pin id="432" dir="0" index="4" bw="32" slack="1"/>
<pin id="433" dir="0" index="5" bw="2" slack="0"/>
<pin id="434" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_38/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_Result_30_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="6" slack="0"/>
<pin id="441" dir="0" index="3" bw="1" slack="0"/>
<pin id="442" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_30/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="c_0_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln435_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="1"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln435/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln435_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="1"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln435/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln435_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="1"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln435/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln435_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="1"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln435/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln441_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="0"/>
<pin id="477" dir="0" index="1" bw="3" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln441/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="i_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="3" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="c_3_load_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="2"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_load/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="c_3_1_load_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="2"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_1_load/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="c_3_2_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="2"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_2_load/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="c_3_3_load_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="2"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_3_load/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln442_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln442/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sh_assign_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="0" index="2" bw="32" slack="0"/>
<pin id="507" dir="0" index="3" bw="32" slack="0"/>
<pin id="508" dir="0" index="4" bw="32" slack="0"/>
<pin id="509" dir="0" index="5" bw="2" slack="0"/>
<pin id="510" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="sh_assign/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="shift_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="isNeg_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="0" index="2" bw="6" slack="0"/>
<pin id="527" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sub_ln1311_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="ush_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="32" slack="0"/>
<pin id="541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln1287_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="r_V_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="63" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="r_V_29_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="63" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_29/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="r_V_31_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="63" slack="0"/>
<pin id="564" dir="0" index="2" bw="63" slack="0"/>
<pin id="565" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_31/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln444_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="6" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_ln1452_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="63" slack="3"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1452/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sub_ln452_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="11" slack="0"/>
<pin id="582" dir="0" index="1" bw="12" slack="4"/>
<pin id="583" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln452/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sext_ln452_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="12" slack="0"/>
<pin id="587" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln452/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="newexp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="12" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_7_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="0" index="2" bw="6" slack="0"/>
<pin id="599" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="603" class="1004" name="or_ln453_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="1"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln453/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="empty_50_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_50/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="phitmp1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="52" slack="0"/>
<pin id="614" dir="0" index="1" bw="63" slack="0"/>
<pin id="615" dir="0" index="2" bw="5" slack="0"/>
<pin id="616" dir="0" index="3" bw="7" slack="0"/>
<pin id="617" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp1/6 "/>
</bind>
</comp>

<comp id="622" class="1004" name="significand_V_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="0" index="2" bw="52" slack="0"/>
<pin id="626" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="significand_V/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="out_exp_V_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="0" index="2" bw="11" slack="0"/>
<pin id="634" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_exp_V/6 "/>
</bind>
</comp>

<comp id="638" class="1004" name="p_Result_31_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="0" index="2" bw="11" slack="0"/>
<pin id="642" dir="0" index="3" bw="52" slack="0"/>
<pin id="643" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_31/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="bitcast_ln512_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln512/6 "/>
</bind>
</comp>

<comp id="652" class="1005" name="out_bits_2_V_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V "/>
</bind>
</comp>

<comp id="658" class="1005" name="out_bits_2_V_1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="out_bits_2_V_2_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_2 "/>
</bind>
</comp>

<comp id="670" class="1005" name="prescale_read_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="12" slack="4"/>
<pin id="672" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="prescale_read "/>
</bind>
</comp>

<comp id="675" class="1005" name="in_V_read_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="63" slack="1"/>
<pin id="677" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="in_V_read "/>
</bind>
</comp>

<comp id="684" class="1005" name="out_bits_2_V_load_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_load "/>
</bind>
</comp>

<comp id="690" class="1005" name="out_bits_2_V_1_load_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_1_load "/>
</bind>
</comp>

<comp id="696" class="1005" name="out_bits_2_V_2_load_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_2_load "/>
</bind>
</comp>

<comp id="705" class="1005" name="i_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="2" slack="0"/>
<pin id="707" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="710" class="1005" name="trunc_ln169_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="1"/>
<pin id="712" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln169 "/>
</bind>
</comp>

<comp id="715" class="1005" name="c_3_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="721" class="1005" name="c_3_1_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_1 "/>
</bind>
</comp>

<comp id="727" class="1005" name="c_3_2_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_2 "/>
</bind>
</comp>

<comp id="733" class="1005" name="c_3_3_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_3 "/>
</bind>
</comp>

<comp id="739" class="1005" name="p_Result_29_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_29 "/>
</bind>
</comp>

<comp id="747" class="1005" name="i_1_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="3" slack="0"/>
<pin id="749" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="758" class="1005" name="i_2_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="3" slack="0"/>
<pin id="760" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="763" class="1005" name="shift_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="0"/>
<pin id="765" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shift "/>
</bind>
</comp>

<comp id="769" class="1005" name="r_V_31_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="63" slack="0"/>
<pin id="771" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="r_V_31 "/>
</bind>
</comp>

<comp id="778" class="1005" name="icmp_ln1452_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1452 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="177"><net_src comp="171" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="210"><net_src comp="168" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="220"><net_src comp="178" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="234"><net_src comp="138" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="138" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="138" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="242" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="242" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="250" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="281"><net_src comp="256" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="250" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="24" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="256" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="250" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="256" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="262" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="277" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="289" pin="2"/><net_sink comp="295" pin=2"/></net>

<net id="308"><net_src comp="262" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="268" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="262" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="283" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="256" pin="2"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="295" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="310" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="318" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="303" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="324" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="34" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="328" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="332" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="354" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="38" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="372"><net_src comp="40" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="357" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="375"><net_src comp="44" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="365" pin=4"/></net>

<net id="382"><net_src comp="48" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="38" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="391"><net_src comp="50" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="149" pin="6"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="377" pin="3"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="395"><net_src comp="46" pin="0"/><net_sink comp="384" pin=4"/></net>

<net id="400"><net_src comp="384" pin="5"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="384" pin="5"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="384" pin="5"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="161" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="56" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="161" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="60" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="161" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="435"><net_src comp="62" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="423" pin="1"/><net_sink comp="427" pin=5"/></net>

<net id="443"><net_src comp="64" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="427" pin="6"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="46" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="32" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="452"><net_src comp="66" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="437" pin="4"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="38" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="459"><net_src comp="447" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="447" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="447" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="447" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="194" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="56" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="194" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="60" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="502"><net_src comp="194" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="511"><net_src comp="62" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="490" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="493" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="496" pin="1"/><net_sink comp="503" pin=3"/></net>

<net id="515"><net_src comp="487" pin="1"/><net_sink comp="503" pin=4"/></net>

<net id="516"><net_src comp="499" pin="1"/><net_sink comp="503" pin=5"/></net>

<net id="521"><net_src comp="503" pin="6"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="182" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="74" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="503" pin="6"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="46" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="32" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="503" pin="6"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="523" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="531" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="503" pin="6"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="537" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="171" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="545" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="171" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="545" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="523" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="549" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="555" pin="2"/><net_sink comp="561" pin=2"/></net>

<net id="573"><net_src comp="503" pin="6"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="44" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="76" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="78" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="585" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="214" pin="4"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="74" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="589" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="46" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="607"><net_src comp="595" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="589" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="618"><net_src comp="80" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="204" pin="4"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="82" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="84" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="627"><net_src comp="603" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="86" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="612" pin="4"/><net_sink comp="622" pin=2"/></net>

<net id="635"><net_src comp="603" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="88" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="608" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="644"><net_src comp="90" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="92" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="630" pin="3"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="622" pin="3"/><net_sink comp="638" pin=3"/></net>

<net id="651"><net_src comp="638" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="94" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="661"><net_src comp="98" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="667"><net_src comp="102" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="673"><net_src comp="122" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="678"><net_src comp="128" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="683"><net_src comp="675" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="687"><net_src comp="221" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="693"><net_src comp="224" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="699"><net_src comp="227" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="427" pin=3"/></net>

<net id="708"><net_src comp="236" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="713"><net_src comp="350" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="718"><net_src comp="106" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="724"><net_src comp="110" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="730"><net_src comp="114" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="736"><net_src comp="118" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="742"><net_src comp="365" pin="5"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="427" pin=4"/></net>

<net id="750"><net_src comp="417" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="761"><net_src comp="481" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="766"><net_src comp="517" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="772"><net_src comp="561" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="781"><net_src comp="575" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="603" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: scaled_fixed2ieee : in_V | {1 }
	Port: scaled_fixed2ieee : prescale | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln423 : 1
		i : 1
		br_ln423 : 2
		shl_ln : 1
		sub_ln424 : 2
		sub_ln425 : 2
		icmp_ln566 : 3
		sub_ln566 : 3
		sub_ln566_1 : 3
		sub_ln566_2 : 3
		select_ln566 : 4
		select_ln566_1 : 4
		select_ln566_2 : 4
		sub_ln566_3 : 5
		zext_ln566 : 5
		zext_ln566_1 : 6
		lshr_ln566 : 6
		lshr_ln566_1 : 7
		p_Result_s : 8
		switch_ln425 : 1
		trunc_ln169 : 8
		tmp_1 : 1
		p_Result_29 : 2
	State 3
		out_bits_0_V : 1
		store_ln426 : 2
		store_ln426 : 2
		store_ln426 : 2
	State 4
		icmp_ln434 : 1
		i_1 : 1
		br_ln434 : 2
		trunc_ln510 : 1
		p_Val2_38 : 2
		p_Result_30 : 3
		c_0 : 4
		switch_ln435 : 2
		store_ln435 : 5
		store_ln435 : 5
		store_ln435 : 5
		store_ln435 : 5
	State 5
		icmp_ln441 : 1
		i_2 : 1
		br_ln441 : 2
		trunc_ln442 : 1
		sh_assign : 2
		shift : 3
		isNeg : 3
		sub_ln1311 : 3
		ush : 4
		zext_ln1287 : 5
		r_V : 6
		r_V_29 : 6
		r_V_31 : 7
		icmp_ln444 : 3
		br_ln444 : 4
	State 6
		sext_ln452 : 1
		newexp : 2
		tmp_7 : 3
		or_ln453 : 4
		empty_50 : 3
		phitmp1 : 1
		significand_V : 4
		out_exp_V : 4
		p_Result_31 : 5
		bitcast_ln512 : 6
		ret_ln467 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |    select_ln566_fu_295    |    0    |    6    |
|          |   select_ln566_1_fu_303   |    0    |    63   |
|          |   select_ln566_2_fu_310   |    0    |    6    |
|  select  |         ush_fu_537        |    0    |    32   |
|          |       r_V_31_fu_561       |    0    |    63   |
|          |    significand_V_fu_622   |    0    |    52   |
|          |      out_exp_V_fu_630     |    0    |    11   |
|----------|---------------------------|---------|---------|
|   lshr   |     lshr_ln566_fu_332     |    0    |   180   |
|          |    lshr_ln566_1_fu_338    |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |      sub_ln424_fu_250     |    0    |    15   |
|          |      sub_ln425_fu_256     |    0    |    15   |
|          |      sub_ln566_fu_277     |    0    |    15   |
|          |     sub_ln566_1_fu_283    |    0    |    15   |
|    sub   |     sub_ln566_2_fu_289    |    0    |    15   |
|          |     sub_ln566_3_fu_318    |    0    |    15   |
|          |     sub_ln1311_fu_531     |    0    |    39   |
|          |      sub_ln452_fu_580     |    0    |    19   |
|          |       newexp_fu_589       |    0    |    39   |
|----------|---------------------------|---------|---------|
|   ashr   |         r_V_fu_549        |    0    |   180   |
|----------|---------------------------|---------|---------|
|    shl   |       r_V_29_fu_555       |    0    |   180   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln423_fu_230     |    0    |    8    |
|          |     icmp_ln566_fu_262     |    0    |    11   |
|   icmp   |     icmp_ln434_fu_411     |    0    |    9    |
|          |     icmp_ln441_fu_475     |    0    |    9    |
|          |     icmp_ln444_fu_569     |    0    |    18   |
|          |     icmp_ln1452_fu_575    |    0    |    29   |
|----------|---------------------------|---------|---------|
|   cttz   |         c_0_fu_447        |    40   |    36   |
|----------|---------------------------|---------|---------|
|          |          i_fu_236         |    0    |    10   |
|    add   |         i_1_fu_417        |    0    |    12   |
|          |         i_2_fu_481        |    0    |    12   |
|          |        shift_fu_517       |    0    |    39   |
|----------|---------------------------|---------|---------|
|    and   |     p_Result_s_fu_344     |    0    |    63   |
|----------|---------------------------|---------|---------|
|    mux   |      p_Val2_38_fu_427     |    0    |    17   |
|          |      sh_assign_fu_503     |    0    |    17   |
|----------|---------------------------|---------|---------|
|    or    |      or_ln453_fu_603      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | prescale_read_read_fu_122 |    0    |    0    |
|          |   in_V_read_read_fu_128   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       shl_ln_fu_242       |    0    |    0    |
|bitconcatenate|        tmp_1_fu_357       |    0    |    0    |
|          |        tmp_3_fu_377       |    0    |    0    |
|          |     p_Result_31_fu_638    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_268        |    0    |    0    |
|partselect|     p_Result_30_fu_437    |    0    |    0    |
|          |       phitmp1_fu_612      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln566_fu_324     |    0    |    0    |
|   zext   |    zext_ln566_1_fu_328    |    0    |    0    |
|          |     zext_ln1287_fu_545    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln169_fu_350    |    0    |    0    |
|          |     trunc_ln566_fu_354    |    0    |    0    |
|   trunc  |     trunc_ln510_fu_423    |    0    |    0    |
|          |     trunc_ln442_fu_499    |    0    |    0    |
|          |      empty_50_fu_608      |    0    |    0    |
|----------|---------------------------|---------|---------|
|  partset |     p_Result_29_fu_365    |    0    |    0    |
|          |    out_bits_0_V_fu_384    |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|        isNeg_fu_523       |    0    |    0    |
|          |        tmp_7_fu_595       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |     sext_ln452_fu_585     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    40   |   1265  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       c_3_1_reg_721       |   32   |
|       c_3_2_reg_727       |   32   |
|       c_3_3_reg_733       |   32   |
|        c_3_reg_715        |   32   |
|        i1_0_reg_157       |    3   |
|        i2_0_reg_190       |    3   |
|        i_0_reg_134        |    2   |
|        i_1_reg_747        |    3   |
|        i_2_reg_758        |    3   |
|         i_reg_705         |    2   |
|    icmp_ln1452_reg_778    |    1   |
|     in_V_read_reg_675     |   63   |
|out_bits_2_V_1_load_reg_690|   32   |
|   out_bits_2_V_1_reg_658  |   32   |
|out_bits_2_V_2_load_reg_696|   32   |
|   out_bits_2_V_2_reg_664  |   32   |
| out_bits_2_V_load_reg_684 |   32   |
|    out_bits_2_V_reg_652   |   32   |
|      p_0119_0_reg_168     |   63   |
|    p_Result_29_reg_739    |   32   |
|     p_Val2_43_reg_201     |   63   |
|      p_Val2_s_reg_146     |   32   |
|   prescale_read_reg_670   |   12   |
|       r_V_31_reg_769      |   63   |
|      shift_0_reg_178      |   32   |
|      shift_1_reg_211      |   32   |
|       shift_reg_763       |   32   |
|    trunc_ln169_reg_710    |   16   |
+---------------------------+--------+
|           Total           |   777  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
|   i_0_reg_134   |  p0  |   2  |   2  |    4   ||    9    |
| shift_0_reg_178 |  p0  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   68   ||  1.744  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   40   |  1265  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   777  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   817  |  1283  |
+-----------+--------+--------+--------+
