// This is a counter that counts from 1 to 12
module counter( 
input clk,
input reset,
output reg [3:0] q
);  // 4-bit counter

always @(posedge clk) begin
	if (reset) begin
		q <= 0;
	end else begin
		q <= q + 1;
	end
end

endmodule