{"Source Block": ["hdl/library/axi_ad7175/axi_ad7175.v@150:160@HdlIdDef", "\n  // internal registers\n\n  reg     [31:0]  up_rdata = 'd0;\n  reg             up_rack = 'd0;\n  reg             up_wack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_rstn;\n"], "Clone Blocks": [["hdl/library/axi_ad9234/axi_ad9234.v@135:145", "  reg             up_rack = 'd0;\n  reg             up_wack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_rstn;\n  wire            up_clk;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@138:148", "\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg             up_rack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_clk;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@256:266", "  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n\n  // internal clocks and resets\n\n  wire            rst;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            delay_rst;\n\n  // internal signals\n"], ["hdl/library/axi_ad7175/axi_ad7175.v@149:159", "  input           s_axi_rready;\n\n  // internal registers\n\n  reg     [31:0]  up_rdata = 'd0;\n  reg             up_rack = 'd0;\n  reg             up_wack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n"], ["hdl/library/axi_ad9250/axi_ad9250.v@135:145", "  reg             up_rack = 'd0;\n  reg             up_wack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_rstn;\n  wire            up_clk;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9652/axi_ad9652.v@156:166", "  reg             up_rack = 'd0;\n  reg             up_wack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_rstn;\n  wire            up_clk;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9671/axi_ad9671.v@144:154", "  reg                                   up_rack = 'd0;\n  reg                                   up_wack = 'd0;\n\n  // internal clocks & resets\n\n  wire                                  adc_rst;\n  wire                                  up_rstn;\n  wire                                  up_clk;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@132:142", "  reg             up_rack = 'd0;\n  reg             up_wack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_rstn;\n  wire            up_clk;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9680/axi_ad9680.v@135:145", "  reg             up_rack = 'd0;\n  reg             up_wack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_rstn;\n  wire            up_clk;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@128:138", "\n  // internal registers\n\n  reg     [ 31:0] up_rdata = 'd0;\n  reg             up_rack = 'd0;\n  reg             up_wack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_rstn;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@146:156", "  reg             up_wack = 'd0;\n  reg             up_rack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_rstn;\n  wire            up_clk;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9643/axi_ad9643.v@156:166", "  reg             up_rack = 'd0;\n  reg             up_wack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_rstn;\n  wire            up_clk;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@127:137", "  input           s_axi_rready;\n\n  // internal registers\n\n  reg     [ 31:0] up_rdata = 'd0;\n  reg             up_rack = 'd0;\n  reg             up_wack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@252:262", "\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n\n  // internal clocks and resets\n\n  wire            rst;\n  wire            up_clk;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@137:147", "  input           s_axi_rready;\n\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg             up_rack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@142:152", "  reg     [31:0]  up_rdata = 'd0;\n  reg             up_rack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_clk;\n  wire            up_rstn;\n\n  // internal signals\n\n"]], "Diff Content": {"Delete": [], "Add": [[155, "  wire\t\t\t  adc_valid_s;\n"], [155, "  reg\t\t\t  adc_valid_d1;\n"]]}}