module top(input logic clk, 
				output logic vgaclk, // 25.175 MHz VGA clock
			  output logic hsync, vsync,
			  output logic sync_b, blank_b, // To monitor 
			  output logic [7:0] r, g, b );
			  
	vga vga_module(clk, vgaclk, hsync, vsync, sync_b, blank_b, r, g, b);
	procesador cpu();

endmodule