package compressacc

import chisel3._
import chisel3.util._
import chisel3.{Printable, VecInit}
import freechips.rocketchip.tile._
import org.chipsalliance.cde.config._
import freechips.rocketchip.diplomacy._
import freechips.rocketchip.rocket.{TLBConfig}
import freechips.rocketchip.util.DecoupledHelper
import freechips.rocketchip.rocket.constants.MemoryOpConstants
import freechips.rocketchip.tilelink._
import chisel3.dontTouch

class ZstdPredefinedDT(implicit p: Parameters) extends Module{
  val io = IO(new Bundle{
    val ll_state = Input(UInt(7.W))
    val ll_entry = Output(UInt(64.W))
    val ml_state = Input(UInt(7.W))
    val ml_entry = Output(UInt(64.W))
    val off_state = Input(UInt(7.W))
    val off_entry = Output(UInt(64.W))
  })
// Memories (ROM)
val llDefaultDT = VecInit(
"h0000000601010001".U(64.W), 
"h0000000004000000".U(64.W), "h0000000004000010".U(64.W), "h0000000105000020".U(64.W), "h0000000305000000".U(64.W), 
"h0000000405000000".U(64.W), "h0000000605000000".U(64.W), "h0000000705000000".U(64.W), "h0000000905000000".U(64.W), 
"h0000000a05000000".U(64.W), "h0000000c05000000".U(64.W), "h0000000e06000000".U(64.W), "h0000001005010000".U(64.W), 
"h0000001405010000".U(64.W), "h0000001605010000".U(64.W), "h0000001c05020000".U(64.W), "h0000002005030000".U(64.W), 
"h0000003005040000".U(64.W), "h0000004005060020".U(64.W), "h0000008005070000".U(64.W), "h0000010006080000".U(64.W), 
"h00000400060a0000".U(64.W), "h00001000060c0000".U(64.W), "h0000000004000020".U(64.W), "h0000000104000000".U(64.W), 
"h0000000205000000".U(64.W), "h0000000405000020".U(64.W), "h0000000505000000".U(64.W), "h0000000705000020".U(64.W), 
"h0000000805000000".U(64.W), "h0000000a05000020".U(64.W), "h0000000b05000000".U(64.W), "h0000000d06000000".U(64.W), 
"h0000001005010020".U(64.W), "h0000001205010000".U(64.W), "h0000001605010020".U(64.W), "h0000001805020000".U(64.W), 
"h0000002005030020".U(64.W), "h0000002805030000".U(64.W), "h0000004004060000".U(64.W), "h0000004004060010".U(64.W), 
"h0000008005070020".U(64.W), "h0000020006090000".U(64.W), "h00000800060b0000".U(64.W), "h0000000004000030".U(64.W), 
"h0000000104000010".U(64.W), "h0000000205000020".U(64.W), "h0000000305000020".U(64.W), "h0000000505000020".U(64.W), 
"h0000000605000020".U(64.W), "h0000000805000020".U(64.W), "h0000000905000020".U(64.W), "h0000000b05000020".U(64.W), 
"h0000000c05000020".U(64.W), "h0000000f06000000".U(64.W), "h0000001205010020".U(64.W), "h0000001405010020".U(64.W), 
"h0000001805020020".U(64.W), "h0000001c05020020".U(64.W), "h0000002805030020".U(64.W), "h0000003005040020".U(64.W), 
"h0001000006100000".U(64.W), "h00008000060f0000".U(64.W), "h00004000060e0000".U(64.W), "h00002000060d0000".U(64.W)
)
val mlDefaultDT = VecInit(
"h0000000601010001".U(64.W), 
"h0000000306000000".U(64.W), "h0000000404000000".U(64.W), "h0000000505000020".U(64.W), "h0000000605000000".U(64.W), 
"h0000000805000000".U(64.W), "h0000000905000000".U(64.W), "h0000000b05000000".U(64.W), "h0000000d06000000".U(64.W), 
"h0000001006000000".U(64.W), "h0000001306000000".U(64.W), "h0000001606000000".U(64.W), "h0000001906000000".U(64.W), 
"h0000001c06000000".U(64.W), "h0000001f06000000".U(64.W), "h0000002206000000".U(64.W), "h0000002506010000".U(64.W), 
"h0000002906010000".U(64.W), "h0000002f06020000".U(64.W), "h0000003b06030000".U(64.W), "h0000005306040000".U(64.W), 
"h0000008306070000".U(64.W), "h0000020306090000".U(64.W), "h0000000404000010".U(64.W), "h0000000504000000".U(64.W), 
"h0000000605000020".U(64.W), "h0000000705000000".U(64.W), "h0000000905000020".U(64.W), "h0000000a05000000".U(64.W), 
"h0000000c06000000".U(64.W), "h0000000f06000000".U(64.W), "h0000001206000000".U(64.W), "h0000001506000000".U(64.W), 
"h0000001806000000".U(64.W), "h0000001b06000000".U(64.W), "h0000001e06000000".U(64.W), "h0000002106000000".U(64.W), 
"h0000002306010000".U(64.W), "h0000002706010000".U(64.W), "h0000002b06020000".U(64.W), "h0000003306030000".U(64.W), 
"h0000004306040000".U(64.W), "h0000006306050000".U(64.W), "h0000010306080000".U(64.W), "h0000000404000020".U(64.W), 
"h0000000404000030".U(64.W), "h0000000504000010".U(64.W), "h0000000705000020".U(64.W), "h0000000805000020".U(64.W), 
"h0000000a05000020".U(64.W), "h0000000b05000020".U(64.W), "h0000000e06000000".U(64.W), "h0000001106000000".U(64.W), 
"h0000001406000000".U(64.W), "h0000001706000000".U(64.W), "h0000001a06000000".U(64.W), "h0000001d06000000".U(64.W), 
"h0000002006000000".U(64.W), "h0001000306100000".U(64.W), "h00008003060f0000".U(64.W), "h00004003060e0000".U(64.W), 
"h00002003060d0000".U(64.W), "h00001003060c0000".U(64.W), "h00000803060b0000".U(64.W), "h00000403060a0000".U(64.W)
)
val offDefaultDT = VecInit(
"h0000000501010001".U(64.W), 
"h0000000005000000".U(64.W), "h0000003d04060000".U(64.W), "h000001fd05090000".U(64.W), "h00007ffd050f0000".U(64.W), 
"h001ffffd05150000".U(64.W), "h0000000505030000".U(64.W), "h0000007d04070000".U(64.W), "h00000ffd050c0000".U(64.W), 
"h0003fffd05120000".U(64.W), "h007ffffd05170000".U(64.W), "h0000001d05050000".U(64.W), "h000000fd04080000".U(64.W), 
"h00003ffd050e0000".U(64.W), "h000ffffd05140000".U(64.W), "h0000000105020000".U(64.W), "h0000007d04070010".U(64.W), 
"h000007fd050b0000".U(64.W), "h0001fffd05110000".U(64.W), "h003ffffd05160000".U(64.W), "h0000000d05040000".U(64.W), 
"h000000fd04080010".U(64.W), "h00001ffd050d0000".U(64.W), "h0007fffd05130000".U(64.W), "h0000000105010000".U(64.W), 
"h0000003d04060010".U(64.W), "h000003fd050a0000".U(64.W), "h0000fffd05100000".U(64.W), "h0ffffffd051c0000".U(64.W), 
"h07fffffd051b0000".U(64.W), "h03fffffd051a0000".U(64.W), "h01fffffd05190000".U(64.W), "h00fffffd05180000".U(64.W)
)
io.ll_entry := llDefaultDT(io.ll_state)
io.ml_entry := mlDefaultDT(io.ml_state)
io.off_entry := offDefaultDT(io.off_state)

}