INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sirge/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [C:/Users/Sirge/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sirge/subtractor/subtractor.srcs/sim_1/new/sub_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sirge/subtractor/subtractor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
