<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng\impl\gwsynthesis\gng.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng\src\gng.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng\src\tang_nano_9k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 11 17:36:47 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5124</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5065</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_i </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>27.000(MHz)</td>
<td>37.216(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.167</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_27_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.470</td>
</tr>
<tr>
<td>2</td>
<td>10.317</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_29_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.320</td>
</tr>
<tr>
<td>3</td>
<td>10.373</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_2_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.264</td>
</tr>
<tr>
<td>4</td>
<td>10.551</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_24_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.086</td>
</tr>
<tr>
<td>5</td>
<td>10.580</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_31_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.057</td>
</tr>
<tr>
<td>6</td>
<td>10.587</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_19_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.050</td>
</tr>
<tr>
<td>7</td>
<td>10.603</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_18_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.034</td>
</tr>
<tr>
<td>8</td>
<td>10.605</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_20_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.032</td>
</tr>
<tr>
<td>9</td>
<td>10.605</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_21_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.032</td>
</tr>
<tr>
<td>10</td>
<td>10.605</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_25_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.032</td>
</tr>
<tr>
<td>11</td>
<td>10.609</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_15_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.028</td>
</tr>
<tr>
<td>12</td>
<td>10.810</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_30_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.827</td>
</tr>
<tr>
<td>13</td>
<td>11.055</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_14_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.582</td>
</tr>
<tr>
<td>14</td>
<td>11.074</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_26_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.563</td>
</tr>
<tr>
<td>15</td>
<td>11.263</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_28_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.374</td>
</tr>
<tr>
<td>16</td>
<td>11.556</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_6_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.081</td>
</tr>
<tr>
<td>17</td>
<td>11.574</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_16_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.063</td>
</tr>
<tr>
<td>18</td>
<td>11.574</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_17_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.063</td>
</tr>
<tr>
<td>19</td>
<td>11.574</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_22_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.063</td>
</tr>
<tr>
<td>20</td>
<td>11.574</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_23_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.063</td>
</tr>
<tr>
<td>21</td>
<td>11.731</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_4_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.906</td>
</tr>
<tr>
<td>22</td>
<td>11.753</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_0_s1/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.241</td>
</tr>
<tr>
<td>23</td>
<td>11.753</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_1_s1/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.241</td>
</tr>
<tr>
<td>24</td>
<td>12.216</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_5_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.421</td>
</tr>
<tr>
<td>25</td>
<td>12.223</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_1_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.414</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_fifo_inst/r_pnt_0_s5/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_fifo_inst/r_pnt_0_s5/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_4_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_0_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_0_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_16_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_16_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_28_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_28_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_32_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_32_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_40_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_40_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_56_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_56_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_59_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_59_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/Q</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_2_s1/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_2_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_24_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_24_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_13_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_13_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_7_s4/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_7_s4/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_7_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_7_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_9_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_9_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>2</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>3</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>4</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>5</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>6</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>7</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>8</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>9</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>10</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>11</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>12</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>13</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>14</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>15</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>16</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>17</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>18</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>19</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>20</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>21</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>22</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>23</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>24</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
<tr>
<td>25</td>
<td>33.111</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.883</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/PRESET</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>2</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>3</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>4</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>5</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>6</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>7</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>8</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>9</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>10</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>11</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>12</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>13</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>14</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>15</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>16</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>17</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>18</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>19</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>20</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>21</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>22</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>23</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>24</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>25</td>
<td>2.167</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/state_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/state_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/se_s2</td>
</tr>
<tr>
<td>4</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/cycle_count_19_s1</td>
</tr>
<tr>
<td>5</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/cycle_count_3_s1</td>
</tr>
<tr>
<td>6</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_27_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.178</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s4/I1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s4/F</td>
</tr>
<tr>
<td>26.665</td>
<td>6.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_27_s14/I2</td>
</tr>
<tr>
<td>27.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_27_s14/F</td>
</tr>
<tr>
<td>27.770</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_27_s10/I2</td>
</tr>
<tr>
<td>28.802</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_27_s10/F</td>
</tr>
<tr>
<td>28.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_27_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_27_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_27_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.454, 28.160%; route: 15.556, 58.768%; tC2Q: 3.460, 13.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_29_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>27.620</td>
<td>6.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_29_s10/I0</td>
</tr>
<tr>
<td>28.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_29_s10/F</td>
</tr>
<tr>
<td>28.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_29_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_29_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_29_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.632, 25.197%; route: 16.228, 61.657%; tC2Q: 3.460, 13.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>27.774</td>
<td>6.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_2_s10/I0</td>
</tr>
<tr>
<td>28.596</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_2_s10/F</td>
</tr>
<tr>
<td>28.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_2_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.422, 24.452%; route: 16.382, 62.375%; tC2Q: 3.460, 13.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_24_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>27.596</td>
<td>6.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_24_s10/I0</td>
</tr>
<tr>
<td>28.418</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_24_s10/F</td>
</tr>
<tr>
<td>28.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_24_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_24_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_24_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.422, 24.618%; route: 16.204, 62.118%; tC2Q: 3.460, 13.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_31_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>27.290</td>
<td>6.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s11/I0</td>
</tr>
<tr>
<td>28.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s11/F</td>
</tr>
<tr>
<td>28.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_31_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_31_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_31_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.699, 25.709%; route: 15.898, 61.012%; tC2Q: 3.460, 13.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_19_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>27.756</td>
<td>6.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_19_s10/I0</td>
</tr>
<tr>
<td>28.382</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_19_s10/F</td>
</tr>
<tr>
<td>28.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_19_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_19_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_19_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.226, 23.900%; route: 16.364, 62.818%; tC2Q: 3.460, 13.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_18_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>27.267</td>
<td>6.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_18_s10/I0</td>
</tr>
<tr>
<td>28.366</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_18_s10/F</td>
</tr>
<tr>
<td>28.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_18_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_18_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_18_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.699, 25.732%; route: 15.875, 60.978%; tC2Q: 3.460, 13.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_20_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>27.265</td>
<td>6.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_20_s10/I0</td>
</tr>
<tr>
<td>28.364</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_20_s10/F</td>
</tr>
<tr>
<td>28.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_20_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_20_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_20_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.699, 25.733%; route: 15.873, 60.975%; tC2Q: 3.460, 13.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_21_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>27.265</td>
<td>6.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_21_s10/I0</td>
</tr>
<tr>
<td>28.364</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_21_s10/F</td>
</tr>
<tr>
<td>28.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_21_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_21_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_21_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.699, 25.733%; route: 15.873, 60.975%; tC2Q: 3.460, 13.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_25_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>27.265</td>
<td>6.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_25_s10/I0</td>
</tr>
<tr>
<td>28.364</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_25_s10/F</td>
</tr>
<tr>
<td>28.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_25_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_25_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_25_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.699, 25.733%; route: 15.873, 60.975%; tC2Q: 3.460, 13.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>27.261</td>
<td>6.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_15_s10/I0</td>
</tr>
<tr>
<td>28.360</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_15_s10/F</td>
</tr>
<tr>
<td>28.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_15_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.699, 25.738%; route: 15.869, 60.969%; tC2Q: 3.460, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_30_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>27.127</td>
<td>6.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_30_s10/I0</td>
</tr>
<tr>
<td>28.159</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_30_s10/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_30_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_30_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_30_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.632, 25.679%; route: 15.735, 60.924%; tC2Q: 3.460, 13.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>27.092</td>
<td>5.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_14_s10/I0</td>
</tr>
<tr>
<td>27.914</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_14_s10/F</td>
</tr>
<tr>
<td>27.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_14_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_14_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.422, 25.104%; route: 15.700, 61.371%; tC2Q: 3.460, 13.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_26_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>26.796</td>
<td>5.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_26_s10/I0</td>
</tr>
<tr>
<td>27.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_26_s10/F</td>
</tr>
<tr>
<td>27.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_26_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_26_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_26_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.699, 26.206%; route: 15.404, 60.259%; tC2Q: 3.460, 13.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_28_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>26.607</td>
<td>5.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_28_s10/I0</td>
</tr>
<tr>
<td>27.706</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_28_s10/F</td>
</tr>
<tr>
<td>27.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_28_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_28_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_28_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.699, 26.401%; route: 15.215, 59.963%; tC2Q: 3.460, 13.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>26.787</td>
<td>5.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_6_s10/I0</td>
</tr>
<tr>
<td>27.413</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_6_s10/F</td>
</tr>
<tr>
<td>27.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_6_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.226, 24.824%; route: 15.395, 61.381%; tC2Q: 3.460, 13.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>26.296</td>
<td>5.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_16_s10/I0</td>
</tr>
<tr>
<td>27.395</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_16_s10/F</td>
</tr>
<tr>
<td>27.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_16_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_16_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.699, 26.728%; route: 14.904, 59.466%; tC2Q: 3.460, 13.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>26.296</td>
<td>5.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_17_s10/I0</td>
</tr>
<tr>
<td>27.395</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_17_s10/F</td>
</tr>
<tr>
<td>27.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_17_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_17_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.699, 26.728%; route: 14.904, 59.466%; tC2Q: 3.460, 13.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_22_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>26.296</td>
<td>5.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_22_s10/I0</td>
</tr>
<tr>
<td>27.395</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_22_s10/F</td>
</tr>
<tr>
<td>27.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_22_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_22_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_22_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.699, 26.728%; route: 14.904, 59.466%; tC2Q: 3.460, 13.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_23_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>26.296</td>
<td>5.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_23_s10/I0</td>
</tr>
<tr>
<td>27.395</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_23_s10/F</td>
</tr>
<tr>
<td>27.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_23_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_23_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_23_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.699, 26.728%; route: 14.904, 59.466%; tC2Q: 3.460, 13.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>26.612</td>
<td>5.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_4_s10/I0</td>
</tr>
<tr>
<td>27.238</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_4_s10/F</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_4_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.226, 24.998%; route: 15.220, 61.109%; tC2Q: 3.460, 13.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.178</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s4/I1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s4/F</td>
</tr>
<tr>
<td>20.821</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/n83_s15/I0</td>
</tr>
<tr>
<td>21.853</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/n83_s15/F</td>
</tr>
<tr>
<td>25.579</td>
<td>3.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_1_s6/I3</td>
</tr>
<tr>
<td>26.205</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_1_s6/F</td>
</tr>
<tr>
<td>26.211</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_0_s3/I3</td>
</tr>
<tr>
<td>27.237</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_0_s3/F</td>
</tr>
<tr>
<td>27.573</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.007, 31.722%; route: 13.774, 54.570%; tC2Q: 3.460, 13.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.178</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s4/I1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s4/F</td>
</tr>
<tr>
<td>20.821</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/n83_s15/I0</td>
</tr>
<tr>
<td>21.853</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/n83_s15/F</td>
</tr>
<tr>
<td>25.579</td>
<td>3.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_1_s6/I3</td>
</tr>
<tr>
<td>26.205</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_1_s6/F</td>
</tr>
<tr>
<td>26.211</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_0_s3/I3</td>
</tr>
<tr>
<td>27.237</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_0_s3/F</td>
</tr>
<tr>
<td>27.573</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_1_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.007, 31.722%; route: 13.774, 54.570%; tC2Q: 3.460, 13.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>26.127</td>
<td>5.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_5_s10/I0</td>
</tr>
<tr>
<td>26.753</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_5_s10/F</td>
</tr>
<tr>
<td>26.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_5_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.226, 25.494%; route: 14.735, 60.338%; tC2Q: 3.460, 14.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.792</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOB[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>5.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>12.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>12.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>12.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>12.740</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>12.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>12.968</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>13.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>13.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>13.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>13.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>13.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C35[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>13.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>13.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>13.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>13.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>13.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>13.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>13.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>13.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>13.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>13.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>13.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>13.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>13.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>13.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>13.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>13.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>13.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>13.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>13.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>13.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>13.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>13.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>13.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>13.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>13.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>13.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>13.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>13.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>13.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>14.048</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>14.995</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/I0</td>
</tr>
<tr>
<td>17.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s5/F</td>
</tr>
<tr>
<td>19.998</td>
<td>2.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/I2</td>
</tr>
<tr>
<td>21.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_31_s19/F</td>
</tr>
<tr>
<td>25.647</td>
<td>4.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_1_s10/I0</td>
</tr>
<tr>
<td>26.746</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_1_s10/F</td>
</tr>
<tr>
<td>26.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_1_s2/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.699, 27.439%; route: 14.255, 58.389%; tC2Q: 3.460, 14.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_fifo_inst/r_pnt_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_fifo_inst/r_pnt_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_fifo_inst/r_pnt_0_s5/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_fifo_inst/r_pnt_0_s5/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_fifo_inst/n18_s3/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_fifo_inst/n18_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_fifo_inst/r_pnt_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_fifo_inst/r_pnt_0_s5/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine_fifo_inst/r_pnt_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n441_s4/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n441_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C3[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n496_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n496_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C3[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_4_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n369_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n369_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C4[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_0_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n363_s2/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n363_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_16_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_16_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n21_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n21_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_16_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_28_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C7[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_28_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n9_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n9_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_28_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_32_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R22C11[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_32_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n69_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n69_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_32_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C11[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_40_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_40_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R22C10[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_40_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n61_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n61_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_40_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_40_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_56_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_56_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_56_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C7[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_56_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n45_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n45_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_56_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_56_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_56_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_59_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_59_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_59_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R22C8[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_59_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n42_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n42_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_59_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_59_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_59_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C20[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/n994_s4/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/neorv32_bus_gateway_inst/n994_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C18[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/n13_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/n13_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/n73_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/n73_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/n71_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/n71_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter.cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C38[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n34_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n34_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C38[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n14_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n14_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C33[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_24_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n13_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n13_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C33[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C34[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n6_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n6_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_13_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_13_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/n24_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/n24_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_13_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.cycle_inst/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n2997_s2/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n2997_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C28[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n3089_s10/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n3089_s10/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_7_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_7_s4/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C30[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_7_s4/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n3089_s9/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n3089_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_7_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_7_s4/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C30[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n2170_s1/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n2170_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C30[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_9_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n2168_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n2168_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C20[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C20[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C17[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C17[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C13[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.424, 88.196%; tC2Q: 0.458, 11.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C13[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C12[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C16[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C15[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C15[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C15[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C15[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C15[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C15[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C15[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C12[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C12[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C12[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C12[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C12[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C14[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C12[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C12[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C12[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C15[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C15[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C15[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1358</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1821</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.846, 84.705%; tC2Q: 0.333, 15.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/state_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/state_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/state_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/state_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/state_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/state_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/se_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/se_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/se_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/cycle_count_19_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/cycle_count_19_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/cycle_count_19_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/cycle_count_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/cycle_count_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/cycle_count_3_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1821</td>
<td>clk_i_d</td>
<td>10.167</td>
<td>0.262</td>
</tr>
<tr>
<td>352</td>
<td>neorv32_inst/rstn_ext</td>
<td>31.644</td>
<td>3.909</td>
</tr>
<tr>
<td>192</td>
<td>neorv32_inst/iodev_req[1].addr[2]</td>
<td>27.219</td>
<td>3.002</td>
</tr>
<tr>
<td>105</td>
<td>neorv32_inst/iodev_req[1].addr[3]</td>
<td>22.598</td>
<td>4.244</td>
</tr>
<tr>
<td>99</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/ctrl.ir_funct3_Z[1]</td>
<td>19.877</td>
<td>9.100</td>
</tr>
<tr>
<td>80</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/ctrl.ir_funct3_Z[2]</td>
<td>18.077</td>
<td>6.489</td>
</tr>
<tr>
<td>74</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/exe_engine.state[1]</td>
<td>30.276</td>
<td>2.301</td>
</tr>
<tr>
<td>70</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6718_10</td>
<td>26.772</td>
<td>3.117</td>
</tr>
<tr>
<td>69</td>
<td>neorv32_inst/rden[0]</td>
<td>22.187</td>
<td>2.795</td>
</tr>
<tr>
<td>66</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/exe_engine.state[4]</td>
<td>26.717</td>
<td>7.194</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C34</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C37</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C42</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C28</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_i -period 37.037 -waveform {0 18.518} [get_ports {clk_i}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
