<root>
    <module name="demorgans-unit">
        <gate name="a0" type="AND"/>
        <gate name="a1" type="AND"/>
        <gate name="o0" type="OR"/>
        <gate name="o1" type="OR"/>
        <gate name="x0" type="XOR"/>
        <gate name="x1" type="XOR"/>
        <gate name="x2" type="XOR"/>
        <gate name="x3" type="XOR"/>
        <signal from="a0" to="o0.A"/>
        <signal from="a1" to="o0.B"/>
        <signal from="o0" to="x0.B"/>
        <signal from="o1" to="a0.B"/>
        <signal from="x1" to="a1.A"/>
        <signal from="x2" to="o1.A:x1.A"/>
        <signal from="x3" to="o1.B:x1.B"/>
        <output name="Y" from="x0"/>
        <input name="A" to="x2.B"/>
        <input name="B" to="x3.A"/>
        <input name="ENABLE-OR" to="a0.A"/>
        <input name="ENABLE-XOR" to="a1.B"/>
        <input name="INVERT-A" to="x2.A"/>
        <input name="INVERT-B" to="x3.B"/>
        <input name="INVERT-Y" to="x0.A"/>
    </module>
    <module name="4-bit-logic-unit">
        <gate name="bit0.a0" type="AND"/>
        <gate name="bit0.a1" type="AND"/>
        <gate name="bit0.o0" type="OR"/>
        <gate name="bit0.o1" type="OR"/>
        <gate name="bit0.x0" type="XOR"/>
        <gate name="bit0.x1" type="XOR"/>
        <gate name="bit0.x2" type="XOR"/>
        <gate name="bit0.x3" type="XOR"/>
        <gate name="bit1.a0" type="AND"/>
        <gate name="bit1.a1" type="AND"/>
        <gate name="bit1.o0" type="OR"/>
        <gate name="bit1.o1" type="OR"/>
        <gate name="bit1.x0" type="XOR"/>
        <gate name="bit1.x1" type="XOR"/>
        <gate name="bit1.x2" type="XOR"/>
        <gate name="bit1.x3" type="XOR"/>
        <gate name="bit2.a0" type="AND"/>
        <gate name="bit2.a1" type="AND"/>
        <gate name="bit2.o0" type="OR"/>
        <gate name="bit2.o1" type="OR"/>
        <gate name="bit2.x0" type="XOR"/>
        <gate name="bit2.x1" type="XOR"/>
        <gate name="bit2.x2" type="XOR"/>
        <gate name="bit2.x3" type="XOR"/>
        <gate name="bit3.a0" type="AND"/>
        <gate name="bit3.a1" type="AND"/>
        <gate name="bit3.o0" type="OR"/>
        <gate name="bit3.o1" type="OR"/>
        <gate name="bit3.x0" type="XOR"/>
        <gate name="bit3.x1" type="XOR"/>
        <gate name="bit3.x2" type="XOR"/>
        <gate name="bit3.x3" type="XOR"/>
        <signal from="bit0.a0" to="bit0.o0.A"/>
        <signal from="bit0.a1" to="bit0.o0.B"/>
        <signal from="bit0.o0" to="bit0.x0.B"/>
        <signal from="bit0.o1" to="bit0.a0.B"/>
        <signal from="bit0.x1" to="bit0.a1.A"/>
        <signal from="bit0.x2" to="bit0.o1.A:bit0.x1.A"/>
        <signal from="bit0.x3" to="bit0.o1.B:bit0.x1.B"/>
        <signal from="bit1.a0" to="bit1.o0.A"/>
        <signal from="bit1.a1" to="bit1.o0.B"/>
        <signal from="bit1.o0" to="bit1.x0.B"/>
        <signal from="bit1.o1" to="bit1.a0.B"/>
        <signal from="bit1.x1" to="bit1.a1.A"/>
        <signal from="bit1.x2" to="bit1.o1.A:bit1.x1.A"/>
        <signal from="bit1.x3" to="bit1.o1.B:bit1.x1.B"/>
        <signal from="bit2.a0" to="bit2.o0.A"/>
        <signal from="bit2.a1" to="bit2.o0.B"/>
        <signal from="bit2.o0" to="bit2.x0.B"/>
        <signal from="bit2.o1" to="bit2.a0.B"/>
        <signal from="bit2.x1" to="bit2.a1.A"/>
        <signal from="bit2.x2" to="bit2.o1.A:bit2.x1.A"/>
        <signal from="bit2.x3" to="bit2.o1.B:bit2.x1.B"/>
        <signal from="bit3.a0" to="bit3.o0.A"/>
        <signal from="bit3.a1" to="bit3.o0.B"/>
        <signal from="bit3.o0" to="bit3.x0.B"/>
        <signal from="bit3.o1" to="bit3.a0.B"/>
        <signal from="bit3.x1" to="bit3.a1.A"/>
        <signal from="bit3.x2" to="bit3.o1.A:bit3.x1.A"/>
        <signal from="bit3.x3" to="bit3.o1.B:bit3.x1.B"/>
        <input name="ENABLE-OR" to="bit0.a0.A:bit1.a0.A:bit2.a0.A:bit3.a0.A"/>
        <input name="ENABLE-XOR" to="bit0.a1.B:bit1.a1.B:bit2.a1.B:bit3.a1.B"/>
        <input name="INVERT-A" to="bit0.x2.A:bit1.x2.A:bit2.x2.A:bit3.x2.A"/>
        <input name="INVERT-B" to="bit0.x3.B:bit1.x3.B:bit2.x3.B:bit3.x3.B"/>
        <input name="INVERT-Y" to="bit0.x0.A:bit1.x0.A:bit2.x0.A:bit3.x0.A"/>
    </module>
    <module name="8-bit-logic-unit">
        <gate name="lsb.bit0.a0" type="AND"/>
        <gate name="lsb.bit0.a1" type="AND"/>
        <gate name="lsb.bit0.o0" type="OR"/>
        <gate name="lsb.bit0.o1" type="OR"/>
        <gate name="lsb.bit0.x0" type="XOR"/>
        <gate name="lsb.bit0.x1" type="XOR"/>
        <gate name="lsb.bit0.x2" type="XOR"/>
        <gate name="lsb.bit0.x3" type="XOR"/>
        <gate name="lsb.bit1.a0" type="AND"/>
        <gate name="lsb.bit1.a1" type="AND"/>
        <gate name="lsb.bit1.o0" type="OR"/>
        <gate name="lsb.bit1.o1" type="OR"/>
        <gate name="lsb.bit1.x0" type="XOR"/>
        <gate name="lsb.bit1.x1" type="XOR"/>
        <gate name="lsb.bit1.x2" type="XOR"/>
        <gate name="lsb.bit1.x3" type="XOR"/>
        <gate name="lsb.bit2.a0" type="AND"/>
        <gate name="lsb.bit2.a1" type="AND"/>
        <gate name="lsb.bit2.o0" type="OR"/>
        <gate name="lsb.bit2.o1" type="OR"/>
        <gate name="lsb.bit2.x0" type="XOR"/>
        <gate name="lsb.bit2.x1" type="XOR"/>
        <gate name="lsb.bit2.x2" type="XOR"/>
        <gate name="lsb.bit2.x3" type="XOR"/>
        <gate name="lsb.bit3.a0" type="AND"/>
        <gate name="lsb.bit3.a1" type="AND"/>
        <gate name="lsb.bit3.o0" type="OR"/>
        <gate name="lsb.bit3.o1" type="OR"/>
        <gate name="lsb.bit3.x0" type="XOR"/>
        <gate name="lsb.bit3.x1" type="XOR"/>
        <gate name="lsb.bit3.x2" type="XOR"/>
        <gate name="lsb.bit3.x3" type="XOR"/>
        <gate name="msb.bit0.a0" type="AND"/>
        <gate name="msb.bit0.a1" type="AND"/>
        <gate name="msb.bit0.o0" type="OR"/>
        <gate name="msb.bit0.o1" type="OR"/>
        <gate name="msb.bit0.x0" type="XOR"/>
        <gate name="msb.bit0.x1" type="XOR"/>
        <gate name="msb.bit0.x2" type="XOR"/>
        <gate name="msb.bit0.x3" type="XOR"/>
        <gate name="msb.bit1.a0" type="AND"/>
        <gate name="msb.bit1.a1" type="AND"/>
        <gate name="msb.bit1.o0" type="OR"/>
        <gate name="msb.bit1.o1" type="OR"/>
        <gate name="msb.bit1.x0" type="XOR"/>
        <gate name="msb.bit1.x1" type="XOR"/>
        <gate name="msb.bit1.x2" type="XOR"/>
        <gate name="msb.bit1.x3" type="XOR"/>
        <gate name="msb.bit2.a0" type="AND"/>
        <gate name="msb.bit2.a1" type="AND"/>
        <gate name="msb.bit2.o0" type="OR"/>
        <gate name="msb.bit2.o1" type="OR"/>
        <gate name="msb.bit2.x0" type="XOR"/>
        <gate name="msb.bit2.x1" type="XOR"/>
        <gate name="msb.bit2.x2" type="XOR"/>
        <gate name="msb.bit2.x3" type="XOR"/>
        <gate name="msb.bit3.a0" type="AND"/>
        <gate name="msb.bit3.a1" type="AND"/>
        <gate name="msb.bit3.o0" type="OR"/>
        <gate name="msb.bit3.o1" type="OR"/>
        <gate name="msb.bit3.x0" type="XOR"/>
        <gate name="msb.bit3.x1" type="XOR"/>
        <gate name="msb.bit3.x2" type="XOR"/>
        <gate name="msb.bit3.x3" type="XOR"/>
        <signal from="lsb.bit0.a0" to="lsb.bit0.o0.A"/>
        <signal from="lsb.bit0.a1" to="lsb.bit0.o0.B"/>
        <signal from="lsb.bit0.o0" to="lsb.bit0.x0.B"/>
        <signal from="lsb.bit0.o1" to="lsb.bit0.a0.B"/>
        <signal from="lsb.bit0.x1" to="lsb.bit0.a1.A"/>
        <signal from="lsb.bit0.x2" to="lsb.bit0.o1.A:lsb.bit0.x1.A"/>
        <signal from="lsb.bit0.x3" to="lsb.bit0.o1.B:lsb.bit0.x1.B"/>
        <signal from="lsb.bit1.a0" to="lsb.bit1.o0.A"/>
        <signal from="lsb.bit1.a1" to="lsb.bit1.o0.B"/>
        <signal from="lsb.bit1.o0" to="lsb.bit1.x0.B"/>
        <signal from="lsb.bit1.o1" to="lsb.bit1.a0.B"/>
        <signal from="lsb.bit1.x1" to="lsb.bit1.a1.A"/>
        <signal from="lsb.bit1.x2" to="lsb.bit1.o1.A:lsb.bit1.x1.A"/>
        <signal from="lsb.bit1.x3" to="lsb.bit1.o1.B:lsb.bit1.x1.B"/>
        <signal from="lsb.bit2.a0" to="lsb.bit2.o0.A"/>
        <signal from="lsb.bit2.a1" to="lsb.bit2.o0.B"/>
        <signal from="lsb.bit2.o0" to="lsb.bit2.x0.B"/>
        <signal from="lsb.bit2.o1" to="lsb.bit2.a0.B"/>
        <signal from="lsb.bit2.x1" to="lsb.bit2.a1.A"/>
        <signal from="lsb.bit2.x2" to="lsb.bit2.o1.A:lsb.bit2.x1.A"/>
        <signal from="lsb.bit2.x3" to="lsb.bit2.o1.B:lsb.bit2.x1.B"/>
        <signal from="lsb.bit3.a0" to="lsb.bit3.o0.A"/>
        <signal from="lsb.bit3.a1" to="lsb.bit3.o0.B"/>
        <signal from="lsb.bit3.o0" to="lsb.bit3.x0.B"/>
        <signal from="lsb.bit3.o1" to="lsb.bit3.a0.B"/>
        <signal from="lsb.bit3.x1" to="lsb.bit3.a1.A"/>
        <signal from="lsb.bit3.x2" to="lsb.bit3.o1.A:lsb.bit3.x1.A"/>
        <signal from="lsb.bit3.x3" to="lsb.bit3.o1.B:lsb.bit3.x1.B"/>
        <signal from="msb.bit0.a0" to="msb.bit0.o0.A"/>
        <signal from="msb.bit0.a1" to="msb.bit0.o0.B"/>
        <signal from="msb.bit0.o0" to="msb.bit0.x0.B"/>
        <signal from="msb.bit0.o1" to="msb.bit0.a0.B"/>
        <signal from="msb.bit0.x1" to="msb.bit0.a1.A"/>
        <signal from="msb.bit0.x2" to="msb.bit0.o1.A:msb.bit0.x1.A"/>
        <signal from="msb.bit0.x3" to="msb.bit0.o1.B:msb.bit0.x1.B"/>
        <signal from="msb.bit1.a0" to="msb.bit1.o0.A"/>
        <signal from="msb.bit1.a1" to="msb.bit1.o0.B"/>
        <signal from="msb.bit1.o0" to="msb.bit1.x0.B"/>
        <signal from="msb.bit1.o1" to="msb.bit1.a0.B"/>
        <signal from="msb.bit1.x1" to="msb.bit1.a1.A"/>
        <signal from="msb.bit1.x2" to="msb.bit1.o1.A:msb.bit1.x1.A"/>
        <signal from="msb.bit1.x3" to="msb.bit1.o1.B:msb.bit1.x1.B"/>
        <signal from="msb.bit2.a0" to="msb.bit2.o0.A"/>
        <signal from="msb.bit2.a1" to="msb.bit2.o0.B"/>
        <signal from="msb.bit2.o0" to="msb.bit2.x0.B"/>
        <signal from="msb.bit2.o1" to="msb.bit2.a0.B"/>
        <signal from="msb.bit2.x1" to="msb.bit2.a1.A"/>
        <signal from="msb.bit2.x2" to="msb.bit2.o1.A:msb.bit2.x1.A"/>
        <signal from="msb.bit2.x3" to="msb.bit2.o1.B:msb.bit2.x1.B"/>
        <signal from="msb.bit3.a0" to="msb.bit3.o0.A"/>
        <signal from="msb.bit3.a1" to="msb.bit3.o0.B"/>
        <signal from="msb.bit3.o0" to="msb.bit3.x0.B"/>
        <signal from="msb.bit3.o1" to="msb.bit3.a0.B"/>
        <signal from="msb.bit3.x1" to="msb.bit3.a1.A"/>
        <signal from="msb.bit3.x2" to="msb.bit3.o1.A:msb.bit3.x1.A"/>
        <signal from="msb.bit3.x3" to="msb.bit3.o1.B:msb.bit3.x1.B"/>
        <input name="ENABLE-OR"    to="lsb.bit0.a0.A:lsb.bit1.a0.A:lsb.bit2.a0.A:lsb.bit3.a0.A:msb.bit0.a0.A:msb.bit1.a0.A:msb.bit2.a0.A:msb.bit3.a0.A"/>
        <input name="ENABLE-XOR"   to="lsb.bit0.a1.B:lsb.bit1.a1.B:lsb.bit2.a1.B:lsb.bit3.a1.B:msb.bit0.a1.B:msb.bit1.a1.B:msb.bit2.a1.B:msb.bit3.a1.B"/>
        <input name="INVERT-A"     to="lsb.bit0.x2.A:lsb.bit1.x2.A:lsb.bit2.x2.A:lsb.bit3.x2.A:msb.bit0.x2.A:msb.bit1.x2.A:msb.bit2.x2.A:msb.bit3.x2.A"/>
        <input name="INVERT-B"     to="lsb.bit0.x3.B:lsb.bit1.x3.B:lsb.bit2.x3.B:lsb.bit3.x3.B:msb.bit0.x3.B:msb.bit1.x3.B:msb.bit2.x3.B:msb.bit3.x3.B"/>
        <input name="INVERT-Y"     to="lsb.bit0.x0.A:lsb.bit1.x0.A:lsb.bit2.x0.A:lsb.bit3.x0.A:msb.bit0.x0.A:msb.bit1.x0.A:msb.bit2.x0.A:msb.bit3.x0.A"/>
    </module>
    <module name="lut-example">
        <output name="Co" from="my-lut.0"/>
        <output name="Sum" from="my-lut.1"/>
        <input name="A" to="my-lut.0"/>
        <input name="B" to="my-lut.1"/>
        <input name="Ci" to="my-lut.2"/>
    </module>
</root>
