Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/local/PODS/jschwel1/EECE387/Lab1/Q1/Test_bench_isim_beh.exe -prj /home/local/PODS/jschwel1/EECE387/Lab1/Q1/Test_bench_beh.prj work.Test_bench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/local/PODS/jschwel1/EECE387/Lab1/Q1/Design_Lab_1.vhd" into library work
Parsing VHDL file "/home/local/PODS/jschwel1/EECE387/Lab1/Q1/Test_bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 108448 KB
Fuse CPU Usage: 900 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Design_Lab_1 [design_lab_1_default]
Compiling architecture behavior of entity test_bench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/local/PODS/jschwel1/EECE387/Lab1/Q1/Test_bench_isim_beh.exe
Fuse Memory Usage: 680164 KB
Fuse CPU Usage: 990 ms
GCC CPU Usage: 1840 ms
