--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml procesador.twx procesador.ncd -o procesador.twr
procesador.pcf -ucf procesador.ucf

Design file:              procesador.ncd
Physical constraint file: procesador.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    6.327(R)|      SLOW  |    1.860(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
portb<0>    |         9.398(R)|      SLOW  |         3.515(R)|      FAST  |clk_BUFGP         |   0.000|
portb<1>    |         9.725(R)|      SLOW  |         3.675(R)|      FAST  |clk_BUFGP         |   0.000|
portb<2>    |         9.799(R)|      SLOW  |         3.723(R)|      FAST  |clk_BUFGP         |   0.000|
portb<3>    |        10.682(R)|      SLOW  |         4.226(R)|      FAST  |clk_BUFGP         |   0.000|
portb<4>    |         9.932(R)|      SLOW  |         3.742(R)|      FAST  |clk_BUFGP         |   0.000|
portb<5>    |        10.708(R)|      SLOW  |         4.227(R)|      FAST  |clk_BUFGP         |   0.000|
portb<6>    |        10.935(R)|      SLOW  |         4.373(R)|      FAST  |clk_BUFGP         |   0.000|
portb<7>    |        10.894(R)|      SLOW  |         4.266(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.794|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec  9 05:39:50 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 769 MB



