Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Sep 30 21:54:39 2024
| Host         : DESKTOP-SK26SJD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_toplevel_timing_summary_routed.rpt -pb adder_toplevel_timing_summary_routed.pb -rpx adder_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_toplevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.359        0.000                      0                  187        0.205        0.000                      0                  187        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.359        0.000                      0                  187        0.205        0.000                      0                  187        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 reg_unit/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.196ns (27.709%)  route 3.120ns (72.291%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.129    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  reg_unit/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.419     5.548 r  reg_unit/data_q_reg[1]/Q
                         net (fo=10, routed)          1.068     6.616    sw_sync/Q[1]
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.299     6.915 r  sw_sync/data_q[3]_i_2/O
                         net (fo=3, routed)           0.772     7.686    sw_sync/adder_sa/ra_3to0/c3
    SLICE_X62Y87         LUT3 (Prop_lut3_I1_O)        0.150     7.836 r  sw_sync/data_q[8]_i_3/O
                         net (fo=5, routed)           0.660     8.496    sw_sync/adder_sa/c3
    SLICE_X61Y87         LUT5 (Prop_lut5_I0_O)        0.328     8.824 r  sw_sync/data_q[5]_i_1/O
                         net (fo=1, routed)           0.621     9.445    reg_unit/D[2]
    SLICE_X61Y87         FDRE                                         r  reg_unit/data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    14.833    reg_unit/clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  reg_unit/data_q_reg[5]/C
                         clock pessimism              0.257    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)       -0.250    14.804    reg_unit/data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 reg_unit/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.228ns (28.711%)  route 3.049ns (71.289%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.129    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  reg_unit/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.419     5.548 r  reg_unit/data_q_reg[1]/Q
                         net (fo=10, routed)          1.068     6.616    sw_sync/Q[1]
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.299     6.915 r  sw_sync/data_q[3]_i_2/O
                         net (fo=3, routed)           0.772     7.686    sw_sync/adder_sa/ra_3to0/c3
    SLICE_X62Y87         LUT3 (Prop_lut3_I1_O)        0.150     7.836 r  sw_sync/data_q[8]_i_3/O
                         net (fo=5, routed)           0.874     8.710    sw_sync/adder_sa/c3
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.360     9.070 r  sw_sync/data_q[4]_i_1/O
                         net (fo=1, routed)           0.336     9.406    reg_unit/D[1]
    SLICE_X60Y87         FDRE                                         r  reg_unit/data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    14.833    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  reg_unit/data_q_reg[4]/C
                         clock pessimism              0.257    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X60Y87         FDRE (Setup_fdre_C_D)       -0.239    14.815    reg_unit/data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 reg_unit/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.200ns (27.069%)  route 3.233ns (72.931%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.129    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  reg_unit/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.419     5.548 r  reg_unit/data_q_reg[1]/Q
                         net (fo=10, routed)          1.068     6.616    sw_sync/Q[1]
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.299     6.915 r  sw_sync/data_q[3]_i_2/O
                         net (fo=3, routed)           0.772     7.686    sw_sync/adder_sa/ra_3to0/c3
    SLICE_X62Y87         LUT3 (Prop_lut3_I1_O)        0.150     7.836 r  sw_sync/data_q[8]_i_3/O
                         net (fo=5, routed)           0.820     8.656    sw_sync/adder_sa/c3
    SLICE_X62Y89         LUT5 (Prop_lut5_I1_O)        0.332     8.988 r  sw_sync/data_q[7]_i_1/O
                         net (fo=1, routed)           0.574     9.562    reg_unit/D[4]
    SLICE_X62Y89         FDRE                                         r  reg_unit/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.836    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  reg_unit/data_q_reg[7]/C
                         clock pessimism              0.271    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y89         FDRE (Setup_fdre_C_D)       -0.047    15.024    reg_unit/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 1.064ns (26.084%)  route 3.015ns (73.916%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.129    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  sw_sync/data_q_reg[6]/Q
                         net (fo=10, routed)          1.320     6.905    sw_sync/sw_s[6]
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.029 r  sw_sync/data_q[8]_i_4/O
                         net (fo=3, routed)           0.679     7.708    sw_sync/adder_sa/ra_7to4_0/c3
    SLICE_X62Y89         LUT3 (Prop_lut3_I1_O)        0.152     7.860 r  sw_sync/data_q[16]_i_4/O
                         net (fo=8, routed)           1.016     8.876    sw_sync/adder_sa/c7_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.332     9.208 r  sw_sync/data_q[13]_i_1/O
                         net (fo=1, routed)           0.000     9.208    reg_unit/D[10]
    SLICE_X64Y89         FDRE                                         r  reg_unit/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.836    reg_unit/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  reg_unit/data_q_reg[13]/C
                         clock pessimism              0.271    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y89         FDRE (Setup_fdre_C_D)        0.081    15.152    reg_unit/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 1.064ns (27.033%)  route 2.872ns (72.967%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.129    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  sw_sync/data_q_reg[6]/Q
                         net (fo=10, routed)          1.320     6.905    sw_sync/sw_s[6]
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.029 r  sw_sync/data_q[8]_i_4/O
                         net (fo=3, routed)           0.679     7.708    sw_sync/adder_sa/ra_7to4_0/c3
    SLICE_X62Y89         LUT3 (Prop_lut3_I1_O)        0.152     7.860 r  sw_sync/data_q[16]_i_4/O
                         net (fo=8, routed)           0.873     8.733    sw_sync/adder_sa/c7_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I2_O)        0.332     9.065 r  sw_sync/data_q[12]_i_1/O
                         net (fo=1, routed)           0.000     9.065    reg_unit/D[9]
    SLICE_X62Y89         FDRE                                         r  reg_unit/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.836    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  reg_unit/data_q_reg[12]/C
                         clock pessimism              0.271    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y89         FDRE (Setup_fdre_C_D)        0.029    15.100    reg_unit/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.828ns (21.211%)  route 3.076ns (78.789%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.129    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  sw_sync/data_q_reg[4]/Q
                         net (fo=13, routed)          1.621     7.205    sw_sync/sw_s[4]
    SLICE_X60Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.329 r  sw_sync/data_q[8]_i_2/O
                         net (fo=3, routed)           0.449     7.778    sw_sync/adder_sa/ra_7to4_1/c3
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  sw_sync/data_q[16]_i_5/O
                         net (fo=8, routed)           1.006     8.909    sw_sync/c70
    SLICE_X61Y89         LUT6 (Prop_lut6_I3_O)        0.124     9.033 r  sw_sync/data_q[15]_i_1/O
                         net (fo=1, routed)           0.000     9.033    reg_unit/D[12]
    SLICE_X61Y89         FDRE                                         r  reg_unit/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.506    14.835    reg_unit/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  reg_unit/data_q_reg[15]/C
                         clock pessimism              0.257    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X61Y89         FDRE (Setup_fdre_C_D)        0.029    15.085    reg_unit/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.828ns (21.200%)  route 3.078ns (78.800%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.129    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  sw_sync/data_q_reg[4]/Q
                         net (fo=13, routed)          1.621     7.205    sw_sync/sw_s[4]
    SLICE_X60Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.329 r  sw_sync/data_q[8]_i_2/O
                         net (fo=3, routed)           0.449     7.778    sw_sync/adder_sa/ra_7to4_1/c3
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  sw_sync/data_q[16]_i_5/O
                         net (fo=8, routed)           1.008     8.911    sw_sync/c70
    SLICE_X61Y89         LUT6 (Prop_lut6_I3_O)        0.124     9.035 r  sw_sync/data_q[16]_i_1/O
                         net (fo=1, routed)           0.000     9.035    reg_unit/D[13]
    SLICE_X61Y89         FDRE                                         r  reg_unit/data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.506    14.835    reg_unit/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  reg_unit/data_q_reg[16]/C
                         clock pessimism              0.257    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X61Y89         FDRE (Setup_fdre_C_D)        0.032    15.088    reg_unit/data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 1.064ns (27.528%)  route 2.801ns (72.472%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.129    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  sw_sync/data_q_reg[6]/Q
                         net (fo=10, routed)          1.320     6.905    sw_sync/sw_s[6]
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.029 r  sw_sync/data_q[8]_i_4/O
                         net (fo=3, routed)           0.679     7.708    sw_sync/adder_sa/ra_7to4_0/c3
    SLICE_X62Y89         LUT3 (Prop_lut3_I1_O)        0.152     7.860 r  sw_sync/data_q[16]_i_4/O
                         net (fo=8, routed)           0.802     8.662    sw_sync/adder_sa/c7_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.332     8.994 r  sw_sync/data_q[11]_i_1/O
                         net (fo=1, routed)           0.000     8.994    reg_unit/D[8]
    SLICE_X62Y88         FDRE                                         r  reg_unit/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.506    14.835    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  reg_unit/data_q_reg[11]/C
                         clock pessimism              0.271    15.106    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y88         FDRE (Setup_fdre_C_D)        0.029    15.099    reg_unit/data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 1.064ns (29.098%)  route 2.593ns (70.902%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.129    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  sw_sync/data_q_reg[6]/Q
                         net (fo=10, routed)          1.320     6.905    sw_sync/sw_s[6]
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.029 r  sw_sync/data_q[8]_i_4/O
                         net (fo=3, routed)           0.679     7.708    sw_sync/adder_sa/ra_7to4_0/c3
    SLICE_X62Y89         LUT3 (Prop_lut3_I1_O)        0.152     7.860 r  sw_sync/data_q[16]_i_4/O
                         net (fo=8, routed)           0.594     8.453    sw_sync/adder_sa/c7_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.332     8.785 r  sw_sync/data_q[10]_i_1/O
                         net (fo=1, routed)           0.000     8.785    reg_unit/D[7]
    SLICE_X60Y88         FDRE                                         r  reg_unit/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.505    14.834    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  reg_unit/data_q_reg[10]/C
                         clock pessimism              0.257    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y88         FDRE (Setup_fdre_C_D)        0.077    15.132    reg_unit/data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.901%)  route 2.788ns (77.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.129    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  sw_sync/data_q_reg[4]/Q
                         net (fo=13, routed)          1.621     7.205    sw_sync/sw_s[4]
    SLICE_X60Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.329 r  sw_sync/data_q[8]_i_2/O
                         net (fo=3, routed)           0.449     7.778    sw_sync/adder_sa/ra_7to4_1/c3
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  sw_sync/data_q[16]_i_5/O
                         net (fo=8, routed)           0.718     8.620    sw_sync/c70
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.744 r  sw_sync/data_q[9]_i_1/O
                         net (fo=1, routed)           0.000     8.744    reg_unit/D[6]
    SLICE_X60Y88         FDRE                                         r  reg_unit/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.505    14.834    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  reg_unit/data_q_reg[9]/C
                         clock pessimism              0.257    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y88         FDRE (Setup_fdre_C_D)        0.079    15.134    reg_unit/data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  6.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 button_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.456    button_sync[0]/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  button_sync[0]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.128     1.584 r  button_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.653    button_sync[0]/ff2
    SLICE_X59Y86         LUT4 (Prop_lut4_I2_O)        0.099     1.752 r  button_sync[0]/q_i_1/O
                         net (fo=1, routed)           0.000     1.752    button_sync[0]/q_i_1_n_0
    SLICE_X59Y86         FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.970    button_sync[0]/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  button_sync[0]/q_reg/C
                         clock pessimism             -0.514     1.456    
    SLICE_X59Y86         FDRE (Hold_fdre_C_D)         0.091     1.547    button_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sw_sync/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.412%)  route 0.172ns (47.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    sw_sync/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  sw_sync/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  sw_sync/data_q_reg[1]/Q
                         net (fo=10, routed)          0.172     1.770    reg_unit/sw_s[1]
    SLICE_X63Y86         LUT4 (Prop_lut4_I1_O)        0.048     1.818 r  reg_unit/data_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    reg_unit/s[1]
    SLICE_X63Y86         FDRE                                         r  reg_unit/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.972    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  reg_unit/data_q_reg[1]/C
                         clock pessimism             -0.500     1.472    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.107     1.579    reg_unit/data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 reg_unit/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.676%)  route 0.113ns (33.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  reg_unit/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.128     1.585 r  reg_unit/data_q_reg[1]/Q
                         net (fo=10, routed)          0.113     1.699    reg_unit/Q[1]
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.099     1.798 r  reg_unit/data_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.798    reg_unit/s[2]
    SLICE_X63Y86         FDRE                                         r  reg_unit/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.972    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  reg_unit/data_q_reg[2]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.092     1.549    reg_unit/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 button_sync[1]/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.458    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  button_sync[1]/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  button_sync[1]/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.737    button_sync[1]/counter_reg_n_0_[14]
    SLICE_X64Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  button_sync[1]/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.847    button_sync[1]/counter_reg[12]_i_1__0_n_5
    SLICE_X64Y87         FDRE                                         r  button_sync[1]/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.859     1.973    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  button_sync[1]/counter_reg[14]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.134     1.592    button_sync[1]/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 button_sync[1]/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  button_sync[1]/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.164     1.621 r  button_sync[1]/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.736    button_sync[1]/counter_reg_n_0_[10]
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  button_sync[1]/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.846    button_sync[1]/counter_reg[8]_i_1__0_n_5
    SLICE_X64Y86         FDRE                                         r  button_sync[1]/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.972    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  button_sync[1]/counter_reg[10]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.134     1.591    button_sync[1]/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 button_sync[1]/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  button_sync[1]/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.621 r  button_sync[1]/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.736    button_sync[1]/counter_reg_n_0_[2]
    SLICE_X64Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  button_sync[1]/counter_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.846    button_sync[1]/counter_reg[0]_i_3_n_5
    SLICE_X64Y84         FDRE                                         r  button_sync[1]/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.857     1.971    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  button_sync[1]/counter_reg[2]/C
                         clock pessimism             -0.514     1.457    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.134     1.591    button_sync[1]/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 button_sync[1]/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  button_sync[1]/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.621 r  button_sync[1]/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.736    button_sync[1]/counter_reg_n_0_[6]
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  button_sync[1]/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.846    button_sync[1]/counter_reg[4]_i_1__0_n_5
    SLICE_X64Y85         FDRE                                         r  button_sync[1]/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.972    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  button_sync[1]/counter_reg[6]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.134     1.591    button_sync[1]/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 button_sync[0]/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  button_sync[0]/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  button_sync[0]/counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.720    button_sync[0]/counter_reg_n_0_[10]
    SLICE_X58Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  button_sync[0]/counter_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.831    button_sync[0]/counter_reg[8]_i_1__1_n_5
    SLICE_X58Y87         FDRE                                         r  button_sync[0]/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.971    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  button_sync[0]/counter_reg[10]/C
                         clock pessimism             -0.514     1.457    
    SLICE_X58Y87         FDRE (Hold_fdre_C_D)         0.105     1.562    button_sync[0]/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 button_sync[0]/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.458    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  button_sync[0]/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  button_sync[0]/counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.721    button_sync[0]/counter_reg_n_0_[14]
    SLICE_X58Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  button_sync[0]/counter_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.832    button_sync[0]/counter_reg[12]_i_1__1_n_5
    SLICE_X58Y88         FDRE                                         r  button_sync[0]/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.860     1.973    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  button_sync[0]/counter_reg[14]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.105     1.563    button_sync[0]/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hex_a/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_a/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.456    hex_a/clk_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  hex_a/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  hex_a/counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.719    hex_a/counter_reg_n_0_[14]
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  hex_a/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    hex_a/counter_reg[12]_i_1_n_5
    SLICE_X62Y83         FDRE                                         r  hex_a/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.970    hex_a/clk_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  hex_a/counter_reg[14]/C
                         clock pessimism             -0.514     1.456    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.105     1.561    hex_a/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y85   button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y87   button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y87   button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y88   button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y88   button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y88   button_sync[0]/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y88   button_sync[0]/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y85   button_sync[0]/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y85   button_sync[0]/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y85   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y85   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y87   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y87   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y87   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y87   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y85   button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y85   button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y87   button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y87   button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y87   button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y87   button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   button_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_unit/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.217ns  (logic 3.981ns (43.193%)  route 5.236ns (56.807%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.132    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  reg_unit/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  reg_unit/data_q_reg[14]/Q
                         net (fo=11, routed)          0.900     6.488    reg_unit/Q[14]
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.152     6.640 f  reg_unit/hex_seg_b_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.812     7.452    reg_unit/hex_seg_b_OBUF[5]_inst_i_4_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.348     7.800 r  reg_unit/hex_seg_b_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.961     8.761    reg_unit/hex_seg_b_OBUF[5]_inst_i_2_n_0
    SLICE_X63Y86         LUT4 (Prop_lut4_I1_O)        0.124     8.885 r  reg_unit/hex_seg_b_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.563    11.448    hex_seg_b_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    14.349 r  hex_seg_b_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.349    hex_seg_b[5]
    H3                                                                r  hex_seg_b[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.926ns  (logic 3.952ns (44.270%)  route 4.975ns (55.730%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.623     5.131    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  reg_unit/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  reg_unit/data_q_reg[11]/Q
                         net (fo=10, routed)          1.146     6.733    reg_unit/Q[11]
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.146     6.879 f  reg_unit/hex_seg_b_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.452     7.331    reg_unit/hex_seg_b_OBUF[3]_inst_i_5_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.328     7.659 r  reg_unit/hex_seg_b_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.466     8.125    reg_unit/hex_seg_b_OBUF[3]_inst_i_3_n_0
    SLICE_X60Y86         LUT4 (Prop_lut4_I3_O)        0.124     8.249 r  reg_unit/hex_seg_b_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.910    11.159    hex_seg_b_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    14.057 r  hex_seg_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.057    hex_seg_b[3]
    H4                                                                r  hex_seg_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.788ns  (logic 3.768ns (42.881%)  route 5.020ns (57.119%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.132    reg_unit/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  reg_unit/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  reg_unit/data_q_reg[13]/Q
                         net (fo=13, routed)          1.002     6.652    reg_unit/Q[13]
    SLICE_X59Y88         LUT4 (Prop_lut4_I2_O)        0.124     6.776 f  reg_unit/hex_seg_b_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.401     7.178    reg_unit/hex_seg_b_OBUF[2]_inst_i_4_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.302 r  reg_unit/hex_seg_b_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.953     8.255    reg_unit/hex_seg_b_OBUF[2]_inst_i_2_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I1_O)        0.124     8.379 r  reg_unit/hex_seg_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.663    11.041    hex_seg_b_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    13.920 r  hex_seg_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.920    hex_seg_b[2]
    J3                                                                r  hex_seg_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.678ns  (logic 3.622ns (41.741%)  route 5.056ns (58.259%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.619     5.127    hex_a/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  hex_a/counter_reg[16]/Q
                         net (fo=33, routed)          1.805     7.388    reg_unit/p_0_in[1]
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.512 r  reg_unit/hex_seg_b_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.810     8.322    reg_unit/hex_seg_b_OBUF[0]_inst_i_2_n_0
    SLICE_X60Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.446 r  reg_unit/hex_seg_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.440    10.887    hex_seg_b_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    13.805 r  hex_seg_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.805    hex_seg_b[0]
    F3                                                                r  hex_seg_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.552ns  (logic 3.954ns (46.233%)  route 4.598ns (53.767%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.623     5.131    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  reg_unit/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  reg_unit/data_q_reg[11]/Q
                         net (fo=10, routed)          0.996     6.583    reg_unit/Q[11]
    SLICE_X60Y87         LUT4 (Prop_lut4_I0_O)        0.146     6.729 f  reg_unit/hex_seg_b_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.452     7.181    reg_unit/hex_seg_b_OBUF[1]_inst_i_5_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.328     7.509 r  reg_unit/hex_seg_b_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.658     8.167    reg_unit/hex_seg_b_OBUF[1]_inst_i_3_n_0
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.291 r  reg_unit/hex_seg_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.492    10.783    hex_seg_b_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    13.682 r  hex_seg_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.682    hex_seg_b[1]
    G5                                                                r  hex_seg_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.336ns  (logic 3.745ns (44.929%)  route 4.591ns (55.071%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.623     5.131    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  sw_sync/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  sw_sync/data_q_reg[11]/Q
                         net (fo=10, routed)          1.112     6.698    sw_sync/sw_s[11]
    SLICE_X63Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.822 f  sw_sync/hex_seg_a_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           1.162     7.984    sw_sync/hex_seg_a_OBUF[1]_inst_i_5_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.108 r  sw_sync/hex_seg_a_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.433     8.541    sw_sync/hex_seg_a_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.665 r  sw_sync/hex_seg_a_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.884    10.550    hex_seg_a_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    13.467 r  hex_seg_a_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.467    hex_seg_a[1]
    B4                                                                r  hex_seg_a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.271ns  (logic 3.619ns (43.753%)  route 4.652ns (56.247%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.619     5.127    hex_a/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  hex_a/counter_reg[16]/Q
                         net (fo=33, routed)          1.814     7.397    reg_unit/p_0_in[1]
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.521 r  reg_unit/hex_seg_b_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.578     8.099    reg_unit/hex_seg_b_OBUF[4]_inst_i_2_n_0
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.124     8.223 r  reg_unit/hex_seg_b_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.259    10.483    hex_seg_b_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    13.397 r  hex_seg_b_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.397    hex_seg_b[4]
    F4                                                                r  hex_seg_b[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.129ns  (logic 3.728ns (45.855%)  route 4.402ns (54.145%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.129    sw_sync/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  sw_sync/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  sw_sync/data_q_reg[9]/Q
                         net (fo=12, routed)          1.157     6.742    sw_sync/sw_s[9]
    SLICE_X63Y88         LUT4 (Prop_lut4_I2_O)        0.124     6.866 f  sw_sync/hex_seg_a_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.405     7.271    sw_sync/hex_seg_a_OBUF[0]_inst_i_5_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.395 r  sw_sync/hex_seg_a_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.035     8.430    sw_sync/hex_seg_a_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y88         LUT4 (Prop_lut4_I3_O)        0.124     8.554 r  sw_sync/hex_seg_a_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.805    10.358    hex_seg_a_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    13.258 r  hex_seg_a_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.258    hex_seg_a[0]
    E6                                                                r  hex_seg_a[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.068ns  (logic 3.961ns (49.089%)  route 4.108ns (50.911%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.129    sw_sync/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  sw_sync/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  sw_sync/data_q_reg[9]/Q
                         net (fo=12, routed)          1.208     6.793    sw_sync/sw_s[9]
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.150     6.943 f  sw_sync/hex_seg_a_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.436     7.379    sw_sync/hex_seg_a_OBUF[5]_inst_i_5_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I5_O)        0.326     7.705 r  sw_sync/hex_seg_a_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.793     8.498    sw_sync/hex_seg_a_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y88         LUT4 (Prop_lut4_I3_O)        0.124     8.622 r  sw_sync/hex_seg_a_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.670    10.293    hex_seg_a_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    13.197 r  hex_seg_a_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.197    hex_seg_a[5]
    D6                                                                r  hex_seg_a[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 3.967ns (49.619%)  route 4.028ns (50.381%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.623     5.131    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  sw_sync/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  sw_sync/data_q_reg[11]/Q
                         net (fo=10, routed)          1.112     6.698    sw_sync/sw_s[11]
    SLICE_X63Y85         LUT4 (Prop_lut4_I0_O)        0.152     6.850 f  sw_sync/hex_seg_a_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.154     7.005    sw_sync/hex_seg_a_OBUF[2]_inst_i_5_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.326     7.331 r  sw_sync/hex_seg_a_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.955     8.286    sw_sync/hex_seg_a_OBUF[2]_inst_i_3_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124     8.410 r  sw_sync/hex_seg_a_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807    10.217    hex_seg_a_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    13.126 r  hex_seg_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.126    hex_seg_a[2]
    D5                                                                r  hex_seg_a[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 1.384ns (72.389%)  route 0.528ns (27.611%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.456    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  button_sync[1]/q_reg/Q
                         net (fo=53, routed)          0.171     1.791    hex_a/reset_s
    SLICE_X65Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.836 r  hex_a/hex_grid_a_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.357     2.193    hex_grid_b_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     3.369 r  hex_grid_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.369    hex_grid_a[2]
    C3                                                                r  hex_grid_a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.460ns (73.443%)  route 0.528ns (26.557%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.456    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  button_sync[1]/q_reg/Q
                         net (fo=53, routed)          0.171     1.791    hex_a/reset_s
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.049     1.840 r  hex_a/hex_grid_a_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.357     2.197    hex_grid_b_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.247     3.445 r  hex_grid_a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.445    hex_grid_a[3]
    B3                                                                r  hex_grid_a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.409ns (68.349%)  route 0.653ns (31.651%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  sw_sync/data_q_reg[6]/Q
                         net (fo=10, routed)          0.171     1.770    sw_sync/sw_s[6]
    SLICE_X65Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  sw_sync/hex_seg_a_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.154     1.969    sw_sync/hex_seg_a_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y85         LUT4 (Prop_lut4_I1_O)        0.045     2.014 r  sw_sync/hex_seg_a_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.341    hex_seg_a_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.178     3.519 r  hex_seg_a_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.519    hex_seg_a[6]
    C4                                                                r  hex_seg_a[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.400ns (65.016%)  route 0.753ns (34.984%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  sw_sync/data_q_reg[6]/Q
                         net (fo=10, routed)          0.209     1.807    sw_sync/sw_s[6]
    SLICE_X64Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.852 r  sw_sync/hex_seg_a_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.220     2.072    sw_sync/hex_seg_a_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y88         LUT4 (Prop_lut4_I1_O)        0.045     2.117 r  sw_sync/hex_seg_a_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.442    hex_seg_a_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.169     3.610 r  hex_seg_a_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.610    hex_seg_a[5]
    D6                                                                r  hex_seg_a[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.394ns (64.107%)  route 0.780ns (35.893%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.456    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  button_sync[1]/q_reg/Q
                         net (fo=53, routed)          0.244     1.864    hex_a/reset_s
    SLICE_X65Y82         LUT3 (Prop_lut3_I1_O)        0.045     1.909 r  hex_a/hex_grid_a_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.537     2.446    hex_grid_b_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     3.631 r  hex_grid_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.631    hex_grid_b[1]
    E3                                                                r  hex_grid_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.373ns (62.959%)  route 0.808ns (37.041%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.456    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  button_sync[1]/q_reg/Q
                         net (fo=53, routed)          0.171     1.791    hex_a/reset_s
    SLICE_X65Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.836 r  hex_a/hex_grid_a_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.637     2.473    hex_grid_b_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.164     3.638 r  hex_grid_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.638    hex_grid_b[2]
    F5                                                                r  hex_grid_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.412ns (64.744%)  route 0.769ns (35.256%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    sw_sync/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  sw_sync/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  sw_sync/data_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.821    sw_sync/data_q_reg[14]_0[1]
    SLICE_X63Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.866 r  sw_sync/hex_seg_a_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.137     2.003    sw_sync/hex_seg_a_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.045     2.048 r  sw_sync/hex_seg_a_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.409     2.457    hex_seg_a_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.181     3.639 r  hex_seg_a_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.639    hex_seg_a[1]
    B4                                                                r  hex_seg_a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.411ns (64.325%)  route 0.782ns (35.675%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    sw_sync/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  sw_sync/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.598 f  sw_sync/data_q_reg[1]/Q
                         net (fo=10, routed)          0.313     1.911    sw_sync/data_q_reg[14]_0[1]
    SLICE_X65Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.956 r  sw_sync/hex_seg_a_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.106     2.063    sw_sync/hex_seg_a_OBUF[4]_inst_i_3_n_0
    SLICE_X65Y88         LUT4 (Prop_lut4_I3_O)        0.045     2.108 r  sw_sync/hex_seg_a_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.363     2.471    hex_seg_a_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         1.180     3.650 r  hex_seg_a_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.650    hex_seg_a[4]
    D7                                                                r  hex_seg_a[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.401ns (63.443%)  route 0.807ns (36.557%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  reg_unit/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  reg_unit/data_q_reg[2]/Q
                         net (fo=9, routed)           0.284     1.882    reg_unit/Q[2]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.927 r  reg_unit/hex_seg_b_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.137     2.064    reg_unit/hex_seg_b_OBUF[6]_inst_i_3_n_0
    SLICE_X61Y88         LUT4 (Prop_lut4_I3_O)        0.045     2.109 r  reg_unit/hex_seg_b_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.386     2.495    hex_seg_b_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         1.170     3.665 r  hex_seg_b_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.665    hex_seg_b[6]
    E5                                                                r  hex_seg_b[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.445ns (65.214%)  route 0.771ns (34.786%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.128     1.585 r  sw_sync/data_q_reg[7]/Q
                         net (fo=11, routed)          0.264     1.849    sw_sync/sw_s[7]
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.099     1.948 r  sw_sync/hex_seg_a_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.137     2.085    sw_sync/hex_seg_a_OBUF[2]_inst_i_2_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.045     2.130 r  sw_sync/hex_seg_a_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.370     2.500    hex_seg_a_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         1.173     3.673 r  hex_seg_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.673    hex_seg_a[2]
    D5                                                                r  hex_seg_a[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.109ns  (logic 1.328ns (42.713%)  route 1.781ns (57.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.781     3.109    sw_sync/sw_i_IBUF[2]
    SLICE_X63Y85         FDRE                                         r  sw_sync/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504     4.833    sw_sync/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  sw_sync/data_q_reg[2]/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.093ns  (logic 1.325ns (42.854%)  route 1.767ns (57.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.767     3.093    sw_sync/sw_i_IBUF[0]
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.501     4.830    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[0]/C

Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.076ns  (logic 1.316ns (42.802%)  route 1.759ns (57.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.076    button_sync[0]/run_i_IBUF
    SLICE_X64Y83         FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502     4.831    button_sync[0]/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.037ns  (logic 1.322ns (43.520%)  route 1.715ns (56.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.715     3.037    button_sync[1]/reset_IBUF
    SLICE_X64Y83         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502     4.831    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync/data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.897ns  (logic 1.327ns (45.810%)  route 1.570ns (54.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.570     2.897    sw_sync/sw_i_IBUF[1]
    SLICE_X63Y85         FDRE                                         r  sw_sync/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504     4.833    sw_sync/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  sw_sync/data_q_reg[1]/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync/data_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.883ns  (logic 1.325ns (45.954%)  route 1.558ns (54.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.558     2.883    sw_sync/sw_i_IBUF[4]
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504     4.833    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[4]/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync/data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.869ns  (logic 1.349ns (47.029%)  route 1.520ns (52.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           1.520     2.869    sw_sync/sw_i_IBUF[5]
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504     4.833    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[5]/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync/data_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.822ns  (logic 1.326ns (46.967%)  route 1.497ns (53.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           1.497     2.822    sw_sync/sw_i_IBUF[6]
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504     4.833    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[6]/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync/data_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.719ns  (logic 1.350ns (49.669%)  route 1.368ns (50.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.368     2.719    sw_sync/sw_i_IBUF[3]
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502     4.831    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[3]/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.613ns  (logic 1.348ns (51.598%)  route 1.265ns (48.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         1.348     1.348 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           1.265     2.613    sw_sync/sw_i_IBUF[10]
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504     4.833    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.410ns (52.304%)  route 0.373ns (47.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.373     0.783    sw_sync/sw_i_IBUF[12]
    SLICE_X64Y90         FDRE                                         r  sw_sync/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.976    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  sw_sync/data_q_reg[12]/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync/data_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.420ns (53.128%)  route 0.371ns (46.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.371     0.791    sw_sync/sw_i_IBUF[11]
    SLICE_X65Y88         FDRE                                         r  sw_sync/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.975    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  sw_sync/data_q_reg[11]/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.422ns (50.788%)  route 0.409ns (49.212%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.409     0.831    sw_sync/sw_i_IBUF[14]
    SLICE_X64Y90         FDRE                                         r  sw_sync/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.976    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  sw_sync/data_q_reg[14]/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.416ns (49.963%)  route 0.417ns (50.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           0.417     0.833    sw_sync/sw_i_IBUF[15]
    SLICE_X64Y90         FDRE                                         r  sw_sync/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.976    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  sw_sync/data_q_reg[15]/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync/data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.413ns (48.939%)  route 0.431ns (51.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.431     0.844    sw_sync/sw_i_IBUF[7]
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.972    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[7]/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.417ns (48.930%)  route 0.435ns (51.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.435     0.852    sw_sync/sw_i_IBUF[13]
    SLICE_X64Y90         FDRE                                         r  sw_sync/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.976    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  sw_sync/data_q_reg[13]/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.425ns (47.342%)  route 0.473ns (52.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.473     0.898    sw_sync/sw_i_IBUF[10]
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.972    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[10]/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync/data_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.415ns (45.826%)  route 0.491ns (54.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.491     0.906    sw_sync/sw_i_IBUF[8]
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.972    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[8]/C

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.424ns (46.532%)  route 0.488ns (53.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.488     0.912    sw_sync/sw_i_IBUF[9]
    SLICE_X63Y85         FDRE                                         r  sw_sync/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.972    sw_sync/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  sw_sync/data_q_reg[9]/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync/data_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.427ns (43.426%)  route 0.556ns (56.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.556     0.983    sw_sync/sw_i_IBUF[3]
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.970    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[3]/C





