INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.srcs/sources_1/new/Dynamic_seg_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dynamic_seg_display
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.srcs/sources_1/new/seg_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display
INFO: [VRFC 10-311] analyzing module decoder_display
INFO: [VRFC 10-311] analyzing module decoder2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.srcs/sim_1/new/Dynamic_seg_display_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dynamic_seg_display_tb
