# High Performance Counters

We study how to design counters that can reach the highest possible clock frequencies.


## HPSlow

This is our proposed design currently described in 


```
@article{castells2024optimizing,
  title={Optimizing Wide Synchronous Up-Counters for FPGA Performance},
  author={Castells-Rufas, David},
  journal={Authorea Preprints},
  year={2024},
  publisher={Authorea}
}
```
