
*** Running vivado
    with args -log dma_demo_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source dma_demo_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source dma_demo_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top dma_demo_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_axi_dma_0_0/dma_demo_axi_dma_0_0.dcp' for cell 'dma_demo_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_axis_data_fifo_0_0/dma_demo_axis_data_fifo_0_0.dcp' for cell 'dma_demo_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_processing_system7_0_0/dma_demo_processing_system7_0_0.dcp' for cell 'dma_demo_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_rst_ps7_0_50M_0/dma_demo_rst_ps7_0_50M_0.dcp' for cell 'dma_demo_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_xbar_0/dma_demo_xbar_0.dcp' for cell 'dma_demo_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_auto_pc_1/dma_demo_auto_pc_1.dcp' for cell 'dma_demo_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_auto_us_0/dma_demo_auto_us_0.dcp' for cell 'dma_demo_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_auto_us_1/dma_demo_auto_us_1.dcp' for cell 'dma_demo_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_auto_pc_0/dma_demo_auto_pc_0.dcp' for cell 'dma_demo_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2334.234 ; gain = 0.000 ; free physical = 6762 ; free virtual = 44131
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_processing_system7_0_0/dma_demo_processing_system7_0_0.xdc] for cell 'dma_demo_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_processing_system7_0_0/dma_demo_processing_system7_0_0.xdc] for cell 'dma_demo_i/processing_system7_0/inst'
Parsing XDC File [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_axi_dma_0_0/dma_demo_axi_dma_0_0.xdc] for cell 'dma_demo_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_axi_dma_0_0/dma_demo_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_axi_dma_0_0/dma_demo_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_axi_dma_0_0/dma_demo_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_axi_dma_0_0/dma_demo_axi_dma_0_0.xdc] for cell 'dma_demo_i/axi_dma_0/U0'
Parsing XDC File [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_rst_ps7_0_50M_0/dma_demo_rst_ps7_0_50M_0_board.xdc] for cell 'dma_demo_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_rst_ps7_0_50M_0/dma_demo_rst_ps7_0_50M_0_board.xdc] for cell 'dma_demo_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_rst_ps7_0_50M_0/dma_demo_rst_ps7_0_50M_0.xdc] for cell 'dma_demo_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_rst_ps7_0_50M_0/dma_demo_rst_ps7_0_50M_0.xdc] for cell 'dma_demo_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_axi_dma_0_0/dma_demo_axi_dma_0_0_clocks.xdc] for cell 'dma_demo_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_axi_dma_0_0/dma_demo_axi_dma_0_0_clocks.xdc] for cell 'dma_demo_i/axi_dma_0/U0'
Parsing XDC File [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_auto_us_0/dma_demo_auto_us_0_clocks.xdc] for cell 'dma_demo_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_auto_us_0/dma_demo_auto_us_0_clocks.xdc] for cell 'dma_demo_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_auto_us_1/dma_demo_auto_us_1_clocks.xdc] for cell 'dma_demo_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_auto_us_1/dma_demo_auto_us_1_clocks.xdc] for cell 'dma_demo_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Project 1-1715] 4 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.227 ; gain = 0.000 ; free physical = 6650 ; free virtual = 44019
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2558.227 ; gain = 224.109 ; free physical = 6650 ; free virtual = 44019
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2558.227 ; gain = 0.000 ; free physical = 6613 ; free virtual = 43982

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20e189306

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2596.988 ; gain = 38.762 ; free physical = 6236 ; free virtual = 43605

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1452237bd

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2767.926 ; gain = 0.000 ; free physical = 6074 ; free virtual = 43443
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 86 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).
Phase 2 Constant propagation | Checksum: 17166e17d

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2767.926 ; gain = 0.000 ; free physical = 6062 ; free virtual = 43431
INFO: [Opt 31-389] Phase Constant propagation created 260 cells and removed 766 cells
INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c349771a

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2767.926 ; gain = 0.000 ; free physical = 6089 ; free virtual = 43458
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 330 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c349771a

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2767.926 ; gain = 0.000 ; free physical = 6089 ; free virtual = 43458
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c349771a

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2767.926 ; gain = 0.000 ; free physical = 6089 ; free virtual = 43458
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c349771a

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2767.926 ; gain = 0.000 ; free physical = 6089 ; free virtual = 43458
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              86  |                                             24  |
|  Constant propagation         |             260  |             766  |                                             24  |
|  Sweep                        |               0  |             330  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2767.926 ; gain = 0.000 ; free physical = 6089 ; free virtual = 43458
Ending Logic Optimization Task | Checksum: 108e8c72c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2767.926 ; gain = 0.000 ; free physical = 6089 ; free virtual = 43458

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 17968a798

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6054 ; free virtual = 43422
Ending Power Optimization Task | Checksum: 17968a798

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3082.887 ; gain = 314.961 ; free physical = 6058 ; free virtual = 43427

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17968a798

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6058 ; free virtual = 43427

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6052 ; free virtual = 43421
Ending Netlist Obfuscation Task | Checksum: 11937fd4c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6055 ; free virtual = 43424
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.887 ; gain = 524.660 ; free physical = 6055 ; free virtual = 43424
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6036 ; free virtual = 43408
INFO: [Common 17-1381] The checkpoint '/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.runs/impl_1/dma_demo_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dma_demo_wrapper_drc_opted.rpt -pb dma_demo_wrapper_drc_opted.pb -rpx dma_demo_wrapper_drc_opted.rpx
Command: report_drc -file dma_demo_wrapper_drc_opted.rpt -pb dma_demo_wrapper_drc_opted.pb -rpx dma_demo_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.runs/impl_1/dma_demo_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6008 ; free virtual = 43380
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e1daa533

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6008 ; free virtual = 43380
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6008 ; free virtual = 43380

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 159f95c08

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6038 ; free virtual = 43410

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23be49de6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6042 ; free virtual = 43414

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23be49de6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6042 ; free virtual = 43414
Phase 1 Placer Initialization | Checksum: 23be49de6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6042 ; free virtual = 43414

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1da858275

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6026 ; free virtual = 43398

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 146a15b77

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6016 ; free virtual = 43388

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 310 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 108 nets or cells. Created 0 new cell, deleted 108 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6017 ; free virtual = 43389

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            108  |                   108  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            108  |                   108  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1c3538196

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6013 ; free virtual = 43385
Phase 2.3 Global Placement Core | Checksum: 105c83767

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6023 ; free virtual = 43395
Phase 2 Global Placement | Checksum: 105c83767

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6023 ; free virtual = 43395

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13a6ecb33

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6025 ; free virtual = 43397

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a4fb4ec4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6031 ; free virtual = 43403

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10b39f133

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6044 ; free virtual = 43417

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13342d9b0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6044 ; free virtual = 43417

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c9f2b81f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6030 ; free virtual = 43402

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ee68cab9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6026 ; free virtual = 43398

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b034ac46

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6026 ; free virtual = 43398
Phase 3 Detail Placement | Checksum: 1b034ac46

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6026 ; free virtual = 43398

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 134b2955d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.607 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: cffae61f

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6041 ; free virtual = 43413
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13c8e2d38

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6041 ; free virtual = 43413
Phase 4.1.1.1 BUFG Insertion | Checksum: 134b2955d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6040 ; free virtual = 43412
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.607. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6037 ; free virtual = 43409
Phase 4.1 Post Commit Optimization | Checksum: 1b4409c31

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6034 ; free virtual = 43406

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b4409c31

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6037 ; free virtual = 43409

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b4409c31

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6036 ; free virtual = 43409
Phase 4.3 Placer Reporting | Checksum: 1b4409c31

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6036 ; free virtual = 43408

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6036 ; free virtual = 43408

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6036 ; free virtual = 43408
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14e84a90e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6036 ; free virtual = 43408
Ending Placer Task | Checksum: 9f74e1fc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6035 ; free virtual = 43407
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6044 ; free virtual = 43416
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6014 ; free virtual = 43397
INFO: [Common 17-1381] The checkpoint '/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.runs/impl_1/dma_demo_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file dma_demo_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6029 ; free virtual = 43405
INFO: [runtcl-4] Executing : report_utilization -file dma_demo_wrapper_utilization_placed.rpt -pb dma_demo_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file dma_demo_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 6038 ; free virtual = 43414
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5980 ; free virtual = 43366
INFO: [Common 17-1381] The checkpoint '/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.runs/impl_1/dma_demo_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9c150757 ConstDB: 0 ShapeSum: 35fdaa5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 148d523d1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5935 ; free virtual = 43314
Post Restoration Checksum: NetGraph: a8f4ac06 NumContArr: 9fe077cb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 148d523d1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5935 ; free virtual = 43314

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 148d523d1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5904 ; free virtual = 43283

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 148d523d1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5903 ; free virtual = 43283
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1747d4b9b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5813 ; free virtual = 43193
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.774 | TNS=0.000  | WHS=-0.348 | THS=-96.930|

Phase 2 Router Initialization | Checksum: 1e8d09e70

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5897 ; free virtual = 43277

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5287
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5287
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e8d09e70

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5895 ; free virtual = 43274
Phase 3 Initial Routing | Checksum: f9426ac6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5896 ; free virtual = 43275

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.428 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c0e7e4ee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5896 ; free virtual = 43275

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.428 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23afd1038

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5892 ; free virtual = 43272
Phase 4 Rip-up And Reroute | Checksum: 23afd1038

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5887 ; free virtual = 43266

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 249abd764

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5892 ; free virtual = 43271
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.543 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 249abd764

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5892 ; free virtual = 43271

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 249abd764

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5892 ; free virtual = 43271
Phase 5 Delay and Skew Optimization | Checksum: 249abd764

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5892 ; free virtual = 43271

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2167a0fbf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5886 ; free virtual = 43266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.543 | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 174922dfd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5886 ; free virtual = 43265
Phase 6 Post Hold Fix | Checksum: 174922dfd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5886 ; free virtual = 43265

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.99071 %
  Global Horizontal Routing Utilization  = 2.74288 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d018fc6b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5885 ; free virtual = 43265

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d018fc6b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5884 ; free virtual = 43263

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1be2b15f7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5878 ; free virtual = 43257

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.543 | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1be2b15f7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5877 ; free virtual = 43257
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5910 ; free virtual = 43290

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5910 ; free virtual = 43290
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3082.887 ; gain = 0.000 ; free physical = 5847 ; free virtual = 43240
INFO: [Common 17-1381] The checkpoint '/home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.runs/impl_1/dma_demo_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dma_demo_wrapper_drc_routed.rpt -pb dma_demo_wrapper_drc_routed.pb -rpx dma_demo_wrapper_drc_routed.rpx
Command: report_drc -file dma_demo_wrapper_drc_routed.rpt -pb dma_demo_wrapper_drc_routed.pb -rpx dma_demo_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.runs/impl_1/dma_demo_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file dma_demo_wrapper_methodology_drc_routed.rpt -pb dma_demo_wrapper_methodology_drc_routed.pb -rpx dma_demo_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file dma_demo_wrapper_methodology_drc_routed.rpt -pb dma_demo_wrapper_methodology_drc_routed.pb -rpx dma_demo_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/rom41797/Documents/Project/DMA_demo_no_SG/project_1/project_1.runs/impl_1/dma_demo_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file dma_demo_wrapper_power_routed.rpt -pb dma_demo_wrapper_power_summary_routed.pb -rpx dma_demo_wrapper_power_routed.rpx
Command: report_power -file dma_demo_wrapper_power_routed.rpt -pb dma_demo_wrapper_power_summary_routed.pb -rpx dma_demo_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
117 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file dma_demo_wrapper_route_status.rpt -pb dma_demo_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file dma_demo_wrapper_timing_summary_routed.rpt -pb dma_demo_wrapper_timing_summary_routed.pb -rpx dma_demo_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file dma_demo_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file dma_demo_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file dma_demo_wrapper_bus_skew_routed.rpt -pb dma_demo_wrapper_bus_skew_routed.pb -rpx dma_demo_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <dma_demo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <dma_demo_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block dma_demo_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dma_demo_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <dma_demo_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <dma_demo_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <dma_demo_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <dma_demo_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force dma_demo_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are dma_demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dma_demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dma_demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dma_demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, dma_demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, dma_demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, dma_demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, dma_demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, dma_demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, dma_demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, dma_demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, dma_demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, dma_demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], dma_demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], dma_demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (dma_demo_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (dma_demo_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dma_demo_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3323.371 ; gain = 225.945 ; free physical = 10825 ; free virtual = 48212
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 16:45:36 2023...
