/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  reg [5:0] _02_;
  wire [8:0] _03_;
  reg [6:0] _04_;
  reg [7:0] _05_;
  reg [2:0] _06_;
  wire [19:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire [22:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [6:0] celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [30:0] celloutsig_0_52z;
  wire [3:0] celloutsig_0_55z;
  wire [6:0] celloutsig_0_56z;
  wire [25:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_63z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [6:0] celloutsig_0_68z;
  wire [22:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_73z;
  wire [17:0] celloutsig_0_75z;
  wire [9:0] celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire [23:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_83z;
  wire celloutsig_0_8z;
  wire celloutsig_0_94z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(celloutsig_0_3z[8] ? _00_ : celloutsig_0_2z[7]);
  assign celloutsig_1_18z = !(celloutsig_1_6z ? celloutsig_1_14z[3] : celloutsig_1_2z);
  assign celloutsig_0_44z = ~(celloutsig_0_6z[21] | celloutsig_0_27z);
  assign celloutsig_0_8z = ~(celloutsig_0_0z[5] | celloutsig_0_0z[15]);
  assign celloutsig_0_26z = ~(celloutsig_0_25z[21] | celloutsig_0_16z[4]);
  assign celloutsig_0_31z = ~(celloutsig_0_9z | celloutsig_0_29z);
  assign celloutsig_0_40z = ~((celloutsig_0_16z[14] | celloutsig_0_23z[3]) & (celloutsig_0_25z[20] | celloutsig_0_36z));
  assign celloutsig_0_21z = ~((celloutsig_0_12z | celloutsig_0_16z[8]) & (celloutsig_0_11z[12] | celloutsig_0_14z));
  assign celloutsig_1_1z = in_data[168] | ~(celloutsig_1_0z[4]);
  assign celloutsig_1_13z = celloutsig_1_7z | celloutsig_1_3z[3];
  assign celloutsig_0_14z = celloutsig_0_3z[6] | celloutsig_0_3z[0];
  assign celloutsig_0_50z = celloutsig_0_16z[13] ^ celloutsig_0_15z[7];
  assign celloutsig_0_27z = celloutsig_0_10z ^ celloutsig_0_24z[9];
  assign celloutsig_0_47z = ~(celloutsig_0_37z[3] ^ celloutsig_0_40z);
  assign celloutsig_0_73z = { celloutsig_0_6z[16:12], celloutsig_0_36z, _01_[7:1], celloutsig_0_36z } + { celloutsig_0_35z[5:3], celloutsig_0_63z, celloutsig_0_43z };
  assign celloutsig_1_14z = { celloutsig_1_10z[5:2], celloutsig_1_7z } + { celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_2z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_0_25z[16:14], celloutsig_0_30z };
  reg [8:0] _24_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 9'h000;
    else _24_ <= in_data[62:54];
  assign { _03_[8:2], _00_, _03_[0] } = _24_;
  reg [6:0] _25_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _25_ <= 7'h00;
    else _25_ <= { _02_[3:1], celloutsig_0_30z, celloutsig_0_27z };
  assign _01_[7:1] = _25_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 7'h00;
    else _04_ <= { celloutsig_0_24z[11:7], celloutsig_0_5z, celloutsig_0_12z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 8'h00;
    else _05_ <= { celloutsig_1_3z[6:0], celloutsig_1_4z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 3'h0;
    else _06_ <= { celloutsig_0_6z[13:12], celloutsig_0_9z };
  assign celloutsig_0_55z = celloutsig_0_17z[13:10] / { 1'h1, celloutsig_0_25z[20:18] };
  assign celloutsig_1_8z = in_data[128:119] / { 1'h1, _05_[6:0], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_7z[14:1], celloutsig_0_20z } / { 1'h1, celloutsig_0_16z[14:1] };
  assign celloutsig_1_4z = { in_data[167:164], celloutsig_1_0z } === { in_data[165], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_7z = in_data[187:182] === celloutsig_1_0z[5:0];
  assign celloutsig_0_29z = celloutsig_0_17z[13:9] === { celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_77z = { celloutsig_0_52z[20:16], celloutsig_0_76z } >= { celloutsig_0_7z[14:10], _04_, celloutsig_0_19z };
  assign celloutsig_0_1z = celloutsig_0_0z[5:0] >= celloutsig_0_0z[15:10];
  assign celloutsig_0_94z = { in_data[81], celloutsig_0_43z, celloutsig_0_50z, celloutsig_0_77z, celloutsig_0_9z, celloutsig_0_75z, celloutsig_0_36z, out_data[36:33], out_data[34], celloutsig_0_56z, celloutsig_0_17z } || { celloutsig_0_16z[14:2], celloutsig_0_19z, _01_[7:1], celloutsig_0_68z, celloutsig_0_73z, celloutsig_0_83z };
  assign celloutsig_0_9z = { celloutsig_0_0z[17:11], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z } || in_data[92:58];
  assign celloutsig_1_6z = { celloutsig_1_3z[5], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z } || { _05_[7:5], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_36z = celloutsig_0_35z[5] & ~(celloutsig_0_34z);
  assign celloutsig_0_38z = celloutsig_0_24z[0] & ~(celloutsig_0_35z[3]);
  assign celloutsig_0_10z = celloutsig_0_8z & ~(_03_[2]);
  assign celloutsig_0_56z = { celloutsig_0_11z[9:5], celloutsig_0_5z, celloutsig_0_14z } % { 1'h1, celloutsig_0_3z[9:5], celloutsig_0_38z };
  assign celloutsig_0_68z = { celloutsig_0_57z[4:0], celloutsig_0_38z, celloutsig_0_50z } % { 1'h1, celloutsig_0_3z[6:1] };
  assign celloutsig_0_3z = in_data[66:53] % { 1'h1, in_data[44:43], celloutsig_0_2z };
  assign celloutsig_0_83z = { celloutsig_0_76z[7:6], _02_ } % { 1'h1, celloutsig_0_56z };
  assign celloutsig_1_3z = in_data[154:146] % { 1'h1, in_data[190], celloutsig_1_0z };
  assign celloutsig_0_35z = celloutsig_0_34z ? { celloutsig_0_33z[1], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_23z } : celloutsig_0_6z[8:2];
  assign celloutsig_0_13z = celloutsig_0_10z ? celloutsig_0_7z[20:17] : _03_[8:5];
  assign celloutsig_0_17z = celloutsig_0_1z ? in_data[56:43] : celloutsig_0_11z[16:3];
  assign celloutsig_0_42z = ~ { celloutsig_0_28z, celloutsig_0_37z };
  assign celloutsig_0_43z = ~ _02_[5:3];
  assign celloutsig_0_63z = ~ { celloutsig_0_24z[12:6], celloutsig_0_40z };
  assign celloutsig_0_76z = ~ celloutsig_0_7z[19:10];
  assign celloutsig_0_19z = ~ { _03_[2], _00_, celloutsig_0_8z };
  assign celloutsig_0_2z = ~ celloutsig_0_0z[16:6];
  assign celloutsig_0_37z = celloutsig_0_2z[5:1] | { celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_36z };
  assign celloutsig_0_75z = { celloutsig_0_3z[12:5], _03_[8:2], _00_, _03_[0], celloutsig_0_66z } | { celloutsig_0_15z[4], celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_33z, celloutsig_0_9z };
  assign celloutsig_0_30z = celloutsig_0_17z[8:6] | { celloutsig_0_13z[2:1], celloutsig_0_21z };
  assign celloutsig_0_12z = | { celloutsig_0_7z[12:7], celloutsig_0_8z };
  assign celloutsig_0_20z = | _03_[7:5];
  assign celloutsig_0_51z = celloutsig_0_28z & celloutsig_0_19z[0];
  assign celloutsig_0_34z = ^ { celloutsig_0_11z[3:0], celloutsig_0_21z, celloutsig_0_27z };
  assign celloutsig_0_65z = ^ { celloutsig_0_25z[11:9], celloutsig_0_13z, celloutsig_0_33z, _06_ };
  assign celloutsig_0_66z = ^ { celloutsig_0_55z[3:1], celloutsig_0_25z };
  assign celloutsig_1_2z = ^ { in_data[181:180], celloutsig_1_1z };
  assign celloutsig_1_19z = ^ { celloutsig_1_8z[6:4], celloutsig_1_8z };
  assign celloutsig_0_28z = ^ celloutsig_0_3z[9:6];
  assign celloutsig_0_41z = { celloutsig_0_11z[6:1], celloutsig_0_27z } >> { _02_[4:0], celloutsig_0_5z, celloutsig_0_34z };
  assign celloutsig_0_52z = { _02_, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_42z, celloutsig_0_50z, celloutsig_0_20z, celloutsig_0_50z, celloutsig_0_22z[9:3], celloutsig_0_22z[5:3] } >> { celloutsig_0_12z, celloutsig_0_51z, _01_[7:1], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_36z, celloutsig_0_38z, celloutsig_0_44z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[135:129] >> in_data[188:182];
  assign celloutsig_0_16z = { celloutsig_0_7z[22:8], celloutsig_0_10z } << { celloutsig_0_6z[19:6], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_25z = { celloutsig_0_17z[6:0], celloutsig_0_16z } << { celloutsig_0_2z[10:1], _06_, celloutsig_0_22z[9:3], celloutsig_0_22z[5:3] };
  assign celloutsig_0_57z = { celloutsig_0_41z[2:0], celloutsig_0_35z, celloutsig_0_21z, celloutsig_0_50z, celloutsig_0_17z } >>> { celloutsig_0_16z[11:6], celloutsig_0_5z, celloutsig_0_40z, celloutsig_0_47z, celloutsig_0_17z, _06_ };
  assign celloutsig_0_7z = in_data[82:59] >>> { in_data[74:71], _03_[8:2], _00_, _03_[0], celloutsig_0_2z };
  assign celloutsig_0_11z = in_data[40:24] >>> celloutsig_0_6z[16:0];
  assign celloutsig_0_23z = in_data[73:70] >>> { celloutsig_0_22z[8:6], celloutsig_0_21z };
  assign celloutsig_0_6z = in_data[33:11] - { _03_[3:2], _00_, _03_[8:2], _00_, _03_[0], _03_[8:2], _00_, _03_[0], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_8z[5:1], celloutsig_1_6z } - celloutsig_1_3z[6:1];
  assign celloutsig_0_0z = in_data[51:32] ^ in_data[25:6];
  assign celloutsig_0_33z = { celloutsig_0_16z[11:8], _02_, celloutsig_0_28z } ^ { celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_15z = celloutsig_0_0z[15:8] ^ { celloutsig_0_0z[9:4], celloutsig_0_9z, celloutsig_0_12z };
  assign { celloutsig_0_22z[5:3], celloutsig_0_22z[9:6] } = ~ { celloutsig_0_19z, celloutsig_0_15z[7:4] };
  assign { out_data[34], out_data[36:35], out_data[33] } = ~ { celloutsig_0_65z, celloutsig_0_35z[6], celloutsig_0_31z, celloutsig_0_20z };
  assign { _01_[13:8], _01_[0] } = { celloutsig_0_6z[16:12], celloutsig_0_36z, celloutsig_0_36z };
  assign _03_[1] = _00_;
  assign celloutsig_0_22z[2:0] = celloutsig_0_22z[5:3];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[34], celloutsig_0_94z };
endmodule
