<?xml version="1.0" encoding="UTF-8"?>
<cdfg:DBCdfg xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:cdfg="http://www.autoesl.com/DBCdfg" timeStamp="1644417276846">
  <ports id="1" name="n" type="PortType" originalName="n" coreId="2147483647" bitwidth="32">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="2" name="p_read" type="PortType" coreId="2" bitwidth="128">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="12" name="ap_return" direction="DirOut">
    <dataInputObjs>ret</dataInputObjs>
  </ports>
  <edges id="115" source_obj="//@ports.1" sink_obj="//@blocks.0/@node_objs.0"/>
  <edges id="118" source_obj="//@ports.0" sink_obj="//@blocks.0/@node_objs.1"/>
  <edges id="119" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.2"/>
  <edges id="120" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.0/@node_objs.3"/>
  <edges id="125" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.4"/>
  <edges id="130" source_obj="//@blocks.0/@node_objs.4" sink_obj="//@blocks.0/@node_objs.5"/>
  <edges id="133" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.6"/>
  <edges id="140" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.7"/>
  <edges id="144" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.0/@node_objs.8"/>
  <edges id="147" source_obj="//@blocks.0/@node_objs.8" sink_obj="//@blocks.0/@node_objs.9"/>
  <edges id="152" source_obj="//@blocks.0/@node_objs.8" sink_obj="//@blocks.0/@node_objs.10"/>
  <edges id="153" source_obj="//@blocks.0/@node_objs.6" sink_obj="//@blocks.0/@node_objs.11"/>
  <edges id="156" source_obj="//@blocks.0/@node_objs.7" sink_obj="//@blocks.0/@node_objs.12"/>
  <edges id="159" source_obj="//@blocks.0/@node_objs.12" sink_obj="//@blocks.0/@node_objs.13"/>
  <edges id="160" source_obj="//@blocks.0/@node_objs.11" sink_obj="//@blocks.0/@node_objs.13"/>
  <edges id="161" source_obj="//@blocks.0/@node_objs.9" sink_obj="//@blocks.0/@node_objs.14"/>
  <edges id="163" source_obj="//@blocks.0/@node_objs.10" sink_obj="//@blocks.0/@node_objs.15"/>
  <edges id="165" source_obj="//@blocks.0/@node_objs.15" sink_obj="//@blocks.0/@node_objs.16"/>
  <edges id="166" source_obj="//@blocks.0/@node_objs.14" sink_obj="//@blocks.0/@node_objs.16"/>
  <edges id="167" source_obj="//@blocks.0/@node_objs.13" sink_obj="//@blocks.0/@node_objs.17"/>
  <edges id="168" source_obj="//@blocks.0/@node_objs.16" sink_obj="//@blocks.0/@node_objs.17"/>
  <edges id="169" source_obj="//@blocks.0/@node_objs.5" sink_obj="//@blocks.0/@node_objs.18"/>
  <edges id="170" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.0/@node_objs.18"/>
  <edges id="171" source_obj="//@blocks.0/@node_objs.17" sink_obj="//@blocks.0/@node_objs.19"/>
  <edges id="172" source_obj="//@blocks.0/@node_objs.18" sink_obj="//@blocks.0/@node_objs.19"/>
  <edges id="173" source_obj="//@blocks.0/@node_objs.19" sink_obj="//@blocks.0/@node_objs.20"/>
  <edges id="176" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@blocks.0/@node_objs.21"/>
  <edges id="177" source_obj="//@blocks.0/@node_objs.20" sink_obj="//@blocks.0/@node_objs.21"/>
  <edges id="180" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.22"/>
  <edges id="183" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.0/@node_objs.23"/>
  <edges id="186" source_obj="//@blocks.0/@node_objs.5" sink_obj="//@blocks.0/@node_objs.24"/>
  <edges id="189" source_obj="//@blocks.0/@node_objs.13" sink_obj="//@blocks.0/@node_objs.25"/>
  <edges id="190" source_obj="//@blocks.0/@node_objs.24" sink_obj="//@blocks.0/@node_objs.25"/>
  <edges id="191" source_obj="//@blocks.0/@node_objs.25" sink_obj="//@blocks.0/@node_objs.26"/>
  <edges id="193" source_obj="//@blocks.0/@node_objs.23" sink_obj="//@blocks.0/@node_objs.27"/>
  <edges id="194" source_obj="//@blocks.0/@node_objs.26" sink_obj="//@blocks.0/@node_objs.27"/>
  <edges id="196" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.28"/>
  <edges id="201" source_obj="//@blocks.0/@node_objs.28" sink_obj="//@blocks.0/@node_objs.29"/>
  <edges id="203" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.30"/>
  <edges id="209" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.31"/>
  <edges id="213" source_obj="//@blocks.0/@node_objs.30" sink_obj="//@blocks.0/@node_objs.32"/>
  <edges id="215" source_obj="//@blocks.0/@node_objs.31" sink_obj="//@blocks.0/@node_objs.33"/>
  <edges id="217" source_obj="//@blocks.0/@node_objs.33" sink_obj="//@blocks.0/@node_objs.34"/>
  <edges id="218" source_obj="//@blocks.0/@node_objs.32" sink_obj="//@blocks.0/@node_objs.34"/>
  <edges id="219" source_obj="//@blocks.0/@node_objs.29" sink_obj="//@blocks.0/@node_objs.35"/>
  <edges id="221" source_obj="//@blocks.0/@node_objs.34" sink_obj="//@blocks.0/@node_objs.36"/>
  <edges id="222" source_obj="//@blocks.0/@node_objs.35" sink_obj="//@blocks.0/@node_objs.36"/>
  <edges id="223" source_obj="//@blocks.0/@node_objs.36" sink_obj="//@blocks.0/@node_objs.37"/>
  <edges id="226" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.38"/>
  <edges id="231" source_obj="//@blocks.0/@node_objs.38" sink_obj="//@blocks.0/@node_objs.39"/>
  <edges id="233" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.40"/>
  <edges id="239" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.41"/>
  <edges id="243" source_obj="//@blocks.0/@node_objs.40" sink_obj="//@blocks.0/@node_objs.42"/>
  <edges id="245" source_obj="//@blocks.0/@node_objs.41" sink_obj="//@blocks.0/@node_objs.43"/>
  <edges id="247" source_obj="//@blocks.0/@node_objs.43" sink_obj="//@blocks.0/@node_objs.44"/>
  <edges id="248" source_obj="//@blocks.0/@node_objs.42" sink_obj="//@blocks.0/@node_objs.44"/>
  <edges id="249" source_obj="//@blocks.0/@node_objs.39" sink_obj="//@blocks.0/@node_objs.45"/>
  <edges id="251" source_obj="//@blocks.0/@node_objs.44" sink_obj="//@blocks.0/@node_objs.46"/>
  <edges id="252" source_obj="//@blocks.0/@node_objs.45" sink_obj="//@blocks.0/@node_objs.46"/>
  <edges id="253" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.0/@node_objs.47"/>
  <edges id="255" source_obj="//@blocks.0/@node_objs.16" sink_obj="//@blocks.0/@node_objs.48"/>
  <edges id="256" source_obj="//@blocks.0/@node_objs.47" sink_obj="//@blocks.0/@node_objs.48"/>
  <edges id="257" source_obj="//@blocks.0/@node_objs.48" sink_obj="//@blocks.0/@node_objs.49"/>
  <edges id="259" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.0/@node_objs.50"/>
  <edges id="261" source_obj="//@blocks.0/@node_objs.16" sink_obj="//@blocks.0/@node_objs.51"/>
  <edges id="262" source_obj="//@blocks.0/@node_objs.50" sink_obj="//@blocks.0/@node_objs.51"/>
  <edges id="263" source_obj="//@blocks.0/@node_objs.51" sink_obj="//@blocks.0/@node_objs.52"/>
  <edges id="265" source_obj="//@blocks.0/@node_objs.26" sink_obj="//@blocks.0/@node_objs.53"/>
  <edges id="266" source_obj="//@blocks.0/@node_objs.52" sink_obj="//@blocks.0/@node_objs.53"/>
  <edges id="267" source_obj="//@blocks.0/@node_objs.53" sink_obj="//@blocks.0/@node_objs.54"/>
  <edges id="268" source_obj="//@blocks.0/@node_objs.49" sink_obj="//@blocks.0/@node_objs.54"/>
  <edges id="269" source_obj="//@blocks.0/@node_objs.25" sink_obj="//@blocks.0/@node_objs.55"/>
  <edges id="270" source_obj="//@blocks.0/@node_objs.51" sink_obj="//@blocks.0/@node_objs.55"/>
  <edges id="271" source_obj="//@blocks.0/@node_objs.48" sink_obj="//@blocks.0/@node_objs.56"/>
  <edges id="272" source_obj="//@blocks.0/@node_objs.55" sink_obj="//@blocks.0/@node_objs.56"/>
  <edges id="273" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@blocks.0/@node_objs.57"/>
  <edges id="274" source_obj="//@blocks.0/@node_objs.56" sink_obj="//@blocks.0/@node_objs.57"/>
  <edges id="275" source_obj="//@blocks.0/@node_objs.5" sink_obj="//@blocks.0/@node_objs.58"/>
  <edges id="276" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.0/@node_objs.58"/>
  <edges id="277" source_obj="//@blocks.0/@node_objs.17" sink_obj="//@blocks.0/@node_objs.59"/>
  <edges id="278" source_obj="//@blocks.0/@node_objs.58" sink_obj="//@blocks.0/@node_objs.59"/>
  <edges id="279" source_obj="//@blocks.0/@node_objs.29" sink_obj="//@blocks.0/@node_objs.60"/>
  <edges id="281" source_obj="//@blocks.0/@node_objs.34" sink_obj="//@blocks.0/@node_objs.61"/>
  <edges id="282" source_obj="//@blocks.0/@node_objs.60" sink_obj="//@blocks.0/@node_objs.61"/>
  <edges id="283" source_obj="//@blocks.0/@node_objs.39" sink_obj="//@blocks.0/@node_objs.62"/>
  <edges id="285" source_obj="//@blocks.0/@node_objs.44" sink_obj="//@blocks.0/@node_objs.63"/>
  <edges id="286" source_obj="//@blocks.0/@node_objs.62" sink_obj="//@blocks.0/@node_objs.63"/>
  <edges id="287" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@blocks.0/@node_objs.64"/>
  <edges id="289" source_obj="//@blocks.0/@node_objs.19" sink_obj="//@blocks.0/@node_objs.65"/>
  <edges id="290" source_obj="//@blocks.0/@node_objs.64" sink_obj="//@blocks.0/@node_objs.65"/>
  <edges id="291" source_obj="//@blocks.0/@node_objs.36" sink_obj="//@blocks.0/@node_objs.66"/>
  <edges id="292" source_obj="//@blocks.0/@node_objs.65" sink_obj="//@blocks.0/@node_objs.66"/>
  <edges id="293" source_obj="//@blocks.0/@node_objs.46" sink_obj="//@blocks.0/@node_objs.67"/>
  <edges id="294" source_obj="//@blocks.0/@node_objs.66" sink_obj="//@blocks.0/@node_objs.67"/>
  <edges id="295" source_obj="//@blocks.0/@node_objs.23" sink_obj="//@blocks.0/@node_objs.68"/>
  <edges id="297" source_obj="//@blocks.0/@node_objs.25" sink_obj="//@blocks.0/@node_objs.69"/>
  <edges id="298" source_obj="//@blocks.0/@node_objs.68" sink_obj="//@blocks.0/@node_objs.69"/>
  <edges id="299" source_obj="//@blocks.0/@node_objs.21" sink_obj="//@blocks.0/@node_objs.70"/>
  <edges id="300" source_obj="//@blocks.0/@node_objs.69" sink_obj="//@blocks.0/@node_objs.70"/>
  <edges id="301" source_obj="//@blocks.0/@node_objs.63" sink_obj="//@blocks.0/@node_objs.71"/>
  <edges id="302" source_obj="//@blocks.0/@node_objs.70" sink_obj="//@blocks.0/@node_objs.71"/>
  <edges id="303" source_obj="//@blocks.0/@node_objs.71" sink_obj="//@blocks.0/@node_objs.72"/>
  <edges id="304" source_obj="//@blocks.0/@node_objs.67" sink_obj="//@blocks.0/@node_objs.72"/>
  <edges id="305" source_obj="//@blocks.0/@node_objs.21" sink_obj="//@blocks.0/@node_objs.73"/>
  <edges id="306" source_obj="//@blocks.0/@node_objs.27" sink_obj="//@blocks.0/@node_objs.73"/>
  <edges id="307" source_obj="//@blocks.0/@node_objs.73" sink_obj="//@blocks.0/@node_objs.74"/>
  <edges id="308" source_obj="//@blocks.0/@node_objs.22" sink_obj="//@blocks.0/@node_objs.74"/>
  <edges id="309" source_obj="//@blocks.0/@node_objs.74" sink_obj="//@blocks.0/@node_objs.75"/>
  <edges id="310" source_obj="//@blocks.0/@node_objs.57" sink_obj="//@blocks.0/@node_objs.75"/>
  <edges id="311" source_obj="//@blocks.0/@node_objs.75" sink_obj="//@blocks.0/@node_objs.76"/>
  <edges id="312" source_obj="//@blocks.0/@node_objs.56" sink_obj="//@blocks.0/@node_objs.76"/>
  <edges id="313" source_obj="//@blocks.0/@node_objs.72" sink_obj="//@blocks.0/@node_objs.76"/>
  <edges id="314" source_obj="//@blocks.0/@node_objs.46" sink_obj="//@blocks.0/@node_objs.77"/>
  <edges id="316" source_obj="//@blocks.0/@node_objs.37" sink_obj="//@blocks.0/@node_objs.78"/>
  <edges id="317" source_obj="//@blocks.0/@node_objs.77" sink_obj="//@blocks.0/@node_objs.78"/>
  <edges id="318" source_obj="//@blocks.0/@node_objs.78" sink_obj="//@blocks.0/@node_objs.79"/>
  <edges id="319" source_obj="//@blocks.0/@node_objs.65" sink_obj="//@blocks.0/@node_objs.79"/>
  <edges id="320" source_obj="//@blocks.0/@node_objs.22" sink_obj="//@blocks.0/@node_objs.80"/>
  <edges id="322" source_obj="//@blocks.0/@node_objs.73" sink_obj="//@blocks.0/@node_objs.81"/>
  <edges id="323" source_obj="//@blocks.0/@node_objs.80" sink_obj="//@blocks.0/@node_objs.81"/>
  <edges id="324" source_obj="//@blocks.0/@node_objs.79" sink_obj="//@blocks.0/@node_objs.82"/>
  <edges id="325" source_obj="//@blocks.0/@node_objs.81" sink_obj="//@blocks.0/@node_objs.82"/>
  <edges id="326" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@blocks.0/@node_objs.83"/>
  <edges id="327" source_obj="//@blocks.0/@node_objs.82" sink_obj="//@blocks.0/@node_objs.83"/>
  <edges id="328" source_obj="//@blocks.0/@node_objs.83" sink_obj="//@blocks.0/@node_objs.84"/>
  <edges id="330" source_obj="//@blocks.0/@node_objs.76" sink_obj="//@blocks.0/@node_objs.85"/>
  <edges id="331" source_obj="//@blocks.0/@node_objs.84" sink_obj="//@blocks.0/@node_objs.85"/>
  <edges id="332" source_obj="//@blocks.0/@node_objs.82" sink_obj="//@blocks.0/@node_objs.86"/>
  <edges id="333" source_obj="//@blocks.0/@node_objs.64" sink_obj="//@blocks.0/@node_objs.86"/>
  <edges id="334" source_obj="//@blocks.0/@node_objs.74" sink_obj="//@blocks.0/@node_objs.87"/>
  <edges id="335" source_obj="//@blocks.0/@node_objs.64" sink_obj="//@blocks.0/@node_objs.87"/>
  <edges id="336" source_obj="//@blocks.0/@node_objs.87" sink_obj="//@blocks.0/@node_objs.88"/>
  <edges id="337" source_obj="//@blocks.0/@node_objs.54" sink_obj="//@blocks.0/@node_objs.88"/>
  <edges id="338" source_obj="//@blocks.0/@node_objs.86" sink_obj="//@blocks.0/@node_objs.89"/>
  <edges id="339" source_obj="//@blocks.0/@node_objs.88" sink_obj="//@blocks.0/@node_objs.89"/>
  <edges id="340" source_obj="//@blocks.0/@node_objs.59" sink_obj="//@blocks.0/@node_objs.90"/>
  <edges id="341" source_obj="//@blocks.0/@node_objs.89" sink_obj="//@blocks.0/@node_objs.90"/>
  <edges id="342" source_obj="//@blocks.0/@node_objs.90" sink_obj="//@blocks.0/@node_objs.91"/>
  <edges id="343" source_obj="//@blocks.0/@node_objs.85" sink_obj="//@blocks.0/@node_objs.91"/>
  <edges id="344" source_obj="//@blocks.0/@node_objs.5" sink_obj="//@blocks.0/@node_objs.92"/>
  <edges id="345" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.0/@node_objs.92"/>
  <edges id="346" source_obj="//@blocks.0/@node_objs.17" sink_obj="//@blocks.0/@node_objs.93"/>
  <edges id="347" source_obj="//@blocks.0/@node_objs.92" sink_obj="//@blocks.0/@node_objs.93"/>
  <edges id="348" source_obj="//@blocks.0/@node_objs.89" sink_obj="//@blocks.0/@node_objs.94"/>
  <edges id="350" source_obj="//@blocks.0/@node_objs.93" sink_obj="//@blocks.0/@node_objs.95"/>
  <edges id="351" source_obj="//@blocks.0/@node_objs.94" sink_obj="//@blocks.0/@node_objs.95"/>
  <edges id="352" source_obj="//@blocks.0/@node_objs.91" sink_obj="//@blocks.0/@node_objs.96"/>
  <edges id="353" source_obj="//@blocks.0/@node_objs.95" sink_obj="//@blocks.0/@node_objs.96"/>
  <edges id="354" source_obj="//@blocks.0/@node_objs.59" sink_obj="//@blocks.0/@node_objs.97"/>
  <edges id="356" source_obj="//@blocks.0/@node_objs.19" sink_obj="//@blocks.0/@node_objs.98"/>
  <edges id="357" source_obj="//@blocks.0/@node_objs.97" sink_obj="//@blocks.0/@node_objs.98"/>
  <edges id="358" source_obj="//@blocks.0/@node_objs.61" sink_obj="//@blocks.0/@node_objs.99"/>
  <edges id="359" source_obj="//@blocks.0/@node_objs.89" sink_obj="//@blocks.0/@node_objs.99"/>
  <edges id="360" source_obj="//@blocks.0/@node_objs.99" sink_obj="//@blocks.0/@node_objs.100"/>
  <edges id="361" source_obj="//@blocks.0/@node_objs.98" sink_obj="//@blocks.0/@node_objs.100"/>
  <edges id="362" source_obj="//@blocks.0/@node_objs.100" sink_obj="//@blocks.0/@node_objs.101"/>
  <edges id="363" source_obj="//@blocks.0/@node_objs.96" sink_obj="//@blocks.0/@node_objs.101"/>
  <edges id="364" source_obj="//@blocks.0/@node_objs.61" sink_obj="//@blocks.0/@node_objs.102"/>
  <edges id="366" source_obj="//@blocks.0/@node_objs.98" sink_obj="//@blocks.0/@node_objs.103"/>
  <edges id="367" source_obj="//@blocks.0/@node_objs.102" sink_obj="//@blocks.0/@node_objs.103"/>
  <edges id="368" source_obj="//@blocks.0/@node_objs.89" sink_obj="//@blocks.0/@node_objs.104"/>
  <edges id="369" source_obj="//@blocks.0/@node_objs.37" sink_obj="//@blocks.0/@node_objs.104"/>
  <edges id="370" source_obj="//@blocks.0/@node_objs.104" sink_obj="//@blocks.0/@node_objs.105"/>
  <edges id="371" source_obj="//@blocks.0/@node_objs.103" sink_obj="//@blocks.0/@node_objs.105"/>
  <edges id="372" source_obj="//@blocks.0/@node_objs.105" sink_obj="//@blocks.0/@node_objs.106"/>
  <edges id="374" source_obj="//@blocks.0/@node_objs.101" sink_obj="//@blocks.0/@node_objs.107"/>
  <edges id="375" source_obj="//@blocks.0/@node_objs.106" sink_obj="//@blocks.0/@node_objs.107"/>
  <edges id="376" source_obj="//@blocks.0/@node_objs.107" sink_obj="//@blocks.0/@node_objs.108"/>
  <edges source_obj="//@blocks.0/@node_objs.108" sink_obj="//@ports.2"/>
  <blocks id="112" name="operator>=" type="BlockType">
    <node_objs xsi:type="cdfg:CdfgNode" id="3" name="p_read_1" lineNumber="119" fileName="../src/ban_s3.h" fileDirectory=".." coreId="1667592275" contextFuncName="operator_ge" bitwidth="128" opcode="read" m_display="0" m_topoIndex="1" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.h" linenumber="119" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;gt;="/>
      <dataInputObjs>p_read</dataInputObjs>
      <dataOutputObjs>trunc</dataOutputObjs>
      <dataOutputObjs>partselect</dataOutputObjs>
      <dataOutputObjs>partselect</dataOutputObjs>
      <dataOutputObjs>partselect</dataOutputObjs>
      <dataOutputObjs>bitselect</dataOutputObjs>
      <dataOutputObjs>partselect</dataOutputObjs>
      <dataOutputObjs>partselect</dataOutputObjs>
      <dataOutputObjs>partselect</dataOutputObjs>
      <dataOutputObjs>partselect</dataOutputObjs>
      <dataOutputObjs>partselect</dataOutputObjs>
      <dataOutputObjs>partselect</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="4" name="n_read" lineNumber="119" fileName="../src/ban_s3.h" fileDirectory=".." coreId="4093361088" contextFuncName="operator_ge" bitwidth="32" opcode="read" m_display="0" m_topoIndex="2" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.h" linenumber="119" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;gt;="/>
      <dataInputObjs>n</dataInputObjs>
      <dataOutputObjs>bitcast</dataOutputObjs>
      <dataOutputObjs>fcmp</dataOutputObjs>
      <dataOutputObjs>fcmp</dataOutputObjs>
      <dataOutputObjs>fcmp</dataOutputObjs>
      <dataOutputObjs>fcmp</dataOutputObjs>
      <dataOutputObjs>fcmp</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="5" name="trunc_ln27" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="trunc_ln27_fu_130_p1" coreId="4093361088" contextFuncName="operator_eq" bitwidth="32" opcode="trunc" m_display="0" m_topoIndex="3" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="6" name="icmp_ln27" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="icmp_ln27_fu_134_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="operator_eq" bitwidth="1" opcode="icmp" m_display="0" m_delay="0.99" m_topoIndex="4" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>trunc</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="7" name="trunc_ln27_6" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="trunc_ln27_6_fu_140_p4" coreId="4093361088" contextFuncName="operator_eq" bitwidth="32" opcode="partselect" m_display="0" m_topoIndex="5" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>bitcast</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="8" name="bitcast_ln27" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="bitcast_ln27_fu_150_p1" coreId="4093361088" contextFuncName="operator_eq" bitwidth="32" opcode="bitcast" m_display="0" m_topoIndex="6" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>partselect</dataInputObjs>
      <dataOutputObjs>fcmp</dataOutputObjs>
      <dataOutputObjs>fcmp</dataOutputObjs>
      <dataOutputObjs>fcmp</dataOutputObjs>
      <dataOutputObjs>fcmp</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="9" name="tmp_s" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="tmp_s_fu_158_p4" coreId="4093361088" contextFuncName="operator_eq" bitwidth="8" opcode="partselect" m_display="0" m_topoIndex="7" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="10" name="trunc_ln27_s" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="trunc_ln27_s_fu_168_p4" coreId="3298619264" contextFuncName="operator_eq" bitwidth="23" opcode="partselect" m_display="0" m_topoIndex="8" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="11" name="bitcast_ln27_7" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="bitcast_ln27_7_fu_178_p1" coreId="0" contextFuncName="operator_eq" bitwidth="32" opcode="bitcast" m_display="0" m_topoIndex="9" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>partselect</dataOutputObjs>
      <dataOutputObjs>trunc</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="12" name="tmp_7" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="tmp_7_fu_182_p4" coreId="3300143920" contextFuncName="operator_eq" bitwidth="8" opcode="partselect" m_display="0" m_topoIndex="10" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>bitcast</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="13" name="trunc_ln27_1" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="trunc_ln27_1_fu_192_p1" coreId="3300137760" contextFuncName="operator_eq" bitwidth="23" opcode="trunc" m_display="0" m_topoIndex="11" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>bitcast</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="14" name="icmp_ln27_11" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="icmp_ln27_11_fu_196_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="operator_eq" bitwidth="1" opcode="icmp" m_display="0" m_delay="0.84" m_topoIndex="12" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>partselect</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="15" name="icmp_ln27_12" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="icmp_ln27_12_fu_202_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="operator_eq" bitwidth="1" opcode="icmp" m_display="0" m_delay="1.05" m_topoIndex="13" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>partselect</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="16" name="or_ln27_5" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln27_5_fu_208_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="or" m_display="0" m_delay="0.28" m_topoIndex="14" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="17" name="icmp_ln27_13" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="icmp_ln27_13_fu_214_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="operator_eq" bitwidth="1" opcode="icmp" m_display="0" m_delay="0.84" m_topoIndex="15" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>partselect</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="18" name="icmp_ln27_14" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="icmp_ln27_14_fu_220_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="operator_eq" bitwidth="1" opcode="icmp" m_display="0" m_delay="1.05" m_topoIndex="16" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>trunc</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="19" name="or_ln27_6" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln27_6_fu_226_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="or" m_display="0" m_delay="0.28" m_topoIndex="17" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="20" name="and_ln27" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln27_fu_354_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="44" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>or</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="21" name="tmp_8" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="fcmp_32ns_32ns_1_2_no_dsp_1_U1" coreName="FCompare" implIndex="auto" control="no" opType="fcmp" coreId="19" contextFuncName="operator_eq" bitwidth="1" opcode="fcmp" nodeLatency="1" m_display="0" m_delay="2.78" m_topoIndex="18" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>bitcast</dataInputObjs>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="22" name="and_ln27_6" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln27_6_fu_358_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="45" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>fcmp</dataInputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="23" name="xor_ln27" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="xor_ln27_fu_364_p2" coreName="LogicGate" implIndex="auto" control="no" opType="xor" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="xor" nodeLabel="1.0" m_display="0" m_topoIndex="46" m_clusterGroupNumber="1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="24" name="or_ln27" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln27_fu_370_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="or" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="47" m_clusterGroupNumber="1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="25" name="pl" lineNumber="242" originalName="pl" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="pl_reg_767" coreId="1885414959" contextFuncName="operator_lt" bitwidth="1" opcode="bitselect" m_display="0" m_topoIndex="19" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="242" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="26" name="icmp_ln246" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="icmp_ln246_fu_240_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="operator_lt" bitwidth="1" opcode="icmp" m_display="0" m_delay="0.99" m_topoIndex="20" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>trunc</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="27" name="tmp_9" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="fcmp_32ns_32ns_1_2_no_dsp_1_U2" coreName="FCompare" implIndex="auto" control="no" opType="fcmp" coreId="19" contextFuncName="operator_lt" bitwidth="1" opcode="fcmp" nodeLatency="1" m_display="0" m_delay="2.78" m_topoIndex="21" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>bitcast</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="28" name="and_ln246_1" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_1_fu_375_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="48" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>fcmp</dataInputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="29" name="xor_ln246_1" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="xor_ln246_1_fu_380_p2" coreName="LogicGate" implIndex="auto" control="no" opType="xor" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="xor" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="49" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="30" name="or_ln246" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln246_fu_386_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="or" nodeLabel="1.0" m_display="0" m_topoIndex="50" m_clusterGroupNumber="2">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="31" name="trunc_ln27_7" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="trunc_ln27_7_fu_246_p4" coreId="0" contextFuncName="operator_eq" bitwidth="32" opcode="partselect" m_display="0" m_topoIndex="22" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>bitcast</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="32" name="bitcast_ln27_5" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="bitcast_ln27_5_fu_256_p1" coreId="7955819" contextFuncName="operator_eq" bitwidth="32" opcode="bitcast" m_display="0" m_topoIndex="23" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>partselect</dataInputObjs>
      <dataOutputObjs>fcmp</dataOutputObjs>
      <dataOutputObjs>fcmp</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="33" name="tmp_1" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="tmp_1_fu_262_p4" coreId="0" contextFuncName="operator_eq" bitwidth="8" opcode="partselect" m_display="0" m_topoIndex="24" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="34" name="trunc_ln27_2" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="trunc_ln27_2_fu_272_p4" coreId="0" contextFuncName="operator_eq" bitwidth="23" opcode="partselect" m_display="0" m_topoIndex="25" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="35" name="icmp_ln27_15" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="icmp_ln27_15_fu_282_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="operator_eq" bitwidth="1" opcode="icmp" m_display="0" m_delay="0.84" m_topoIndex="26" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>partselect</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="36" name="icmp_ln27_16" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="icmp_ln27_16_fu_288_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="operator_eq" bitwidth="1" opcode="icmp" m_display="0" m_delay="1.05" m_topoIndex="27" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>partselect</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="37" name="or_ln27_7" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln27_7_fu_294_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="or" m_display="0" m_delay="0.28" m_topoIndex="28" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="38" name="tmp_2" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="fcmp_32ns_32ns_1_2_no_dsp_1_U3" coreName="FCompare" implIndex="auto" control="no" opType="fcmp" coreId="19" contextFuncName="operator_eq" bitwidth="1" opcode="fcmp" nodeLatency="1" m_display="0" m_delay="2.78" m_topoIndex="29" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>bitcast</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="39" name="and_ln27_7" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln27_7_fu_391_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="51" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>fcmp</dataInputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="40" name="xor_ln27_1" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="xor_ln27_1_fu_396_p2" coreName="LogicGate" implIndex="auto" control="no" opType="xor" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="xor" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="52" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="41" name="trunc_ln27_8" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="trunc_ln27_8_fu_300_p4" coreId="0" contextFuncName="operator_eq" bitwidth="32" opcode="partselect" m_display="0" m_topoIndex="30" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>bitcast</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="42" name="bitcast_ln27_6" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="bitcast_ln27_6_fu_310_p1" coreId="1702258035" contextFuncName="operator_eq" bitwidth="32" opcode="bitcast" m_display="0" m_topoIndex="31" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>partselect</dataInputObjs>
      <dataOutputObjs>fcmp</dataOutputObjs>
      <dataOutputObjs>fcmp</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="43" name="tmp_3" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="tmp_3_fu_316_p4" coreId="774776864" contextFuncName="operator_eq" bitwidth="8" opcode="partselect" m_display="0" m_topoIndex="32" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="44" name="trunc_ln27_3" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="trunc_ln27_3_fu_326_p4" coreId="3298612104" contextFuncName="operator_eq" bitwidth="23" opcode="partselect" m_display="0" m_topoIndex="33" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="45" name="icmp_ln27_17" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="icmp_ln27_17_fu_336_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="operator_eq" bitwidth="1" opcode="icmp" m_display="0" m_delay="0.84" m_topoIndex="34" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>partselect</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="46" name="icmp_ln27_18" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="icmp_ln27_18_fu_342_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="operator_eq" bitwidth="1" opcode="icmp" m_display="0" m_delay="1.05" m_topoIndex="35" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>partselect</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="47" name="or_ln27_8" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln27_8_fu_348_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="or" m_display="0" m_delay="0.28" m_topoIndex="36" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="48" name="tmp_4" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="fcmp_32ns_32ns_1_2_no_dsp_1_U4" coreName="FCompare" implIndex="auto" control="no" opType="fcmp" coreId="19" contextFuncName="operator_eq" bitwidth="1" opcode="fcmp" nodeLatency="1" m_display="0" m_delay="2.78" m_topoIndex="37" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>bitcast</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="49" name="and_ln27_8" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln27_8_fu_402_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="53" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>fcmp</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="50" name="tmp_5" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="fcmp_32ns_32ns_1_2_no_dsp_1_U5" coreName="FCompare" implIndex="auto" control="no" opType="fcmp" coreId="19" contextFuncName="operator_lt" bitwidth="1" opcode="fcmp" nodeLatency="1" m_display="0" m_delay="2.78" m_topoIndex="38" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="51" name="and_ln246_2" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_2_fu_407_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="54" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>fcmp</dataInputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
      <dataOutputObjs>or</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="52" name="xor_ln246_2" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="xor_ln246_2_fu_412_p2" coreName="LogicGate" implIndex="auto" control="no" opType="xor" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="xor" nodeLabel="1.0" m_display="0" m_topoIndex="55" m_clusterGroupNumber="3">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="53" name="tmp_6" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="fcmp_32ns_32ns_1_2_no_dsp_1_U6" coreName="FCompare" implIndex="auto" control="no" opType="fcmp" coreId="19" contextFuncName="operator_lt" bitwidth="1" opcode="fcmp" nodeLatency="1" m_display="0" m_delay="2.78" m_topoIndex="39" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="54" name="and_ln246_3" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_3_fu_418_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="56" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>fcmp</dataInputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="55" name="xor_ln246_3" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="xor_ln246_3_fu_423_p2" coreName="LogicGate" implIndex="auto" control="no" opType="xor" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="xor" nodeLabel="1.0" m_display="0" m_topoIndex="57" m_clusterGroupNumber="3">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="56" name="or_ln246_1" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln246_1_fu_429_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="or" nodeLabel="1.0" m_display="0" m_topoIndex="58" m_clusterGroupNumber="3">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>xor</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="57" name="and_ln246" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_fu_435_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="59" m_clusterGroupNumber="3">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="58" name="and_ln246_4" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_4_fu_441_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="60" m_clusterGroupNumber="4">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="59" name="or_ln246_3" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln246_3_fu_447_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="or" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="61" m_clusterGroupNumber="4">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="60" name="or_ln246_2" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln246_2_fu_453_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="or" nodeLabel="1.0" m_display="0" m_topoIndex="62" m_clusterGroupNumber="5">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>or</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="61" name="tmp_10" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="fcmp_32ns_32ns_1_2_no_dsp_1_U7" coreName="FCompare" implIndex="auto" control="no" opType="fcmp" coreId="19" contextFuncName="operator_lt" bitwidth="1" opcode="fcmp" nodeLatency="1" m_display="0" m_delay="2.78" m_topoIndex="40" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>bitcast</dataInputObjs>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="62" name="and_ln246_5" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_5_fu_458_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="63" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>fcmp</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="63" name="tmp_11" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="fcmp_32ns_32ns_1_2_no_dsp_1_U8" coreName="FCompare" implIndex="auto" control="no" opType="fcmp" coreId="19" contextFuncName="operator_lt" bitwidth="1" opcode="fcmp" nodeLatency="1" m_display="0" m_delay="2.78" m_topoIndex="41" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>bitcast</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="64" name="and_ln246_6" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_6_fu_464_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="64" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>fcmp</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="65" name="tmp_12" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="fcmp_32ns_32ns_1_2_no_dsp_1_U9" coreName="FCompare" implIndex="auto" control="no" opType="fcmp" coreId="19" contextFuncName="operator_lt" bitwidth="1" opcode="fcmp" nodeLatency="1" m_display="0" m_delay="2.78" m_topoIndex="42" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>bitcast</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="66" name="and_ln246_7" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_7_fu_469_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="65" m_clusterGroupNumber="6">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>fcmp</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="67" name="xor_ln27_2" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="xor_ln27_2_fu_474_p2" coreName="LogicGate" implIndex="auto" control="no" opType="xor" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="xor" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="66" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="68" name="and_ln27_9" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln27_9_fu_479_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="67" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="69" name="and_ln27_10" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln27_10_fu_485_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="68" m_clusterGroupNumber="7">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="70" name="and_ln27_11" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln27_11_fu_491_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="69" m_clusterGroupNumber="7">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="71" name="xor_ln246" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="xor_ln246_fu_497_p2" coreName="LogicGate" implIndex="auto" control="no" opType="xor" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="xor" nodeLabel="1.0" m_display="0" m_topoIndex="70" m_clusterGroupNumber="6">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="72" name="and_ln246_8" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_8_fu_502_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="71" m_clusterGroupNumber="6">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="73" name="and_ln246_9" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_9_fu_508_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="72" m_clusterGroupNumber="6">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="74" name="or_ln246_4" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln246_4_fu_514_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="or" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="73" m_clusterGroupNumber="6">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="75" name="or_ln246_5" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln246_5_fu_520_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="or" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="74" m_clusterGroupNumber="7">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="76" name="and_ln246_10" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_10_fu_526_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="75" m_clusterGroupNumber="2">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>or</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="77" name="and_ln242" lineNumber="242" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln242_fu_532_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="76" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="242" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>bitselect</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="78" name="and_ln246_11" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_11_fu_537_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="77" m_clusterGroupNumber="5">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>or</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="79" name="select_ln246" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="select_ln246_fu_543_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="operator_lt" bitwidth="1" opcode="select" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="78" m_clusterGroupNumber="5">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>or</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="80" name="xor_ln27_3" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="xor_ln27_3_fu_551_p2" coreName="LogicGate" implIndex="auto" control="no" opType="xor" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="xor" nodeLabel="1.0" m_display="0" m_topoIndex="79" m_clusterGroupNumber="8">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="81" name="or_ln27_9" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln27_9_fu_557_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="or" nodeLabel="1.0" m_display="0" m_topoIndex="80" m_clusterGroupNumber="8">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>xor</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="82" name="and_ln27_12" lineNumber="27" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln27_12_fu_563_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_eq" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="81" m_clusterGroupNumber="8">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="27" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator=="/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="83" name="xor_ln242" lineNumber="242" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="xor_ln242_fu_569_p2" coreName="LogicGate" implIndex="auto" control="no" opType="xor" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="xor" nodeLabel="1.0" m_display="0" m_topoIndex="82" m_clusterGroupNumber="8">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="242" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>bitselect</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="84" name="and_ln242_1" lineNumber="242" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln242_1_fu_574_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="83" m_clusterGroupNumber="8">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="242" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="85" name="or_ln242" lineNumber="242" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln242_fu_580_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="or" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="84" m_clusterGroupNumber="8">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="242" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="86" name="and_ln242_2" lineNumber="242" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln242_2_fu_586_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="85" m_clusterGroupNumber="9">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="242" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>or</dataInputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="87" name="xor_ln242_1" lineNumber="242" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="xor_ln242_1_fu_591_p2" coreName="LogicGate" implIndex="auto" control="no" opType="xor" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="xor" nodeLabel="1.0" m_display="0" m_topoIndex="86" m_clusterGroupNumber="9">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="242" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="88" name="and_ln242_3" lineNumber="242" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln242_3_fu_597_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="87" m_clusterGroupNumber="9">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="242" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>select</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="89" name="and_ln242_4" lineNumber="242" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln242_4_fu_603_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="88" m_clusterGroupNumber="10">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="242" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="90" name="and_ln246_12" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_12_fu_609_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="89" m_clusterGroupNumber="3">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="91" name="and_ln246_13" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_13_fu_615_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="90" m_clusterGroupNumber="3">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="92" name="or_ln246_6" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln246_6_fu_621_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="or" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="91" m_clusterGroupNumber="10">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="93" name="and_ln246_14" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_14_fu_627_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="92" m_clusterGroupNumber="9">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>or</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="94" name="or_ln246_7" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln246_7_fu_633_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="or" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="93" m_clusterGroupNumber="9">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="95" name="tmp_13" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="fcmp_32ns_32ns_1_2_no_dsp_1_U10" coreName="FCompare" implIndex="auto" control="no" opType="fcmp" coreId="19" contextFuncName="operator_lt" bitwidth="1" opcode="fcmp" nodeLatency="1" m_display="0" m_delay="2.78" m_topoIndex="43" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>bitcast</dataInputObjs>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="96" name="and_ln246_15" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_15_fu_639_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="94" m_clusterGroupNumber="11">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>fcmp</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="97" name="xor_ln246_4" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="xor_ln246_4_fu_645_p2" coreName="LogicGate" implIndex="auto" control="no" opType="xor" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="xor" nodeLabel="1.0" m_display="0" m_topoIndex="95" m_clusterGroupNumber="11">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>or</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="98" name="or_ln246_8" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln246_8_fu_651_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="or" nodeLabel="1.0" m_display="0" m_topoIndex="96" m_clusterGroupNumber="11">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="99" name="and_ln246_16" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_16_fu_657_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="97" m_clusterGroupNumber="11">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>or</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="100" name="xor_ln246_5" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="xor_ln246_5_fu_663_p2" coreName="LogicGate" implIndex="auto" control="no" opType="xor" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="xor" nodeLabel="1.0" m_display="0" m_topoIndex="98" m_clusterGroupNumber="12">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="101" name="and_ln246_17" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_17_fu_669_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="99" m_clusterGroupNumber="12">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="102" name="and_ln246_18" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_18_fu_675_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="100" m_clusterGroupNumber="13">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>or</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="103" name="and_ln246_19" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_19_fu_681_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="101" m_clusterGroupNumber="13">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="104" name="or_ln246_9" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="or_ln246_9_fu_687_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="or" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="102" m_clusterGroupNumber="13">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="105" name="xor_ln246_6" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="xor_ln246_6_fu_693_p2" coreName="LogicGate" implIndex="auto" control="no" opType="xor" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="xor" nodeLabel="1.0" m_display="0" m_topoIndex="103" m_clusterGroupNumber="14">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="106" name="and_ln246_20" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_20_fu_699_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="104" m_clusterGroupNumber="14">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="107" name="and_ln246_21" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_21_fu_705_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="105" m_clusterGroupNumber="14">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="108" name="and_ln246_22" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_22_fu_711_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_topoIndex="106" m_clusterGroupNumber="14">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="109" name="xor_ln246_7" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="xor_ln246_7_fu_717_p2" coreName="LogicGate" implIndex="auto" control="no" opType="xor" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="xor" nodeLabel="1.0" m_display="0" m_topoIndex="107" m_clusterGroupNumber="14">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="110" name="and_ln246_23" lineNumber="246" fileName="../src/ban_s3.cpp" fileDirectory=".." rtlName="and_ln246_23_fu_723_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="operator_lt" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.28" m_topoIndex="108" m_clusterGroupNumber="14">
      <inlineStackInfo fileName="../src/ban_s3.cpp" linenumber="246" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;lt;"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>ret</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="111" name="_ln119" lineNumber="119" fileName="../src/ban_s3.h" fileDirectory=".." coreId="3299520092" contextFuncName="operator_ge" opcode="ret" nodeLabel="1.0" m_display="0" m_topoIndex="109" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="../src/ban_s3.h" linenumber="119" fileDirectory="/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls" functionName="operator&amp;gt;="/>
      <dataInputObjs>and</dataInputObjs>
      <dataOutputObjs>ap_return</dataOutputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="../src/ban_s3.h">
      <validLinenumbers>119</validLinenumbers>
    </fileValidLineNumbers>
    <fileValidLineNumbers fileName="../src/ban_s3.cpp">
      <validLinenumbers>27</validLinenumbers>
      <validLinenumbers>242</validLinenumbers>
      <validLinenumbers>246</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <ScheduleInfo time="0"/>
  <ScheduleInfo time="1"/>
  <regnodes realName="n_read_reg_729">
    <nodeIds>4</nodeIds>
  </regnodes>
  <regnodes realName="or_ln27_6_reg_760">
    <nodeIds>19</nodeIds>
  </regnodes>
  <regnodes realName="or_ln27_7_reg_785">
    <nodeIds>37</nodeIds>
  </regnodes>
  <regnodes realName="bitcast_ln27_reg_746">
    <nodeIds>8</nodeIds>
  </regnodes>
  <regnodes realName="or_ln27_5_reg_754">
    <nodeIds>16</nodeIds>
  </regnodes>
  <regnodes realName="bitcast_ln27_5_reg_779">
    <nodeIds>32</nodeIds>
  </regnodes>
  <regnodes realName="icmp_ln27_reg_738">
    <nodeIds>6</nodeIds>
  </regnodes>
  <regnodes realName="or_ln27_8_reg_797">
    <nodeIds>47</nodeIds>
  </regnodes>
  <regnodes realName="bitcast_ln27_6_reg_791">
    <nodeIds>42</nodeIds>
  </regnodes>
  <regnodes realName="pl_reg_767">
    <nodeIds>25</nodeIds>
  </regnodes>
  <regnodes realName="icmp_ln246_reg_773">
    <nodeIds>26</nodeIds>
  </regnodes>
  <expressionNodes realName="tmp_3_fu_316">
    <nodeIds>43</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln246_fu_543">
    <nodeIds>79</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_1_fu_375">
    <nodeIds>28</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln27_6_fu_226">
    <nodeIds>19</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_3_fu_418">
    <nodeIds>54</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_14_fu_627">
    <nodeIds>93</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_23_fu_723">
    <nodeIds>110</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln242_4_fu_603">
    <nodeIds>89</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln27_1_fu_396">
    <nodeIds>40</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln27_2_fu_474">
    <nodeIds>67</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln246_7_fu_717">
    <nodeIds>109</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln27_17_fu_336">
    <nodeIds>45</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_5_fu_458">
    <nodeIds>62</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln27_13_fu_214">
    <nodeIds>17</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln27_3_fu_551">
    <nodeIds>80</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_17_fu_669">
    <nodeIds>101</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln27_8_fu_348">
    <nodeIds>47</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln246_2_fu_453">
    <nodeIds>60</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln246_8_fu_651">
    <nodeIds>98</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln27_15_fu_282">
    <nodeIds>35</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln27_14_fu_220">
    <nodeIds>18</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln27_18_fu_342">
    <nodeIds>46</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_2_fu_407">
    <nodeIds>51</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_fu_435">
    <nodeIds>57</nodeIds>
  </expressionNodes>
  <expressionNodes realName="bitcast_ln27_5_fu_256">
    <nodeIds>32</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_15_fu_639">
    <nodeIds>96</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_22_fu_711">
    <nodeIds>108</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln27_11_fu_491">
    <nodeIds>70</nodeIds>
  </expressionNodes>
  <expressionNodes realName="bitcast_ln27_6_fu_310">
    <nodeIds>42</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_7_fu_469">
    <nodeIds>66</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln242_3_fu_597">
    <nodeIds>88</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_4_fu_441">
    <nodeIds>58</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln27_fu_370">
    <nodeIds>24</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln27_7_fu_294">
    <nodeIds>37</nodeIds>
  </expressionNodes>
  <expressionNodes realName="bitcast_ln27_7_fu_178">
    <nodeIds>11</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_9_fu_508">
    <nodeIds>73</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_16_fu_657">
    <nodeIds>99</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln246_3_fu_447">
    <nodeIds>59</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln246_9_fu_687">
    <nodeIds>104</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln246_6_fu_621">
    <nodeIds>92</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln246_5_fu_520">
    <nodeIds>75</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_s_fu_158">
    <nodeIds>9</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln27_fu_130">
    <nodeIds>5</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_21_fu_705">
    <nodeIds>107</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln27_9_fu_479">
    <nodeIds>68</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln27_6_fu_358">
    <nodeIds>22</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln27_2_fu_272">
    <nodeIds>34</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln246_2_fu_412">
    <nodeIds>52</nodeIds>
  </expressionNodes>
  <expressionNodes realName="bitcast_ln27_fu_150">
    <nodeIds>8</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln246_1_fu_429">
    <nodeIds>56</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln246_fu_497">
    <nodeIds>71</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln27_1_fu_192">
    <nodeIds>13</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_12_fu_609">
    <nodeIds>90</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_7_fu_182">
    <nodeIds>12</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln242_2_fu_586">
    <nodeIds>86</nodeIds>
  </expressionNodes>
  <expressionNodes realName="pl_fu_232">
    <nodeIds>25</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln27_7_fu_391">
    <nodeIds>39</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln246_4_fu_514">
    <nodeIds>74</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln246_fu_240">
    <nodeIds>26</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln246_5_fu_663">
    <nodeIds>100</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln27_10_fu_485">
    <nodeIds>69</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_10_fu_526">
    <nodeIds>76</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_19_fu_681">
    <nodeIds>103</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln242_fu_580">
    <nodeIds>85</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln27_fu_354">
    <nodeIds>20</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln246_7_fu_633">
    <nodeIds>94</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln246_1_fu_380">
    <nodeIds>29</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln27_12_fu_563">
    <nodeIds>82</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln27_5_fu_208">
    <nodeIds>16</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln246_fu_386">
    <nodeIds>30</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln27_8_fu_402">
    <nodeIds>49</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln27_7_fu_246">
    <nodeIds>31</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln242_1_fu_591">
    <nodeIds>87</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_13_fu_615">
    <nodeIds>91</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_11_fu_537">
    <nodeIds>78</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln27_16_fu_288">
    <nodeIds>36</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln242_fu_532">
    <nodeIds>77</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_20_fu_699">
    <nodeIds>106</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln27_fu_134">
    <nodeIds>6</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln242_1_fu_574">
    <nodeIds>84</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln246_4_fu_645">
    <nodeIds>97</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln246_3_fu_423">
    <nodeIds>55</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_8_fu_502">
    <nodeIds>72</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln27_12_fu_202">
    <nodeIds>15</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln27_s_fu_168">
    <nodeIds>10</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln242_fu_569">
    <nodeIds>83</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_6_fu_464">
    <nodeIds>64</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_1_fu_262">
    <nodeIds>33</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln27_3_fu_326">
    <nodeIds>44</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln246_6_fu_693">
    <nodeIds>105</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln27_11_fu_196">
    <nodeIds>14</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln27_fu_364">
    <nodeIds>23</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln27_9_fu_557">
    <nodeIds>81</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln27_6_fu_140">
    <nodeIds>7</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln27_8_fu_300">
    <nodeIds>41</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln246_18_fu_675">
    <nodeIds>102</nodeIds>
  </expressionNodes>
  <moduleNodes realName="grp_fu_93">
    <nodeIds>48</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_83">
    <nodeIds>27</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_125">
    <nodeIds>95</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_104">
    <nodeIds>53</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_115">
    <nodeIds>63</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_120">
    <nodeIds>65</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_98">
    <nodeIds>50</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_110">
    <nodeIds>61</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_88">
    <nodeIds>38</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_78">
    <nodeIds>21</nodeIds>
  </moduleNodes>
  <ioNodes realName="p_read_1_read_fu_66">
    <nodeIds>3</nodeIds>
  </ioNodes>
  <ioNodes realName="n_read_read_fu_72">
    <nodeIds>4</nodeIds>
  </ioNodes>
  <ioPorts name="n">
    <contents name="read">
      <nodeIds>4</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="p_read">
    <contents name="read">
      <nodeIds>3</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="ap_return">
    <contents name="ret">
      <nodeIds>111</nodeIds>
    </contents>
  </ioPorts>
  <fsm>
    <states id="1">
      <operations id="3" stage="1" latency="1"/>
      <operations id="4" stage="1" latency="1"/>
      <operations id="5" stage="1" latency="1"/>
      <operations id="6" stage="1" latency="1"/>
      <operations id="7" stage="1" latency="1"/>
      <operations id="8" stage="1" latency="1"/>
      <operations id="9" stage="1" latency="1"/>
      <operations id="10" stage="1" latency="1"/>
      <operations id="11" stage="1" latency="1"/>
      <operations id="12" stage="1" latency="1"/>
      <operations id="13" stage="1" latency="1"/>
      <operations id="14" stage="1" latency="1"/>
      <operations id="15" stage="1" latency="1"/>
      <operations id="16" stage="1" latency="1"/>
      <operations id="17" stage="1" latency="1"/>
      <operations id="18" stage="1" latency="1"/>
      <operations id="19" stage="1" latency="1"/>
      <operations id="21" stage="2" latency="2"/>
      <operations id="25" stage="1" latency="1"/>
      <operations id="26" stage="1" latency="1"/>
      <operations id="27" stage="2" latency="2"/>
      <operations id="31" stage="1" latency="1"/>
      <operations id="32" stage="1" latency="1"/>
      <operations id="33" stage="1" latency="1"/>
      <operations id="34" stage="1" latency="1"/>
      <operations id="35" stage="1" latency="1"/>
      <operations id="36" stage="1" latency="1"/>
      <operations id="37" stage="1" latency="1"/>
      <operations id="38" stage="2" latency="2"/>
      <operations id="41" stage="1" latency="1"/>
      <operations id="42" stage="1" latency="1"/>
      <operations id="43" stage="1" latency="1"/>
      <operations id="44" stage="1" latency="1"/>
      <operations id="45" stage="1" latency="1"/>
      <operations id="46" stage="1" latency="1"/>
      <operations id="47" stage="1" latency="1"/>
      <operations id="48" stage="2" latency="2"/>
      <operations id="50" stage="2" latency="2"/>
      <operations id="53" stage="2" latency="2"/>
      <operations id="61" stage="2" latency="2"/>
      <operations id="63" stage="2" latency="2"/>
      <operations id="65" stage="2" latency="2"/>
      <operations id="95" stage="2" latency="2"/>
    </states>
    <states id="2">
      <operations id="20" stage="1" latency="1"/>
      <operations id="21" stage="1" latency="2"/>
      <operations id="22" stage="1" latency="1"/>
      <operations id="23" stage="1" latency="1"/>
      <operations id="24" stage="1" latency="1"/>
      <operations id="27" stage="1" latency="2"/>
      <operations id="28" stage="1" latency="1"/>
      <operations id="29" stage="1" latency="1"/>
      <operations id="30" stage="1" latency="1"/>
      <operations id="38" stage="1" latency="2"/>
      <operations id="39" stage="1" latency="1"/>
      <operations id="40" stage="1" latency="1"/>
      <operations id="48" stage="1" latency="2"/>
      <operations id="49" stage="1" latency="1"/>
      <operations id="50" stage="1" latency="2"/>
      <operations id="51" stage="1" latency="1"/>
      <operations id="52" stage="1" latency="1"/>
      <operations id="53" stage="1" latency="2"/>
      <operations id="54" stage="1" latency="1"/>
      <operations id="55" stage="1" latency="1"/>
      <operations id="56" stage="1" latency="1"/>
      <operations id="57" stage="1" latency="1"/>
      <operations id="58" stage="1" latency="1"/>
      <operations id="59" stage="1" latency="1"/>
      <operations id="60" stage="1" latency="1"/>
      <operations id="61" stage="1" latency="2"/>
      <operations id="62" stage="1" latency="1"/>
      <operations id="63" stage="1" latency="2"/>
      <operations id="64" stage="1" latency="1"/>
      <operations id="65" stage="1" latency="2"/>
      <operations id="66" stage="1" latency="1"/>
      <operations id="67" stage="1" latency="1"/>
      <operations id="68" stage="1" latency="1"/>
      <operations id="69" stage="1" latency="1"/>
      <operations id="70" stage="1" latency="1"/>
      <operations id="71" stage="1" latency="1"/>
      <operations id="72" stage="1" latency="1"/>
      <operations id="73" stage="1" latency="1"/>
      <operations id="74" stage="1" latency="1"/>
      <operations id="75" stage="1" latency="1"/>
      <operations id="76" stage="1" latency="1"/>
      <operations id="77" stage="1" latency="1"/>
      <operations id="78" stage="1" latency="1"/>
      <operations id="79" stage="1" latency="1"/>
      <operations id="80" stage="1" latency="1"/>
      <operations id="81" stage="1" latency="1"/>
      <operations id="82" stage="1" latency="1"/>
      <operations id="83" stage="1" latency="1"/>
      <operations id="84" stage="1" latency="1"/>
      <operations id="85" stage="1" latency="1"/>
      <operations id="86" stage="1" latency="1"/>
      <operations id="87" stage="1" latency="1"/>
      <operations id="88" stage="1" latency="1"/>
      <operations id="89" stage="1" latency="1"/>
      <operations id="90" stage="1" latency="1"/>
      <operations id="91" stage="1" latency="1"/>
      <operations id="92" stage="1" latency="1"/>
      <operations id="93" stage="1" latency="1"/>
      <operations id="94" stage="1" latency="1"/>
      <operations id="95" stage="1" latency="2"/>
      <operations id="96" stage="1" latency="1"/>
      <operations id="97" stage="1" latency="1"/>
      <operations id="98" stage="1" latency="1"/>
      <operations id="99" stage="1" latency="1"/>
      <operations id="100" stage="1" latency="1"/>
      <operations id="101" stage="1" latency="1"/>
      <operations id="102" stage="1" latency="1"/>
      <operations id="103" stage="1" latency="1"/>
      <operations id="104" stage="1" latency="1"/>
      <operations id="105" stage="1" latency="1"/>
      <operations id="106" stage="1" latency="1"/>
      <operations id="107" stage="1" latency="1"/>
      <operations id="108" stage="1" latency="1"/>
      <operations id="109" stage="1" latency="1"/>
      <operations id="110" stage="1" latency="1"/>
      <operations id="111" stage="1" latency="1"/>
    </states>
    <transitions inState="1" outState="2">
      <condition id="-1"/>
    </transitions>
  </fsm>
  <CFGRegionsRoot>
    <cfgRegions mId="1" mTag="operator_ge" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="1" mMaxLatency="1">
      <basicBlocks>112</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
  </CFGRegionsRoot>
</cdfg:DBCdfg>
