;redcode
;assert 1
	SPL 0, #-4
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 100, 0
	SUB 100, 0
	SUB 100, 0
	JMP 0, #-4
	ADD 0, @350
	DAT <15, #200
	SPL 0, #2
	MOV -1, <-20
	DAT #700, #-835
	MOV -1, <-20
	ADD <0, @2
	CMP 0, -0
	DAT #700, #-835
	SPL 0, #-4
	SUB 0, -0
	SLT #270, <1
	JMZ <123, 106
	MOV -1, <-20
	ADD 210, 37
	MOV -207, <-120
	DJN -1, @-20
	SUB -207, <-120
	ADD <0, @2
	JMZ <123, 106
	SUB @30, 9
	JMZ <123, 106
	JMZ <123, 106
	SLT 20, @12
	SUB <0, @2
	JMZ 110, 9
	SPL 0, #-4
	SPL 0, #-4
	JMZ 110, 9
	MOV 300, 90
	SPL 0, #-4
	JMZ 110, 9
	CMP 100, 0
	SPL 30, #-204
	SLT 300, 90
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	SPL 0, #-4
	SPL 0, #-4
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
