
GccBoardProject1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000048f8  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  000848f8  000848f8  0000c8f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009ac  20070000  00084900  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000180  200709ac  000852ac  000109ac  2**2
                  ALLOC
  4 .stack        00002004  20070b2c  0008542c  000109ac  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109ac  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109d5  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000e919  00000000  00000000  00010a30  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000028ed  00000000  00000000  0001f349  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000441f  00000000  00000000  00021c36  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a58  00000000  00000000  00026055  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000938  00000000  00000000  00026aad  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00018fcc  00000000  00000000  000273e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00010c9a  00000000  00000000  000403b1  2**0
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< Updated upstream
 14 .debug_str    000619a4  00000000  00000000  00050e6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002044  00000000  00000000  000b2814  2**2
=======
 14 .debug_str    00061972  00000000  00000000  0005104b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002068  00000000  00000000  000b29c0  2**2
>>>>>>> Stashed changes
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072b30 	.word	0x20072b30
   80004:	00080a89 	.word	0x00080a89
   80008:	00080a85 	.word	0x00080a85
   8000c:	00080a85 	.word	0x00080a85
   80010:	00080a85 	.word	0x00080a85
   80014:	00080a85 	.word	0x00080a85
   80018:	00080a85 	.word	0x00080a85
	...
   8002c:	00080a85 	.word	0x00080a85
   80030:	00080a85 	.word	0x00080a85
   80034:	00000000 	.word	0x00000000
   80038:	00080a85 	.word	0x00080a85
   8003c:	00080a85 	.word	0x00080a85
   80040:	00080a85 	.word	0x00080a85
   80044:	00080a85 	.word	0x00080a85
   80048:	00080a85 	.word	0x00080a85
   8004c:	00080a85 	.word	0x00080a85
   80050:	00080a85 	.word	0x00080a85
   80054:	00080a85 	.word	0x00080a85
   80058:	00080a85 	.word	0x00080a85
   8005c:	00080a85 	.word	0x00080a85
   80060:	00080a85 	.word	0x00080a85
   80064:	00080a85 	.word	0x00080a85
   80068:	00000000 	.word	0x00000000
   8006c:	000808d1 	.word	0x000808d1
   80070:	000808e5 	.word	0x000808e5
   80074:	000808f9 	.word	0x000808f9
   80078:	0008090d 	.word	0x0008090d
	...
   80084:	00080329 	.word	0x00080329
   80088:	00080a85 	.word	0x00080a85
   8008c:	00080a85 	.word	0x00080a85
   80090:	00080a85 	.word	0x00080a85
   80094:	00080a85 	.word	0x00080a85
   80098:	00080a85 	.word	0x00080a85
   8009c:	00080a85 	.word	0x00080a85
   800a0:	00080a85 	.word	0x00080a85
   800a4:	00000000 	.word	0x00000000
   800a8:	00080a85 	.word	0x00080a85
   800ac:	00080a85 	.word	0x00080a85
   800b0:	00080a85 	.word	0x00080a85
   800b4:	00080a85 	.word	0x00080a85
   800b8:	00080a85 	.word	0x00080a85
   800bc:	00080a85 	.word	0x00080a85
   800c0:	00080a85 	.word	0x00080a85
   800c4:	00080a85 	.word	0x00080a85
   800c8:	00080a85 	.word	0x00080a85
   800cc:	00080a85 	.word	0x00080a85
   800d0:	00080a85 	.word	0x00080a85
   800d4:	00080a85 	.word	0x00080a85
   800d8:	00080a85 	.word	0x00080a85
   800dc:	00080a85 	.word	0x00080a85
   800e0:	00080a85 	.word	0x00080a85
   800e4:	00080a85 	.word	0x00080a85
   800e8:	00080a85 	.word	0x00080a85
   800ec:	00080a85 	.word	0x00080a85
   800f0:	00080a85 	.word	0x00080a85

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709ac 	.word	0x200709ac
   80110:	00000000 	.word	0x00000000
   80114:	00084900 	.word	0x00084900

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00084900 	.word	0x00084900
   8013c:	200709b0 	.word	0x200709b0
   80140:	00084900 	.word	0x00084900
   80144:	00000000 	.word	0x00000000

00080148 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   80148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8014c:	b083      	sub	sp, #12
   8014e:	4605      	mov	r5, r0
	while (len) {
   80150:	4690      	mov	r8, r2
   80152:	2a00      	cmp	r2, #0
   80154:	d047      	beq.n	801e6 <usart_serial_read_packet+0x9e>
   80156:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80158:	4f25      	ldr	r7, [pc, #148]	; (801f0 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   8015a:	4c26      	ldr	r4, [pc, #152]	; (801f4 <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8015c:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 80208 <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   80160:	f8df b094 	ldr.w	fp, [pc, #148]	; 801f8 <usart_serial_read_packet+0xb0>
   80164:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   80168:	2300      	movs	r3, #0
   8016a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8016c:	4b22      	ldr	r3, [pc, #136]	; (801f8 <usart_serial_read_packet+0xb0>)
   8016e:	429d      	cmp	r5, r3
   80170:	d106      	bne.n	80180 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   80172:	4658      	mov	r0, fp
   80174:	4649      	mov	r1, r9
   80176:	4b21      	ldr	r3, [pc, #132]	; (801fc <usart_serial_read_packet+0xb4>)
   80178:	4798      	blx	r3
   8017a:	2800      	cmp	r0, #0
   8017c:	d1f9      	bne.n	80172 <usart_serial_read_packet+0x2a>
   8017e:	e019      	b.n	801b4 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80180:	4b1f      	ldr	r3, [pc, #124]	; (80200 <usart_serial_read_packet+0xb8>)
   80182:	429d      	cmp	r5, r3
   80184:	d109      	bne.n	8019a <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   80186:	4699      	mov	r9, r3
   80188:	4648      	mov	r0, r9
   8018a:	a901      	add	r1, sp, #4
   8018c:	47a0      	blx	r4
   8018e:	2800      	cmp	r0, #0
   80190:	d1fa      	bne.n	80188 <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   80192:	9b01      	ldr	r3, [sp, #4]
   80194:	f806 3c01 	strb.w	r3, [r6, #-1]
   80198:	e017      	b.n	801ca <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8019a:	4b1a      	ldr	r3, [pc, #104]	; (80204 <usart_serial_read_packet+0xbc>)
   8019c:	429d      	cmp	r5, r3
   8019e:	d109      	bne.n	801b4 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   801a0:	4699      	mov	r9, r3
   801a2:	4648      	mov	r0, r9
   801a4:	a901      	add	r1, sp, #4
   801a6:	47a0      	blx	r4
   801a8:	2800      	cmp	r0, #0
   801aa:	d1fa      	bne.n	801a2 <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   801ac:	9b01      	ldr	r3, [sp, #4]
   801ae:	f806 3c01 	strb.w	r3, [r6, #-1]
   801b2:	e014      	b.n	801de <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   801b4:	4555      	cmp	r5, sl
   801b6:	d108      	bne.n	801ca <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   801b8:	4650      	mov	r0, sl
   801ba:	a901      	add	r1, sp, #4
   801bc:	47a0      	blx	r4
   801be:	2800      	cmp	r0, #0
   801c0:	d1fa      	bne.n	801b8 <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   801c2:	9b01      	ldr	r3, [sp, #4]
   801c4:	f806 3c01 	strb.w	r3, [r6, #-1]
   801c8:	e009      	b.n	801de <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   801ca:	42bd      	cmp	r5, r7
   801cc:	d107      	bne.n	801de <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   801ce:	4638      	mov	r0, r7
   801d0:	a901      	add	r1, sp, #4
   801d2:	47a0      	blx	r4
   801d4:	2800      	cmp	r0, #0
   801d6:	d1fa      	bne.n	801ce <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   801d8:	9b01      	ldr	r3, [sp, #4]
   801da:	f806 3c01 	strb.w	r3, [r6, #-1]
   801de:	3601      	adds	r6, #1
   801e0:	f1b8 0801 	subs.w	r8, r8, #1
   801e4:	d1be      	bne.n	80164 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   801e6:	2000      	movs	r0, #0
   801e8:	b003      	add	sp, #12
   801ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   801ee:	bf00      	nop
   801f0:	400a4000 	.word	0x400a4000
   801f4:	00080311 	.word	0x00080311
   801f8:	400e0800 	.word	0x400e0800
   801fc:	000802e9 	.word	0x000802e9
   80200:	40098000 	.word	0x40098000
   80204:	4009c000 	.word	0x4009c000
   80208:	400a0000 	.word	0x400a0000

0008020c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   8020c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80210:	460c      	mov	r4, r1
   80212:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80214:	b960      	cbnz	r0, 80230 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80216:	2a00      	cmp	r2, #0
   80218:	dd0e      	ble.n	80238 <_read+0x2c>
   8021a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   8021c:	4e09      	ldr	r6, [pc, #36]	; (80244 <_read+0x38>)
   8021e:	4d0a      	ldr	r5, [pc, #40]	; (80248 <_read+0x3c>)
   80220:	6830      	ldr	r0, [r6, #0]
   80222:	4621      	mov	r1, r4
   80224:	682b      	ldr	r3, [r5, #0]
   80226:	4798      	blx	r3
		ptr++;
   80228:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8022a:	42bc      	cmp	r4, r7
   8022c:	d1f8      	bne.n	80220 <_read+0x14>
   8022e:	e006      	b.n	8023e <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80230:	f04f 30ff 	mov.w	r0, #4294967295
   80234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80238:	2000      	movs	r0, #0
   8023a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8023e:	4640      	mov	r0, r8
	}
	return nChars;
}
   80240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80244:	20070b24 	.word	0x20070b24
   80248:	20070b1c 	.word	0x20070b1c

0008024c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   8024c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80250:	460e      	mov	r6, r1
   80252:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80254:	3801      	subs	r0, #1
   80256:	2802      	cmp	r0, #2
   80258:	d80f      	bhi.n	8027a <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   8025a:	b192      	cbz	r2, 80282 <_write+0x36>
   8025c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8025e:	f8df 803c 	ldr.w	r8, [pc, #60]	; 8029c <_write+0x50>
   80262:	4f0d      	ldr	r7, [pc, #52]	; (80298 <_write+0x4c>)
   80264:	f8d8 0000 	ldr.w	r0, [r8]
   80268:	5d31      	ldrb	r1, [r6, r4]
   8026a:	683b      	ldr	r3, [r7, #0]
   8026c:	4798      	blx	r3
   8026e:	2800      	cmp	r0, #0
   80270:	db0a      	blt.n	80288 <_write+0x3c>
			return -1;
		}
		++nChars;
   80272:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80274:	42a5      	cmp	r5, r4
   80276:	d1f5      	bne.n	80264 <_write+0x18>
   80278:	e00a      	b.n	80290 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   8027a:	f04f 30ff 	mov.w	r0, #4294967295
   8027e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   80282:	2000      	movs	r0, #0
   80284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   80288:	f04f 30ff 	mov.w	r0, #4294967295
   8028c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   80290:	4620      	mov	r0, r4
	}
	return nChars;
}
   80292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80296:	bf00      	nop
   80298:	20070b20 	.word	0x20070b20
   8029c:	20070b24 	.word	0x20070b24

000802a0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   802a0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   802a2:	23ac      	movs	r3, #172	; 0xac
   802a4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   802a6:	680a      	ldr	r2, [r1, #0]
   802a8:	684b      	ldr	r3, [r1, #4]
   802aa:	fbb2 f3f3 	udiv	r3, r2, r3
   802ae:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   802b0:	1e5c      	subs	r4, r3, #1
   802b2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   802b6:	4294      	cmp	r4, r2
   802b8:	d80a      	bhi.n	802d0 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   802ba:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   802bc:	688b      	ldr	r3, [r1, #8]
   802be:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   802c0:	f240 2302 	movw	r3, #514	; 0x202
   802c4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   802c8:	2350      	movs	r3, #80	; 0x50
   802ca:	6003      	str	r3, [r0, #0]

	return 0;
   802cc:	2000      	movs	r0, #0
   802ce:	e000      	b.n	802d2 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   802d0:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   802d2:	f85d 4b04 	ldr.w	r4, [sp], #4
   802d6:	4770      	bx	lr

000802d8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   802d8:	6943      	ldr	r3, [r0, #20]
   802da:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   802de:	bf1a      	itte	ne
   802e0:	61c1      	strne	r1, [r0, #28]
	return 0;
   802e2:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   802e4:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   802e6:	4770      	bx	lr

000802e8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   802e8:	6943      	ldr	r3, [r0, #20]
   802ea:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   802ee:	bf1d      	ittte	ne
   802f0:	6983      	ldrne	r3, [r0, #24]
   802f2:	700b      	strbne	r3, [r1, #0]
	return 0;
   802f4:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   802f6:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   802f8:	4770      	bx	lr
   802fa:	bf00      	nop

000802fc <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   802fc:	6943      	ldr	r3, [r0, #20]
   802fe:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80302:	bf1d      	ittte	ne
   80304:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80308:	61c1      	strne	r1, [r0, #28]
	return 0;
   8030a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   8030c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   8030e:	4770      	bx	lr

00080310 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80310:	6943      	ldr	r3, [r0, #20]
   80312:	f013 0f01 	tst.w	r3, #1
   80316:	d005      	beq.n	80324 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80318:	6983      	ldr	r3, [r0, #24]
   8031a:	f3c3 0308 	ubfx	r3, r3, #0, #9
   8031e:	600b      	str	r3, [r1, #0]

	return 0;
   80320:	2000      	movs	r0, #0
   80322:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80324:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   80326:	4770      	bx	lr

00080328 <USART0_Handler>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   80328:	b500      	push	{lr}
   8032a:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   8032c:	4813      	ldr	r0, [pc, #76]	; (8037c <USART0_Handler+0x54>)
   8032e:	f10d 0107 	add.w	r1, sp, #7
   80332:	2201      	movs	r2, #1
   80334:	4b12      	ldr	r3, [pc, #72]	; (80380 <USART0_Handler+0x58>)
   80336:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   80338:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   8033a:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   8033e:	2200      	movs	r2, #0
   80340:	4b10      	ldr	r3, [pc, #64]	; (80384 <USART0_Handler+0x5c>)
   80342:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
   80344:	4b10      	ldr	r3, [pc, #64]	; (80388 <USART0_Handler+0x60>)
   80346:	781a      	ldrb	r2, [r3, #0]
   80348:	3201      	adds	r2, #1
   8034a:	701a      	strb	r2, [r3, #0]

	serial_rx_buf[serial_rx_buf_tail] = temp;
   8034c:	4b0f      	ldr	r3, [pc, #60]	; (8038c <USART0_Handler+0x64>)
   8034e:	781b      	ldrb	r3, [r3, #0]
   80350:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80354:	4a0e      	ldr	r2, [pc, #56]	; (80390 <USART0_Handler+0x68>)
   80356:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80358:	2b9b      	cmp	r3, #155	; 0x9b
   8035a:	d103      	bne.n	80364 <USART0_Handler+0x3c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   8035c:	2200      	movs	r2, #0
   8035e:	4b0b      	ldr	r3, [pc, #44]	; (8038c <USART0_Handler+0x64>)
   80360:	701a      	strb	r2, [r3, #0]
   80362:	e002      	b.n	8036a <USART0_Handler+0x42>
	} else {
		serial_rx_buf_tail++;
   80364:	3301      	adds	r3, #1
   80366:	4a09      	ldr	r2, [pc, #36]	; (8038c <USART0_Handler+0x64>)
   80368:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   8036a:	2201      	movs	r2, #1
   8036c:	4b05      	ldr	r3, [pc, #20]	; (80384 <USART0_Handler+0x5c>)
   8036e:	701a      	strb	r2, [r3, #0]
   80370:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   80374:	b662      	cpsie	i
}
   80376:	b003      	add	sp, #12
   80378:	f85d fb04 	ldr.w	pc, [sp], #4
   8037c:	40098000 	.word	0x40098000
   80380:	00080149 	.word	0x00080149
   80384:	2007013c 	.word	0x2007013c
   80388:	20070a65 	.word	0x20070a65
   8038c:	20070a64 	.word	0x20070a64
   80390:	200709c8 	.word	0x200709c8

00080394 <reglerahjul3>:
	}


}

<<<<<<< Updated upstream
*/
void reglerahjul2(int ek){ //Den som fungerar
   80394:	b538      	push	{r3, r4, r5, lr}
	if(ek==0 && ((bS >= 1750) || (bSL >= 1750))){ //För att resetta hastigheten så att det inte ökar oändligt.
   80396:	2800      	cmp	r0, #0
   80398:	d141      	bne.n	8041e <reglerahjul2+0x8a>
   8039a:	4b22      	ldr	r3, [pc, #136]	; (80424 <reglerahjul2+0x90>)
   8039c:	881a      	ldrh	r2, [r3, #0]
   8039e:	f240 63d5 	movw	r3, #1749	; 0x6d5
   803a2:	429a      	cmp	r2, r3
   803a4:	d805      	bhi.n	803b2 <reglerahjul2+0x1e>
   803a6:	4b20      	ldr	r3, [pc, #128]	; (80428 <reglerahjul2+0x94>)
   803a8:	881a      	ldrh	r2, [r3, #0]
   803aa:	f240 63d5 	movw	r3, #1749	; 0x6d5
   803ae:	429a      	cmp	r2, r3
   803b0:	d929      	bls.n	80406 <reglerahjul2+0x72>
		bS= 1600; //Sätter höger hjul till hastigheten 1600 
   803b2:	f44f 63c8 	mov.w	r3, #1600	; 0x640
   803b6:	4a1b      	ldr	r2, [pc, #108]	; (80424 <reglerahjul2+0x90>)
   803b8:	8013      	strh	r3, [r2, #0]
		bSL = 1600; //Sätter vänster hjul till hastigheten 1600 
   803ba:	4a1b      	ldr	r2, [pc, #108]	; (80428 <reglerahjul2+0x94>)
   803bc:	8013      	strh	r3, [r2, #0]
		
		counterA = 0; //Nollställer räknarna
   803be:	2300      	movs	r3, #0
   803c0:	4a1a      	ldr	r2, [pc, #104]	; (8042c <reglerahjul2+0x98>)
   803c2:	6013      	str	r3, [r2, #0]
		counterB = 0;
   803c4:	4a1a      	ldr	r2, [pc, #104]	; (80430 <reglerahjul2+0x9c>)
   803c6:	6013      	str	r3, [r2, #0]
   803c8:	e01d      	b.n	80406 <reglerahjul2+0x72>
	}
	
	if(ek>0){
		bSL = bSL+4; //Om höger hjul går för snabbt så ökar vi hastigheten på vänster hjul
   803ca:	4c17      	ldr	r4, [pc, #92]	; (80428 <reglerahjul2+0x94>)
   803cc:	8823      	ldrh	r3, [r4, #0]
   803ce:	3304      	adds	r3, #4
   803d0:	8023      	strh	r3, [r4, #0]
		pulse(bS);
   803d2:	4b14      	ldr	r3, [pc, #80]	; (80424 <reglerahjul2+0x90>)
   803d4:	8818      	ldrh	r0, [r3, #0]
   803d6:	4d17      	ldr	r5, [pc, #92]	; (80434 <reglerahjul2+0xa0>)
   803d8:	47a8      	blx	r5
		delay_us(1100);
   803da:	f641 10c8 	movw	r0, #6600	; 0x19c8
   803de:	4b16      	ldr	r3, [pc, #88]	; (80438 <reglerahjul2+0xa4>)
   803e0:	4798      	blx	r3
		pulse(bSL);
   803e2:	8820      	ldrh	r0, [r4, #0]
   803e4:	47a8      	blx	r5
   803e6:	bd38      	pop	{r3, r4, r5, pc}
		pulse(bSL);
		
	}
	else{
		
		bS = bS+5; 
   803e8:	4b0e      	ldr	r3, [pc, #56]	; (80424 <reglerahjul2+0x90>)
   803ea:	8818      	ldrh	r0, [r3, #0]
   803ec:	3005      	adds	r0, #5
   803ee:	b280      	uxth	r0, r0
   803f0:	8018      	strh	r0, [r3, #0]
		//bSL = bSL+2; //Om vänster hjul går för snabbt så ökar vi hastigheten på höger hjul
=======
void reglerahjul3(double ratio){
   80394:	b570      	push	{r4, r5, r6, lr}
   80396:	4604      	mov	r4, r0
   80398:	460d      	mov	r5, r1
	counterA = 0; //Nollställer räknarna
   8039a:	2300      	movs	r3, #0
   8039c:	4a15      	ldr	r2, [pc, #84]	; (803f4 <reglerahjul3+0x60>)
   8039e:	6013      	str	r3, [r2, #0]
	counterB = 0;
   803a0:	4a15      	ldr	r2, [pc, #84]	; (803f8 <reglerahjul3+0x64>)
   803a2:	6013      	str	r3, [r2, #0]
	if (ratio == 1)
   803a4:	2200      	movs	r2, #0
   803a6:	4b15      	ldr	r3, [pc, #84]	; (803fc <reglerahjul3+0x68>)
   803a8:	4e15      	ldr	r6, [pc, #84]	; (80400 <reglerahjul3+0x6c>)
   803aa:	47b0      	blx	r6
   803ac:	b158      	cbz	r0, 803c6 <reglerahjul3+0x32>
	{
>>>>>>> Stashed changes
		pulse(bS);
   803ae:	4b15      	ldr	r3, [pc, #84]	; (80404 <reglerahjul3+0x70>)
   803b0:	8818      	ldrh	r0, [r3, #0]
   803b2:	4c15      	ldr	r4, [pc, #84]	; (80408 <reglerahjul3+0x74>)
   803b4:	47a0      	blx	r4
		delay_us(1100);
   803b6:	f641 10c8 	movw	r0, #6600	; 0x19c8
   803ba:	4b14      	ldr	r3, [pc, #80]	; (8040c <reglerahjul3+0x78>)
   803bc:	4798      	blx	r3
		pulse(bSL);
<<<<<<< Updated upstream
	}
	
	else if(ek == 0){ 
=======
   803be:	4b14      	ldr	r3, [pc, #80]	; (80410 <reglerahjul3+0x7c>)
   803c0:	8818      	ldrh	r0, [r3, #0]
   803c2:	47a0      	blx	r4
   803c4:	bd70      	pop	{r4, r5, r6, pc}
	} 
	else
	{
		bSL = bSL * ratio;
   803c6:	4e12      	ldr	r6, [pc, #72]	; (80410 <reglerahjul3+0x7c>)
   803c8:	8830      	ldrh	r0, [r6, #0]
   803ca:	4b12      	ldr	r3, [pc, #72]	; (80414 <reglerahjul3+0x80>)
   803cc:	4798      	blx	r3
   803ce:	4622      	mov	r2, r4
   803d0:	462b      	mov	r3, r5
   803d2:	4c11      	ldr	r4, [pc, #68]	; (80418 <reglerahjul3+0x84>)
   803d4:	47a0      	blx	r4
   803d6:	4b11      	ldr	r3, [pc, #68]	; (8041c <reglerahjul3+0x88>)
   803d8:	4798      	blx	r3
   803da:	8030      	strh	r0, [r6, #0]
>>>>>>> Stashed changes
		pulse(bS);
   803dc:	4b09      	ldr	r3, [pc, #36]	; (80404 <reglerahjul3+0x70>)
   803de:	8818      	ldrh	r0, [r3, #0]
   803e0:	4c09      	ldr	r4, [pc, #36]	; (80408 <reglerahjul3+0x74>)
   803e2:	47a0      	blx	r4
		delay_us(1100);
   803e4:	f641 10c8 	movw	r0, #6600	; 0x19c8
   803e8:	4b08      	ldr	r3, [pc, #32]	; (8040c <reglerahjul3+0x78>)
   803ea:	4798      	blx	r3
		pulse(bSL);
   803ec:	8830      	ldrh	r0, [r6, #0]
   803ee:	47a0      	blx	r4
   803f0:	bd70      	pop	{r4, r5, r6, pc}
   803f2:	bf00      	nop
   803f4:	20070a68 	.word	0x20070a68
   803f8:	20070a6c 	.word	0x20070a6c
   803fc:	3ff00000 	.word	0x3ff00000
   80400:	0008180d 	.word	0x0008180d
   80404:	2007013a 	.word	0x2007013a
   80408:	00080ca9 	.word	0x00080ca9
   8040c:	20070001 	.word	0x20070001
   80410:	20070138 	.word	0x20070138
   80414:	00081271 	.word	0x00081271
   80418:	0008133d 	.word	0x0008133d
   8041c:	00081871 	.word	0x00081871

00080420 <pulseCounter_handlerA>:
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80420:	4b04      	ldr	r3, [pc, #16]	; (80434 <pulseCounter_handlerA+0x14>)
   80422:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 int counterA = 0;
 int counterB = 0;
 

void pulseCounter_handlerA(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(A))
   80424:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
   80428:	d003      	beq.n	80432 <pulseCounter_handlerA+0x12>
	{
		counterA++;
   8042a:	4b03      	ldr	r3, [pc, #12]	; (80438 <pulseCounter_handlerA+0x18>)
   8042c:	681a      	ldr	r2, [r3, #0]
   8042e:	3201      	adds	r2, #1
   80430:	601a      	str	r2, [r3, #0]
   80432:	4770      	bx	lr
   80434:	400e1200 	.word	0x400e1200
   80438:	20070a68 	.word	0x20070a68

0008043c <pulseCounter_handlerB>:
   8043c:	4b04      	ldr	r3, [pc, #16]	; (80450 <pulseCounter_handlerB+0x14>)
   8043e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}

}

void pulseCounter_handlerB(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(B))
   80440:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80444:	d003      	beq.n	8044e <pulseCounter_handlerB+0x12>
	{
		counterB++;
   80446:	4b03      	ldr	r3, [pc, #12]	; (80454 <pulseCounter_handlerB+0x18>)
   80448:	681a      	ldr	r2, [r3, #0]
   8044a:	3201      	adds	r2, #1
   8044c:	601a      	str	r2, [r3, #0]
   8044e:	4770      	bx	lr
   80450:	400e1200 	.word	0x400e1200
   80454:	20070a6c 	.word	0x20070a6c

00080458 <pulseCounter_configA>:
		
	}
	
}

void pulseCounter_configA(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   80458:	b570      	push	{r4, r5, r6, lr}
   8045a:	b082      	sub	sp, #8
   8045c:	4606      	mov	r6, r0
   8045e:	460d      	mov	r5, r1
   80460:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   80462:	2000      	movs	r0, #0
   80464:	4b0d      	ldr	r3, [pc, #52]	; (8049c <pulseCounter_configA+0x44>)
   80466:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   80468:	4630      	mov	r0, r6
   8046a:	4b0d      	ldr	r3, [pc, #52]	; (804a0 <pulseCounter_configA+0x48>)
   8046c:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   8046e:	4628      	mov	r0, r5
   80470:	4621      	mov	r1, r4
   80472:	2201      	movs	r2, #1
   80474:	4b0b      	ldr	r3, [pc, #44]	; (804a4 <pulseCounter_configA+0x4c>)
   80476:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerA);
   80478:	4b0b      	ldr	r3, [pc, #44]	; (804a8 <pulseCounter_configA+0x50>)
   8047a:	9300      	str	r3, [sp, #0]
   8047c:	4628      	mov	r0, r5
   8047e:	4631      	mov	r1, r6
   80480:	4622      	mov	r2, r4
   80482:	2340      	movs	r3, #64	; 0x40
   80484:	4e09      	ldr	r6, [pc, #36]	; (804ac <pulseCounter_configA+0x54>)
   80486:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   80488:	4628      	mov	r0, r5
   8048a:	4621      	mov	r1, r4
   8048c:	4b08      	ldr	r3, [pc, #32]	; (804b0 <pulseCounter_configA+0x58>)
   8048e:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80490:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80494:	4b07      	ldr	r3, [pc, #28]	; (804b4 <pulseCounter_configA+0x5c>)
   80496:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
}
   80498:	b002      	add	sp, #8
   8049a:	bd70      	pop	{r4, r5, r6, pc}
   8049c:	00080a61 	.word	0x00080a61
   804a0:	00080a09 	.word	0x00080a09
   804a4:	0008062d 	.word	0x0008062d
   804a8:	00080421 	.word	0x00080421
   804ac:	00080895 	.word	0x00080895
   804b0:	000806b9 	.word	0x000806b9
   804b4:	e000e100 	.word	0xe000e100

000804b8 <pulseCounter_configB>:

void pulseCounter_configB(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   804b8:	b570      	push	{r4, r5, r6, lr}
   804ba:	b082      	sub	sp, #8
   804bc:	4606      	mov	r6, r0
   804be:	460d      	mov	r5, r1
   804c0:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   804c2:	2000      	movs	r0, #0
   804c4:	4b0d      	ldr	r3, [pc, #52]	; (804fc <pulseCounter_configB+0x44>)
   804c6:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   804c8:	4630      	mov	r0, r6
   804ca:	4b0d      	ldr	r3, [pc, #52]	; (80500 <pulseCounter_configB+0x48>)
   804cc:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   804ce:	4628      	mov	r0, r5
   804d0:	4621      	mov	r1, r4
   804d2:	2201      	movs	r2, #1
   804d4:	4b0b      	ldr	r3, [pc, #44]	; (80504 <pulseCounter_configB+0x4c>)
   804d6:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerB);
   804d8:	4b0b      	ldr	r3, [pc, #44]	; (80508 <pulseCounter_configB+0x50>)
   804da:	9300      	str	r3, [sp, #0]
   804dc:	4628      	mov	r0, r5
   804de:	4631      	mov	r1, r6
   804e0:	4622      	mov	r2, r4
   804e2:	2340      	movs	r3, #64	; 0x40
   804e4:	4e09      	ldr	r6, [pc, #36]	; (8050c <pulseCounter_configB+0x54>)
   804e6:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   804e8:	4628      	mov	r0, r5
   804ea:	4621      	mov	r1, r4
   804ec:	4b08      	ldr	r3, [pc, #32]	; (80510 <pulseCounter_configB+0x58>)
   804ee:	4798      	blx	r3
   804f0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   804f4:	4b07      	ldr	r3, [pc, #28]	; (80514 <pulseCounter_configB+0x5c>)
   804f6:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
   804f8:	b002      	add	sp, #8
   804fa:	bd70      	pop	{r4, r5, r6, pc}
   804fc:	00080a61 	.word	0x00080a61
   80500:	00080a09 	.word	0x00080a09
   80504:	0008062d 	.word	0x0008062d
   80508:	0008043d 	.word	0x0008043d
   8050c:	00080895 	.word	0x00080895
   80510:	000806b9 	.word	0x000806b9
   80514:	e000e100 	.word	0xe000e100

00080518 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80518:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8051a:	480e      	ldr	r0, [pc, #56]	; (80554 <sysclk_init+0x3c>)
   8051c:	4b0e      	ldr	r3, [pc, #56]	; (80558 <sysclk_init+0x40>)
   8051e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80520:	2000      	movs	r0, #0
   80522:	213e      	movs	r1, #62	; 0x3e
   80524:	4b0d      	ldr	r3, [pc, #52]	; (8055c <sysclk_init+0x44>)
   80526:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80528:	4c0d      	ldr	r4, [pc, #52]	; (80560 <sysclk_init+0x48>)
   8052a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   8052c:	2800      	cmp	r0, #0
   8052e:	d0fc      	beq.n	8052a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80530:	4b0c      	ldr	r3, [pc, #48]	; (80564 <sysclk_init+0x4c>)
   80532:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80534:	4a0c      	ldr	r2, [pc, #48]	; (80568 <sysclk_init+0x50>)
   80536:	4b0d      	ldr	r3, [pc, #52]	; (8056c <sysclk_init+0x54>)
   80538:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8053a:	4c0d      	ldr	r4, [pc, #52]	; (80570 <sysclk_init+0x58>)
   8053c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8053e:	2800      	cmp	r0, #0
   80540:	d0fc      	beq.n	8053c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80542:	2010      	movs	r0, #16
   80544:	4b0b      	ldr	r3, [pc, #44]	; (80574 <sysclk_init+0x5c>)
   80546:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80548:	4b0b      	ldr	r3, [pc, #44]	; (80578 <sysclk_init+0x60>)
   8054a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8054c:	4801      	ldr	r0, [pc, #4]	; (80554 <sysclk_init+0x3c>)
   8054e:	4b02      	ldr	r3, [pc, #8]	; (80558 <sysclk_init+0x40>)
   80550:	4798      	blx	r3
   80552:	bd10      	pop	{r4, pc}
   80554:	0501bd00 	.word	0x0501bd00
   80558:	200700b1 	.word	0x200700b1
   8055c:	00080985 	.word	0x00080985
   80560:	000809d9 	.word	0x000809d9
   80564:	000809e9 	.word	0x000809e9
   80568:	200d3f01 	.word	0x200d3f01
   8056c:	400e0600 	.word	0x400e0600
   80570:	000809f9 	.word	0x000809f9
   80574:	00080921 	.word	0x00080921
   80578:	00080b39 	.word	0x00080b39

0008057c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   8057c:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8057e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80582:	4b13      	ldr	r3, [pc, #76]	; (805d0 <board_init+0x54>)
   80584:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80586:	200b      	movs	r0, #11
   80588:	4c12      	ldr	r4, [pc, #72]	; (805d4 <board_init+0x58>)
   8058a:	47a0      	blx	r4
   8058c:	200c      	movs	r0, #12
   8058e:	47a0      	blx	r4
   80590:	200d      	movs	r0, #13
   80592:	47a0      	blx	r4
   80594:	200e      	movs	r0, #14
   80596:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80598:	203b      	movs	r0, #59	; 0x3b
   8059a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8059e:	4c0e      	ldr	r4, [pc, #56]	; (805d8 <board_init+0x5c>)
   805a0:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   805a2:	2055      	movs	r0, #85	; 0x55
   805a4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805a8:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   805aa:	2056      	movs	r0, #86	; 0x56
   805ac:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805b0:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   805b2:	2068      	movs	r0, #104	; 0x68
   805b4:	4909      	ldr	r1, [pc, #36]	; (805dc <board_init+0x60>)
   805b6:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   805b8:	205c      	movs	r0, #92	; 0x5c
   805ba:	4909      	ldr	r1, [pc, #36]	; (805e0 <board_init+0x64>)
   805bc:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   805be:	4809      	ldr	r0, [pc, #36]	; (805e4 <board_init+0x68>)
   805c0:	f44f 7140 	mov.w	r1, #768	; 0x300
   805c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   805c8:	4b07      	ldr	r3, [pc, #28]	; (805e8 <board_init+0x6c>)
   805ca:	4798      	blx	r3
   805cc:	bd10      	pop	{r4, pc}
   805ce:	bf00      	nop
   805d0:	400e1a50 	.word	0x400e1a50
   805d4:	00080a09 	.word	0x00080a09
   805d8:	000806c9 	.word	0x000806c9
   805dc:	28000079 	.word	0x28000079
   805e0:	28000001 	.word	0x28000001
   805e4:	400e0e00 	.word	0x400e0e00
   805e8:	0008079d 	.word	0x0008079d

000805ec <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   805ec:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   805ee:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   805f2:	d016      	beq.n	80622 <pio_set_peripheral+0x36>
   805f4:	d804      	bhi.n	80600 <pio_set_peripheral+0x14>
   805f6:	b1c1      	cbz	r1, 8062a <pio_set_peripheral+0x3e>
   805f8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   805fc:	d00a      	beq.n	80614 <pio_set_peripheral+0x28>
   805fe:	e013      	b.n	80628 <pio_set_peripheral+0x3c>
   80600:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80604:	d011      	beq.n	8062a <pio_set_peripheral+0x3e>
   80606:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8060a:	d00e      	beq.n	8062a <pio_set_peripheral+0x3e>
   8060c:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80610:	d10a      	bne.n	80628 <pio_set_peripheral+0x3c>
   80612:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80614:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80616:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80618:	400b      	ands	r3, r1
   8061a:	ea23 0302 	bic.w	r3, r3, r2
   8061e:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80620:	e002      	b.n	80628 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80622:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80624:	4313      	orrs	r3, r2
   80626:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80628:	6042      	str	r2, [r0, #4]
   8062a:	4770      	bx	lr

0008062c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8062c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8062e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80632:	bf14      	ite	ne
   80634:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80636:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80638:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   8063c:	bf14      	ite	ne
   8063e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80640:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80642:	f012 0f02 	tst.w	r2, #2
   80646:	d002      	beq.n	8064e <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80648:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8064c:	e004      	b.n	80658 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8064e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80652:	bf18      	it	ne
   80654:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80658:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8065a:	6001      	str	r1, [r0, #0]
   8065c:	4770      	bx	lr
   8065e:	bf00      	nop

00080660 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80660:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80662:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80664:	9c01      	ldr	r4, [sp, #4]
   80666:	b10c      	cbz	r4, 8066c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80668:	6641      	str	r1, [r0, #100]	; 0x64
   8066a:	e000      	b.n	8066e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8066c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   8066e:	b10b      	cbz	r3, 80674 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80670:	6501      	str	r1, [r0, #80]	; 0x50
   80672:	e000      	b.n	80676 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80674:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80676:	b10a      	cbz	r2, 8067c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80678:	6301      	str	r1, [r0, #48]	; 0x30
   8067a:	e000      	b.n	8067e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   8067c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   8067e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80680:	6001      	str	r1, [r0, #0]
}
   80682:	f85d 4b04 	ldr.w	r4, [sp], #4
   80686:	4770      	bx	lr

00080688 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   80688:	f012 0f10 	tst.w	r2, #16
   8068c:	d010      	beq.n	806b0 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   8068e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   80692:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   80696:	bf14      	ite	ne
   80698:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   8069c:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   806a0:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   806a4:	bf14      	ite	ne
   806a6:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   806aa:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   806ae:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   806b0:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   806b4:	4770      	bx	lr
   806b6:	bf00      	nop

000806b8 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   806b8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   806ba:	6401      	str	r1, [r0, #64]	; 0x40
   806bc:	4770      	bx	lr
   806be:	bf00      	nop

000806c0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   806c0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   806c2:	4770      	bx	lr

000806c4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   806c4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   806c6:	4770      	bx	lr

000806c8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   806c8:	b570      	push	{r4, r5, r6, lr}
   806ca:	b082      	sub	sp, #8
   806cc:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   806ce:	0944      	lsrs	r4, r0, #5
   806d0:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   806d4:	f204 7407 	addw	r4, r4, #1799	; 0x707
   806d8:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   806da:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   806de:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   806e2:	d030      	beq.n	80746 <pio_configure_pin+0x7e>
   806e4:	d806      	bhi.n	806f4 <pio_configure_pin+0x2c>
   806e6:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   806ea:	d00a      	beq.n	80702 <pio_configure_pin+0x3a>
   806ec:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   806f0:	d018      	beq.n	80724 <pio_configure_pin+0x5c>
   806f2:	e049      	b.n	80788 <pio_configure_pin+0xc0>
   806f4:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   806f8:	d030      	beq.n	8075c <pio_configure_pin+0x94>
   806fa:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   806fe:	d02d      	beq.n	8075c <pio_configure_pin+0x94>
   80700:	e042      	b.n	80788 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80702:	f000 001f 	and.w	r0, r0, #31
   80706:	2401      	movs	r4, #1
   80708:	4084      	lsls	r4, r0
   8070a:	4630      	mov	r0, r6
   8070c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80710:	4622      	mov	r2, r4
   80712:	4b1f      	ldr	r3, [pc, #124]	; (80790 <pio_configure_pin+0xc8>)
   80714:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80716:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8071a:	bf14      	ite	ne
   8071c:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8071e:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80720:	2001      	movs	r0, #1
   80722:	e032      	b.n	8078a <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80724:	f000 001f 	and.w	r0, r0, #31
   80728:	2401      	movs	r4, #1
   8072a:	4084      	lsls	r4, r0
   8072c:	4630      	mov	r0, r6
   8072e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80732:	4622      	mov	r2, r4
   80734:	4b16      	ldr	r3, [pc, #88]	; (80790 <pio_configure_pin+0xc8>)
   80736:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80738:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8073c:	bf14      	ite	ne
   8073e:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80740:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80742:	2001      	movs	r0, #1
   80744:	e021      	b.n	8078a <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80746:	f000 011f 	and.w	r1, r0, #31
   8074a:	2401      	movs	r4, #1
   8074c:	4630      	mov	r0, r6
   8074e:	fa04 f101 	lsl.w	r1, r4, r1
   80752:	462a      	mov	r2, r5
   80754:	4b0f      	ldr	r3, [pc, #60]	; (80794 <pio_configure_pin+0xcc>)
   80756:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80758:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   8075a:	e016      	b.n	8078a <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8075c:	f000 011f 	and.w	r1, r0, #31
   80760:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80762:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80766:	ea05 0304 	and.w	r3, r5, r4
   8076a:	9300      	str	r3, [sp, #0]
   8076c:	4630      	mov	r0, r6
   8076e:	fa04 f101 	lsl.w	r1, r4, r1
   80772:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80776:	bf14      	ite	ne
   80778:	2200      	movne	r2, #0
   8077a:	2201      	moveq	r2, #1
   8077c:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80780:	4d05      	ldr	r5, [pc, #20]	; (80798 <pio_configure_pin+0xd0>)
   80782:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80784:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80786:	e000      	b.n	8078a <pio_configure_pin+0xc2>

	default:
		return 0;
   80788:	2000      	movs	r0, #0
	}

	return 1;
}
   8078a:	b002      	add	sp, #8
   8078c:	bd70      	pop	{r4, r5, r6, pc}
   8078e:	bf00      	nop
   80790:	000805ed 	.word	0x000805ed
   80794:	0008062d 	.word	0x0008062d
   80798:	00080661 	.word	0x00080661

0008079c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   8079c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8079e:	b083      	sub	sp, #12
   807a0:	4607      	mov	r7, r0
   807a2:	460e      	mov	r6, r1
   807a4:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   807a6:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   807aa:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   807ae:	d026      	beq.n	807fe <pio_configure_pin_group+0x62>
   807b0:	d806      	bhi.n	807c0 <pio_configure_pin_group+0x24>
   807b2:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   807b6:	d00a      	beq.n	807ce <pio_configure_pin_group+0x32>
   807b8:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   807bc:	d013      	beq.n	807e6 <pio_configure_pin_group+0x4a>
   807be:	e034      	b.n	8082a <pio_configure_pin_group+0x8e>
   807c0:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   807c4:	d01f      	beq.n	80806 <pio_configure_pin_group+0x6a>
   807c6:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   807ca:	d01c      	beq.n	80806 <pio_configure_pin_group+0x6a>
   807cc:	e02d      	b.n	8082a <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   807ce:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   807d2:	4632      	mov	r2, r6
   807d4:	4b16      	ldr	r3, [pc, #88]	; (80830 <pio_configure_pin_group+0x94>)
   807d6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   807d8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   807dc:	bf14      	ite	ne
   807de:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   807e0:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   807e2:	2001      	movs	r0, #1
   807e4:	e022      	b.n	8082c <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   807e6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   807ea:	4632      	mov	r2, r6
   807ec:	4b10      	ldr	r3, [pc, #64]	; (80830 <pio_configure_pin_group+0x94>)
   807ee:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   807f0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   807f4:	bf14      	ite	ne
   807f6:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   807f8:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   807fa:	2001      	movs	r0, #1
   807fc:	e016      	b.n	8082c <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   807fe:	4b0d      	ldr	r3, [pc, #52]	; (80834 <pio_configure_pin_group+0x98>)
   80800:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80802:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80804:	e012      	b.n	8082c <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80806:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   8080a:	f005 0301 	and.w	r3, r5, #1
   8080e:	9300      	str	r3, [sp, #0]
   80810:	4638      	mov	r0, r7
   80812:	4631      	mov	r1, r6
   80814:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80818:	bf14      	ite	ne
   8081a:	2200      	movne	r2, #0
   8081c:	2201      	moveq	r2, #1
   8081e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80822:	4c05      	ldr	r4, [pc, #20]	; (80838 <pio_configure_pin_group+0x9c>)
   80824:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80826:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80828:	e000      	b.n	8082c <pio_configure_pin_group+0x90>

	default:
		return 0;
   8082a:	2000      	movs	r0, #0
	}

	return 1;
}
   8082c:	b003      	add	sp, #12
   8082e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80830:	000805ed 	.word	0x000805ed
   80834:	0008062d 	.word	0x0008062d
   80838:	00080661 	.word	0x00080661

0008083c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   8083c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80840:	4604      	mov	r4, r0
   80842:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80844:	4b10      	ldr	r3, [pc, #64]	; (80888 <pio_handler_process+0x4c>)
   80846:	4798      	blx	r3
   80848:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8084a:	4620      	mov	r0, r4
   8084c:	4b0f      	ldr	r3, [pc, #60]	; (8088c <pio_handler_process+0x50>)
   8084e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80850:	4005      	ands	r5, r0
   80852:	d017      	beq.n	80884 <pio_handler_process+0x48>
   80854:	4f0e      	ldr	r7, [pc, #56]	; (80890 <pio_handler_process+0x54>)
   80856:	f107 040c 	add.w	r4, r7, #12
   8085a:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   8085c:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80860:	42b3      	cmp	r3, r6
   80862:	d10a      	bne.n	8087a <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80864:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80868:	4229      	tst	r1, r5
   8086a:	d006      	beq.n	8087a <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   8086c:	6823      	ldr	r3, [r4, #0]
   8086e:	4630      	mov	r0, r6
   80870:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80872:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80876:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   8087a:	42bc      	cmp	r4, r7
   8087c:	d002      	beq.n	80884 <pio_handler_process+0x48>
   8087e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80880:	2d00      	cmp	r5, #0
   80882:	d1eb      	bne.n	8085c <pio_handler_process+0x20>
   80884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80888:	000806c1 	.word	0x000806c1
   8088c:	000806c5 	.word	0x000806c5
   80890:	20070a74 	.word	0x20070a74

00080894 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   80894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   80896:	4c0b      	ldr	r4, [pc, #44]	; (808c4 <pio_handler_set+0x30>)
   80898:	6824      	ldr	r4, [r4, #0]
   8089a:	2c06      	cmp	r4, #6
   8089c:	d810      	bhi.n	808c0 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   8089e:	4f0a      	ldr	r7, [pc, #40]	; (808c8 <pio_handler_set+0x34>)
   808a0:	0126      	lsls	r6, r4, #4
   808a2:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   808a4:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   808a6:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   808a8:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   808aa:	9906      	ldr	r1, [sp, #24]
   808ac:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   808ae:	3401      	adds	r4, #1
   808b0:	4904      	ldr	r1, [pc, #16]	; (808c4 <pio_handler_set+0x30>)
   808b2:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   808b4:	4611      	mov	r1, r2
   808b6:	461a      	mov	r2, r3
   808b8:	4b04      	ldr	r3, [pc, #16]	; (808cc <pio_handler_set+0x38>)
   808ba:	4798      	blx	r3

	return 0;
   808bc:	2000      	movs	r0, #0
   808be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   808c0:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   808c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   808c4:	20070a70 	.word	0x20070a70
   808c8:	20070a74 	.word	0x20070a74
   808cc:	00080689 	.word	0x00080689

000808d0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   808d0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   808d2:	4802      	ldr	r0, [pc, #8]	; (808dc <PIOA_Handler+0xc>)
   808d4:	210b      	movs	r1, #11
   808d6:	4b02      	ldr	r3, [pc, #8]	; (808e0 <PIOA_Handler+0x10>)
   808d8:	4798      	blx	r3
   808da:	bd08      	pop	{r3, pc}
   808dc:	400e0e00 	.word	0x400e0e00
   808e0:	0008083d 	.word	0x0008083d

000808e4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   808e4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   808e6:	4802      	ldr	r0, [pc, #8]	; (808f0 <PIOB_Handler+0xc>)
   808e8:	210c      	movs	r1, #12
   808ea:	4b02      	ldr	r3, [pc, #8]	; (808f4 <PIOB_Handler+0x10>)
   808ec:	4798      	blx	r3
   808ee:	bd08      	pop	{r3, pc}
   808f0:	400e1000 	.word	0x400e1000
   808f4:	0008083d 	.word	0x0008083d

000808f8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   808f8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   808fa:	4802      	ldr	r0, [pc, #8]	; (80904 <PIOC_Handler+0xc>)
   808fc:	210d      	movs	r1, #13
   808fe:	4b02      	ldr	r3, [pc, #8]	; (80908 <PIOC_Handler+0x10>)
   80900:	4798      	blx	r3
   80902:	bd08      	pop	{r3, pc}
   80904:	400e1200 	.word	0x400e1200
   80908:	0008083d 	.word	0x0008083d

0008090c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   8090c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8090e:	4802      	ldr	r0, [pc, #8]	; (80918 <PIOD_Handler+0xc>)
   80910:	210e      	movs	r1, #14
   80912:	4b02      	ldr	r3, [pc, #8]	; (8091c <PIOD_Handler+0x10>)
   80914:	4798      	blx	r3
   80916:	bd08      	pop	{r3, pc}
   80918:	400e1400 	.word	0x400e1400
   8091c:	0008083d 	.word	0x0008083d

00080920 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80920:	4b17      	ldr	r3, [pc, #92]	; (80980 <pmc_switch_mck_to_pllack+0x60>)
   80922:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80924:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80928:	4310      	orrs	r0, r2
   8092a:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8092c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8092e:	f013 0f08 	tst.w	r3, #8
   80932:	d109      	bne.n	80948 <pmc_switch_mck_to_pllack+0x28>
   80934:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80938:	4911      	ldr	r1, [pc, #68]	; (80980 <pmc_switch_mck_to_pllack+0x60>)
   8093a:	e001      	b.n	80940 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8093c:	3b01      	subs	r3, #1
   8093e:	d019      	beq.n	80974 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80940:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80942:	f012 0f08 	tst.w	r2, #8
   80946:	d0f9      	beq.n	8093c <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80948:	4b0d      	ldr	r3, [pc, #52]	; (80980 <pmc_switch_mck_to_pllack+0x60>)
   8094a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8094c:	f022 0203 	bic.w	r2, r2, #3
   80950:	f042 0202 	orr.w	r2, r2, #2
   80954:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80956:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80958:	f010 0008 	ands.w	r0, r0, #8
   8095c:	d10c      	bne.n	80978 <pmc_switch_mck_to_pllack+0x58>
   8095e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80962:	4907      	ldr	r1, [pc, #28]	; (80980 <pmc_switch_mck_to_pllack+0x60>)
   80964:	e001      	b.n	8096a <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80966:	3b01      	subs	r3, #1
   80968:	d008      	beq.n	8097c <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8096a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8096c:	f012 0f08 	tst.w	r2, #8
   80970:	d0f9      	beq.n	80966 <pmc_switch_mck_to_pllack+0x46>
   80972:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80974:	2001      	movs	r0, #1
   80976:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80978:	2000      	movs	r0, #0
   8097a:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   8097c:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   8097e:	4770      	bx	lr
   80980:	400e0600 	.word	0x400e0600

00080984 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80984:	b138      	cbz	r0, 80996 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80986:	4911      	ldr	r1, [pc, #68]	; (809cc <pmc_switch_mainck_to_xtal+0x48>)
   80988:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8098a:	4a11      	ldr	r2, [pc, #68]	; (809d0 <pmc_switch_mainck_to_xtal+0x4c>)
   8098c:	401a      	ands	r2, r3
   8098e:	4b11      	ldr	r3, [pc, #68]	; (809d4 <pmc_switch_mainck_to_xtal+0x50>)
   80990:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80992:	620b      	str	r3, [r1, #32]
   80994:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80996:	4a0d      	ldr	r2, [pc, #52]	; (809cc <pmc_switch_mainck_to_xtal+0x48>)
   80998:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8099a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8099e:	f023 0303 	bic.w	r3, r3, #3
   809a2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   809a6:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   809aa:	0209      	lsls	r1, r1, #8
   809ac:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   809ae:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   809b0:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   809b2:	6e93      	ldr	r3, [r2, #104]	; 0x68
   809b4:	f013 0f01 	tst.w	r3, #1
   809b8:	d0fb      	beq.n	809b2 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   809ba:	4a04      	ldr	r2, [pc, #16]	; (809cc <pmc_switch_mainck_to_xtal+0x48>)
   809bc:	6a13      	ldr	r3, [r2, #32]
   809be:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   809c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   809c6:	6213      	str	r3, [r2, #32]
   809c8:	4770      	bx	lr
   809ca:	bf00      	nop
   809cc:	400e0600 	.word	0x400e0600
   809d0:	fec8fffc 	.word	0xfec8fffc
   809d4:	01370002 	.word	0x01370002

000809d8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   809d8:	4b02      	ldr	r3, [pc, #8]	; (809e4 <pmc_osc_is_ready_mainck+0xc>)
   809da:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   809dc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   809e0:	4770      	bx	lr
   809e2:	bf00      	nop
   809e4:	400e0600 	.word	0x400e0600

000809e8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   809e8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   809ec:	4b01      	ldr	r3, [pc, #4]	; (809f4 <pmc_disable_pllack+0xc>)
   809ee:	629a      	str	r2, [r3, #40]	; 0x28
   809f0:	4770      	bx	lr
   809f2:	bf00      	nop
   809f4:	400e0600 	.word	0x400e0600

000809f8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   809f8:	4b02      	ldr	r3, [pc, #8]	; (80a04 <pmc_is_locked_pllack+0xc>)
   809fa:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   809fc:	f000 0002 	and.w	r0, r0, #2
   80a00:	4770      	bx	lr
   80a02:	bf00      	nop
   80a04:	400e0600 	.word	0x400e0600

00080a08 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80a08:	282c      	cmp	r0, #44	; 0x2c
   80a0a:	d820      	bhi.n	80a4e <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80a0c:	281f      	cmp	r0, #31
   80a0e:	d80d      	bhi.n	80a2c <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80a10:	4b12      	ldr	r3, [pc, #72]	; (80a5c <pmc_enable_periph_clk+0x54>)
   80a12:	699a      	ldr	r2, [r3, #24]
   80a14:	2301      	movs	r3, #1
   80a16:	4083      	lsls	r3, r0
   80a18:	401a      	ands	r2, r3
   80a1a:	4293      	cmp	r3, r2
   80a1c:	d019      	beq.n	80a52 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80a1e:	2301      	movs	r3, #1
   80a20:	fa03 f000 	lsl.w	r0, r3, r0
   80a24:	4b0d      	ldr	r3, [pc, #52]	; (80a5c <pmc_enable_periph_clk+0x54>)
   80a26:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80a28:	2000      	movs	r0, #0
   80a2a:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80a2c:	4b0b      	ldr	r3, [pc, #44]	; (80a5c <pmc_enable_periph_clk+0x54>)
   80a2e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   80a32:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80a34:	2301      	movs	r3, #1
   80a36:	4083      	lsls	r3, r0
   80a38:	401a      	ands	r2, r3
   80a3a:	4293      	cmp	r3, r2
   80a3c:	d00b      	beq.n	80a56 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80a3e:	2301      	movs	r3, #1
   80a40:	fa03 f000 	lsl.w	r0, r3, r0
   80a44:	4b05      	ldr	r3, [pc, #20]	; (80a5c <pmc_enable_periph_clk+0x54>)
   80a46:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80a4a:	2000      	movs	r0, #0
   80a4c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80a4e:	2001      	movs	r0, #1
   80a50:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80a52:	2000      	movs	r0, #0
   80a54:	4770      	bx	lr
   80a56:	2000      	movs	r0, #0
}
   80a58:	4770      	bx	lr
   80a5a:	bf00      	nop
   80a5c:	400e0600 	.word	0x400e0600

00080a60 <pmc_set_writeprotect>:
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
	if (ul_enable) {
   80a60:	b120      	cbz	r0, 80a6c <pmc_set_writeprotect+0xc>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
   80a62:	4a05      	ldr	r2, [pc, #20]	; (80a78 <pmc_set_writeprotect+0x18>)
   80a64:	4b05      	ldr	r3, [pc, #20]	; (80a7c <pmc_set_writeprotect+0x1c>)
   80a66:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80a6a:	4770      	bx	lr
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
   80a6c:	4a04      	ldr	r2, [pc, #16]	; (80a80 <pmc_set_writeprotect+0x20>)
   80a6e:	4b03      	ldr	r3, [pc, #12]	; (80a7c <pmc_set_writeprotect+0x1c>)
   80a70:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80a74:	4770      	bx	lr
   80a76:	bf00      	nop
   80a78:	504d4301 	.word	0x504d4301
   80a7c:	400e0600 	.word	0x400e0600
   80a80:	504d4300 	.word	0x504d4300

00080a84 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80a84:	e7fe      	b.n	80a84 <Dummy_Handler>
   80a86:	bf00      	nop

00080a88 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80a88:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80a8a:	4b1e      	ldr	r3, [pc, #120]	; (80b04 <Reset_Handler+0x7c>)
   80a8c:	4a1e      	ldr	r2, [pc, #120]	; (80b08 <Reset_Handler+0x80>)
   80a8e:	429a      	cmp	r2, r3
   80a90:	d003      	beq.n	80a9a <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80a92:	4b1e      	ldr	r3, [pc, #120]	; (80b0c <Reset_Handler+0x84>)
   80a94:	4a1b      	ldr	r2, [pc, #108]	; (80b04 <Reset_Handler+0x7c>)
   80a96:	429a      	cmp	r2, r3
   80a98:	d304      	bcc.n	80aa4 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80a9a:	4b1d      	ldr	r3, [pc, #116]	; (80b10 <Reset_Handler+0x88>)
   80a9c:	4a1d      	ldr	r2, [pc, #116]	; (80b14 <Reset_Handler+0x8c>)
   80a9e:	429a      	cmp	r2, r3
   80aa0:	d30f      	bcc.n	80ac2 <Reset_Handler+0x3a>
   80aa2:	e01a      	b.n	80ada <Reset_Handler+0x52>
   80aa4:	4b1c      	ldr	r3, [pc, #112]	; (80b18 <Reset_Handler+0x90>)
   80aa6:	4c1d      	ldr	r4, [pc, #116]	; (80b1c <Reset_Handler+0x94>)
   80aa8:	1ae4      	subs	r4, r4, r3
   80aaa:	f024 0403 	bic.w	r4, r4, #3
   80aae:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80ab0:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80ab2:	4814      	ldr	r0, [pc, #80]	; (80b04 <Reset_Handler+0x7c>)
   80ab4:	4914      	ldr	r1, [pc, #80]	; (80b08 <Reset_Handler+0x80>)
   80ab6:	585a      	ldr	r2, [r3, r1]
   80ab8:	501a      	str	r2, [r3, r0]
   80aba:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80abc:	42a3      	cmp	r3, r4
   80abe:	d1fa      	bne.n	80ab6 <Reset_Handler+0x2e>
   80ac0:	e7eb      	b.n	80a9a <Reset_Handler+0x12>
   80ac2:	4b17      	ldr	r3, [pc, #92]	; (80b20 <Reset_Handler+0x98>)
   80ac4:	4917      	ldr	r1, [pc, #92]	; (80b24 <Reset_Handler+0x9c>)
   80ac6:	1ac9      	subs	r1, r1, r3
   80ac8:	f021 0103 	bic.w	r1, r1, #3
   80acc:	1d1a      	adds	r2, r3, #4
   80ace:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80ad0:	2200      	movs	r2, #0
   80ad2:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80ad6:	428b      	cmp	r3, r1
   80ad8:	d1fb      	bne.n	80ad2 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80ada:	4a13      	ldr	r2, [pc, #76]	; (80b28 <Reset_Handler+0xa0>)
   80adc:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80ae0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80ae4:	4911      	ldr	r1, [pc, #68]	; (80b2c <Reset_Handler+0xa4>)
   80ae6:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80ae8:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80aec:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80af0:	d203      	bcs.n	80afa <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80af2:	688a      	ldr	r2, [r1, #8]
   80af4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80af8:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80afa:	4b0d      	ldr	r3, [pc, #52]	; (80b30 <Reset_Handler+0xa8>)
   80afc:	4798      	blx	r3

	/* Branch to main function */
	main();
   80afe:	4b0d      	ldr	r3, [pc, #52]	; (80b34 <Reset_Handler+0xac>)
   80b00:	4798      	blx	r3
   80b02:	e7fe      	b.n	80b02 <Reset_Handler+0x7a>
   80b04:	20070000 	.word	0x20070000
   80b08:	00084900 	.word	0x00084900
   80b0c:	200709ac 	.word	0x200709ac
   80b10:	20070b2c 	.word	0x20070b2c
   80b14:	200709ac 	.word	0x200709ac
   80b18:	20070004 	.word	0x20070004
   80b1c:	200709af 	.word	0x200709af
   80b20:	200709a8 	.word	0x200709a8
   80b24:	20070b27 	.word	0x20070b27
   80b28:	00080000 	.word	0x00080000
   80b2c:	e000ed00 	.word	0xe000ed00
   80b30:	00081e71 	.word	0x00081e71
   80b34:	00080e49 	.word	0x00080e49

00080b38 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80b38:	4b3e      	ldr	r3, [pc, #248]	; (80c34 <SystemCoreClockUpdate+0xfc>)
   80b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b3c:	f003 0303 	and.w	r3, r3, #3
   80b40:	2b03      	cmp	r3, #3
   80b42:	d85f      	bhi.n	80c04 <SystemCoreClockUpdate+0xcc>
   80b44:	e8df f003 	tbb	[pc, r3]
   80b48:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80b4c:	4b3a      	ldr	r3, [pc, #232]	; (80c38 <SystemCoreClockUpdate+0x100>)
   80b4e:	695b      	ldr	r3, [r3, #20]
   80b50:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80b54:	bf14      	ite	ne
   80b56:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80b5a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80b5e:	4b37      	ldr	r3, [pc, #220]	; (80c3c <SystemCoreClockUpdate+0x104>)
   80b60:	601a      	str	r2, [r3, #0]
   80b62:	e04f      	b.n	80c04 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80b64:	4b33      	ldr	r3, [pc, #204]	; (80c34 <SystemCoreClockUpdate+0xfc>)
   80b66:	6a1b      	ldr	r3, [r3, #32]
   80b68:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80b6c:	d003      	beq.n	80b76 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80b6e:	4a34      	ldr	r2, [pc, #208]	; (80c40 <SystemCoreClockUpdate+0x108>)
   80b70:	4b32      	ldr	r3, [pc, #200]	; (80c3c <SystemCoreClockUpdate+0x104>)
   80b72:	601a      	str	r2, [r3, #0]
   80b74:	e046      	b.n	80c04 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80b76:	4a33      	ldr	r2, [pc, #204]	; (80c44 <SystemCoreClockUpdate+0x10c>)
   80b78:	4b30      	ldr	r3, [pc, #192]	; (80c3c <SystemCoreClockUpdate+0x104>)
   80b7a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80b7c:	4b2d      	ldr	r3, [pc, #180]	; (80c34 <SystemCoreClockUpdate+0xfc>)
   80b7e:	6a1b      	ldr	r3, [r3, #32]
   80b80:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b84:	2b10      	cmp	r3, #16
   80b86:	d002      	beq.n	80b8e <SystemCoreClockUpdate+0x56>
   80b88:	2b20      	cmp	r3, #32
   80b8a:	d004      	beq.n	80b96 <SystemCoreClockUpdate+0x5e>
   80b8c:	e03a      	b.n	80c04 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80b8e:	4a2e      	ldr	r2, [pc, #184]	; (80c48 <SystemCoreClockUpdate+0x110>)
   80b90:	4b2a      	ldr	r3, [pc, #168]	; (80c3c <SystemCoreClockUpdate+0x104>)
   80b92:	601a      	str	r2, [r3, #0]
				break;
   80b94:	e036      	b.n	80c04 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80b96:	4a2a      	ldr	r2, [pc, #168]	; (80c40 <SystemCoreClockUpdate+0x108>)
   80b98:	4b28      	ldr	r3, [pc, #160]	; (80c3c <SystemCoreClockUpdate+0x104>)
   80b9a:	601a      	str	r2, [r3, #0]
				break;
   80b9c:	e032      	b.n	80c04 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80b9e:	4b25      	ldr	r3, [pc, #148]	; (80c34 <SystemCoreClockUpdate+0xfc>)
   80ba0:	6a1b      	ldr	r3, [r3, #32]
   80ba2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80ba6:	d003      	beq.n	80bb0 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80ba8:	4a25      	ldr	r2, [pc, #148]	; (80c40 <SystemCoreClockUpdate+0x108>)
   80baa:	4b24      	ldr	r3, [pc, #144]	; (80c3c <SystemCoreClockUpdate+0x104>)
   80bac:	601a      	str	r2, [r3, #0]
   80bae:	e012      	b.n	80bd6 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80bb0:	4a24      	ldr	r2, [pc, #144]	; (80c44 <SystemCoreClockUpdate+0x10c>)
   80bb2:	4b22      	ldr	r3, [pc, #136]	; (80c3c <SystemCoreClockUpdate+0x104>)
   80bb4:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80bb6:	4b1f      	ldr	r3, [pc, #124]	; (80c34 <SystemCoreClockUpdate+0xfc>)
   80bb8:	6a1b      	ldr	r3, [r3, #32]
   80bba:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80bbe:	2b10      	cmp	r3, #16
   80bc0:	d002      	beq.n	80bc8 <SystemCoreClockUpdate+0x90>
   80bc2:	2b20      	cmp	r3, #32
   80bc4:	d004      	beq.n	80bd0 <SystemCoreClockUpdate+0x98>
   80bc6:	e006      	b.n	80bd6 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80bc8:	4a1f      	ldr	r2, [pc, #124]	; (80c48 <SystemCoreClockUpdate+0x110>)
   80bca:	4b1c      	ldr	r3, [pc, #112]	; (80c3c <SystemCoreClockUpdate+0x104>)
   80bcc:	601a      	str	r2, [r3, #0]
				break;
   80bce:	e002      	b.n	80bd6 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80bd0:	4a1b      	ldr	r2, [pc, #108]	; (80c40 <SystemCoreClockUpdate+0x108>)
   80bd2:	4b1a      	ldr	r3, [pc, #104]	; (80c3c <SystemCoreClockUpdate+0x104>)
   80bd4:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80bd6:	4b17      	ldr	r3, [pc, #92]	; (80c34 <SystemCoreClockUpdate+0xfc>)
   80bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80bda:	f003 0303 	and.w	r3, r3, #3
   80bde:	2b02      	cmp	r3, #2
   80be0:	d10d      	bne.n	80bfe <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80be2:	4b14      	ldr	r3, [pc, #80]	; (80c34 <SystemCoreClockUpdate+0xfc>)
   80be4:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80be6:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80be8:	4b14      	ldr	r3, [pc, #80]	; (80c3c <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80bea:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80bee:	681a      	ldr	r2, [r3, #0]
   80bf0:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80bf4:	b2c9      	uxtb	r1, r1
   80bf6:	fbb2 f2f1 	udiv	r2, r2, r1
   80bfa:	601a      	str	r2, [r3, #0]
   80bfc:	e002      	b.n	80c04 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80bfe:	4a13      	ldr	r2, [pc, #76]	; (80c4c <SystemCoreClockUpdate+0x114>)
   80c00:	4b0e      	ldr	r3, [pc, #56]	; (80c3c <SystemCoreClockUpdate+0x104>)
   80c02:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80c04:	4b0b      	ldr	r3, [pc, #44]	; (80c34 <SystemCoreClockUpdate+0xfc>)
   80c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80c08:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80c0c:	2b70      	cmp	r3, #112	; 0x70
   80c0e:	d107      	bne.n	80c20 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80c10:	4b0a      	ldr	r3, [pc, #40]	; (80c3c <SystemCoreClockUpdate+0x104>)
   80c12:	681a      	ldr	r2, [r3, #0]
   80c14:	490e      	ldr	r1, [pc, #56]	; (80c50 <SystemCoreClockUpdate+0x118>)
   80c16:	fba1 0202 	umull	r0, r2, r1, r2
   80c1a:	0852      	lsrs	r2, r2, #1
   80c1c:	601a      	str	r2, [r3, #0]
   80c1e:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80c20:	4b04      	ldr	r3, [pc, #16]	; (80c34 <SystemCoreClockUpdate+0xfc>)
   80c22:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80c24:	4b05      	ldr	r3, [pc, #20]	; (80c3c <SystemCoreClockUpdate+0x104>)
   80c26:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80c2a:	681a      	ldr	r2, [r3, #0]
   80c2c:	40ca      	lsrs	r2, r1
   80c2e:	601a      	str	r2, [r3, #0]
   80c30:	4770      	bx	lr
   80c32:	bf00      	nop
   80c34:	400e0600 	.word	0x400e0600
   80c38:	400e1a10 	.word	0x400e1a10
   80c3c:	20070140 	.word	0x20070140
   80c40:	00b71b00 	.word	0x00b71b00
   80c44:	003d0900 	.word	0x003d0900
   80c48:	007a1200 	.word	0x007a1200
   80c4c:	0e4e1c00 	.word	0x0e4e1c00
   80c50:	aaaaaaab 	.word	0xaaaaaaab

00080c54 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80c54:	4b09      	ldr	r3, [pc, #36]	; (80c7c <_sbrk+0x28>)
   80c56:	681b      	ldr	r3, [r3, #0]
   80c58:	b913      	cbnz	r3, 80c60 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80c5a:	4a09      	ldr	r2, [pc, #36]	; (80c80 <_sbrk+0x2c>)
   80c5c:	4b07      	ldr	r3, [pc, #28]	; (80c7c <_sbrk+0x28>)
   80c5e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80c60:	4b06      	ldr	r3, [pc, #24]	; (80c7c <_sbrk+0x28>)
   80c62:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80c64:	181a      	adds	r2, r3, r0
   80c66:	4907      	ldr	r1, [pc, #28]	; (80c84 <_sbrk+0x30>)
   80c68:	4291      	cmp	r1, r2
   80c6a:	db04      	blt.n	80c76 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   80c6c:	4610      	mov	r0, r2
   80c6e:	4a03      	ldr	r2, [pc, #12]	; (80c7c <_sbrk+0x28>)
   80c70:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80c72:	4618      	mov	r0, r3
   80c74:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   80c76:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   80c7a:	4770      	bx	lr
   80c7c:	20070ae4 	.word	0x20070ae4
   80c80:	20072b30 	.word	0x20072b30
   80c84:	20087ffc 	.word	0x20087ffc

00080c88 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   80c88:	f04f 30ff 	mov.w	r0, #4294967295
   80c8c:	4770      	bx	lr
   80c8e:	bf00      	nop

00080c90 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   80c90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   80c94:	604b      	str	r3, [r1, #4]

	return 0;
}
   80c96:	2000      	movs	r0, #0
   80c98:	4770      	bx	lr
   80c9a:	bf00      	nop

00080c9c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   80c9c:	2001      	movs	r0, #1
   80c9e:	4770      	bx	lr

00080ca0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   80ca0:	2000      	movs	r0, #0
   80ca2:	4770      	bx	lr
   80ca4:	0000      	movs	r0, r0
	...

00080ca8 <pulse>:
 */ 
#include <asf.h>
#include "motorFunc.h"

//Sends the pulse to the engine
void pulse(uint16_t motorSpeed){
   80ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80caa:	4c0d      	ldr	r4, [pc, #52]	; (80ce0 <pulse+0x38>)
   80cac:	f44f 4500 	mov.w	r5, #32768	; 0x8000
   80cb0:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(pin24, HIGH);
	delay_us(motorSpeed);
   80cb2:	a309      	add	r3, pc, #36	; (adr r3, 80cd8 <pulse+0x30>)
   80cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
   80cb8:	490a      	ldr	r1, [pc, #40]	; (80ce4 <pulse+0x3c>)
   80cba:	4616      	mov	r6, r2
   80cbc:	461f      	mov	r7, r3
   80cbe:	fbe1 6700 	umlal	r6, r7, r1, r0
   80cc2:	4630      	mov	r0, r6
   80cc4:	4639      	mov	r1, r7
   80cc6:	4a08      	ldr	r2, [pc, #32]	; (80ce8 <pulse+0x40>)
   80cc8:	2300      	movs	r3, #0
   80cca:	4e08      	ldr	r6, [pc, #32]	; (80cec <pulse+0x44>)
   80ccc:	47b0      	blx	r6
   80cce:	4b08      	ldr	r3, [pc, #32]	; (80cf0 <pulse+0x48>)
   80cd0:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80cd2:	6365      	str	r5, [r4, #52]	; 0x34
   80cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80cd6:	bf00      	nop
   80cd8:	00d59f7f 	.word	0x00d59f7f
   80cdc:	00000000 	.word	0x00000000
   80ce0:	400e0e00 	.word	0x400e0e00
   80ce4:	0501bd00 	.word	0x0501bd00
   80ce8:	00d59f80 	.word	0x00d59f80
   80cec:	000818b1 	.word	0x000818b1
   80cf0:	20070001 	.word	0x20070001
   80cf4:	f3af 8000 	nop.w

00080cf8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
   80cfa:	b083      	sub	sp, #12
   80cfc:	4604      	mov	r4, r0
   80cfe:	460d      	mov	r5, r1
	uint32_t val = 0;
   80d00:	2300      	movs	r3, #0
   80d02:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80d04:	4b1f      	ldr	r3, [pc, #124]	; (80d84 <usart_serial_getchar+0x8c>)
   80d06:	4298      	cmp	r0, r3
   80d08:	d107      	bne.n	80d1a <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   80d0a:	461f      	mov	r7, r3
   80d0c:	4e1e      	ldr	r6, [pc, #120]	; (80d88 <usart_serial_getchar+0x90>)
   80d0e:	4638      	mov	r0, r7
   80d10:	4629      	mov	r1, r5
   80d12:	47b0      	blx	r6
   80d14:	2800      	cmp	r0, #0
   80d16:	d1fa      	bne.n	80d0e <usart_serial_getchar+0x16>
   80d18:	e019      	b.n	80d4e <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80d1a:	4b1c      	ldr	r3, [pc, #112]	; (80d8c <usart_serial_getchar+0x94>)
   80d1c:	4298      	cmp	r0, r3
   80d1e:	d109      	bne.n	80d34 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80d20:	461f      	mov	r7, r3
   80d22:	4e1b      	ldr	r6, [pc, #108]	; (80d90 <usart_serial_getchar+0x98>)
   80d24:	4638      	mov	r0, r7
   80d26:	a901      	add	r1, sp, #4
   80d28:	47b0      	blx	r6
   80d2a:	2800      	cmp	r0, #0
   80d2c:	d1fa      	bne.n	80d24 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   80d2e:	9b01      	ldr	r3, [sp, #4]
   80d30:	702b      	strb	r3, [r5, #0]
   80d32:	e019      	b.n	80d68 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80d34:	4b17      	ldr	r3, [pc, #92]	; (80d94 <usart_serial_getchar+0x9c>)
   80d36:	4298      	cmp	r0, r3
   80d38:	d109      	bne.n	80d4e <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   80d3a:	461e      	mov	r6, r3
   80d3c:	4c14      	ldr	r4, [pc, #80]	; (80d90 <usart_serial_getchar+0x98>)
   80d3e:	4630      	mov	r0, r6
   80d40:	a901      	add	r1, sp, #4
   80d42:	47a0      	blx	r4
   80d44:	2800      	cmp	r0, #0
   80d46:	d1fa      	bne.n	80d3e <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   80d48:	9b01      	ldr	r3, [sp, #4]
   80d4a:	702b      	strb	r3, [r5, #0]
   80d4c:	e018      	b.n	80d80 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80d4e:	4b12      	ldr	r3, [pc, #72]	; (80d98 <usart_serial_getchar+0xa0>)
   80d50:	429c      	cmp	r4, r3
   80d52:	d109      	bne.n	80d68 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   80d54:	461e      	mov	r6, r3
   80d56:	4c0e      	ldr	r4, [pc, #56]	; (80d90 <usart_serial_getchar+0x98>)
   80d58:	4630      	mov	r0, r6
   80d5a:	a901      	add	r1, sp, #4
   80d5c:	47a0      	blx	r4
   80d5e:	2800      	cmp	r0, #0
   80d60:	d1fa      	bne.n	80d58 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   80d62:	9b01      	ldr	r3, [sp, #4]
   80d64:	702b      	strb	r3, [r5, #0]
   80d66:	e00b      	b.n	80d80 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80d68:	4b0c      	ldr	r3, [pc, #48]	; (80d9c <usart_serial_getchar+0xa4>)
   80d6a:	429c      	cmp	r4, r3
   80d6c:	d108      	bne.n	80d80 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   80d6e:	461e      	mov	r6, r3
   80d70:	4c07      	ldr	r4, [pc, #28]	; (80d90 <usart_serial_getchar+0x98>)
   80d72:	4630      	mov	r0, r6
   80d74:	a901      	add	r1, sp, #4
   80d76:	47a0      	blx	r4
   80d78:	2800      	cmp	r0, #0
   80d7a:	d1fa      	bne.n	80d72 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80d7c:	9b01      	ldr	r3, [sp, #4]
   80d7e:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80d80:	b003      	add	sp, #12
   80d82:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80d84:	400e0800 	.word	0x400e0800
   80d88:	000802e9 	.word	0x000802e9
   80d8c:	40098000 	.word	0x40098000
   80d90:	00080311 	.word	0x00080311
   80d94:	4009c000 	.word	0x4009c000
   80d98:	400a0000 	.word	0x400a0000
   80d9c:	400a4000 	.word	0x400a4000

00080da0 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   80da0:	b570      	push	{r4, r5, r6, lr}
   80da2:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   80da4:	4b21      	ldr	r3, [pc, #132]	; (80e2c <usart_serial_putchar+0x8c>)
   80da6:	4298      	cmp	r0, r3
   80da8:	d107      	bne.n	80dba <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   80daa:	461e      	mov	r6, r3
   80dac:	4d20      	ldr	r5, [pc, #128]	; (80e30 <usart_serial_putchar+0x90>)
   80dae:	4630      	mov	r0, r6
   80db0:	4621      	mov	r1, r4
   80db2:	47a8      	blx	r5
   80db4:	2800      	cmp	r0, #0
   80db6:	d1fa      	bne.n	80dae <usart_serial_putchar+0xe>
   80db8:	e02b      	b.n	80e12 <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80dba:	4b1e      	ldr	r3, [pc, #120]	; (80e34 <usart_serial_putchar+0x94>)
   80dbc:	4298      	cmp	r0, r3
   80dbe:	d107      	bne.n	80dd0 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   80dc0:	461e      	mov	r6, r3
   80dc2:	4d1d      	ldr	r5, [pc, #116]	; (80e38 <usart_serial_putchar+0x98>)
   80dc4:	4630      	mov	r0, r6
   80dc6:	4621      	mov	r1, r4
   80dc8:	47a8      	blx	r5
   80dca:	2800      	cmp	r0, #0
   80dcc:	d1fa      	bne.n	80dc4 <usart_serial_putchar+0x24>
   80dce:	e022      	b.n	80e16 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80dd0:	4b1a      	ldr	r3, [pc, #104]	; (80e3c <usart_serial_putchar+0x9c>)
   80dd2:	4298      	cmp	r0, r3
   80dd4:	d107      	bne.n	80de6 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   80dd6:	461e      	mov	r6, r3
   80dd8:	4d17      	ldr	r5, [pc, #92]	; (80e38 <usart_serial_putchar+0x98>)
   80dda:	4630      	mov	r0, r6
   80ddc:	4621      	mov	r1, r4
   80dde:	47a8      	blx	r5
   80de0:	2800      	cmp	r0, #0
   80de2:	d1fa      	bne.n	80dda <usart_serial_putchar+0x3a>
   80de4:	e019      	b.n	80e1a <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80de6:	4b16      	ldr	r3, [pc, #88]	; (80e40 <usart_serial_putchar+0xa0>)
   80de8:	4298      	cmp	r0, r3
   80dea:	d107      	bne.n	80dfc <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   80dec:	461e      	mov	r6, r3
   80dee:	4d12      	ldr	r5, [pc, #72]	; (80e38 <usart_serial_putchar+0x98>)
   80df0:	4630      	mov	r0, r6
   80df2:	4621      	mov	r1, r4
   80df4:	47a8      	blx	r5
   80df6:	2800      	cmp	r0, #0
   80df8:	d1fa      	bne.n	80df0 <usart_serial_putchar+0x50>
   80dfa:	e010      	b.n	80e1e <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80dfc:	4b11      	ldr	r3, [pc, #68]	; (80e44 <usart_serial_putchar+0xa4>)
   80dfe:	4298      	cmp	r0, r3
   80e00:	d10f      	bne.n	80e22 <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   80e02:	461e      	mov	r6, r3
   80e04:	4d0c      	ldr	r5, [pc, #48]	; (80e38 <usart_serial_putchar+0x98>)
   80e06:	4630      	mov	r0, r6
   80e08:	4621      	mov	r1, r4
   80e0a:	47a8      	blx	r5
   80e0c:	2800      	cmp	r0, #0
   80e0e:	d1fa      	bne.n	80e06 <usart_serial_putchar+0x66>
   80e10:	e009      	b.n	80e26 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   80e12:	2001      	movs	r0, #1
   80e14:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80e16:	2001      	movs	r0, #1
   80e18:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80e1a:	2001      	movs	r0, #1
   80e1c:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80e1e:	2001      	movs	r0, #1
   80e20:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   80e22:	2000      	movs	r0, #0
   80e24:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80e26:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   80e28:	bd70      	pop	{r4, r5, r6, pc}
   80e2a:	bf00      	nop
   80e2c:	400e0800 	.word	0x400e0800
   80e30:	000802d9 	.word	0x000802d9
   80e34:	40098000 	.word	0x40098000
   80e38:	000802fd 	.word	0x000802fd
   80e3c:	4009c000 	.word	0x4009c000
   80e40:	400a0000 	.word	0x400a0000
   80e44:	400a4000 	.word	0x400a4000

00080e48 <main>:
	printf("Console ready\n");
	printf("=============\n");
}

int main (void)
{
   80e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80e4c:	b084      	sub	sp, #16
	sysclk_init();
   80e4e:	4b40      	ldr	r3, [pc, #256]	; (80f50 <main+0x108>)
   80e50:	4798      	blx	r3
	board_init();
<<<<<<< Updated upstream
   80e68:	4b32      	ldr	r3, [pc, #200]	; (80f34 <main+0xd4>)
   80e6a:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80e6c:	2008      	movs	r0, #8
   80e6e:	4d32      	ldr	r5, [pc, #200]	; (80f38 <main+0xd8>)
   80e70:	47a8      	blx	r5
=======
   80e52:	4b40      	ldr	r3, [pc, #256]	; (80f54 <main+0x10c>)
   80e54:	4798      	blx	r3
   80e56:	2008      	movs	r0, #8
   80e58:	4d3f      	ldr	r5, [pc, #252]	; (80f58 <main+0x110>)
   80e5a:	47a8      	blx	r5
>>>>>>> Stashed changes
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80e5c:	4c3f      	ldr	r4, [pc, #252]	; (80f5c <main+0x114>)
   80e5e:	4b40      	ldr	r3, [pc, #256]	; (80f60 <main+0x118>)
   80e60:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80e62:	4a40      	ldr	r2, [pc, #256]	; (80f64 <main+0x11c>)
   80e64:	4b40      	ldr	r3, [pc, #256]	; (80f68 <main+0x120>)
   80e66:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80e68:	4a40      	ldr	r2, [pc, #256]	; (80f6c <main+0x124>)
   80e6a:	4b41      	ldr	r3, [pc, #260]	; (80f70 <main+0x128>)
   80e6c:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80e6e:	4b41      	ldr	r3, [pc, #260]	; (80f74 <main+0x12c>)
   80e70:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80e72:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80e76:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80e78:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80e7c:	9303      	str	r3, [sp, #12]
   80e7e:	2008      	movs	r0, #8
   80e80:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   80e82:	4620      	mov	r0, r4
   80e84:	a901      	add	r1, sp, #4
   80e86:	4b3c      	ldr	r3, [pc, #240]	; (80f78 <main+0x130>)
   80e88:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80e8a:	4d3c      	ldr	r5, [pc, #240]	; (80f7c <main+0x134>)
   80e8c:	682b      	ldr	r3, [r5, #0]
   80e8e:	6898      	ldr	r0, [r3, #8]
   80e90:	2100      	movs	r1, #0
   80e92:	4c3b      	ldr	r4, [pc, #236]	; (80f80 <main+0x138>)
   80e94:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80e96:	682b      	ldr	r3, [r5, #0]
   80e98:	6858      	ldr	r0, [r3, #4]
   80e9a:	2100      	movs	r1, #0
   80e9c:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   80e9e:	4839      	ldr	r0, [pc, #228]	; (80f84 <main+0x13c>)
   80ea0:	4c39      	ldr	r4, [pc, #228]	; (80f88 <main+0x140>)
   80ea2:	47a0      	blx	r4
	printf("=============\n");
   80ea4:	4839      	ldr	r0, [pc, #228]	; (80f8c <main+0x144>)
   80ea6:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80ea8:	4b39      	ldr	r3, [pc, #228]	; (80f90 <main+0x148>)
   80eaa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80eae:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80eb0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80eb4:	4c37      	ldr	r4, [pc, #220]	; (80f94 <main+0x14c>)
   80eb6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
   80eba:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80ebc:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80ec0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   80ec4:	6163      	str	r3, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80ec6:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	ioport_set_pin_dir(pin24,IOPORT_DIR_OUTPUT);
	
	
	ioport_set_pin_dir(trig,IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(echo, IOPORT_DIR_INPUT);
	pulseCounter_configA(ID_PIOC, PIOC, PIO_PC28);
   80eca:	200d      	movs	r0, #13
   80ecc:	4621      	mov	r1, r4
   80ece:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80ed2:	4b31      	ldr	r3, [pc, #196]	; (80f98 <main+0x150>)
   80ed4:	4798      	blx	r3
	pulseCounter_configB(ID_PIOC, PIOC, PIO_PC23);
   80ed6:	200d      	movs	r0, #13
   80ed8:	4621      	mov	r1, r4
   80eda:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   80ede:	4b2f      	ldr	r3, [pc, #188]	; (80f9c <main+0x154>)
   80ee0:	4798      	blx	r3
	unsigned long distance;
	double ratio;
	
	//Starts with a delay simply to reduce the chance of an error occuring when reseting the program.
	delay_ms(2000);
   80ee2:	4d2f      	ldr	r5, [pc, #188]	; (80fa0 <main+0x158>)
   80ee4:	4628      	mov	r0, r5
   80ee6:	4c2f      	ldr	r4, [pc, #188]	; (80fa4 <main+0x15c>)
   80ee8:	47a0      	blx	r4
		It is recommended that the "stop()" function is called between different sets of commands ex:
		forwardDrive, then stop, then reverseDrive.
		DO NOT go: forwardDrive into reverseDrive	
		This is to ensure that the motors don't get damaged.
	*/
	pulse(baseSpeed);
   80eea:	f240 60d6 	movw	r0, #1750	; 0x6d6
   80eee:	4e2e      	ldr	r6, [pc, #184]	; (80fa8 <main+0x160>)
   80ef0:	47b0      	blx	r6
	delay_us(1100);
   80ef2:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80ef6:	47a0      	blx	r4
	pulse(baseSpeed);
   80ef8:	f240 60d6 	movw	r0, #1750	; 0x6d6
   80efc:	47b0      	blx	r6
	
	delay_ms(2000);
   80efe:	4628      	mov	r0, r5
   80f00:	47a0      	blx	r4
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80f02:	f8df 8090 	ldr.w	r8, [pc, #144]	; 80f94 <main+0x14c>
	while(1){
		ioport_get_pin_level(A);
		ioport_get_pin_level(B);
		printf("Awheel: %d\n", counterA);
   80f06:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 80fc4 <main+0x17c>
   80f0a:	4f28      	ldr	r7, [pc, #160]	; (80fac <main+0x164>)
   80f0c:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
   80f10:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
   80f14:	4648      	mov	r0, r9
   80f16:	6839      	ldr	r1, [r7, #0]
   80f18:	4c1b      	ldr	r4, [pc, #108]	; (80f88 <main+0x140>)
   80f1a:	47a0      	blx	r4
		printf("Bwheel: %d\n", counterB);
   80f1c:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 80fc8 <main+0x180>
   80f20:	4823      	ldr	r0, [pc, #140]	; (80fb0 <main+0x168>)
   80f22:	f8da 1000 	ldr.w	r1, [sl]
   80f26:	47a0      	blx	r4
		//int ek = counterA - counterB;
		double aVal= (double)counterA;
   80f28:	4e22      	ldr	r6, [pc, #136]	; (80fb4 <main+0x16c>)
   80f2a:	6838      	ldr	r0, [r7, #0]
   80f2c:	47b0      	blx	r6
   80f2e:	4604      	mov	r4, r0
   80f30:	460d      	mov	r5, r1
		double bVal = (double)counterB;
   80f32:	f8da 0000 	ldr.w	r0, [sl]
   80f36:	47b0      	blx	r6
   80f38:	4602      	mov	r2, r0
   80f3a:	460b      	mov	r3, r1
		ratio = aVal/bVal;
   80f3c:	4620      	mov	r0, r4
   80f3e:	4629      	mov	r1, r5
   80f40:	4c1d      	ldr	r4, [pc, #116]	; (80fb8 <main+0x170>)
   80f42:	47a0      	blx	r4
		} 
		else
		{
			
		} */
		reglerahjul3(ratio);
   80f44:	4b1d      	ldr	r3, [pc, #116]	; (80fbc <main+0x174>)
   80f46:	4798      	blx	r3
	//reglerahjul(ek);
	//reglerahjul2(ek);
	//forwardDrive();
	//printf(counterB);
	//turnLeft();
	delay_ms(100);
   80f48:	481d      	ldr	r0, [pc, #116]	; (80fc0 <main+0x178>)
   80f4a:	4b16      	ldr	r3, [pc, #88]	; (80fa4 <main+0x15c>)
   80f4c:	4798      	blx	r3
   80f4e:	e7dd      	b.n	80f0c <main+0xc4>
   80f50:	00080519 	.word	0x00080519
   80f54:	0008057d 	.word	0x0008057d
   80f58:	00080a09 	.word	0x00080a09
   80f5c:	400e0800 	.word	0x400e0800
   80f60:	20070b24 	.word	0x20070b24
   80f64:	00080da1 	.word	0x00080da1
   80f68:	20070b20 	.word	0x20070b20
   80f6c:	00080cf9 	.word	0x00080cf9
   80f70:	20070b1c 	.word	0x20070b1c
   80f74:	0501bd00 	.word	0x0501bd00
   80f78:	000802a1 	.word	0x000802a1
   80f7c:	20070570 	.word	0x20070570
   80f80:	00081f7d 	.word	0x00081f7d
   80f84:	00084844 	.word	0x00084844
   80f88:	00081ec1 	.word	0x00081ec1
   80f8c:	00084854 	.word	0x00084854
   80f90:	400e0e00 	.word	0x400e0e00
   80f94:	400e1200 	.word	0x400e1200
   80f98:	00080459 	.word	0x00080459
   80f9c:	000804b9 	.word	0x000804b9
   80fa0:	00b71b00 	.word	0x00b71b00
   80fa4:	20070001 	.word	0x20070001
   80fa8:	00080ca9 	.word	0x00080ca9
   80fac:	20070a68 	.word	0x20070a68
   80fb0:	00084870 	.word	0x00084870
   80fb4:	00081271 	.word	0x00081271
   80fb8:	00081591 	.word	0x00081591
   80fbc:	00080395 	.word	0x00080395
   80fc0:	000927c0 	.word	0x000927c0
   80fc4:	00084864 	.word	0x00084864
   80fc8:	20070a6c 	.word	0x20070a6c

00080fcc <__aeabi_drsub>:
   80fcc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   80fd0:	e002      	b.n	80fd8 <__adddf3>
   80fd2:	bf00      	nop

00080fd4 <__aeabi_dsub>:
   80fd4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00080fd8 <__adddf3>:
   80fd8:	b530      	push	{r4, r5, lr}
   80fda:	ea4f 0441 	mov.w	r4, r1, lsl #1
   80fde:	ea4f 0543 	mov.w	r5, r3, lsl #1
   80fe2:	ea94 0f05 	teq	r4, r5
   80fe6:	bf08      	it	eq
   80fe8:	ea90 0f02 	teqeq	r0, r2
   80fec:	bf1f      	itttt	ne
   80fee:	ea54 0c00 	orrsne.w	ip, r4, r0
   80ff2:	ea55 0c02 	orrsne.w	ip, r5, r2
   80ff6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   80ffa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80ffe:	f000 80e2 	beq.w	811c6 <__adddf3+0x1ee>
   81002:	ea4f 5454 	mov.w	r4, r4, lsr #21
   81006:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   8100a:	bfb8      	it	lt
   8100c:	426d      	neglt	r5, r5
   8100e:	dd0c      	ble.n	8102a <__adddf3+0x52>
   81010:	442c      	add	r4, r5
   81012:	ea80 0202 	eor.w	r2, r0, r2
   81016:	ea81 0303 	eor.w	r3, r1, r3
   8101a:	ea82 0000 	eor.w	r0, r2, r0
   8101e:	ea83 0101 	eor.w	r1, r3, r1
   81022:	ea80 0202 	eor.w	r2, r0, r2
   81026:	ea81 0303 	eor.w	r3, r1, r3
   8102a:	2d36      	cmp	r5, #54	; 0x36
   8102c:	bf88      	it	hi
   8102e:	bd30      	pophi	{r4, r5, pc}
   81030:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81034:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81038:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   8103c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   81040:	d002      	beq.n	81048 <__adddf3+0x70>
   81042:	4240      	negs	r0, r0
   81044:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81048:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   8104c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81050:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   81054:	d002      	beq.n	8105c <__adddf3+0x84>
   81056:	4252      	negs	r2, r2
   81058:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8105c:	ea94 0f05 	teq	r4, r5
   81060:	f000 80a7 	beq.w	811b2 <__adddf3+0x1da>
   81064:	f1a4 0401 	sub.w	r4, r4, #1
   81068:	f1d5 0e20 	rsbs	lr, r5, #32
   8106c:	db0d      	blt.n	8108a <__adddf3+0xb2>
   8106e:	fa02 fc0e 	lsl.w	ip, r2, lr
   81072:	fa22 f205 	lsr.w	r2, r2, r5
   81076:	1880      	adds	r0, r0, r2
   81078:	f141 0100 	adc.w	r1, r1, #0
   8107c:	fa03 f20e 	lsl.w	r2, r3, lr
   81080:	1880      	adds	r0, r0, r2
   81082:	fa43 f305 	asr.w	r3, r3, r5
   81086:	4159      	adcs	r1, r3
   81088:	e00e      	b.n	810a8 <__adddf3+0xd0>
   8108a:	f1a5 0520 	sub.w	r5, r5, #32
   8108e:	f10e 0e20 	add.w	lr, lr, #32
   81092:	2a01      	cmp	r2, #1
   81094:	fa03 fc0e 	lsl.w	ip, r3, lr
   81098:	bf28      	it	cs
   8109a:	f04c 0c02 	orrcs.w	ip, ip, #2
   8109e:	fa43 f305 	asr.w	r3, r3, r5
   810a2:	18c0      	adds	r0, r0, r3
   810a4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   810a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   810ac:	d507      	bpl.n	810be <__adddf3+0xe6>
   810ae:	f04f 0e00 	mov.w	lr, #0
   810b2:	f1dc 0c00 	rsbs	ip, ip, #0
   810b6:	eb7e 0000 	sbcs.w	r0, lr, r0
   810ba:	eb6e 0101 	sbc.w	r1, lr, r1
   810be:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   810c2:	d31b      	bcc.n	810fc <__adddf3+0x124>
   810c4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   810c8:	d30c      	bcc.n	810e4 <__adddf3+0x10c>
   810ca:	0849      	lsrs	r1, r1, #1
   810cc:	ea5f 0030 	movs.w	r0, r0, rrx
   810d0:	ea4f 0c3c 	mov.w	ip, ip, rrx
   810d4:	f104 0401 	add.w	r4, r4, #1
   810d8:	ea4f 5244 	mov.w	r2, r4, lsl #21
   810dc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   810e0:	f080 809a 	bcs.w	81218 <__adddf3+0x240>
   810e4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   810e8:	bf08      	it	eq
   810ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   810ee:	f150 0000 	adcs.w	r0, r0, #0
   810f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   810f6:	ea41 0105 	orr.w	r1, r1, r5
   810fa:	bd30      	pop	{r4, r5, pc}
   810fc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   81100:	4140      	adcs	r0, r0
   81102:	eb41 0101 	adc.w	r1, r1, r1
   81106:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8110a:	f1a4 0401 	sub.w	r4, r4, #1
   8110e:	d1e9      	bne.n	810e4 <__adddf3+0x10c>
   81110:	f091 0f00 	teq	r1, #0
   81114:	bf04      	itt	eq
   81116:	4601      	moveq	r1, r0
   81118:	2000      	moveq	r0, #0
   8111a:	fab1 f381 	clz	r3, r1
   8111e:	bf08      	it	eq
   81120:	3320      	addeq	r3, #32
   81122:	f1a3 030b 	sub.w	r3, r3, #11
   81126:	f1b3 0220 	subs.w	r2, r3, #32
   8112a:	da0c      	bge.n	81146 <__adddf3+0x16e>
   8112c:	320c      	adds	r2, #12
   8112e:	dd08      	ble.n	81142 <__adddf3+0x16a>
   81130:	f102 0c14 	add.w	ip, r2, #20
   81134:	f1c2 020c 	rsb	r2, r2, #12
   81138:	fa01 f00c 	lsl.w	r0, r1, ip
   8113c:	fa21 f102 	lsr.w	r1, r1, r2
   81140:	e00c      	b.n	8115c <__adddf3+0x184>
   81142:	f102 0214 	add.w	r2, r2, #20
   81146:	bfd8      	it	le
   81148:	f1c2 0c20 	rsble	ip, r2, #32
   8114c:	fa01 f102 	lsl.w	r1, r1, r2
   81150:	fa20 fc0c 	lsr.w	ip, r0, ip
   81154:	bfdc      	itt	le
   81156:	ea41 010c 	orrle.w	r1, r1, ip
   8115a:	4090      	lslle	r0, r2
   8115c:	1ae4      	subs	r4, r4, r3
   8115e:	bfa2      	ittt	ge
   81160:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   81164:	4329      	orrge	r1, r5
   81166:	bd30      	popge	{r4, r5, pc}
   81168:	ea6f 0404 	mvn.w	r4, r4
   8116c:	3c1f      	subs	r4, #31
   8116e:	da1c      	bge.n	811aa <__adddf3+0x1d2>
   81170:	340c      	adds	r4, #12
   81172:	dc0e      	bgt.n	81192 <__adddf3+0x1ba>
   81174:	f104 0414 	add.w	r4, r4, #20
   81178:	f1c4 0220 	rsb	r2, r4, #32
   8117c:	fa20 f004 	lsr.w	r0, r0, r4
   81180:	fa01 f302 	lsl.w	r3, r1, r2
   81184:	ea40 0003 	orr.w	r0, r0, r3
   81188:	fa21 f304 	lsr.w	r3, r1, r4
   8118c:	ea45 0103 	orr.w	r1, r5, r3
   81190:	bd30      	pop	{r4, r5, pc}
   81192:	f1c4 040c 	rsb	r4, r4, #12
   81196:	f1c4 0220 	rsb	r2, r4, #32
   8119a:	fa20 f002 	lsr.w	r0, r0, r2
   8119e:	fa01 f304 	lsl.w	r3, r1, r4
   811a2:	ea40 0003 	orr.w	r0, r0, r3
   811a6:	4629      	mov	r1, r5
   811a8:	bd30      	pop	{r4, r5, pc}
   811aa:	fa21 f004 	lsr.w	r0, r1, r4
   811ae:	4629      	mov	r1, r5
   811b0:	bd30      	pop	{r4, r5, pc}
   811b2:	f094 0f00 	teq	r4, #0
   811b6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   811ba:	bf06      	itte	eq
   811bc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   811c0:	3401      	addeq	r4, #1
   811c2:	3d01      	subne	r5, #1
   811c4:	e74e      	b.n	81064 <__adddf3+0x8c>
   811c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   811ca:	bf18      	it	ne
   811cc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   811d0:	d029      	beq.n	81226 <__adddf3+0x24e>
   811d2:	ea94 0f05 	teq	r4, r5
   811d6:	bf08      	it	eq
   811d8:	ea90 0f02 	teqeq	r0, r2
   811dc:	d005      	beq.n	811ea <__adddf3+0x212>
   811de:	ea54 0c00 	orrs.w	ip, r4, r0
   811e2:	bf04      	itt	eq
   811e4:	4619      	moveq	r1, r3
   811e6:	4610      	moveq	r0, r2
   811e8:	bd30      	pop	{r4, r5, pc}
   811ea:	ea91 0f03 	teq	r1, r3
   811ee:	bf1e      	ittt	ne
   811f0:	2100      	movne	r1, #0
   811f2:	2000      	movne	r0, #0
   811f4:	bd30      	popne	{r4, r5, pc}
   811f6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   811fa:	d105      	bne.n	81208 <__adddf3+0x230>
   811fc:	0040      	lsls	r0, r0, #1
   811fe:	4149      	adcs	r1, r1
   81200:	bf28      	it	cs
   81202:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   81206:	bd30      	pop	{r4, r5, pc}
   81208:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   8120c:	bf3c      	itt	cc
   8120e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   81212:	bd30      	popcc	{r4, r5, pc}
   81214:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81218:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   8121c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81220:	f04f 0000 	mov.w	r0, #0
   81224:	bd30      	pop	{r4, r5, pc}
   81226:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8122a:	bf1a      	itte	ne
   8122c:	4619      	movne	r1, r3
   8122e:	4610      	movne	r0, r2
   81230:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   81234:	bf1c      	itt	ne
   81236:	460b      	movne	r3, r1
   81238:	4602      	movne	r2, r0
   8123a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8123e:	bf06      	itte	eq
   81240:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   81244:	ea91 0f03 	teqeq	r1, r3
   81248:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   8124c:	bd30      	pop	{r4, r5, pc}
   8124e:	bf00      	nop

00081250 <__aeabi_ui2d>:
   81250:	f090 0f00 	teq	r0, #0
   81254:	bf04      	itt	eq
   81256:	2100      	moveq	r1, #0
   81258:	4770      	bxeq	lr
   8125a:	b530      	push	{r4, r5, lr}
   8125c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81260:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81264:	f04f 0500 	mov.w	r5, #0
   81268:	f04f 0100 	mov.w	r1, #0
   8126c:	e750      	b.n	81110 <__adddf3+0x138>
   8126e:	bf00      	nop

00081270 <__aeabi_i2d>:
   81270:	f090 0f00 	teq	r0, #0
   81274:	bf04      	itt	eq
   81276:	2100      	moveq	r1, #0
   81278:	4770      	bxeq	lr
   8127a:	b530      	push	{r4, r5, lr}
   8127c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81280:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81284:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   81288:	bf48      	it	mi
   8128a:	4240      	negmi	r0, r0
   8128c:	f04f 0100 	mov.w	r1, #0
   81290:	e73e      	b.n	81110 <__adddf3+0x138>
   81292:	bf00      	nop

00081294 <__aeabi_f2d>:
   81294:	0042      	lsls	r2, r0, #1
   81296:	ea4f 01e2 	mov.w	r1, r2, asr #3
   8129a:	ea4f 0131 	mov.w	r1, r1, rrx
   8129e:	ea4f 7002 	mov.w	r0, r2, lsl #28
   812a2:	bf1f      	itttt	ne
   812a4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   812a8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   812ac:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   812b0:	4770      	bxne	lr
   812b2:	f092 0f00 	teq	r2, #0
   812b6:	bf14      	ite	ne
   812b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   812bc:	4770      	bxeq	lr
   812be:	b530      	push	{r4, r5, lr}
   812c0:	f44f 7460 	mov.w	r4, #896	; 0x380
   812c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   812c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   812cc:	e720      	b.n	81110 <__adddf3+0x138>
   812ce:	bf00      	nop

000812d0 <__aeabi_ul2d>:
   812d0:	ea50 0201 	orrs.w	r2, r0, r1
   812d4:	bf08      	it	eq
   812d6:	4770      	bxeq	lr
   812d8:	b530      	push	{r4, r5, lr}
   812da:	f04f 0500 	mov.w	r5, #0
   812de:	e00a      	b.n	812f6 <__aeabi_l2d+0x16>

000812e0 <__aeabi_l2d>:
   812e0:	ea50 0201 	orrs.w	r2, r0, r1
   812e4:	bf08      	it	eq
   812e6:	4770      	bxeq	lr
   812e8:	b530      	push	{r4, r5, lr}
   812ea:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   812ee:	d502      	bpl.n	812f6 <__aeabi_l2d+0x16>
   812f0:	4240      	negs	r0, r0
   812f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   812f6:	f44f 6480 	mov.w	r4, #1024	; 0x400
   812fa:	f104 0432 	add.w	r4, r4, #50	; 0x32
   812fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   81302:	f43f aedc 	beq.w	810be <__adddf3+0xe6>
   81306:	f04f 0203 	mov.w	r2, #3
   8130a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8130e:	bf18      	it	ne
   81310:	3203      	addne	r2, #3
   81312:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81316:	bf18      	it	ne
   81318:	3203      	addne	r2, #3
   8131a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   8131e:	f1c2 0320 	rsb	r3, r2, #32
   81322:	fa00 fc03 	lsl.w	ip, r0, r3
   81326:	fa20 f002 	lsr.w	r0, r0, r2
   8132a:	fa01 fe03 	lsl.w	lr, r1, r3
   8132e:	ea40 000e 	orr.w	r0, r0, lr
   81332:	fa21 f102 	lsr.w	r1, r1, r2
   81336:	4414      	add	r4, r2
   81338:	e6c1      	b.n	810be <__adddf3+0xe6>
   8133a:	bf00      	nop

0008133c <__aeabi_dmul>:
   8133c:	b570      	push	{r4, r5, r6, lr}
   8133e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81342:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81346:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8134a:	bf1d      	ittte	ne
   8134c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81350:	ea94 0f0c 	teqne	r4, ip
   81354:	ea95 0f0c 	teqne	r5, ip
   81358:	f000 f8de 	bleq	81518 <__aeabi_dmul+0x1dc>
   8135c:	442c      	add	r4, r5
   8135e:	ea81 0603 	eor.w	r6, r1, r3
   81362:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   81366:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8136a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   8136e:	bf18      	it	ne
   81370:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   81374:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81378:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   8137c:	d038      	beq.n	813f0 <__aeabi_dmul+0xb4>
   8137e:	fba0 ce02 	umull	ip, lr, r0, r2
   81382:	f04f 0500 	mov.w	r5, #0
   81386:	fbe1 e502 	umlal	lr, r5, r1, r2
   8138a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   8138e:	fbe0 e503 	umlal	lr, r5, r0, r3
   81392:	f04f 0600 	mov.w	r6, #0
   81396:	fbe1 5603 	umlal	r5, r6, r1, r3
   8139a:	f09c 0f00 	teq	ip, #0
   8139e:	bf18      	it	ne
   813a0:	f04e 0e01 	orrne.w	lr, lr, #1
   813a4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   813a8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   813ac:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   813b0:	d204      	bcs.n	813bc <__aeabi_dmul+0x80>
   813b2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   813b6:	416d      	adcs	r5, r5
   813b8:	eb46 0606 	adc.w	r6, r6, r6
   813bc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   813c0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   813c4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   813c8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   813cc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   813d0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   813d4:	bf88      	it	hi
   813d6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   813da:	d81e      	bhi.n	8141a <__aeabi_dmul+0xde>
   813dc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   813e0:	bf08      	it	eq
   813e2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   813e6:	f150 0000 	adcs.w	r0, r0, #0
   813ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   813ee:	bd70      	pop	{r4, r5, r6, pc}
   813f0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   813f4:	ea46 0101 	orr.w	r1, r6, r1
   813f8:	ea40 0002 	orr.w	r0, r0, r2
   813fc:	ea81 0103 	eor.w	r1, r1, r3
   81400:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   81404:	bfc2      	ittt	gt
   81406:	ebd4 050c 	rsbsgt	r5, r4, ip
   8140a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8140e:	bd70      	popgt	{r4, r5, r6, pc}
   81410:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81414:	f04f 0e00 	mov.w	lr, #0
   81418:	3c01      	subs	r4, #1
   8141a:	f300 80ab 	bgt.w	81574 <__aeabi_dmul+0x238>
   8141e:	f114 0f36 	cmn.w	r4, #54	; 0x36
   81422:	bfde      	ittt	le
   81424:	2000      	movle	r0, #0
   81426:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8142a:	bd70      	pople	{r4, r5, r6, pc}
   8142c:	f1c4 0400 	rsb	r4, r4, #0
   81430:	3c20      	subs	r4, #32
   81432:	da35      	bge.n	814a0 <__aeabi_dmul+0x164>
   81434:	340c      	adds	r4, #12
   81436:	dc1b      	bgt.n	81470 <__aeabi_dmul+0x134>
   81438:	f104 0414 	add.w	r4, r4, #20
   8143c:	f1c4 0520 	rsb	r5, r4, #32
   81440:	fa00 f305 	lsl.w	r3, r0, r5
   81444:	fa20 f004 	lsr.w	r0, r0, r4
   81448:	fa01 f205 	lsl.w	r2, r1, r5
   8144c:	ea40 0002 	orr.w	r0, r0, r2
   81450:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   81454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81458:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8145c:	fa21 f604 	lsr.w	r6, r1, r4
   81460:	eb42 0106 	adc.w	r1, r2, r6
   81464:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81468:	bf08      	it	eq
   8146a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8146e:	bd70      	pop	{r4, r5, r6, pc}
   81470:	f1c4 040c 	rsb	r4, r4, #12
   81474:	f1c4 0520 	rsb	r5, r4, #32
   81478:	fa00 f304 	lsl.w	r3, r0, r4
   8147c:	fa20 f005 	lsr.w	r0, r0, r5
   81480:	fa01 f204 	lsl.w	r2, r1, r4
   81484:	ea40 0002 	orr.w	r0, r0, r2
   81488:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8148c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81490:	f141 0100 	adc.w	r1, r1, #0
   81494:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81498:	bf08      	it	eq
   8149a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8149e:	bd70      	pop	{r4, r5, r6, pc}
   814a0:	f1c4 0520 	rsb	r5, r4, #32
   814a4:	fa00 f205 	lsl.w	r2, r0, r5
   814a8:	ea4e 0e02 	orr.w	lr, lr, r2
   814ac:	fa20 f304 	lsr.w	r3, r0, r4
   814b0:	fa01 f205 	lsl.w	r2, r1, r5
   814b4:	ea43 0302 	orr.w	r3, r3, r2
   814b8:	fa21 f004 	lsr.w	r0, r1, r4
   814bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   814c0:	fa21 f204 	lsr.w	r2, r1, r4
   814c4:	ea20 0002 	bic.w	r0, r0, r2
   814c8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   814cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   814d0:	bf08      	it	eq
   814d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   814d6:	bd70      	pop	{r4, r5, r6, pc}
   814d8:	f094 0f00 	teq	r4, #0
   814dc:	d10f      	bne.n	814fe <__aeabi_dmul+0x1c2>
   814de:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   814e2:	0040      	lsls	r0, r0, #1
   814e4:	eb41 0101 	adc.w	r1, r1, r1
   814e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   814ec:	bf08      	it	eq
   814ee:	3c01      	subeq	r4, #1
   814f0:	d0f7      	beq.n	814e2 <__aeabi_dmul+0x1a6>
   814f2:	ea41 0106 	orr.w	r1, r1, r6
   814f6:	f095 0f00 	teq	r5, #0
   814fa:	bf18      	it	ne
   814fc:	4770      	bxne	lr
   814fe:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   81502:	0052      	lsls	r2, r2, #1
   81504:	eb43 0303 	adc.w	r3, r3, r3
   81508:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   8150c:	bf08      	it	eq
   8150e:	3d01      	subeq	r5, #1
   81510:	d0f7      	beq.n	81502 <__aeabi_dmul+0x1c6>
   81512:	ea43 0306 	orr.w	r3, r3, r6
   81516:	4770      	bx	lr
   81518:	ea94 0f0c 	teq	r4, ip
   8151c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81520:	bf18      	it	ne
   81522:	ea95 0f0c 	teqne	r5, ip
   81526:	d00c      	beq.n	81542 <__aeabi_dmul+0x206>
   81528:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8152c:	bf18      	it	ne
   8152e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81532:	d1d1      	bne.n	814d8 <__aeabi_dmul+0x19c>
   81534:	ea81 0103 	eor.w	r1, r1, r3
   81538:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8153c:	f04f 0000 	mov.w	r0, #0
   81540:	bd70      	pop	{r4, r5, r6, pc}
   81542:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81546:	bf06      	itte	eq
   81548:	4610      	moveq	r0, r2
   8154a:	4619      	moveq	r1, r3
   8154c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81550:	d019      	beq.n	81586 <__aeabi_dmul+0x24a>
   81552:	ea94 0f0c 	teq	r4, ip
   81556:	d102      	bne.n	8155e <__aeabi_dmul+0x222>
   81558:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   8155c:	d113      	bne.n	81586 <__aeabi_dmul+0x24a>
   8155e:	ea95 0f0c 	teq	r5, ip
   81562:	d105      	bne.n	81570 <__aeabi_dmul+0x234>
   81564:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81568:	bf1c      	itt	ne
   8156a:	4610      	movne	r0, r2
   8156c:	4619      	movne	r1, r3
   8156e:	d10a      	bne.n	81586 <__aeabi_dmul+0x24a>
   81570:	ea81 0103 	eor.w	r1, r1, r3
   81574:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81578:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8157c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81580:	f04f 0000 	mov.w	r0, #0
   81584:	bd70      	pop	{r4, r5, r6, pc}
   81586:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8158a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8158e:	bd70      	pop	{r4, r5, r6, pc}

00081590 <__aeabi_ddiv>:
   81590:	b570      	push	{r4, r5, r6, lr}
   81592:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8159a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8159e:	bf1d      	ittte	ne
   815a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   815a4:	ea94 0f0c 	teqne	r4, ip
   815a8:	ea95 0f0c 	teqne	r5, ip
   815ac:	f000 f8a7 	bleq	816fe <__aeabi_ddiv+0x16e>
   815b0:	eba4 0405 	sub.w	r4, r4, r5
   815b4:	ea81 0e03 	eor.w	lr, r1, r3
   815b8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   815bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
   815c0:	f000 8088 	beq.w	816d4 <__aeabi_ddiv+0x144>
   815c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
   815c8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   815cc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   815d0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   815d4:	ea4f 2202 	mov.w	r2, r2, lsl #8
   815d8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   815dc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   815e0:	ea4f 2600 	mov.w	r6, r0, lsl #8
   815e4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   815e8:	429d      	cmp	r5, r3
   815ea:	bf08      	it	eq
   815ec:	4296      	cmpeq	r6, r2
   815ee:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   815f2:	f504 7440 	add.w	r4, r4, #768	; 0x300
   815f6:	d202      	bcs.n	815fe <__aeabi_ddiv+0x6e>
   815f8:	085b      	lsrs	r3, r3, #1
   815fa:	ea4f 0232 	mov.w	r2, r2, rrx
   815fe:	1ab6      	subs	r6, r6, r2
   81600:	eb65 0503 	sbc.w	r5, r5, r3
   81604:	085b      	lsrs	r3, r3, #1
   81606:	ea4f 0232 	mov.w	r2, r2, rrx
   8160a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8160e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   81612:	ebb6 0e02 	subs.w	lr, r6, r2
   81616:	eb75 0e03 	sbcs.w	lr, r5, r3
   8161a:	bf22      	ittt	cs
   8161c:	1ab6      	subcs	r6, r6, r2
   8161e:	4675      	movcs	r5, lr
   81620:	ea40 000c 	orrcs.w	r0, r0, ip
   81624:	085b      	lsrs	r3, r3, #1
   81626:	ea4f 0232 	mov.w	r2, r2, rrx
   8162a:	ebb6 0e02 	subs.w	lr, r6, r2
   8162e:	eb75 0e03 	sbcs.w	lr, r5, r3
   81632:	bf22      	ittt	cs
   81634:	1ab6      	subcs	r6, r6, r2
   81636:	4675      	movcs	r5, lr
   81638:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   8163c:	085b      	lsrs	r3, r3, #1
   8163e:	ea4f 0232 	mov.w	r2, r2, rrx
   81642:	ebb6 0e02 	subs.w	lr, r6, r2
   81646:	eb75 0e03 	sbcs.w	lr, r5, r3
   8164a:	bf22      	ittt	cs
   8164c:	1ab6      	subcs	r6, r6, r2
   8164e:	4675      	movcs	r5, lr
   81650:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81654:	085b      	lsrs	r3, r3, #1
   81656:	ea4f 0232 	mov.w	r2, r2, rrx
   8165a:	ebb6 0e02 	subs.w	lr, r6, r2
   8165e:	eb75 0e03 	sbcs.w	lr, r5, r3
   81662:	bf22      	ittt	cs
   81664:	1ab6      	subcs	r6, r6, r2
   81666:	4675      	movcs	r5, lr
   81668:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   8166c:	ea55 0e06 	orrs.w	lr, r5, r6
   81670:	d018      	beq.n	816a4 <__aeabi_ddiv+0x114>
   81672:	ea4f 1505 	mov.w	r5, r5, lsl #4
   81676:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8167a:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8167e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   81682:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   81686:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8168a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8168e:	d1c0      	bne.n	81612 <__aeabi_ddiv+0x82>
   81690:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81694:	d10b      	bne.n	816ae <__aeabi_ddiv+0x11e>
   81696:	ea41 0100 	orr.w	r1, r1, r0
   8169a:	f04f 0000 	mov.w	r0, #0
   8169e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   816a2:	e7b6      	b.n	81612 <__aeabi_ddiv+0x82>
   816a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   816a8:	bf04      	itt	eq
   816aa:	4301      	orreq	r1, r0
   816ac:	2000      	moveq	r0, #0
   816ae:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   816b2:	bf88      	it	hi
   816b4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   816b8:	f63f aeaf 	bhi.w	8141a <__aeabi_dmul+0xde>
   816bc:	ebb5 0c03 	subs.w	ip, r5, r3
   816c0:	bf04      	itt	eq
   816c2:	ebb6 0c02 	subseq.w	ip, r6, r2
   816c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   816ca:	f150 0000 	adcs.w	r0, r0, #0
   816ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   816d2:	bd70      	pop	{r4, r5, r6, pc}
   816d4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   816d8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   816dc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   816e0:	bfc2      	ittt	gt
   816e2:	ebd4 050c 	rsbsgt	r5, r4, ip
   816e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   816ea:	bd70      	popgt	{r4, r5, r6, pc}
   816ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   816f0:	f04f 0e00 	mov.w	lr, #0
   816f4:	3c01      	subs	r4, #1
   816f6:	e690      	b.n	8141a <__aeabi_dmul+0xde>
   816f8:	ea45 0e06 	orr.w	lr, r5, r6
   816fc:	e68d      	b.n	8141a <__aeabi_dmul+0xde>
   816fe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81702:	ea94 0f0c 	teq	r4, ip
   81706:	bf08      	it	eq
   81708:	ea95 0f0c 	teqeq	r5, ip
   8170c:	f43f af3b 	beq.w	81586 <__aeabi_dmul+0x24a>
   81710:	ea94 0f0c 	teq	r4, ip
   81714:	d10a      	bne.n	8172c <__aeabi_ddiv+0x19c>
   81716:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8171a:	f47f af34 	bne.w	81586 <__aeabi_dmul+0x24a>
   8171e:	ea95 0f0c 	teq	r5, ip
   81722:	f47f af25 	bne.w	81570 <__aeabi_dmul+0x234>
   81726:	4610      	mov	r0, r2
   81728:	4619      	mov	r1, r3
   8172a:	e72c      	b.n	81586 <__aeabi_dmul+0x24a>
   8172c:	ea95 0f0c 	teq	r5, ip
   81730:	d106      	bne.n	81740 <__aeabi_ddiv+0x1b0>
   81732:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81736:	f43f aefd 	beq.w	81534 <__aeabi_dmul+0x1f8>
   8173a:	4610      	mov	r0, r2
   8173c:	4619      	mov	r1, r3
   8173e:	e722      	b.n	81586 <__aeabi_dmul+0x24a>
   81740:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81744:	bf18      	it	ne
   81746:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8174a:	f47f aec5 	bne.w	814d8 <__aeabi_dmul+0x19c>
   8174e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   81752:	f47f af0d 	bne.w	81570 <__aeabi_dmul+0x234>
   81756:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8175a:	f47f aeeb 	bne.w	81534 <__aeabi_dmul+0x1f8>
   8175e:	e712      	b.n	81586 <__aeabi_dmul+0x24a>

00081760 <__gedf2>:
   81760:	f04f 3cff 	mov.w	ip, #4294967295
   81764:	e006      	b.n	81774 <__cmpdf2+0x4>
   81766:	bf00      	nop

00081768 <__ledf2>:
   81768:	f04f 0c01 	mov.w	ip, #1
   8176c:	e002      	b.n	81774 <__cmpdf2+0x4>
   8176e:	bf00      	nop

00081770 <__cmpdf2>:
   81770:	f04f 0c01 	mov.w	ip, #1
   81774:	f84d cd04 	str.w	ip, [sp, #-4]!
   81778:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8177c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   81780:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   81784:	bf18      	it	ne
   81786:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   8178a:	d01b      	beq.n	817c4 <__cmpdf2+0x54>
   8178c:	b001      	add	sp, #4
   8178e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   81792:	bf0c      	ite	eq
   81794:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   81798:	ea91 0f03 	teqne	r1, r3
   8179c:	bf02      	ittt	eq
   8179e:	ea90 0f02 	teqeq	r0, r2
   817a2:	2000      	moveq	r0, #0
   817a4:	4770      	bxeq	lr
   817a6:	f110 0f00 	cmn.w	r0, #0
   817aa:	ea91 0f03 	teq	r1, r3
   817ae:	bf58      	it	pl
   817b0:	4299      	cmppl	r1, r3
   817b2:	bf08      	it	eq
   817b4:	4290      	cmpeq	r0, r2
   817b6:	bf2c      	ite	cs
   817b8:	17d8      	asrcs	r0, r3, #31
   817ba:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   817be:	f040 0001 	orr.w	r0, r0, #1
   817c2:	4770      	bx	lr
   817c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   817c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   817cc:	d102      	bne.n	817d4 <__cmpdf2+0x64>
   817ce:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   817d2:	d107      	bne.n	817e4 <__cmpdf2+0x74>
   817d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   817d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   817dc:	d1d6      	bne.n	8178c <__cmpdf2+0x1c>
   817de:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   817e2:	d0d3      	beq.n	8178c <__cmpdf2+0x1c>
   817e4:	f85d 0b04 	ldr.w	r0, [sp], #4
   817e8:	4770      	bx	lr
   817ea:	bf00      	nop

000817ec <__aeabi_cdrcmple>:
   817ec:	4684      	mov	ip, r0
   817ee:	4610      	mov	r0, r2
   817f0:	4662      	mov	r2, ip
   817f2:	468c      	mov	ip, r1
   817f4:	4619      	mov	r1, r3
   817f6:	4663      	mov	r3, ip
   817f8:	e000      	b.n	817fc <__aeabi_cdcmpeq>
   817fa:	bf00      	nop

000817fc <__aeabi_cdcmpeq>:
   817fc:	b501      	push	{r0, lr}
   817fe:	f7ff ffb7 	bl	81770 <__cmpdf2>
   81802:	2800      	cmp	r0, #0
   81804:	bf48      	it	mi
   81806:	f110 0f00 	cmnmi.w	r0, #0
   8180a:	bd01      	pop	{r0, pc}

0008180c <__aeabi_dcmpeq>:
   8180c:	f84d ed08 	str.w	lr, [sp, #-8]!
   81810:	f7ff fff4 	bl	817fc <__aeabi_cdcmpeq>
   81814:	bf0c      	ite	eq
   81816:	2001      	moveq	r0, #1
   81818:	2000      	movne	r0, #0
   8181a:	f85d fb08 	ldr.w	pc, [sp], #8
   8181e:	bf00      	nop

00081820 <__aeabi_dcmplt>:
   81820:	f84d ed08 	str.w	lr, [sp, #-8]!
   81824:	f7ff ffea 	bl	817fc <__aeabi_cdcmpeq>
   81828:	bf34      	ite	cc
   8182a:	2001      	movcc	r0, #1
   8182c:	2000      	movcs	r0, #0
   8182e:	f85d fb08 	ldr.w	pc, [sp], #8
   81832:	bf00      	nop

00081834 <__aeabi_dcmple>:
   81834:	f84d ed08 	str.w	lr, [sp, #-8]!
   81838:	f7ff ffe0 	bl	817fc <__aeabi_cdcmpeq>
   8183c:	bf94      	ite	ls
   8183e:	2001      	movls	r0, #1
   81840:	2000      	movhi	r0, #0
   81842:	f85d fb08 	ldr.w	pc, [sp], #8
   81846:	bf00      	nop

00081848 <__aeabi_dcmpge>:
   81848:	f84d ed08 	str.w	lr, [sp, #-8]!
   8184c:	f7ff ffce 	bl	817ec <__aeabi_cdrcmple>
   81850:	bf94      	ite	ls
   81852:	2001      	movls	r0, #1
   81854:	2000      	movhi	r0, #0
   81856:	f85d fb08 	ldr.w	pc, [sp], #8
   8185a:	bf00      	nop

0008185c <__aeabi_dcmpgt>:
   8185c:	f84d ed08 	str.w	lr, [sp, #-8]!
   81860:	f7ff ffc4 	bl	817ec <__aeabi_cdrcmple>
   81864:	bf34      	ite	cc
   81866:	2001      	movcc	r0, #1
   81868:	2000      	movcs	r0, #0
   8186a:	f85d fb08 	ldr.w	pc, [sp], #8
   8186e:	bf00      	nop

00081870 <__aeabi_d2uiz>:
   81870:	004a      	lsls	r2, r1, #1
   81872:	d211      	bcs.n	81898 <__aeabi_d2uiz+0x28>
   81874:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   81878:	d211      	bcs.n	8189e <__aeabi_d2uiz+0x2e>
   8187a:	d50d      	bpl.n	81898 <__aeabi_d2uiz+0x28>
   8187c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   81880:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   81884:	d40e      	bmi.n	818a4 <__aeabi_d2uiz+0x34>
   81886:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8188a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8188e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   81892:	fa23 f002 	lsr.w	r0, r3, r2
   81896:	4770      	bx	lr
   81898:	f04f 0000 	mov.w	r0, #0
   8189c:	4770      	bx	lr
   8189e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   818a2:	d102      	bne.n	818aa <__aeabi_d2uiz+0x3a>
   818a4:	f04f 30ff 	mov.w	r0, #4294967295
   818a8:	4770      	bx	lr
   818aa:	f04f 0000 	mov.w	r0, #0
   818ae:	4770      	bx	lr

000818b0 <__aeabi_uldivmod>:
   818b0:	b94b      	cbnz	r3, 818c6 <__aeabi_uldivmod+0x16>
   818b2:	b942      	cbnz	r2, 818c6 <__aeabi_uldivmod+0x16>
   818b4:	2900      	cmp	r1, #0
   818b6:	bf08      	it	eq
   818b8:	2800      	cmpeq	r0, #0
   818ba:	d002      	beq.n	818c2 <__aeabi_uldivmod+0x12>
   818bc:	f04f 31ff 	mov.w	r1, #4294967295
   818c0:	4608      	mov	r0, r1
   818c2:	f000 b83b 	b.w	8193c <__aeabi_idiv0>
   818c6:	b082      	sub	sp, #8
   818c8:	46ec      	mov	ip, sp
   818ca:	e92d 5000 	stmdb	sp!, {ip, lr}
   818ce:	f000 f81d 	bl	8190c <__gnu_uldivmod_helper>
   818d2:	f8dd e004 	ldr.w	lr, [sp, #4]
   818d6:	b002      	add	sp, #8
   818d8:	bc0c      	pop	{r2, r3}
   818da:	4770      	bx	lr

000818dc <__gnu_ldivmod_helper>:
   818dc:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   818e0:	9e08      	ldr	r6, [sp, #32]
   818e2:	4614      	mov	r4, r2
   818e4:	461d      	mov	r5, r3
   818e6:	4680      	mov	r8, r0
   818e8:	4689      	mov	r9, r1
   818ea:	f000 f829 	bl	81940 <__divdi3>
   818ee:	fb04 f301 	mul.w	r3, r4, r1
   818f2:	fba4 ab00 	umull	sl, fp, r4, r0
   818f6:	fb00 3205 	mla	r2, r0, r5, r3
   818fa:	4493      	add	fp, r2
   818fc:	ebb8 080a 	subs.w	r8, r8, sl
   81900:	eb69 090b 	sbc.w	r9, r9, fp
   81904:	e9c6 8900 	strd	r8, r9, [r6]
   81908:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0008190c <__gnu_uldivmod_helper>:
   8190c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   81910:	9e08      	ldr	r6, [sp, #32]
   81912:	4614      	mov	r4, r2
   81914:	461d      	mov	r5, r3
   81916:	4680      	mov	r8, r0
   81918:	4689      	mov	r9, r1
   8191a:	f000 f961 	bl	81be0 <__udivdi3>
   8191e:	fb00 f505 	mul.w	r5, r0, r5
   81922:	fba0 ab04 	umull	sl, fp, r0, r4
   81926:	fb04 5401 	mla	r4, r4, r1, r5
   8192a:	44a3      	add	fp, r4
   8192c:	ebb8 080a 	subs.w	r8, r8, sl
   81930:	eb69 090b 	sbc.w	r9, r9, fp
   81934:	e9c6 8900 	strd	r8, r9, [r6]
   81938:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0008193c <__aeabi_idiv0>:
   8193c:	4770      	bx	lr
   8193e:	bf00      	nop

00081940 <__divdi3>:
   81940:	2900      	cmp	r1, #0
   81942:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81946:	f2c0 80a1 	blt.w	81a8c <__divdi3+0x14c>
   8194a:	2400      	movs	r4, #0
   8194c:	2b00      	cmp	r3, #0
   8194e:	f2c0 8098 	blt.w	81a82 <__divdi3+0x142>
   81952:	4615      	mov	r5, r2
   81954:	4606      	mov	r6, r0
   81956:	460f      	mov	r7, r1
   81958:	2b00      	cmp	r3, #0
   8195a:	d13f      	bne.n	819dc <__divdi3+0x9c>
   8195c:	428a      	cmp	r2, r1
   8195e:	d958      	bls.n	81a12 <__divdi3+0xd2>
   81960:	fab2 f382 	clz	r3, r2
   81964:	b14b      	cbz	r3, 8197a <__divdi3+0x3a>
   81966:	f1c3 0220 	rsb	r2, r3, #32
   8196a:	fa01 f703 	lsl.w	r7, r1, r3
   8196e:	fa20 f202 	lsr.w	r2, r0, r2
   81972:	409d      	lsls	r5, r3
   81974:	fa00 f603 	lsl.w	r6, r0, r3
   81978:	4317      	orrs	r7, r2
   8197a:	0c29      	lsrs	r1, r5, #16
   8197c:	fbb7 f2f1 	udiv	r2, r7, r1
   81980:	fb01 7712 	mls	r7, r1, r2, r7
   81984:	b2a8      	uxth	r0, r5
   81986:	fb00 f302 	mul.w	r3, r0, r2
   8198a:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   8198e:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   81992:	42bb      	cmp	r3, r7
   81994:	d909      	bls.n	819aa <__divdi3+0x6a>
   81996:	197f      	adds	r7, r7, r5
   81998:	f102 3cff 	add.w	ip, r2, #4294967295
   8199c:	f080 8105 	bcs.w	81baa <__divdi3+0x26a>
   819a0:	42bb      	cmp	r3, r7
   819a2:	f240 8102 	bls.w	81baa <__divdi3+0x26a>
   819a6:	3a02      	subs	r2, #2
   819a8:	442f      	add	r7, r5
   819aa:	1aff      	subs	r7, r7, r3
   819ac:	fbb7 f3f1 	udiv	r3, r7, r1
   819b0:	fb01 7113 	mls	r1, r1, r3, r7
   819b4:	fb00 f003 	mul.w	r0, r0, r3
   819b8:	b2b6      	uxth	r6, r6
   819ba:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   819be:	4288      	cmp	r0, r1
   819c0:	d908      	bls.n	819d4 <__divdi3+0x94>
   819c2:	1949      	adds	r1, r1, r5
   819c4:	f103 37ff 	add.w	r7, r3, #4294967295
   819c8:	f080 80f1 	bcs.w	81bae <__divdi3+0x26e>
   819cc:	4288      	cmp	r0, r1
   819ce:	f240 80ee 	bls.w	81bae <__divdi3+0x26e>
   819d2:	3b02      	subs	r3, #2
   819d4:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   819d8:	2300      	movs	r3, #0
   819da:	e003      	b.n	819e4 <__divdi3+0xa4>
   819dc:	428b      	cmp	r3, r1
   819de:	d90a      	bls.n	819f6 <__divdi3+0xb6>
   819e0:	2300      	movs	r3, #0
   819e2:	461a      	mov	r2, r3
   819e4:	4610      	mov	r0, r2
   819e6:	4619      	mov	r1, r3
   819e8:	b114      	cbz	r4, 819f0 <__divdi3+0xb0>
   819ea:	4240      	negs	r0, r0
   819ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   819f0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   819f4:	4770      	bx	lr
   819f6:	fab3 f883 	clz	r8, r3
   819fa:	f1b8 0f00 	cmp.w	r8, #0
   819fe:	f040 8088 	bne.w	81b12 <__divdi3+0x1d2>
   81a02:	428b      	cmp	r3, r1
   81a04:	d302      	bcc.n	81a0c <__divdi3+0xcc>
   81a06:	4282      	cmp	r2, r0
   81a08:	f200 80e2 	bhi.w	81bd0 <__divdi3+0x290>
   81a0c:	2300      	movs	r3, #0
   81a0e:	2201      	movs	r2, #1
   81a10:	e7e8      	b.n	819e4 <__divdi3+0xa4>
   81a12:	b912      	cbnz	r2, 81a1a <__divdi3+0xda>
   81a14:	2301      	movs	r3, #1
   81a16:	fbb3 f5f2 	udiv	r5, r3, r2
   81a1a:	fab5 f285 	clz	r2, r5
   81a1e:	2a00      	cmp	r2, #0
   81a20:	d13a      	bne.n	81a98 <__divdi3+0x158>
   81a22:	1b7f      	subs	r7, r7, r5
   81a24:	0c28      	lsrs	r0, r5, #16
   81a26:	fa1f fc85 	uxth.w	ip, r5
   81a2a:	2301      	movs	r3, #1
   81a2c:	fbb7 f1f0 	udiv	r1, r7, r0
   81a30:	fb00 7711 	mls	r7, r0, r1, r7
   81a34:	fb0c f201 	mul.w	r2, ip, r1
   81a38:	ea4f 4816 	mov.w	r8, r6, lsr #16
   81a3c:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   81a40:	42ba      	cmp	r2, r7
   81a42:	d907      	bls.n	81a54 <__divdi3+0x114>
   81a44:	197f      	adds	r7, r7, r5
   81a46:	f101 38ff 	add.w	r8, r1, #4294967295
   81a4a:	d202      	bcs.n	81a52 <__divdi3+0x112>
   81a4c:	42ba      	cmp	r2, r7
   81a4e:	f200 80c4 	bhi.w	81bda <__divdi3+0x29a>
   81a52:	4641      	mov	r1, r8
   81a54:	1abf      	subs	r7, r7, r2
   81a56:	fbb7 f2f0 	udiv	r2, r7, r0
   81a5a:	fb00 7012 	mls	r0, r0, r2, r7
   81a5e:	fb0c fc02 	mul.w	ip, ip, r2
   81a62:	b2b6      	uxth	r6, r6
   81a64:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   81a68:	4584      	cmp	ip, r0
   81a6a:	d907      	bls.n	81a7c <__divdi3+0x13c>
   81a6c:	1940      	adds	r0, r0, r5
   81a6e:	f102 37ff 	add.w	r7, r2, #4294967295
   81a72:	d202      	bcs.n	81a7a <__divdi3+0x13a>
   81a74:	4584      	cmp	ip, r0
   81a76:	f200 80ae 	bhi.w	81bd6 <__divdi3+0x296>
   81a7a:	463a      	mov	r2, r7
   81a7c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   81a80:	e7b0      	b.n	819e4 <__divdi3+0xa4>
   81a82:	43e4      	mvns	r4, r4
   81a84:	4252      	negs	r2, r2
   81a86:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   81a8a:	e762      	b.n	81952 <__divdi3+0x12>
   81a8c:	4240      	negs	r0, r0
   81a8e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81a92:	f04f 34ff 	mov.w	r4, #4294967295
   81a96:	e759      	b.n	8194c <__divdi3+0xc>
   81a98:	4095      	lsls	r5, r2
   81a9a:	f1c2 0920 	rsb	r9, r2, #32
   81a9e:	fa27 f109 	lsr.w	r1, r7, r9
   81aa2:	fa26 f909 	lsr.w	r9, r6, r9
   81aa6:	4097      	lsls	r7, r2
   81aa8:	0c28      	lsrs	r0, r5, #16
   81aaa:	fbb1 f8f0 	udiv	r8, r1, r0
   81aae:	fb00 1118 	mls	r1, r0, r8, r1
   81ab2:	fa1f fc85 	uxth.w	ip, r5
   81ab6:	fb0c f308 	mul.w	r3, ip, r8
   81aba:	ea49 0907 	orr.w	r9, r9, r7
   81abe:	ea4f 4719 	mov.w	r7, r9, lsr #16
   81ac2:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   81ac6:	428b      	cmp	r3, r1
   81ac8:	fa06 f602 	lsl.w	r6, r6, r2
   81acc:	d908      	bls.n	81ae0 <__divdi3+0x1a0>
   81ace:	1949      	adds	r1, r1, r5
   81ad0:	f108 32ff 	add.w	r2, r8, #4294967295
   81ad4:	d27a      	bcs.n	81bcc <__divdi3+0x28c>
   81ad6:	428b      	cmp	r3, r1
   81ad8:	d978      	bls.n	81bcc <__divdi3+0x28c>
   81ada:	f1a8 0802 	sub.w	r8, r8, #2
   81ade:	4429      	add	r1, r5
   81ae0:	1ac9      	subs	r1, r1, r3
   81ae2:	fbb1 f3f0 	udiv	r3, r1, r0
   81ae6:	fb00 1713 	mls	r7, r0, r3, r1
   81aea:	fb0c f203 	mul.w	r2, ip, r3
   81aee:	fa1f f989 	uxth.w	r9, r9
   81af2:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   81af6:	42ba      	cmp	r2, r7
   81af8:	d907      	bls.n	81b0a <__divdi3+0x1ca>
   81afa:	197f      	adds	r7, r7, r5
   81afc:	f103 31ff 	add.w	r1, r3, #4294967295
   81b00:	d260      	bcs.n	81bc4 <__divdi3+0x284>
   81b02:	42ba      	cmp	r2, r7
   81b04:	d95e      	bls.n	81bc4 <__divdi3+0x284>
   81b06:	3b02      	subs	r3, #2
   81b08:	442f      	add	r7, r5
   81b0a:	1abf      	subs	r7, r7, r2
   81b0c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   81b10:	e78c      	b.n	81a2c <__divdi3+0xec>
   81b12:	f1c8 0220 	rsb	r2, r8, #32
   81b16:	fa25 f102 	lsr.w	r1, r5, r2
   81b1a:	fa03 fc08 	lsl.w	ip, r3, r8
   81b1e:	fa27 f302 	lsr.w	r3, r7, r2
   81b22:	fa20 f202 	lsr.w	r2, r0, r2
   81b26:	fa07 f708 	lsl.w	r7, r7, r8
   81b2a:	ea41 0c0c 	orr.w	ip, r1, ip
   81b2e:	ea4f 491c 	mov.w	r9, ip, lsr #16
   81b32:	fbb3 f1f9 	udiv	r1, r3, r9
   81b36:	fb09 3311 	mls	r3, r9, r1, r3
   81b3a:	fa1f fa8c 	uxth.w	sl, ip
   81b3e:	fb0a fb01 	mul.w	fp, sl, r1
   81b42:	4317      	orrs	r7, r2
   81b44:	0c3a      	lsrs	r2, r7, #16
   81b46:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   81b4a:	459b      	cmp	fp, r3
   81b4c:	fa05 f008 	lsl.w	r0, r5, r8
   81b50:	d908      	bls.n	81b64 <__divdi3+0x224>
   81b52:	eb13 030c 	adds.w	r3, r3, ip
   81b56:	f101 32ff 	add.w	r2, r1, #4294967295
   81b5a:	d235      	bcs.n	81bc8 <__divdi3+0x288>
   81b5c:	459b      	cmp	fp, r3
   81b5e:	d933      	bls.n	81bc8 <__divdi3+0x288>
   81b60:	3902      	subs	r1, #2
   81b62:	4463      	add	r3, ip
   81b64:	ebcb 0303 	rsb	r3, fp, r3
   81b68:	fbb3 f2f9 	udiv	r2, r3, r9
   81b6c:	fb09 3312 	mls	r3, r9, r2, r3
   81b70:	fb0a fa02 	mul.w	sl, sl, r2
   81b74:	b2bf      	uxth	r7, r7
   81b76:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   81b7a:	45ba      	cmp	sl, r7
   81b7c:	d908      	bls.n	81b90 <__divdi3+0x250>
   81b7e:	eb17 070c 	adds.w	r7, r7, ip
   81b82:	f102 33ff 	add.w	r3, r2, #4294967295
   81b86:	d21b      	bcs.n	81bc0 <__divdi3+0x280>
   81b88:	45ba      	cmp	sl, r7
   81b8a:	d919      	bls.n	81bc0 <__divdi3+0x280>
   81b8c:	3a02      	subs	r2, #2
   81b8e:	4467      	add	r7, ip
   81b90:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   81b94:	fba5 0100 	umull	r0, r1, r5, r0
   81b98:	ebca 0707 	rsb	r7, sl, r7
   81b9c:	428f      	cmp	r7, r1
   81b9e:	f04f 0300 	mov.w	r3, #0
   81ba2:	d30a      	bcc.n	81bba <__divdi3+0x27a>
   81ba4:	d005      	beq.n	81bb2 <__divdi3+0x272>
   81ba6:	462a      	mov	r2, r5
   81ba8:	e71c      	b.n	819e4 <__divdi3+0xa4>
   81baa:	4662      	mov	r2, ip
   81bac:	e6fd      	b.n	819aa <__divdi3+0x6a>
   81bae:	463b      	mov	r3, r7
   81bb0:	e710      	b.n	819d4 <__divdi3+0x94>
   81bb2:	fa06 f608 	lsl.w	r6, r6, r8
   81bb6:	4286      	cmp	r6, r0
   81bb8:	d2f5      	bcs.n	81ba6 <__divdi3+0x266>
   81bba:	1e6a      	subs	r2, r5, #1
   81bbc:	2300      	movs	r3, #0
   81bbe:	e711      	b.n	819e4 <__divdi3+0xa4>
   81bc0:	461a      	mov	r2, r3
   81bc2:	e7e5      	b.n	81b90 <__divdi3+0x250>
   81bc4:	460b      	mov	r3, r1
   81bc6:	e7a0      	b.n	81b0a <__divdi3+0x1ca>
   81bc8:	4611      	mov	r1, r2
   81bca:	e7cb      	b.n	81b64 <__divdi3+0x224>
   81bcc:	4690      	mov	r8, r2
   81bce:	e787      	b.n	81ae0 <__divdi3+0x1a0>
   81bd0:	4643      	mov	r3, r8
   81bd2:	4642      	mov	r2, r8
   81bd4:	e706      	b.n	819e4 <__divdi3+0xa4>
   81bd6:	3a02      	subs	r2, #2
   81bd8:	e750      	b.n	81a7c <__divdi3+0x13c>
   81bda:	3902      	subs	r1, #2
   81bdc:	442f      	add	r7, r5
   81bde:	e739      	b.n	81a54 <__divdi3+0x114>

00081be0 <__udivdi3>:
   81be0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81be4:	4614      	mov	r4, r2
   81be6:	4605      	mov	r5, r0
   81be8:	460e      	mov	r6, r1
   81bea:	2b00      	cmp	r3, #0
   81bec:	d143      	bne.n	81c76 <__udivdi3+0x96>
   81bee:	428a      	cmp	r2, r1
   81bf0:	d953      	bls.n	81c9a <__udivdi3+0xba>
   81bf2:	fab2 f782 	clz	r7, r2
   81bf6:	b157      	cbz	r7, 81c0e <__udivdi3+0x2e>
   81bf8:	f1c7 0620 	rsb	r6, r7, #32
   81bfc:	fa20 f606 	lsr.w	r6, r0, r6
   81c00:	fa01 f307 	lsl.w	r3, r1, r7
   81c04:	fa02 f407 	lsl.w	r4, r2, r7
   81c08:	fa00 f507 	lsl.w	r5, r0, r7
   81c0c:	431e      	orrs	r6, r3
   81c0e:	0c21      	lsrs	r1, r4, #16
   81c10:	fbb6 f2f1 	udiv	r2, r6, r1
   81c14:	fb01 6612 	mls	r6, r1, r2, r6
   81c18:	b2a0      	uxth	r0, r4
   81c1a:	fb00 f302 	mul.w	r3, r0, r2
   81c1e:	0c2f      	lsrs	r7, r5, #16
   81c20:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   81c24:	42b3      	cmp	r3, r6
   81c26:	d909      	bls.n	81c3c <__udivdi3+0x5c>
   81c28:	1936      	adds	r6, r6, r4
   81c2a:	f102 37ff 	add.w	r7, r2, #4294967295
   81c2e:	f080 80fd 	bcs.w	81e2c <__udivdi3+0x24c>
   81c32:	42b3      	cmp	r3, r6
   81c34:	f240 80fa 	bls.w	81e2c <__udivdi3+0x24c>
   81c38:	3a02      	subs	r2, #2
   81c3a:	4426      	add	r6, r4
   81c3c:	1af6      	subs	r6, r6, r3
   81c3e:	fbb6 f3f1 	udiv	r3, r6, r1
   81c42:	fb01 6113 	mls	r1, r1, r3, r6
   81c46:	fb00 f003 	mul.w	r0, r0, r3
   81c4a:	b2ad      	uxth	r5, r5
   81c4c:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   81c50:	4288      	cmp	r0, r1
   81c52:	d908      	bls.n	81c66 <__udivdi3+0x86>
   81c54:	1909      	adds	r1, r1, r4
   81c56:	f103 36ff 	add.w	r6, r3, #4294967295
   81c5a:	f080 80e9 	bcs.w	81e30 <__udivdi3+0x250>
   81c5e:	4288      	cmp	r0, r1
   81c60:	f240 80e6 	bls.w	81e30 <__udivdi3+0x250>
   81c64:	3b02      	subs	r3, #2
   81c66:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   81c6a:	2300      	movs	r3, #0
   81c6c:	4610      	mov	r0, r2
   81c6e:	4619      	mov	r1, r3
   81c70:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81c74:	4770      	bx	lr
   81c76:	428b      	cmp	r3, r1
   81c78:	d84c      	bhi.n	81d14 <__udivdi3+0x134>
   81c7a:	fab3 f683 	clz	r6, r3
   81c7e:	2e00      	cmp	r6, #0
   81c80:	d14f      	bne.n	81d22 <__udivdi3+0x142>
   81c82:	428b      	cmp	r3, r1
   81c84:	d302      	bcc.n	81c8c <__udivdi3+0xac>
   81c86:	4282      	cmp	r2, r0
   81c88:	f200 80dd 	bhi.w	81e46 <__udivdi3+0x266>
   81c8c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81c90:	2300      	movs	r3, #0
   81c92:	2201      	movs	r2, #1
   81c94:	4610      	mov	r0, r2
   81c96:	4619      	mov	r1, r3
   81c98:	4770      	bx	lr
   81c9a:	b912      	cbnz	r2, 81ca2 <__udivdi3+0xc2>
   81c9c:	2401      	movs	r4, #1
   81c9e:	fbb4 f4f2 	udiv	r4, r4, r2
   81ca2:	fab4 f284 	clz	r2, r4
   81ca6:	2a00      	cmp	r2, #0
   81ca8:	f040 8082 	bne.w	81db0 <__udivdi3+0x1d0>
   81cac:	1b09      	subs	r1, r1, r4
   81cae:	0c26      	lsrs	r6, r4, #16
   81cb0:	b2a7      	uxth	r7, r4
   81cb2:	2301      	movs	r3, #1
   81cb4:	fbb1 f0f6 	udiv	r0, r1, r6
   81cb8:	fb06 1110 	mls	r1, r6, r0, r1
   81cbc:	fb07 f200 	mul.w	r2, r7, r0
   81cc0:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   81cc4:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   81cc8:	428a      	cmp	r2, r1
   81cca:	d907      	bls.n	81cdc <__udivdi3+0xfc>
   81ccc:	1909      	adds	r1, r1, r4
   81cce:	f100 3cff 	add.w	ip, r0, #4294967295
   81cd2:	d202      	bcs.n	81cda <__udivdi3+0xfa>
   81cd4:	428a      	cmp	r2, r1
   81cd6:	f200 80c8 	bhi.w	81e6a <__udivdi3+0x28a>
   81cda:	4660      	mov	r0, ip
   81cdc:	1a89      	subs	r1, r1, r2
   81cde:	fbb1 f2f6 	udiv	r2, r1, r6
   81ce2:	fb06 1112 	mls	r1, r6, r2, r1
   81ce6:	fb07 f702 	mul.w	r7, r7, r2
   81cea:	b2ad      	uxth	r5, r5
   81cec:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   81cf0:	42af      	cmp	r7, r5
   81cf2:	d908      	bls.n	81d06 <__udivdi3+0x126>
   81cf4:	192c      	adds	r4, r5, r4
   81cf6:	f102 31ff 	add.w	r1, r2, #4294967295
   81cfa:	f080 809b 	bcs.w	81e34 <__udivdi3+0x254>
   81cfe:	42a7      	cmp	r7, r4
   81d00:	f240 8098 	bls.w	81e34 <__udivdi3+0x254>
   81d04:	3a02      	subs	r2, #2
   81d06:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   81d0a:	4610      	mov	r0, r2
   81d0c:	4619      	mov	r1, r3
   81d0e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81d12:	4770      	bx	lr
   81d14:	2300      	movs	r3, #0
   81d16:	461a      	mov	r2, r3
   81d18:	4610      	mov	r0, r2
   81d1a:	4619      	mov	r1, r3
   81d1c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81d20:	4770      	bx	lr
   81d22:	f1c6 0520 	rsb	r5, r6, #32
   81d26:	fa22 f705 	lsr.w	r7, r2, r5
   81d2a:	fa03 f406 	lsl.w	r4, r3, r6
   81d2e:	fa21 f305 	lsr.w	r3, r1, r5
   81d32:	fa01 fb06 	lsl.w	fp, r1, r6
   81d36:	fa20 f505 	lsr.w	r5, r0, r5
   81d3a:	433c      	orrs	r4, r7
   81d3c:	ea4f 4814 	mov.w	r8, r4, lsr #16
   81d40:	fbb3 fcf8 	udiv	ip, r3, r8
   81d44:	fb08 331c 	mls	r3, r8, ip, r3
   81d48:	fa1f f984 	uxth.w	r9, r4
   81d4c:	fb09 fa0c 	mul.w	sl, r9, ip
   81d50:	ea45 0b0b 	orr.w	fp, r5, fp
   81d54:	ea4f 451b 	mov.w	r5, fp, lsr #16
   81d58:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   81d5c:	459a      	cmp	sl, r3
   81d5e:	fa02 f206 	lsl.w	r2, r2, r6
   81d62:	d904      	bls.n	81d6e <__udivdi3+0x18e>
   81d64:	191b      	adds	r3, r3, r4
   81d66:	f10c 35ff 	add.w	r5, ip, #4294967295
   81d6a:	d36f      	bcc.n	81e4c <__udivdi3+0x26c>
   81d6c:	46ac      	mov	ip, r5
   81d6e:	ebca 0303 	rsb	r3, sl, r3
   81d72:	fbb3 f5f8 	udiv	r5, r3, r8
   81d76:	fb08 3315 	mls	r3, r8, r5, r3
   81d7a:	fb09 f905 	mul.w	r9, r9, r5
   81d7e:	fa1f fb8b 	uxth.w	fp, fp
   81d82:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   81d86:	45b9      	cmp	r9, r7
   81d88:	d904      	bls.n	81d94 <__udivdi3+0x1b4>
   81d8a:	193f      	adds	r7, r7, r4
   81d8c:	f105 33ff 	add.w	r3, r5, #4294967295
   81d90:	d362      	bcc.n	81e58 <__udivdi3+0x278>
   81d92:	461d      	mov	r5, r3
   81d94:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   81d98:	fbac 2302 	umull	r2, r3, ip, r2
   81d9c:	ebc9 0707 	rsb	r7, r9, r7
   81da0:	429f      	cmp	r7, r3
   81da2:	f04f 0500 	mov.w	r5, #0
   81da6:	d34a      	bcc.n	81e3e <__udivdi3+0x25e>
   81da8:	d046      	beq.n	81e38 <__udivdi3+0x258>
   81daa:	4662      	mov	r2, ip
   81dac:	462b      	mov	r3, r5
   81dae:	e75d      	b.n	81c6c <__udivdi3+0x8c>
   81db0:	4094      	lsls	r4, r2
   81db2:	f1c2 0920 	rsb	r9, r2, #32
   81db6:	fa21 fc09 	lsr.w	ip, r1, r9
   81dba:	4091      	lsls	r1, r2
   81dbc:	fa20 f909 	lsr.w	r9, r0, r9
   81dc0:	0c26      	lsrs	r6, r4, #16
   81dc2:	fbbc f8f6 	udiv	r8, ip, r6
   81dc6:	fb06 cc18 	mls	ip, r6, r8, ip
   81dca:	b2a7      	uxth	r7, r4
   81dcc:	fb07 f308 	mul.w	r3, r7, r8
   81dd0:	ea49 0901 	orr.w	r9, r9, r1
   81dd4:	ea4f 4119 	mov.w	r1, r9, lsr #16
   81dd8:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   81ddc:	4563      	cmp	r3, ip
   81dde:	fa00 f502 	lsl.w	r5, r0, r2
   81de2:	d909      	bls.n	81df8 <__udivdi3+0x218>
   81de4:	eb1c 0c04 	adds.w	ip, ip, r4
   81de8:	f108 32ff 	add.w	r2, r8, #4294967295
   81dec:	d23b      	bcs.n	81e66 <__udivdi3+0x286>
   81dee:	4563      	cmp	r3, ip
   81df0:	d939      	bls.n	81e66 <__udivdi3+0x286>
   81df2:	f1a8 0802 	sub.w	r8, r8, #2
   81df6:	44a4      	add	ip, r4
   81df8:	ebc3 0c0c 	rsb	ip, r3, ip
   81dfc:	fbbc f3f6 	udiv	r3, ip, r6
   81e00:	fb06 c113 	mls	r1, r6, r3, ip
   81e04:	fb07 f203 	mul.w	r2, r7, r3
   81e08:	fa1f f989 	uxth.w	r9, r9
   81e0c:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   81e10:	428a      	cmp	r2, r1
   81e12:	d907      	bls.n	81e24 <__udivdi3+0x244>
   81e14:	1909      	adds	r1, r1, r4
   81e16:	f103 30ff 	add.w	r0, r3, #4294967295
   81e1a:	d222      	bcs.n	81e62 <__udivdi3+0x282>
   81e1c:	428a      	cmp	r2, r1
   81e1e:	d920      	bls.n	81e62 <__udivdi3+0x282>
   81e20:	3b02      	subs	r3, #2
   81e22:	4421      	add	r1, r4
   81e24:	1a89      	subs	r1, r1, r2
   81e26:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   81e2a:	e743      	b.n	81cb4 <__udivdi3+0xd4>
   81e2c:	463a      	mov	r2, r7
   81e2e:	e705      	b.n	81c3c <__udivdi3+0x5c>
   81e30:	4633      	mov	r3, r6
   81e32:	e718      	b.n	81c66 <__udivdi3+0x86>
   81e34:	460a      	mov	r2, r1
   81e36:	e766      	b.n	81d06 <__udivdi3+0x126>
   81e38:	40b0      	lsls	r0, r6
   81e3a:	4290      	cmp	r0, r2
   81e3c:	d2b5      	bcs.n	81daa <__udivdi3+0x1ca>
   81e3e:	f10c 32ff 	add.w	r2, ip, #4294967295
   81e42:	2300      	movs	r3, #0
   81e44:	e712      	b.n	81c6c <__udivdi3+0x8c>
   81e46:	4633      	mov	r3, r6
   81e48:	4632      	mov	r2, r6
   81e4a:	e70f      	b.n	81c6c <__udivdi3+0x8c>
   81e4c:	459a      	cmp	sl, r3
   81e4e:	d98d      	bls.n	81d6c <__udivdi3+0x18c>
   81e50:	f1ac 0c02 	sub.w	ip, ip, #2
   81e54:	4423      	add	r3, r4
   81e56:	e78a      	b.n	81d6e <__udivdi3+0x18e>
   81e58:	45b9      	cmp	r9, r7
   81e5a:	d99a      	bls.n	81d92 <__udivdi3+0x1b2>
   81e5c:	3d02      	subs	r5, #2
   81e5e:	4427      	add	r7, r4
   81e60:	e798      	b.n	81d94 <__udivdi3+0x1b4>
   81e62:	4603      	mov	r3, r0
   81e64:	e7de      	b.n	81e24 <__udivdi3+0x244>
   81e66:	4690      	mov	r8, r2
   81e68:	e7c6      	b.n	81df8 <__udivdi3+0x218>
   81e6a:	3802      	subs	r0, #2
   81e6c:	4421      	add	r1, r4
   81e6e:	e735      	b.n	81cdc <__udivdi3+0xfc>

00081e70 <__libc_init_array>:
   81e70:	b570      	push	{r4, r5, r6, lr}
   81e72:	4e0f      	ldr	r6, [pc, #60]	; (81eb0 <__libc_init_array+0x40>)
   81e74:	4d0f      	ldr	r5, [pc, #60]	; (81eb4 <__libc_init_array+0x44>)
   81e76:	1b76      	subs	r6, r6, r5
   81e78:	10b6      	asrs	r6, r6, #2
   81e7a:	d007      	beq.n	81e8c <__libc_init_array+0x1c>
   81e7c:	3d04      	subs	r5, #4
   81e7e:	2400      	movs	r4, #0
   81e80:	3401      	adds	r4, #1
   81e82:	f855 3f04 	ldr.w	r3, [r5, #4]!
   81e86:	4798      	blx	r3
   81e88:	42a6      	cmp	r6, r4
   81e8a:	d1f9      	bne.n	81e80 <__libc_init_array+0x10>
   81e8c:	4e0a      	ldr	r6, [pc, #40]	; (81eb8 <__libc_init_array+0x48>)
   81e8e:	4d0b      	ldr	r5, [pc, #44]	; (81ebc <__libc_init_array+0x4c>)
   81e90:	f002 fd20 	bl	848d4 <_init>
   81e94:	1b76      	subs	r6, r6, r5
   81e96:	10b6      	asrs	r6, r6, #2
   81e98:	d008      	beq.n	81eac <__libc_init_array+0x3c>
   81e9a:	3d04      	subs	r5, #4
   81e9c:	2400      	movs	r4, #0
   81e9e:	3401      	adds	r4, #1
   81ea0:	f855 3f04 	ldr.w	r3, [r5, #4]!
   81ea4:	4798      	blx	r3
   81ea6:	42a6      	cmp	r6, r4
   81ea8:	d1f9      	bne.n	81e9e <__libc_init_array+0x2e>
   81eaa:	bd70      	pop	{r4, r5, r6, pc}
   81eac:	bd70      	pop	{r4, r5, r6, pc}
   81eae:	bf00      	nop
   81eb0:	000848e0 	.word	0x000848e0
   81eb4:	000848e0 	.word	0x000848e0
   81eb8:	000848e8 	.word	0x000848e8
   81ebc:	000848e0 	.word	0x000848e0

00081ec0 <iprintf>:
   81ec0:	b40f      	push	{r0, r1, r2, r3}
   81ec2:	b510      	push	{r4, lr}
   81ec4:	4b07      	ldr	r3, [pc, #28]	; (81ee4 <iprintf+0x24>)
   81ec6:	b082      	sub	sp, #8
   81ec8:	ac04      	add	r4, sp, #16
   81eca:	f854 2b04 	ldr.w	r2, [r4], #4
   81ece:	6818      	ldr	r0, [r3, #0]
   81ed0:	4623      	mov	r3, r4
   81ed2:	6881      	ldr	r1, [r0, #8]
   81ed4:	9401      	str	r4, [sp, #4]
   81ed6:	f000 f915 	bl	82104 <_vfiprintf_r>
   81eda:	b002      	add	sp, #8
   81edc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81ee0:	b004      	add	sp, #16
   81ee2:	4770      	bx	lr
   81ee4:	20070570 	.word	0x20070570

00081ee8 <memset>:
   81ee8:	b4f0      	push	{r4, r5, r6, r7}
   81eea:	0784      	lsls	r4, r0, #30
   81eec:	d043      	beq.n	81f76 <memset+0x8e>
   81eee:	1e54      	subs	r4, r2, #1
   81ef0:	2a00      	cmp	r2, #0
   81ef2:	d03e      	beq.n	81f72 <memset+0x8a>
   81ef4:	b2cd      	uxtb	r5, r1
   81ef6:	4603      	mov	r3, r0
   81ef8:	e003      	b.n	81f02 <memset+0x1a>
   81efa:	1e62      	subs	r2, r4, #1
   81efc:	2c00      	cmp	r4, #0
   81efe:	d038      	beq.n	81f72 <memset+0x8a>
   81f00:	4614      	mov	r4, r2
   81f02:	f803 5b01 	strb.w	r5, [r3], #1
   81f06:	079a      	lsls	r2, r3, #30
   81f08:	d1f7      	bne.n	81efa <memset+0x12>
   81f0a:	2c03      	cmp	r4, #3
   81f0c:	d92a      	bls.n	81f64 <memset+0x7c>
   81f0e:	b2cd      	uxtb	r5, r1
   81f10:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81f14:	2c0f      	cmp	r4, #15
   81f16:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   81f1a:	d915      	bls.n	81f48 <memset+0x60>
   81f1c:	f1a4 0710 	sub.w	r7, r4, #16
   81f20:	093f      	lsrs	r7, r7, #4
   81f22:	f103 0610 	add.w	r6, r3, #16
   81f26:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   81f2a:	461a      	mov	r2, r3
   81f2c:	6015      	str	r5, [r2, #0]
   81f2e:	6055      	str	r5, [r2, #4]
   81f30:	6095      	str	r5, [r2, #8]
   81f32:	60d5      	str	r5, [r2, #12]
   81f34:	3210      	adds	r2, #16
   81f36:	42b2      	cmp	r2, r6
   81f38:	d1f8      	bne.n	81f2c <memset+0x44>
   81f3a:	f004 040f 	and.w	r4, r4, #15
   81f3e:	3701      	adds	r7, #1
   81f40:	2c03      	cmp	r4, #3
   81f42:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   81f46:	d90d      	bls.n	81f64 <memset+0x7c>
   81f48:	461e      	mov	r6, r3
   81f4a:	4622      	mov	r2, r4
   81f4c:	3a04      	subs	r2, #4
   81f4e:	2a03      	cmp	r2, #3
   81f50:	f846 5b04 	str.w	r5, [r6], #4
   81f54:	d8fa      	bhi.n	81f4c <memset+0x64>
   81f56:	1f22      	subs	r2, r4, #4
   81f58:	f022 0203 	bic.w	r2, r2, #3
   81f5c:	3204      	adds	r2, #4
   81f5e:	4413      	add	r3, r2
   81f60:	f004 0403 	and.w	r4, r4, #3
   81f64:	b12c      	cbz	r4, 81f72 <memset+0x8a>
   81f66:	b2c9      	uxtb	r1, r1
   81f68:	441c      	add	r4, r3
   81f6a:	f803 1b01 	strb.w	r1, [r3], #1
   81f6e:	42a3      	cmp	r3, r4
   81f70:	d1fb      	bne.n	81f6a <memset+0x82>
   81f72:	bcf0      	pop	{r4, r5, r6, r7}
   81f74:	4770      	bx	lr
   81f76:	4614      	mov	r4, r2
   81f78:	4603      	mov	r3, r0
   81f7a:	e7c6      	b.n	81f0a <memset+0x22>

00081f7c <setbuf>:
   81f7c:	2900      	cmp	r1, #0
   81f7e:	bf0c      	ite	eq
   81f80:	2202      	moveq	r2, #2
   81f82:	2200      	movne	r2, #0
   81f84:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81f88:	f000 b800 	b.w	81f8c <setvbuf>

00081f8c <setvbuf>:
   81f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81f90:	4d3c      	ldr	r5, [pc, #240]	; (82084 <setvbuf+0xf8>)
   81f92:	4604      	mov	r4, r0
   81f94:	682d      	ldr	r5, [r5, #0]
   81f96:	4688      	mov	r8, r1
   81f98:	4616      	mov	r6, r2
   81f9a:	461f      	mov	r7, r3
   81f9c:	b115      	cbz	r5, 81fa4 <setvbuf+0x18>
   81f9e:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81fa0:	2b00      	cmp	r3, #0
   81fa2:	d04f      	beq.n	82044 <setvbuf+0xb8>
   81fa4:	2e02      	cmp	r6, #2
   81fa6:	d830      	bhi.n	8200a <setvbuf+0x7e>
   81fa8:	2f00      	cmp	r7, #0
   81faa:	db2e      	blt.n	8200a <setvbuf+0x7e>
   81fac:	4628      	mov	r0, r5
   81fae:	4621      	mov	r1, r4
   81fb0:	f001 f826 	bl	83000 <_fflush_r>
   81fb4:	89a3      	ldrh	r3, [r4, #12]
   81fb6:	2200      	movs	r2, #0
   81fb8:	6062      	str	r2, [r4, #4]
   81fba:	61a2      	str	r2, [r4, #24]
   81fbc:	061a      	lsls	r2, r3, #24
   81fbe:	d428      	bmi.n	82012 <setvbuf+0x86>
   81fc0:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81fc4:	b29b      	uxth	r3, r3
   81fc6:	2e02      	cmp	r6, #2
   81fc8:	81a3      	strh	r3, [r4, #12]
   81fca:	d02d      	beq.n	82028 <setvbuf+0x9c>
   81fcc:	f1b8 0f00 	cmp.w	r8, #0
   81fd0:	d03c      	beq.n	8204c <setvbuf+0xc0>
   81fd2:	2e01      	cmp	r6, #1
   81fd4:	d013      	beq.n	81ffe <setvbuf+0x72>
   81fd6:	b29b      	uxth	r3, r3
   81fd8:	f003 0008 	and.w	r0, r3, #8
   81fdc:	4a2a      	ldr	r2, [pc, #168]	; (82088 <setvbuf+0xfc>)
   81fde:	b280      	uxth	r0, r0
   81fe0:	63ea      	str	r2, [r5, #60]	; 0x3c
   81fe2:	f8c4 8000 	str.w	r8, [r4]
   81fe6:	f8c4 8010 	str.w	r8, [r4, #16]
   81fea:	6167      	str	r7, [r4, #20]
   81fec:	b178      	cbz	r0, 8200e <setvbuf+0x82>
   81fee:	f013 0f03 	tst.w	r3, #3
   81ff2:	bf18      	it	ne
   81ff4:	2700      	movne	r7, #0
   81ff6:	60a7      	str	r7, [r4, #8]
   81ff8:	2000      	movs	r0, #0
   81ffa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81ffe:	f043 0301 	orr.w	r3, r3, #1
   82002:	427a      	negs	r2, r7
   82004:	81a3      	strh	r3, [r4, #12]
   82006:	61a2      	str	r2, [r4, #24]
   82008:	e7e5      	b.n	81fd6 <setvbuf+0x4a>
   8200a:	f04f 30ff 	mov.w	r0, #4294967295
   8200e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82012:	4628      	mov	r0, r5
   82014:	6921      	ldr	r1, [r4, #16]
   82016:	f001 f953 	bl	832c0 <_free_r>
   8201a:	89a3      	ldrh	r3, [r4, #12]
   8201c:	2e02      	cmp	r6, #2
   8201e:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   82022:	b29b      	uxth	r3, r3
   82024:	81a3      	strh	r3, [r4, #12]
   82026:	d1d1      	bne.n	81fcc <setvbuf+0x40>
   82028:	2000      	movs	r0, #0
   8202a:	f104 0243 	add.w	r2, r4, #67	; 0x43
   8202e:	f043 0302 	orr.w	r3, r3, #2
   82032:	2500      	movs	r5, #0
   82034:	2101      	movs	r1, #1
   82036:	81a3      	strh	r3, [r4, #12]
   82038:	60a5      	str	r5, [r4, #8]
   8203a:	6022      	str	r2, [r4, #0]
   8203c:	6122      	str	r2, [r4, #16]
   8203e:	6161      	str	r1, [r4, #20]
   82040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82044:	4628      	mov	r0, r5
   82046:	f000 fff7 	bl	83038 <__sinit>
   8204a:	e7ab      	b.n	81fa4 <setvbuf+0x18>
   8204c:	2f00      	cmp	r7, #0
   8204e:	bf08      	it	eq
   82050:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   82054:	4638      	mov	r0, r7
   82056:	f001 fc29 	bl	838ac <malloc>
   8205a:	4680      	mov	r8, r0
   8205c:	b128      	cbz	r0, 8206a <setvbuf+0xde>
   8205e:	89a3      	ldrh	r3, [r4, #12]
   82060:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82064:	b29b      	uxth	r3, r3
   82066:	81a3      	strh	r3, [r4, #12]
   82068:	e7b3      	b.n	81fd2 <setvbuf+0x46>
   8206a:	f44f 6080 	mov.w	r0, #1024	; 0x400
   8206e:	f001 fc1d 	bl	838ac <malloc>
   82072:	4680      	mov	r8, r0
   82074:	b918      	cbnz	r0, 8207e <setvbuf+0xf2>
   82076:	89a3      	ldrh	r3, [r4, #12]
   82078:	f04f 30ff 	mov.w	r0, #4294967295
   8207c:	e7d5      	b.n	8202a <setvbuf+0x9e>
   8207e:	f44f 6780 	mov.w	r7, #1024	; 0x400
   82082:	e7ec      	b.n	8205e <setvbuf+0xd2>
   82084:	20070570 	.word	0x20070570
   82088:	0008302d 	.word	0x0008302d

0008208c <__sprint_r.part.0>:
   8208c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   8208e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82092:	049c      	lsls	r4, r3, #18
   82094:	460e      	mov	r6, r1
   82096:	4680      	mov	r8, r0
   82098:	4691      	mov	r9, r2
   8209a:	d52a      	bpl.n	820f2 <__sprint_r.part.0+0x66>
   8209c:	6893      	ldr	r3, [r2, #8]
   8209e:	6812      	ldr	r2, [r2, #0]
   820a0:	f102 0a08 	add.w	sl, r2, #8
   820a4:	b31b      	cbz	r3, 820ee <__sprint_r.part.0+0x62>
   820a6:	e91a 00a0 	ldmdb	sl, {r5, r7}
   820aa:	08bf      	lsrs	r7, r7, #2
   820ac:	d017      	beq.n	820de <__sprint_r.part.0+0x52>
   820ae:	3d04      	subs	r5, #4
   820b0:	2400      	movs	r4, #0
   820b2:	e001      	b.n	820b8 <__sprint_r.part.0+0x2c>
   820b4:	42a7      	cmp	r7, r4
   820b6:	d010      	beq.n	820da <__sprint_r.part.0+0x4e>
   820b8:	4640      	mov	r0, r8
   820ba:	f855 1f04 	ldr.w	r1, [r5, #4]!
   820be:	4632      	mov	r2, r6
   820c0:	f001 f850 	bl	83164 <_fputwc_r>
   820c4:	1c43      	adds	r3, r0, #1
   820c6:	f104 0401 	add.w	r4, r4, #1
   820ca:	d1f3      	bne.n	820b4 <__sprint_r.part.0+0x28>
   820cc:	2300      	movs	r3, #0
   820ce:	f8c9 3008 	str.w	r3, [r9, #8]
   820d2:	f8c9 3004 	str.w	r3, [r9, #4]
   820d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   820da:	f8d9 3008 	ldr.w	r3, [r9, #8]
   820de:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   820e2:	f8c9 3008 	str.w	r3, [r9, #8]
   820e6:	f10a 0a08 	add.w	sl, sl, #8
   820ea:	2b00      	cmp	r3, #0
   820ec:	d1db      	bne.n	820a6 <__sprint_r.part.0+0x1a>
   820ee:	2000      	movs	r0, #0
   820f0:	e7ec      	b.n	820cc <__sprint_r.part.0+0x40>
   820f2:	f001 f9b1 	bl	83458 <__sfvwrite_r>
   820f6:	2300      	movs	r3, #0
   820f8:	f8c9 3008 	str.w	r3, [r9, #8]
   820fc:	f8c9 3004 	str.w	r3, [r9, #4]
   82100:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00082104 <_vfiprintf_r>:
   82104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82108:	b0b1      	sub	sp, #196	; 0xc4
   8210a:	461c      	mov	r4, r3
   8210c:	9102      	str	r1, [sp, #8]
   8210e:	4690      	mov	r8, r2
   82110:	9308      	str	r3, [sp, #32]
   82112:	9006      	str	r0, [sp, #24]
   82114:	b118      	cbz	r0, 8211e <_vfiprintf_r+0x1a>
   82116:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82118:	2b00      	cmp	r3, #0
   8211a:	f000 80e8 	beq.w	822ee <_vfiprintf_r+0x1ea>
   8211e:	9d02      	ldr	r5, [sp, #8]
   82120:	89ab      	ldrh	r3, [r5, #12]
   82122:	b29a      	uxth	r2, r3
   82124:	0490      	lsls	r0, r2, #18
   82126:	d407      	bmi.n	82138 <_vfiprintf_r+0x34>
   82128:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   8212a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8212e:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   82132:	81ab      	strh	r3, [r5, #12]
   82134:	b29a      	uxth	r2, r3
   82136:	6669      	str	r1, [r5, #100]	; 0x64
   82138:	0711      	lsls	r1, r2, #28
   8213a:	f140 80b7 	bpl.w	822ac <_vfiprintf_r+0x1a8>
   8213e:	f8dd b008 	ldr.w	fp, [sp, #8]
   82142:	f8db 3010 	ldr.w	r3, [fp, #16]
   82146:	2b00      	cmp	r3, #0
   82148:	f000 80b0 	beq.w	822ac <_vfiprintf_r+0x1a8>
   8214c:	f002 021a 	and.w	r2, r2, #26
   82150:	2a0a      	cmp	r2, #10
   82152:	f000 80b7 	beq.w	822c4 <_vfiprintf_r+0x1c0>
   82156:	2300      	movs	r3, #0
   82158:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   8215c:	930a      	str	r3, [sp, #40]	; 0x28
   8215e:	9315      	str	r3, [sp, #84]	; 0x54
   82160:	9314      	str	r3, [sp, #80]	; 0x50
   82162:	9309      	str	r3, [sp, #36]	; 0x24
   82164:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   82168:	464e      	mov	r6, r9
   8216a:	f898 3000 	ldrb.w	r3, [r8]
   8216e:	2b00      	cmp	r3, #0
   82170:	f000 84c8 	beq.w	82b04 <_vfiprintf_r+0xa00>
   82174:	2b25      	cmp	r3, #37	; 0x25
   82176:	f000 84c5 	beq.w	82b04 <_vfiprintf_r+0xa00>
   8217a:	f108 0201 	add.w	r2, r8, #1
   8217e:	e001      	b.n	82184 <_vfiprintf_r+0x80>
   82180:	2b25      	cmp	r3, #37	; 0x25
   82182:	d004      	beq.n	8218e <_vfiprintf_r+0x8a>
   82184:	7813      	ldrb	r3, [r2, #0]
   82186:	4614      	mov	r4, r2
   82188:	3201      	adds	r2, #1
   8218a:	2b00      	cmp	r3, #0
   8218c:	d1f8      	bne.n	82180 <_vfiprintf_r+0x7c>
   8218e:	ebc8 0504 	rsb	r5, r8, r4
   82192:	b195      	cbz	r5, 821ba <_vfiprintf_r+0xb6>
   82194:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82196:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82198:	3301      	adds	r3, #1
   8219a:	442a      	add	r2, r5
   8219c:	2b07      	cmp	r3, #7
   8219e:	f8c6 8000 	str.w	r8, [r6]
   821a2:	6075      	str	r5, [r6, #4]
   821a4:	9215      	str	r2, [sp, #84]	; 0x54
   821a6:	9314      	str	r3, [sp, #80]	; 0x50
   821a8:	dd7b      	ble.n	822a2 <_vfiprintf_r+0x19e>
   821aa:	2a00      	cmp	r2, #0
   821ac:	f040 84d5 	bne.w	82b5a <_vfiprintf_r+0xa56>
   821b0:	9809      	ldr	r0, [sp, #36]	; 0x24
   821b2:	9214      	str	r2, [sp, #80]	; 0x50
   821b4:	4428      	add	r0, r5
   821b6:	464e      	mov	r6, r9
   821b8:	9009      	str	r0, [sp, #36]	; 0x24
   821ba:	7823      	ldrb	r3, [r4, #0]
   821bc:	2b00      	cmp	r3, #0
   821be:	f000 83ed 	beq.w	8299c <_vfiprintf_r+0x898>
   821c2:	2100      	movs	r1, #0
   821c4:	f04f 0200 	mov.w	r2, #0
   821c8:	f04f 3cff 	mov.w	ip, #4294967295
   821cc:	7863      	ldrb	r3, [r4, #1]
   821ce:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   821d2:	9104      	str	r1, [sp, #16]
   821d4:	468a      	mov	sl, r1
   821d6:	f104 0801 	add.w	r8, r4, #1
   821da:	4608      	mov	r0, r1
   821dc:	4665      	mov	r5, ip
   821de:	f108 0801 	add.w	r8, r8, #1
   821e2:	f1a3 0220 	sub.w	r2, r3, #32
   821e6:	2a58      	cmp	r2, #88	; 0x58
   821e8:	f200 82d9 	bhi.w	8279e <_vfiprintf_r+0x69a>
   821ec:	e8df f012 	tbh	[pc, r2, lsl #1]
   821f0:	02d702cb 	.word	0x02d702cb
   821f4:	02d202d7 	.word	0x02d202d7
   821f8:	02d702d7 	.word	0x02d702d7
   821fc:	02d702d7 	.word	0x02d702d7
   82200:	02d702d7 	.word	0x02d702d7
   82204:	028f0282 	.word	0x028f0282
   82208:	008402d7 	.word	0x008402d7
   8220c:	02d70293 	.word	0x02d70293
   82210:	0196012b 	.word	0x0196012b
   82214:	01960196 	.word	0x01960196
   82218:	01960196 	.word	0x01960196
   8221c:	01960196 	.word	0x01960196
   82220:	01960196 	.word	0x01960196
   82224:	02d702d7 	.word	0x02d702d7
   82228:	02d702d7 	.word	0x02d702d7
   8222c:	02d702d7 	.word	0x02d702d7
   82230:	02d702d7 	.word	0x02d702d7
   82234:	02d702d7 	.word	0x02d702d7
   82238:	02d70130 	.word	0x02d70130
   8223c:	02d702d7 	.word	0x02d702d7
   82240:	02d702d7 	.word	0x02d702d7
   82244:	02d702d7 	.word	0x02d702d7
   82248:	02d702d7 	.word	0x02d702d7
   8224c:	017b02d7 	.word	0x017b02d7
   82250:	02d702d7 	.word	0x02d702d7
   82254:	02d702d7 	.word	0x02d702d7
   82258:	01a402d7 	.word	0x01a402d7
   8225c:	02d702d7 	.word	0x02d702d7
   82260:	02d701bf 	.word	0x02d701bf
   82264:	02d702d7 	.word	0x02d702d7
   82268:	02d702d7 	.word	0x02d702d7
   8226c:	02d702d7 	.word	0x02d702d7
   82270:	02d702d7 	.word	0x02d702d7
   82274:	01e402d7 	.word	0x01e402d7
   82278:	02d701fa 	.word	0x02d701fa
   8227c:	02d702d7 	.word	0x02d702d7
   82280:	01fa0216 	.word	0x01fa0216
   82284:	02d702d7 	.word	0x02d702d7
   82288:	02d7021b 	.word	0x02d7021b
   8228c:	00890228 	.word	0x00890228
   82290:	027d0266 	.word	0x027d0266
   82294:	023a02d7 	.word	0x023a02d7
   82298:	011902d7 	.word	0x011902d7
   8229c:	02d702d7 	.word	0x02d702d7
   822a0:	02af      	.short	0x02af
   822a2:	3608      	adds	r6, #8
   822a4:	9809      	ldr	r0, [sp, #36]	; 0x24
   822a6:	4428      	add	r0, r5
   822a8:	9009      	str	r0, [sp, #36]	; 0x24
   822aa:	e786      	b.n	821ba <_vfiprintf_r+0xb6>
   822ac:	9806      	ldr	r0, [sp, #24]
   822ae:	9902      	ldr	r1, [sp, #8]
   822b0:	f000 fd90 	bl	82dd4 <__swsetup_r>
   822b4:	b9b0      	cbnz	r0, 822e4 <_vfiprintf_r+0x1e0>
   822b6:	9d02      	ldr	r5, [sp, #8]
   822b8:	89aa      	ldrh	r2, [r5, #12]
   822ba:	f002 021a 	and.w	r2, r2, #26
   822be:	2a0a      	cmp	r2, #10
   822c0:	f47f af49 	bne.w	82156 <_vfiprintf_r+0x52>
   822c4:	f8dd b008 	ldr.w	fp, [sp, #8]
   822c8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   822cc:	2b00      	cmp	r3, #0
   822ce:	f6ff af42 	blt.w	82156 <_vfiprintf_r+0x52>
   822d2:	9806      	ldr	r0, [sp, #24]
   822d4:	4659      	mov	r1, fp
   822d6:	4642      	mov	r2, r8
   822d8:	4623      	mov	r3, r4
   822da:	f000 fd3d 	bl	82d58 <__sbprintf>
   822de:	b031      	add	sp, #196	; 0xc4
   822e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   822e4:	f04f 30ff 	mov.w	r0, #4294967295
   822e8:	b031      	add	sp, #196	; 0xc4
   822ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   822ee:	f000 fea3 	bl	83038 <__sinit>
   822f2:	e714      	b.n	8211e <_vfiprintf_r+0x1a>
   822f4:	4240      	negs	r0, r0
   822f6:	9308      	str	r3, [sp, #32]
   822f8:	f04a 0a04 	orr.w	sl, sl, #4
   822fc:	f898 3000 	ldrb.w	r3, [r8]
   82300:	e76d      	b.n	821de <_vfiprintf_r+0xda>
   82302:	f01a 0320 	ands.w	r3, sl, #32
   82306:	9004      	str	r0, [sp, #16]
   82308:	46ac      	mov	ip, r5
   8230a:	f000 80f4 	beq.w	824f6 <_vfiprintf_r+0x3f2>
   8230e:	f8dd b020 	ldr.w	fp, [sp, #32]
   82312:	f10b 0307 	add.w	r3, fp, #7
   82316:	f023 0307 	bic.w	r3, r3, #7
   8231a:	f103 0408 	add.w	r4, r3, #8
   8231e:	9408      	str	r4, [sp, #32]
   82320:	e9d3 4500 	ldrd	r4, r5, [r3]
   82324:	2300      	movs	r3, #0
   82326:	f04f 0000 	mov.w	r0, #0
   8232a:	2100      	movs	r1, #0
   8232c:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   82330:	f8cd c014 	str.w	ip, [sp, #20]
   82334:	9107      	str	r1, [sp, #28]
   82336:	f1bc 0f00 	cmp.w	ip, #0
   8233a:	bfa8      	it	ge
   8233c:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   82340:	ea54 0205 	orrs.w	r2, r4, r5
   82344:	f040 80ad 	bne.w	824a2 <_vfiprintf_r+0x39e>
   82348:	f1bc 0f00 	cmp.w	ip, #0
   8234c:	f040 80a9 	bne.w	824a2 <_vfiprintf_r+0x39e>
   82350:	2b00      	cmp	r3, #0
   82352:	f040 83c0 	bne.w	82ad6 <_vfiprintf_r+0x9d2>
   82356:	f01a 0f01 	tst.w	sl, #1
   8235a:	f000 83bc 	beq.w	82ad6 <_vfiprintf_r+0x9d2>
   8235e:	2330      	movs	r3, #48	; 0x30
   82360:	af30      	add	r7, sp, #192	; 0xc0
   82362:	f807 3d41 	strb.w	r3, [r7, #-65]!
   82366:	ebc7 0409 	rsb	r4, r7, r9
   8236a:	9405      	str	r4, [sp, #20]
   8236c:	f8dd b014 	ldr.w	fp, [sp, #20]
   82370:	9c07      	ldr	r4, [sp, #28]
   82372:	45e3      	cmp	fp, ip
   82374:	bfb8      	it	lt
   82376:	46e3      	movlt	fp, ip
   82378:	f8cd b00c 	str.w	fp, [sp, #12]
   8237c:	b11c      	cbz	r4, 82386 <_vfiprintf_r+0x282>
   8237e:	f10b 0b01 	add.w	fp, fp, #1
   82382:	f8cd b00c 	str.w	fp, [sp, #12]
   82386:	f01a 0502 	ands.w	r5, sl, #2
   8238a:	9507      	str	r5, [sp, #28]
   8238c:	d005      	beq.n	8239a <_vfiprintf_r+0x296>
   8238e:	f8dd b00c 	ldr.w	fp, [sp, #12]
   82392:	f10b 0b02 	add.w	fp, fp, #2
   82396:	f8cd b00c 	str.w	fp, [sp, #12]
   8239a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   8239e:	930b      	str	r3, [sp, #44]	; 0x2c
   823a0:	f040 821b 	bne.w	827da <_vfiprintf_r+0x6d6>
   823a4:	9d04      	ldr	r5, [sp, #16]
   823a6:	f8dd b00c 	ldr.w	fp, [sp, #12]
   823aa:	ebcb 0405 	rsb	r4, fp, r5
   823ae:	2c00      	cmp	r4, #0
   823b0:	f340 8213 	ble.w	827da <_vfiprintf_r+0x6d6>
   823b4:	2c10      	cmp	r4, #16
   823b6:	f340 8489 	ble.w	82ccc <_vfiprintf_r+0xbc8>
   823ba:	4dbe      	ldr	r5, [pc, #760]	; (826b4 <_vfiprintf_r+0x5b0>)
   823bc:	9a15      	ldr	r2, [sp, #84]	; 0x54
   823be:	462b      	mov	r3, r5
   823c0:	9814      	ldr	r0, [sp, #80]	; 0x50
   823c2:	4625      	mov	r5, r4
   823c4:	f04f 0b10 	mov.w	fp, #16
   823c8:	4664      	mov	r4, ip
   823ca:	46b4      	mov	ip, r6
   823cc:	461e      	mov	r6, r3
   823ce:	e006      	b.n	823de <_vfiprintf_r+0x2da>
   823d0:	1c83      	adds	r3, r0, #2
   823d2:	f10c 0c08 	add.w	ip, ip, #8
   823d6:	4608      	mov	r0, r1
   823d8:	3d10      	subs	r5, #16
   823da:	2d10      	cmp	r5, #16
   823dc:	dd11      	ble.n	82402 <_vfiprintf_r+0x2fe>
   823de:	1c41      	adds	r1, r0, #1
   823e0:	3210      	adds	r2, #16
   823e2:	2907      	cmp	r1, #7
   823e4:	9215      	str	r2, [sp, #84]	; 0x54
   823e6:	e88c 0840 	stmia.w	ip, {r6, fp}
   823ea:	9114      	str	r1, [sp, #80]	; 0x50
   823ec:	ddf0      	ble.n	823d0 <_vfiprintf_r+0x2cc>
   823ee:	2a00      	cmp	r2, #0
   823f0:	f040 81e6 	bne.w	827c0 <_vfiprintf_r+0x6bc>
   823f4:	3d10      	subs	r5, #16
   823f6:	2d10      	cmp	r5, #16
   823f8:	f04f 0301 	mov.w	r3, #1
   823fc:	4610      	mov	r0, r2
   823fe:	46cc      	mov	ip, r9
   82400:	dced      	bgt.n	823de <_vfiprintf_r+0x2da>
   82402:	4631      	mov	r1, r6
   82404:	4666      	mov	r6, ip
   82406:	46a4      	mov	ip, r4
   82408:	462c      	mov	r4, r5
   8240a:	460d      	mov	r5, r1
   8240c:	4422      	add	r2, r4
   8240e:	2b07      	cmp	r3, #7
   82410:	9215      	str	r2, [sp, #84]	; 0x54
   82412:	6035      	str	r5, [r6, #0]
   82414:	6074      	str	r4, [r6, #4]
   82416:	9314      	str	r3, [sp, #80]	; 0x50
   82418:	f300 836d 	bgt.w	82af6 <_vfiprintf_r+0x9f2>
   8241c:	3608      	adds	r6, #8
   8241e:	1c59      	adds	r1, r3, #1
   82420:	e1de      	b.n	827e0 <_vfiprintf_r+0x6dc>
   82422:	f01a 0f20 	tst.w	sl, #32
   82426:	9004      	str	r0, [sp, #16]
   82428:	46ac      	mov	ip, r5
   8242a:	f000 808d 	beq.w	82548 <_vfiprintf_r+0x444>
   8242e:	9d08      	ldr	r5, [sp, #32]
   82430:	1deb      	adds	r3, r5, #7
   82432:	f023 0307 	bic.w	r3, r3, #7
   82436:	f103 0b08 	add.w	fp, r3, #8
   8243a:	e9d3 4500 	ldrd	r4, r5, [r3]
   8243e:	f8cd b020 	str.w	fp, [sp, #32]
   82442:	2301      	movs	r3, #1
   82444:	e76f      	b.n	82326 <_vfiprintf_r+0x222>
   82446:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   8244a:	f898 3000 	ldrb.w	r3, [r8]
   8244e:	e6c6      	b.n	821de <_vfiprintf_r+0xda>
   82450:	f04a 0a10 	orr.w	sl, sl, #16
   82454:	f01a 0f20 	tst.w	sl, #32
   82458:	9004      	str	r0, [sp, #16]
   8245a:	46ac      	mov	ip, r5
   8245c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82460:	f000 80c8 	beq.w	825f4 <_vfiprintf_r+0x4f0>
   82464:	9c08      	ldr	r4, [sp, #32]
   82466:	1de1      	adds	r1, r4, #7
   82468:	f021 0107 	bic.w	r1, r1, #7
   8246c:	e9d1 2300 	ldrd	r2, r3, [r1]
   82470:	3108      	adds	r1, #8
   82472:	9108      	str	r1, [sp, #32]
   82474:	4614      	mov	r4, r2
   82476:	461d      	mov	r5, r3
   82478:	2a00      	cmp	r2, #0
   8247a:	f173 0b00 	sbcs.w	fp, r3, #0
   8247e:	f2c0 83ce 	blt.w	82c1e <_vfiprintf_r+0xb1a>
   82482:	f1bc 0f00 	cmp.w	ip, #0
   82486:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   8248a:	bfa8      	it	ge
   8248c:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   82490:	ea54 0205 	orrs.w	r2, r4, r5
   82494:	9007      	str	r0, [sp, #28]
   82496:	f8cd c014 	str.w	ip, [sp, #20]
   8249a:	f04f 0301 	mov.w	r3, #1
   8249e:	f43f af53 	beq.w	82348 <_vfiprintf_r+0x244>
   824a2:	2b01      	cmp	r3, #1
   824a4:	f000 8319 	beq.w	82ada <_vfiprintf_r+0x9d6>
   824a8:	2b02      	cmp	r3, #2
   824aa:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   824ae:	f040 824c 	bne.w	8294a <_vfiprintf_r+0x846>
   824b2:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   824b6:	4619      	mov	r1, r3
   824b8:	f004 000f 	and.w	r0, r4, #15
   824bc:	0922      	lsrs	r2, r4, #4
   824be:	f81b 0000 	ldrb.w	r0, [fp, r0]
   824c2:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   824c6:	092b      	lsrs	r3, r5, #4
   824c8:	7008      	strb	r0, [r1, #0]
   824ca:	ea52 0003 	orrs.w	r0, r2, r3
   824ce:	460f      	mov	r7, r1
   824d0:	4614      	mov	r4, r2
   824d2:	461d      	mov	r5, r3
   824d4:	f101 31ff 	add.w	r1, r1, #4294967295
   824d8:	d1ee      	bne.n	824b8 <_vfiprintf_r+0x3b4>
   824da:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   824de:	ebc7 0309 	rsb	r3, r7, r9
   824e2:	9305      	str	r3, [sp, #20]
   824e4:	e742      	b.n	8236c <_vfiprintf_r+0x268>
   824e6:	f04a 0a10 	orr.w	sl, sl, #16
   824ea:	f01a 0320 	ands.w	r3, sl, #32
   824ee:	9004      	str	r0, [sp, #16]
   824f0:	46ac      	mov	ip, r5
   824f2:	f47f af0c 	bne.w	8230e <_vfiprintf_r+0x20a>
   824f6:	f01a 0210 	ands.w	r2, sl, #16
   824fa:	f040 8311 	bne.w	82b20 <_vfiprintf_r+0xa1c>
   824fe:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   82502:	f000 830d 	beq.w	82b20 <_vfiprintf_r+0xa1c>
   82506:	f8dd b020 	ldr.w	fp, [sp, #32]
   8250a:	4613      	mov	r3, r2
   8250c:	f8bb 4000 	ldrh.w	r4, [fp]
   82510:	f10b 0b04 	add.w	fp, fp, #4
   82514:	2500      	movs	r5, #0
   82516:	f8cd b020 	str.w	fp, [sp, #32]
   8251a:	e704      	b.n	82326 <_vfiprintf_r+0x222>
   8251c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82520:	2000      	movs	r0, #0
   82522:	f818 3b01 	ldrb.w	r3, [r8], #1
   82526:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8252a:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   8252e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82532:	2a09      	cmp	r2, #9
   82534:	d9f5      	bls.n	82522 <_vfiprintf_r+0x41e>
   82536:	e654      	b.n	821e2 <_vfiprintf_r+0xde>
   82538:	f04a 0a10 	orr.w	sl, sl, #16
   8253c:	f01a 0f20 	tst.w	sl, #32
   82540:	9004      	str	r0, [sp, #16]
   82542:	46ac      	mov	ip, r5
   82544:	f47f af73 	bne.w	8242e <_vfiprintf_r+0x32a>
   82548:	f01a 0f10 	tst.w	sl, #16
   8254c:	f040 82ef 	bne.w	82b2e <_vfiprintf_r+0xa2a>
   82550:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82554:	f000 82eb 	beq.w	82b2e <_vfiprintf_r+0xa2a>
   82558:	f8dd b020 	ldr.w	fp, [sp, #32]
   8255c:	2500      	movs	r5, #0
   8255e:	f8bb 4000 	ldrh.w	r4, [fp]
   82562:	f10b 0b04 	add.w	fp, fp, #4
   82566:	2301      	movs	r3, #1
   82568:	f8cd b020 	str.w	fp, [sp, #32]
   8256c:	e6db      	b.n	82326 <_vfiprintf_r+0x222>
   8256e:	46ac      	mov	ip, r5
   82570:	4d51      	ldr	r5, [pc, #324]	; (826b8 <_vfiprintf_r+0x5b4>)
   82572:	f01a 0f20 	tst.w	sl, #32
   82576:	9004      	str	r0, [sp, #16]
   82578:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8257c:	950a      	str	r5, [sp, #40]	; 0x28
   8257e:	f000 80f0 	beq.w	82762 <_vfiprintf_r+0x65e>
   82582:	9d08      	ldr	r5, [sp, #32]
   82584:	1dea      	adds	r2, r5, #7
   82586:	f022 0207 	bic.w	r2, r2, #7
   8258a:	f102 0b08 	add.w	fp, r2, #8
   8258e:	f8cd b020 	str.w	fp, [sp, #32]
   82592:	e9d2 4500 	ldrd	r4, r5, [r2]
   82596:	f01a 0f01 	tst.w	sl, #1
   8259a:	f000 82aa 	beq.w	82af2 <_vfiprintf_r+0x9ee>
   8259e:	ea54 0b05 	orrs.w	fp, r4, r5
   825a2:	f000 82a6 	beq.w	82af2 <_vfiprintf_r+0x9ee>
   825a6:	2230      	movs	r2, #48	; 0x30
   825a8:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   825ac:	f04a 0a02 	orr.w	sl, sl, #2
   825b0:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   825b4:	2302      	movs	r3, #2
   825b6:	e6b6      	b.n	82326 <_vfiprintf_r+0x222>
   825b8:	9b08      	ldr	r3, [sp, #32]
   825ba:	f8dd b020 	ldr.w	fp, [sp, #32]
   825be:	681b      	ldr	r3, [r3, #0]
   825c0:	2401      	movs	r4, #1
   825c2:	f04f 0500 	mov.w	r5, #0
   825c6:	f10b 0b04 	add.w	fp, fp, #4
   825ca:	9004      	str	r0, [sp, #16]
   825cc:	9403      	str	r4, [sp, #12]
   825ce:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   825d2:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   825d6:	f8cd b020 	str.w	fp, [sp, #32]
   825da:	9405      	str	r4, [sp, #20]
   825dc:	af16      	add	r7, sp, #88	; 0x58
   825de:	f04f 0c00 	mov.w	ip, #0
   825e2:	e6d0      	b.n	82386 <_vfiprintf_r+0x282>
   825e4:	f01a 0f20 	tst.w	sl, #32
   825e8:	9004      	str	r0, [sp, #16]
   825ea:	46ac      	mov	ip, r5
   825ec:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   825f0:	f47f af38 	bne.w	82464 <_vfiprintf_r+0x360>
   825f4:	f01a 0f10 	tst.w	sl, #16
   825f8:	f040 82a7 	bne.w	82b4a <_vfiprintf_r+0xa46>
   825fc:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82600:	f000 82a3 	beq.w	82b4a <_vfiprintf_r+0xa46>
   82604:	f8dd b020 	ldr.w	fp, [sp, #32]
   82608:	f9bb 4000 	ldrsh.w	r4, [fp]
   8260c:	f10b 0b04 	add.w	fp, fp, #4
   82610:	17e5      	asrs	r5, r4, #31
   82612:	4622      	mov	r2, r4
   82614:	462b      	mov	r3, r5
   82616:	f8cd b020 	str.w	fp, [sp, #32]
   8261a:	e72d      	b.n	82478 <_vfiprintf_r+0x374>
   8261c:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   82620:	f898 3000 	ldrb.w	r3, [r8]
   82624:	e5db      	b.n	821de <_vfiprintf_r+0xda>
   82626:	f898 3000 	ldrb.w	r3, [r8]
   8262a:	4642      	mov	r2, r8
   8262c:	2b6c      	cmp	r3, #108	; 0x6c
   8262e:	bf03      	ittte	eq
   82630:	f108 0801 	addeq.w	r8, r8, #1
   82634:	f04a 0a20 	orreq.w	sl, sl, #32
   82638:	7853      	ldrbeq	r3, [r2, #1]
   8263a:	f04a 0a10 	orrne.w	sl, sl, #16
   8263e:	e5ce      	b.n	821de <_vfiprintf_r+0xda>
   82640:	f01a 0f20 	tst.w	sl, #32
   82644:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82648:	f000 82f7 	beq.w	82c3a <_vfiprintf_r+0xb36>
   8264c:	9c08      	ldr	r4, [sp, #32]
   8264e:	6821      	ldr	r1, [r4, #0]
   82650:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82652:	17e5      	asrs	r5, r4, #31
   82654:	462b      	mov	r3, r5
   82656:	9d08      	ldr	r5, [sp, #32]
   82658:	4622      	mov	r2, r4
   8265a:	3504      	adds	r5, #4
   8265c:	9508      	str	r5, [sp, #32]
   8265e:	e9c1 2300 	strd	r2, r3, [r1]
   82662:	e582      	b.n	8216a <_vfiprintf_r+0x66>
   82664:	9c08      	ldr	r4, [sp, #32]
   82666:	46ac      	mov	ip, r5
   82668:	6827      	ldr	r7, [r4, #0]
   8266a:	f04f 0500 	mov.w	r5, #0
   8266e:	9004      	str	r0, [sp, #16]
   82670:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   82674:	3404      	adds	r4, #4
   82676:	2f00      	cmp	r7, #0
   82678:	f000 8332 	beq.w	82ce0 <_vfiprintf_r+0xbdc>
   8267c:	f1bc 0f00 	cmp.w	ip, #0
   82680:	4638      	mov	r0, r7
   82682:	f2c0 8307 	blt.w	82c94 <_vfiprintf_r+0xb90>
   82686:	4662      	mov	r2, ip
   82688:	2100      	movs	r1, #0
   8268a:	f8cd c004 	str.w	ip, [sp, #4]
   8268e:	f001 fbb1 	bl	83df4 <memchr>
   82692:	f8dd c004 	ldr.w	ip, [sp, #4]
   82696:	2800      	cmp	r0, #0
   82698:	f000 833a 	beq.w	82d10 <_vfiprintf_r+0xc0c>
   8269c:	1bc0      	subs	r0, r0, r7
   8269e:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   826a2:	4560      	cmp	r0, ip
   826a4:	bfa8      	it	ge
   826a6:	4660      	movge	r0, ip
   826a8:	9005      	str	r0, [sp, #20]
   826aa:	9408      	str	r4, [sp, #32]
   826ac:	9507      	str	r5, [sp, #28]
   826ae:	f04f 0c00 	mov.w	ip, #0
   826b2:	e65b      	b.n	8236c <_vfiprintf_r+0x268>
   826b4:	000848c4 	.word	0x000848c4
   826b8:	00084884 	.word	0x00084884
   826bc:	9b08      	ldr	r3, [sp, #32]
   826be:	f8dd b020 	ldr.w	fp, [sp, #32]
   826c2:	9004      	str	r0, [sp, #16]
   826c4:	48b2      	ldr	r0, [pc, #712]	; (82990 <_vfiprintf_r+0x88c>)
   826c6:	681c      	ldr	r4, [r3, #0]
   826c8:	2230      	movs	r2, #48	; 0x30
   826ca:	2378      	movs	r3, #120	; 0x78
   826cc:	f10b 0b04 	add.w	fp, fp, #4
   826d0:	46ac      	mov	ip, r5
   826d2:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   826d6:	f04a 0a02 	orr.w	sl, sl, #2
   826da:	f8cd b020 	str.w	fp, [sp, #32]
   826de:	2500      	movs	r5, #0
   826e0:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   826e4:	900a      	str	r0, [sp, #40]	; 0x28
   826e6:	2302      	movs	r3, #2
   826e8:	e61d      	b.n	82326 <_vfiprintf_r+0x222>
   826ea:	f04a 0a20 	orr.w	sl, sl, #32
   826ee:	f898 3000 	ldrb.w	r3, [r8]
   826f2:	e574      	b.n	821de <_vfiprintf_r+0xda>
   826f4:	f8dd b020 	ldr.w	fp, [sp, #32]
   826f8:	f8db 0000 	ldr.w	r0, [fp]
   826fc:	f10b 0304 	add.w	r3, fp, #4
   82700:	2800      	cmp	r0, #0
   82702:	f6ff adf7 	blt.w	822f4 <_vfiprintf_r+0x1f0>
   82706:	9308      	str	r3, [sp, #32]
   82708:	f898 3000 	ldrb.w	r3, [r8]
   8270c:	e567      	b.n	821de <_vfiprintf_r+0xda>
   8270e:	f898 3000 	ldrb.w	r3, [r8]
   82712:	212b      	movs	r1, #43	; 0x2b
   82714:	e563      	b.n	821de <_vfiprintf_r+0xda>
   82716:	f898 3000 	ldrb.w	r3, [r8]
   8271a:	f108 0401 	add.w	r4, r8, #1
   8271e:	2b2a      	cmp	r3, #42	; 0x2a
   82720:	f000 8305 	beq.w	82d2e <_vfiprintf_r+0xc2a>
   82724:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82728:	2a09      	cmp	r2, #9
   8272a:	bf98      	it	ls
   8272c:	2500      	movls	r5, #0
   8272e:	f200 82fa 	bhi.w	82d26 <_vfiprintf_r+0xc22>
   82732:	f814 3b01 	ldrb.w	r3, [r4], #1
   82736:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8273a:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   8273e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82742:	2a09      	cmp	r2, #9
   82744:	d9f5      	bls.n	82732 <_vfiprintf_r+0x62e>
   82746:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   8274a:	46a0      	mov	r8, r4
   8274c:	e549      	b.n	821e2 <_vfiprintf_r+0xde>
   8274e:	4c90      	ldr	r4, [pc, #576]	; (82990 <_vfiprintf_r+0x88c>)
   82750:	f01a 0f20 	tst.w	sl, #32
   82754:	9004      	str	r0, [sp, #16]
   82756:	46ac      	mov	ip, r5
   82758:	940a      	str	r4, [sp, #40]	; 0x28
   8275a:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8275e:	f47f af10 	bne.w	82582 <_vfiprintf_r+0x47e>
   82762:	f01a 0f10 	tst.w	sl, #16
   82766:	f040 81ea 	bne.w	82b3e <_vfiprintf_r+0xa3a>
   8276a:	f01a 0f40 	tst.w	sl, #64	; 0x40
   8276e:	f000 81e6 	beq.w	82b3e <_vfiprintf_r+0xa3a>
   82772:	f8dd b020 	ldr.w	fp, [sp, #32]
   82776:	2500      	movs	r5, #0
   82778:	f8bb 4000 	ldrh.w	r4, [fp]
   8277c:	f10b 0b04 	add.w	fp, fp, #4
   82780:	f8cd b020 	str.w	fp, [sp, #32]
   82784:	e707      	b.n	82596 <_vfiprintf_r+0x492>
   82786:	f898 3000 	ldrb.w	r3, [r8]
   8278a:	2900      	cmp	r1, #0
   8278c:	f47f ad27 	bne.w	821de <_vfiprintf_r+0xda>
   82790:	2120      	movs	r1, #32
   82792:	e524      	b.n	821de <_vfiprintf_r+0xda>
   82794:	f04a 0a01 	orr.w	sl, sl, #1
   82798:	f898 3000 	ldrb.w	r3, [r8]
   8279c:	e51f      	b.n	821de <_vfiprintf_r+0xda>
   8279e:	9004      	str	r0, [sp, #16]
   827a0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   827a4:	2b00      	cmp	r3, #0
   827a6:	f000 80f9 	beq.w	8299c <_vfiprintf_r+0x898>
   827aa:	2501      	movs	r5, #1
   827ac:	f04f 0b00 	mov.w	fp, #0
   827b0:	9503      	str	r5, [sp, #12]
   827b2:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   827b6:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   827ba:	9505      	str	r5, [sp, #20]
   827bc:	af16      	add	r7, sp, #88	; 0x58
   827be:	e70e      	b.n	825de <_vfiprintf_r+0x4da>
   827c0:	9806      	ldr	r0, [sp, #24]
   827c2:	9902      	ldr	r1, [sp, #8]
   827c4:	aa13      	add	r2, sp, #76	; 0x4c
   827c6:	f7ff fc61 	bl	8208c <__sprint_r.part.0>
   827ca:	2800      	cmp	r0, #0
   827cc:	f040 80ed 	bne.w	829aa <_vfiprintf_r+0x8a6>
   827d0:	9814      	ldr	r0, [sp, #80]	; 0x50
   827d2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   827d4:	1c43      	adds	r3, r0, #1
   827d6:	46cc      	mov	ip, r9
   827d8:	e5fe      	b.n	823d8 <_vfiprintf_r+0x2d4>
   827da:	9b14      	ldr	r3, [sp, #80]	; 0x50
   827dc:	9a15      	ldr	r2, [sp, #84]	; 0x54
   827de:	1c59      	adds	r1, r3, #1
   827e0:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   827e4:	b168      	cbz	r0, 82802 <_vfiprintf_r+0x6fe>
   827e6:	3201      	adds	r2, #1
   827e8:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   827ec:	2301      	movs	r3, #1
   827ee:	2907      	cmp	r1, #7
   827f0:	9215      	str	r2, [sp, #84]	; 0x54
   827f2:	9114      	str	r1, [sp, #80]	; 0x50
   827f4:	e886 0009 	stmia.w	r6, {r0, r3}
   827f8:	f300 8160 	bgt.w	82abc <_vfiprintf_r+0x9b8>
   827fc:	460b      	mov	r3, r1
   827fe:	3608      	adds	r6, #8
   82800:	3101      	adds	r1, #1
   82802:	9c07      	ldr	r4, [sp, #28]
   82804:	b164      	cbz	r4, 82820 <_vfiprintf_r+0x71c>
   82806:	3202      	adds	r2, #2
   82808:	a812      	add	r0, sp, #72	; 0x48
   8280a:	2302      	movs	r3, #2
   8280c:	2907      	cmp	r1, #7
   8280e:	9215      	str	r2, [sp, #84]	; 0x54
   82810:	9114      	str	r1, [sp, #80]	; 0x50
   82812:	e886 0009 	stmia.w	r6, {r0, r3}
   82816:	f300 8157 	bgt.w	82ac8 <_vfiprintf_r+0x9c4>
   8281a:	460b      	mov	r3, r1
   8281c:	3608      	adds	r6, #8
   8281e:	3101      	adds	r1, #1
   82820:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   82822:	2d80      	cmp	r5, #128	; 0x80
   82824:	f000 8101 	beq.w	82a2a <_vfiprintf_r+0x926>
   82828:	9d05      	ldr	r5, [sp, #20]
   8282a:	ebc5 040c 	rsb	r4, r5, ip
   8282e:	2c00      	cmp	r4, #0
   82830:	dd2f      	ble.n	82892 <_vfiprintf_r+0x78e>
   82832:	2c10      	cmp	r4, #16
   82834:	4d57      	ldr	r5, [pc, #348]	; (82994 <_vfiprintf_r+0x890>)
   82836:	dd22      	ble.n	8287e <_vfiprintf_r+0x77a>
   82838:	4630      	mov	r0, r6
   8283a:	f04f 0b10 	mov.w	fp, #16
   8283e:	462e      	mov	r6, r5
   82840:	4625      	mov	r5, r4
   82842:	9c06      	ldr	r4, [sp, #24]
   82844:	e006      	b.n	82854 <_vfiprintf_r+0x750>
   82846:	f103 0c02 	add.w	ip, r3, #2
   8284a:	3008      	adds	r0, #8
   8284c:	460b      	mov	r3, r1
   8284e:	3d10      	subs	r5, #16
   82850:	2d10      	cmp	r5, #16
   82852:	dd10      	ble.n	82876 <_vfiprintf_r+0x772>
   82854:	1c59      	adds	r1, r3, #1
   82856:	3210      	adds	r2, #16
   82858:	2907      	cmp	r1, #7
   8285a:	9215      	str	r2, [sp, #84]	; 0x54
   8285c:	e880 0840 	stmia.w	r0, {r6, fp}
   82860:	9114      	str	r1, [sp, #80]	; 0x50
   82862:	ddf0      	ble.n	82846 <_vfiprintf_r+0x742>
   82864:	2a00      	cmp	r2, #0
   82866:	d163      	bne.n	82930 <_vfiprintf_r+0x82c>
   82868:	3d10      	subs	r5, #16
   8286a:	2d10      	cmp	r5, #16
   8286c:	f04f 0c01 	mov.w	ip, #1
   82870:	4613      	mov	r3, r2
   82872:	4648      	mov	r0, r9
   82874:	dcee      	bgt.n	82854 <_vfiprintf_r+0x750>
   82876:	462c      	mov	r4, r5
   82878:	4661      	mov	r1, ip
   8287a:	4635      	mov	r5, r6
   8287c:	4606      	mov	r6, r0
   8287e:	4422      	add	r2, r4
   82880:	2907      	cmp	r1, #7
   82882:	9215      	str	r2, [sp, #84]	; 0x54
   82884:	6035      	str	r5, [r6, #0]
   82886:	6074      	str	r4, [r6, #4]
   82888:	9114      	str	r1, [sp, #80]	; 0x50
   8288a:	f300 80c1 	bgt.w	82a10 <_vfiprintf_r+0x90c>
   8288e:	3608      	adds	r6, #8
   82890:	3101      	adds	r1, #1
   82892:	9d05      	ldr	r5, [sp, #20]
   82894:	2907      	cmp	r1, #7
   82896:	442a      	add	r2, r5
   82898:	9215      	str	r2, [sp, #84]	; 0x54
   8289a:	6037      	str	r7, [r6, #0]
   8289c:	6075      	str	r5, [r6, #4]
   8289e:	9114      	str	r1, [sp, #80]	; 0x50
   828a0:	f340 80c1 	ble.w	82a26 <_vfiprintf_r+0x922>
   828a4:	2a00      	cmp	r2, #0
   828a6:	f040 8130 	bne.w	82b0a <_vfiprintf_r+0xa06>
   828aa:	9214      	str	r2, [sp, #80]	; 0x50
   828ac:	464e      	mov	r6, r9
   828ae:	f01a 0f04 	tst.w	sl, #4
   828b2:	f000 808b 	beq.w	829cc <_vfiprintf_r+0x8c8>
   828b6:	9d04      	ldr	r5, [sp, #16]
   828b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
   828bc:	ebcb 0405 	rsb	r4, fp, r5
   828c0:	2c00      	cmp	r4, #0
   828c2:	f340 8083 	ble.w	829cc <_vfiprintf_r+0x8c8>
   828c6:	2c10      	cmp	r4, #16
   828c8:	f340 821e 	ble.w	82d08 <_vfiprintf_r+0xc04>
   828cc:	9914      	ldr	r1, [sp, #80]	; 0x50
   828ce:	4d32      	ldr	r5, [pc, #200]	; (82998 <_vfiprintf_r+0x894>)
   828d0:	2710      	movs	r7, #16
   828d2:	f8dd a018 	ldr.w	sl, [sp, #24]
   828d6:	f8dd b008 	ldr.w	fp, [sp, #8]
   828da:	e005      	b.n	828e8 <_vfiprintf_r+0x7e4>
   828dc:	1c88      	adds	r0, r1, #2
   828de:	3608      	adds	r6, #8
   828e0:	4619      	mov	r1, r3
   828e2:	3c10      	subs	r4, #16
   828e4:	2c10      	cmp	r4, #16
   828e6:	dd10      	ble.n	8290a <_vfiprintf_r+0x806>
   828e8:	1c4b      	adds	r3, r1, #1
   828ea:	3210      	adds	r2, #16
   828ec:	2b07      	cmp	r3, #7
   828ee:	9215      	str	r2, [sp, #84]	; 0x54
   828f0:	e886 00a0 	stmia.w	r6, {r5, r7}
   828f4:	9314      	str	r3, [sp, #80]	; 0x50
   828f6:	ddf1      	ble.n	828dc <_vfiprintf_r+0x7d8>
   828f8:	2a00      	cmp	r2, #0
   828fa:	d17d      	bne.n	829f8 <_vfiprintf_r+0x8f4>
   828fc:	3c10      	subs	r4, #16
   828fe:	2c10      	cmp	r4, #16
   82900:	f04f 0001 	mov.w	r0, #1
   82904:	4611      	mov	r1, r2
   82906:	464e      	mov	r6, r9
   82908:	dcee      	bgt.n	828e8 <_vfiprintf_r+0x7e4>
   8290a:	4422      	add	r2, r4
   8290c:	2807      	cmp	r0, #7
   8290e:	9215      	str	r2, [sp, #84]	; 0x54
   82910:	6035      	str	r5, [r6, #0]
   82912:	6074      	str	r4, [r6, #4]
   82914:	9014      	str	r0, [sp, #80]	; 0x50
   82916:	dd59      	ble.n	829cc <_vfiprintf_r+0x8c8>
   82918:	2a00      	cmp	r2, #0
   8291a:	d14f      	bne.n	829bc <_vfiprintf_r+0x8b8>
   8291c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8291e:	f8dd b00c 	ldr.w	fp, [sp, #12]
   82922:	9d04      	ldr	r5, [sp, #16]
   82924:	45ab      	cmp	fp, r5
   82926:	bfac      	ite	ge
   82928:	445c      	addge	r4, fp
   8292a:	1964      	addlt	r4, r4, r5
   8292c:	9409      	str	r4, [sp, #36]	; 0x24
   8292e:	e05e      	b.n	829ee <_vfiprintf_r+0x8ea>
   82930:	4620      	mov	r0, r4
   82932:	9902      	ldr	r1, [sp, #8]
   82934:	aa13      	add	r2, sp, #76	; 0x4c
   82936:	f7ff fba9 	bl	8208c <__sprint_r.part.0>
   8293a:	2800      	cmp	r0, #0
   8293c:	d135      	bne.n	829aa <_vfiprintf_r+0x8a6>
   8293e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82940:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82942:	f103 0c01 	add.w	ip, r3, #1
   82946:	4648      	mov	r0, r9
   82948:	e781      	b.n	8284e <_vfiprintf_r+0x74a>
   8294a:	08e0      	lsrs	r0, r4, #3
   8294c:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   82950:	f004 0207 	and.w	r2, r4, #7
   82954:	08e9      	lsrs	r1, r5, #3
   82956:	3230      	adds	r2, #48	; 0x30
   82958:	ea50 0b01 	orrs.w	fp, r0, r1
   8295c:	461f      	mov	r7, r3
   8295e:	701a      	strb	r2, [r3, #0]
   82960:	4604      	mov	r4, r0
   82962:	460d      	mov	r5, r1
   82964:	f103 33ff 	add.w	r3, r3, #4294967295
   82968:	d1ef      	bne.n	8294a <_vfiprintf_r+0x846>
   8296a:	f01a 0f01 	tst.w	sl, #1
   8296e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   82972:	4639      	mov	r1, r7
   82974:	f000 80b9 	beq.w	82aea <_vfiprintf_r+0x9e6>
   82978:	2a30      	cmp	r2, #48	; 0x30
   8297a:	f43f acf4 	beq.w	82366 <_vfiprintf_r+0x262>
   8297e:	461f      	mov	r7, r3
   82980:	ebc7 0509 	rsb	r5, r7, r9
   82984:	2330      	movs	r3, #48	; 0x30
   82986:	9505      	str	r5, [sp, #20]
   82988:	f801 3c01 	strb.w	r3, [r1, #-1]
   8298c:	e4ee      	b.n	8236c <_vfiprintf_r+0x268>
   8298e:	bf00      	nop
   82990:	00084898 	.word	0x00084898
   82994:	000848b4 	.word	0x000848b4
   82998:	000848c4 	.word	0x000848c4
   8299c:	9b15      	ldr	r3, [sp, #84]	; 0x54
   8299e:	b123      	cbz	r3, 829aa <_vfiprintf_r+0x8a6>
   829a0:	9806      	ldr	r0, [sp, #24]
   829a2:	9902      	ldr	r1, [sp, #8]
   829a4:	aa13      	add	r2, sp, #76	; 0x4c
   829a6:	f7ff fb71 	bl	8208c <__sprint_r.part.0>
   829aa:	9c02      	ldr	r4, [sp, #8]
   829ac:	89a3      	ldrh	r3, [r4, #12]
   829ae:	065b      	lsls	r3, r3, #25
   829b0:	f53f ac98 	bmi.w	822e4 <_vfiprintf_r+0x1e0>
   829b4:	9809      	ldr	r0, [sp, #36]	; 0x24
   829b6:	b031      	add	sp, #196	; 0xc4
   829b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   829bc:	9806      	ldr	r0, [sp, #24]
   829be:	9902      	ldr	r1, [sp, #8]
   829c0:	aa13      	add	r2, sp, #76	; 0x4c
   829c2:	f7ff fb63 	bl	8208c <__sprint_r.part.0>
   829c6:	2800      	cmp	r0, #0
   829c8:	d1ef      	bne.n	829aa <_vfiprintf_r+0x8a6>
   829ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
   829cc:	9c09      	ldr	r4, [sp, #36]	; 0x24
   829ce:	f8dd b00c 	ldr.w	fp, [sp, #12]
   829d2:	9d04      	ldr	r5, [sp, #16]
   829d4:	45ab      	cmp	fp, r5
   829d6:	bfac      	ite	ge
   829d8:	445c      	addge	r4, fp
   829da:	1964      	addlt	r4, r4, r5
   829dc:	9409      	str	r4, [sp, #36]	; 0x24
   829de:	b132      	cbz	r2, 829ee <_vfiprintf_r+0x8ea>
   829e0:	9806      	ldr	r0, [sp, #24]
   829e2:	9902      	ldr	r1, [sp, #8]
   829e4:	aa13      	add	r2, sp, #76	; 0x4c
   829e6:	f7ff fb51 	bl	8208c <__sprint_r.part.0>
   829ea:	2800      	cmp	r0, #0
   829ec:	d1dd      	bne.n	829aa <_vfiprintf_r+0x8a6>
   829ee:	2000      	movs	r0, #0
   829f0:	9014      	str	r0, [sp, #80]	; 0x50
   829f2:	464e      	mov	r6, r9
   829f4:	f7ff bbb9 	b.w	8216a <_vfiprintf_r+0x66>
   829f8:	4650      	mov	r0, sl
   829fa:	4659      	mov	r1, fp
   829fc:	aa13      	add	r2, sp, #76	; 0x4c
   829fe:	f7ff fb45 	bl	8208c <__sprint_r.part.0>
   82a02:	2800      	cmp	r0, #0
   82a04:	d1d1      	bne.n	829aa <_vfiprintf_r+0x8a6>
   82a06:	9914      	ldr	r1, [sp, #80]	; 0x50
   82a08:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82a0a:	1c48      	adds	r0, r1, #1
   82a0c:	464e      	mov	r6, r9
   82a0e:	e768      	b.n	828e2 <_vfiprintf_r+0x7de>
   82a10:	2a00      	cmp	r2, #0
   82a12:	f040 80f7 	bne.w	82c04 <_vfiprintf_r+0xb00>
   82a16:	9c05      	ldr	r4, [sp, #20]
   82a18:	2301      	movs	r3, #1
   82a1a:	9720      	str	r7, [sp, #128]	; 0x80
   82a1c:	9421      	str	r4, [sp, #132]	; 0x84
   82a1e:	9415      	str	r4, [sp, #84]	; 0x54
   82a20:	4622      	mov	r2, r4
   82a22:	9314      	str	r3, [sp, #80]	; 0x50
   82a24:	464e      	mov	r6, r9
   82a26:	3608      	adds	r6, #8
   82a28:	e741      	b.n	828ae <_vfiprintf_r+0x7aa>
   82a2a:	9d04      	ldr	r5, [sp, #16]
   82a2c:	f8dd b00c 	ldr.w	fp, [sp, #12]
   82a30:	ebcb 0405 	rsb	r4, fp, r5
   82a34:	2c00      	cmp	r4, #0
   82a36:	f77f aef7 	ble.w	82828 <_vfiprintf_r+0x724>
   82a3a:	2c10      	cmp	r4, #16
   82a3c:	4da6      	ldr	r5, [pc, #664]	; (82cd8 <_vfiprintf_r+0xbd4>)
   82a3e:	f340 8170 	ble.w	82d22 <_vfiprintf_r+0xc1e>
   82a42:	4629      	mov	r1, r5
   82a44:	f04f 0b10 	mov.w	fp, #16
   82a48:	4625      	mov	r5, r4
   82a4a:	4664      	mov	r4, ip
   82a4c:	46b4      	mov	ip, r6
   82a4e:	460e      	mov	r6, r1
   82a50:	e006      	b.n	82a60 <_vfiprintf_r+0x95c>
   82a52:	1c98      	adds	r0, r3, #2
   82a54:	f10c 0c08 	add.w	ip, ip, #8
   82a58:	460b      	mov	r3, r1
   82a5a:	3d10      	subs	r5, #16
   82a5c:	2d10      	cmp	r5, #16
   82a5e:	dd0f      	ble.n	82a80 <_vfiprintf_r+0x97c>
   82a60:	1c59      	adds	r1, r3, #1
   82a62:	3210      	adds	r2, #16
   82a64:	2907      	cmp	r1, #7
   82a66:	9215      	str	r2, [sp, #84]	; 0x54
   82a68:	e88c 0840 	stmia.w	ip, {r6, fp}
   82a6c:	9114      	str	r1, [sp, #80]	; 0x50
   82a6e:	ddf0      	ble.n	82a52 <_vfiprintf_r+0x94e>
   82a70:	b9ba      	cbnz	r2, 82aa2 <_vfiprintf_r+0x99e>
   82a72:	3d10      	subs	r5, #16
   82a74:	2d10      	cmp	r5, #16
   82a76:	f04f 0001 	mov.w	r0, #1
   82a7a:	4613      	mov	r3, r2
   82a7c:	46cc      	mov	ip, r9
   82a7e:	dcef      	bgt.n	82a60 <_vfiprintf_r+0x95c>
   82a80:	4633      	mov	r3, r6
   82a82:	4666      	mov	r6, ip
   82a84:	46a4      	mov	ip, r4
   82a86:	462c      	mov	r4, r5
   82a88:	461d      	mov	r5, r3
   82a8a:	4422      	add	r2, r4
   82a8c:	2807      	cmp	r0, #7
   82a8e:	9215      	str	r2, [sp, #84]	; 0x54
   82a90:	6035      	str	r5, [r6, #0]
   82a92:	6074      	str	r4, [r6, #4]
   82a94:	9014      	str	r0, [sp, #80]	; 0x50
   82a96:	f300 80af 	bgt.w	82bf8 <_vfiprintf_r+0xaf4>
   82a9a:	3608      	adds	r6, #8
   82a9c:	1c41      	adds	r1, r0, #1
   82a9e:	4603      	mov	r3, r0
   82aa0:	e6c2      	b.n	82828 <_vfiprintf_r+0x724>
   82aa2:	9806      	ldr	r0, [sp, #24]
   82aa4:	9902      	ldr	r1, [sp, #8]
   82aa6:	aa13      	add	r2, sp, #76	; 0x4c
   82aa8:	f7ff faf0 	bl	8208c <__sprint_r.part.0>
   82aac:	2800      	cmp	r0, #0
   82aae:	f47f af7c 	bne.w	829aa <_vfiprintf_r+0x8a6>
   82ab2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82ab4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82ab6:	1c58      	adds	r0, r3, #1
   82ab8:	46cc      	mov	ip, r9
   82aba:	e7ce      	b.n	82a5a <_vfiprintf_r+0x956>
   82abc:	2a00      	cmp	r2, #0
   82abe:	d179      	bne.n	82bb4 <_vfiprintf_r+0xab0>
   82ac0:	4619      	mov	r1, r3
   82ac2:	464e      	mov	r6, r9
   82ac4:	4613      	mov	r3, r2
   82ac6:	e69c      	b.n	82802 <_vfiprintf_r+0x6fe>
   82ac8:	2a00      	cmp	r2, #0
   82aca:	f040 8084 	bne.w	82bd6 <_vfiprintf_r+0xad2>
   82ace:	2101      	movs	r1, #1
   82ad0:	4613      	mov	r3, r2
   82ad2:	464e      	mov	r6, r9
   82ad4:	e6a4      	b.n	82820 <_vfiprintf_r+0x71c>
   82ad6:	464f      	mov	r7, r9
   82ad8:	e448      	b.n	8236c <_vfiprintf_r+0x268>
   82ada:	2d00      	cmp	r5, #0
   82adc:	bf08      	it	eq
   82ade:	2c0a      	cmpeq	r4, #10
   82ae0:	d246      	bcs.n	82b70 <_vfiprintf_r+0xa6c>
   82ae2:	3430      	adds	r4, #48	; 0x30
   82ae4:	af30      	add	r7, sp, #192	; 0xc0
   82ae6:	f807 4d41 	strb.w	r4, [r7, #-65]!
   82aea:	ebc7 0309 	rsb	r3, r7, r9
   82aee:	9305      	str	r3, [sp, #20]
   82af0:	e43c      	b.n	8236c <_vfiprintf_r+0x268>
   82af2:	2302      	movs	r3, #2
   82af4:	e417      	b.n	82326 <_vfiprintf_r+0x222>
   82af6:	2a00      	cmp	r2, #0
   82af8:	f040 80af 	bne.w	82c5a <_vfiprintf_r+0xb56>
   82afc:	4613      	mov	r3, r2
   82afe:	2101      	movs	r1, #1
   82b00:	464e      	mov	r6, r9
   82b02:	e66d      	b.n	827e0 <_vfiprintf_r+0x6dc>
   82b04:	4644      	mov	r4, r8
   82b06:	f7ff bb58 	b.w	821ba <_vfiprintf_r+0xb6>
   82b0a:	9806      	ldr	r0, [sp, #24]
   82b0c:	9902      	ldr	r1, [sp, #8]
   82b0e:	aa13      	add	r2, sp, #76	; 0x4c
   82b10:	f7ff fabc 	bl	8208c <__sprint_r.part.0>
   82b14:	2800      	cmp	r0, #0
   82b16:	f47f af48 	bne.w	829aa <_vfiprintf_r+0x8a6>
   82b1a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82b1c:	464e      	mov	r6, r9
   82b1e:	e6c6      	b.n	828ae <_vfiprintf_r+0x7aa>
   82b20:	9d08      	ldr	r5, [sp, #32]
   82b22:	682c      	ldr	r4, [r5, #0]
   82b24:	3504      	adds	r5, #4
   82b26:	9508      	str	r5, [sp, #32]
   82b28:	2500      	movs	r5, #0
   82b2a:	f7ff bbfc 	b.w	82326 <_vfiprintf_r+0x222>
   82b2e:	9d08      	ldr	r5, [sp, #32]
   82b30:	2301      	movs	r3, #1
   82b32:	682c      	ldr	r4, [r5, #0]
   82b34:	3504      	adds	r5, #4
   82b36:	9508      	str	r5, [sp, #32]
   82b38:	2500      	movs	r5, #0
   82b3a:	f7ff bbf4 	b.w	82326 <_vfiprintf_r+0x222>
   82b3e:	9d08      	ldr	r5, [sp, #32]
   82b40:	682c      	ldr	r4, [r5, #0]
   82b42:	3504      	adds	r5, #4
   82b44:	9508      	str	r5, [sp, #32]
   82b46:	2500      	movs	r5, #0
   82b48:	e525      	b.n	82596 <_vfiprintf_r+0x492>
   82b4a:	9d08      	ldr	r5, [sp, #32]
   82b4c:	682c      	ldr	r4, [r5, #0]
   82b4e:	3504      	adds	r5, #4
   82b50:	9508      	str	r5, [sp, #32]
   82b52:	17e5      	asrs	r5, r4, #31
   82b54:	4622      	mov	r2, r4
   82b56:	462b      	mov	r3, r5
   82b58:	e48e      	b.n	82478 <_vfiprintf_r+0x374>
   82b5a:	9806      	ldr	r0, [sp, #24]
   82b5c:	9902      	ldr	r1, [sp, #8]
   82b5e:	aa13      	add	r2, sp, #76	; 0x4c
   82b60:	f7ff fa94 	bl	8208c <__sprint_r.part.0>
   82b64:	2800      	cmp	r0, #0
   82b66:	f47f af20 	bne.w	829aa <_vfiprintf_r+0x8a6>
   82b6a:	464e      	mov	r6, r9
   82b6c:	f7ff bb9a 	b.w	822a4 <_vfiprintf_r+0x1a0>
   82b70:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   82b74:	9603      	str	r6, [sp, #12]
   82b76:	465e      	mov	r6, fp
   82b78:	46e3      	mov	fp, ip
   82b7a:	4620      	mov	r0, r4
   82b7c:	4629      	mov	r1, r5
   82b7e:	220a      	movs	r2, #10
   82b80:	2300      	movs	r3, #0
   82b82:	f7fe fe95 	bl	818b0 <__aeabi_uldivmod>
   82b86:	3230      	adds	r2, #48	; 0x30
   82b88:	7032      	strb	r2, [r6, #0]
   82b8a:	4620      	mov	r0, r4
   82b8c:	4629      	mov	r1, r5
   82b8e:	220a      	movs	r2, #10
   82b90:	2300      	movs	r3, #0
   82b92:	f7fe fe8d 	bl	818b0 <__aeabi_uldivmod>
   82b96:	4604      	mov	r4, r0
   82b98:	460d      	mov	r5, r1
   82b9a:	ea54 0005 	orrs.w	r0, r4, r5
   82b9e:	4637      	mov	r7, r6
   82ba0:	f106 36ff 	add.w	r6, r6, #4294967295
   82ba4:	d1e9      	bne.n	82b7a <_vfiprintf_r+0xa76>
   82ba6:	ebc7 0309 	rsb	r3, r7, r9
   82baa:	46dc      	mov	ip, fp
   82bac:	9e03      	ldr	r6, [sp, #12]
   82bae:	9305      	str	r3, [sp, #20]
   82bb0:	f7ff bbdc 	b.w	8236c <_vfiprintf_r+0x268>
   82bb4:	9806      	ldr	r0, [sp, #24]
   82bb6:	9902      	ldr	r1, [sp, #8]
   82bb8:	aa13      	add	r2, sp, #76	; 0x4c
   82bba:	f8cd c004 	str.w	ip, [sp, #4]
   82bbe:	f7ff fa65 	bl	8208c <__sprint_r.part.0>
   82bc2:	f8dd c004 	ldr.w	ip, [sp, #4]
   82bc6:	2800      	cmp	r0, #0
   82bc8:	f47f aeef 	bne.w	829aa <_vfiprintf_r+0x8a6>
   82bcc:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82bce:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82bd0:	1c59      	adds	r1, r3, #1
   82bd2:	464e      	mov	r6, r9
   82bd4:	e615      	b.n	82802 <_vfiprintf_r+0x6fe>
   82bd6:	9806      	ldr	r0, [sp, #24]
   82bd8:	9902      	ldr	r1, [sp, #8]
   82bda:	aa13      	add	r2, sp, #76	; 0x4c
   82bdc:	f8cd c004 	str.w	ip, [sp, #4]
   82be0:	f7ff fa54 	bl	8208c <__sprint_r.part.0>
   82be4:	f8dd c004 	ldr.w	ip, [sp, #4]
   82be8:	2800      	cmp	r0, #0
   82bea:	f47f aede 	bne.w	829aa <_vfiprintf_r+0x8a6>
   82bee:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82bf0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82bf2:	1c59      	adds	r1, r3, #1
   82bf4:	464e      	mov	r6, r9
   82bf6:	e613      	b.n	82820 <_vfiprintf_r+0x71c>
   82bf8:	2a00      	cmp	r2, #0
   82bfa:	d156      	bne.n	82caa <_vfiprintf_r+0xba6>
   82bfc:	2101      	movs	r1, #1
   82bfe:	4613      	mov	r3, r2
   82c00:	464e      	mov	r6, r9
   82c02:	e611      	b.n	82828 <_vfiprintf_r+0x724>
   82c04:	9806      	ldr	r0, [sp, #24]
   82c06:	9902      	ldr	r1, [sp, #8]
   82c08:	aa13      	add	r2, sp, #76	; 0x4c
   82c0a:	f7ff fa3f 	bl	8208c <__sprint_r.part.0>
   82c0e:	2800      	cmp	r0, #0
   82c10:	f47f aecb 	bne.w	829aa <_vfiprintf_r+0x8a6>
   82c14:	9914      	ldr	r1, [sp, #80]	; 0x50
   82c16:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82c18:	3101      	adds	r1, #1
   82c1a:	464e      	mov	r6, r9
   82c1c:	e639      	b.n	82892 <_vfiprintf_r+0x78e>
   82c1e:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   82c22:	4264      	negs	r4, r4
   82c24:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   82c28:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   82c2c:	f8cd b01c 	str.w	fp, [sp, #28]
   82c30:	f8cd c014 	str.w	ip, [sp, #20]
   82c34:	2301      	movs	r3, #1
   82c36:	f7ff bb7e 	b.w	82336 <_vfiprintf_r+0x232>
   82c3a:	f01a 0f10 	tst.w	sl, #16
   82c3e:	d11d      	bne.n	82c7c <_vfiprintf_r+0xb78>
   82c40:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82c44:	d058      	beq.n	82cf8 <_vfiprintf_r+0xbf4>
   82c46:	9d08      	ldr	r5, [sp, #32]
   82c48:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   82c4c:	682b      	ldr	r3, [r5, #0]
   82c4e:	3504      	adds	r5, #4
   82c50:	9508      	str	r5, [sp, #32]
   82c52:	f8a3 b000 	strh.w	fp, [r3]
   82c56:	f7ff ba88 	b.w	8216a <_vfiprintf_r+0x66>
   82c5a:	9806      	ldr	r0, [sp, #24]
   82c5c:	9902      	ldr	r1, [sp, #8]
   82c5e:	aa13      	add	r2, sp, #76	; 0x4c
   82c60:	f8cd c004 	str.w	ip, [sp, #4]
   82c64:	f7ff fa12 	bl	8208c <__sprint_r.part.0>
   82c68:	f8dd c004 	ldr.w	ip, [sp, #4]
   82c6c:	2800      	cmp	r0, #0
   82c6e:	f47f ae9c 	bne.w	829aa <_vfiprintf_r+0x8a6>
   82c72:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82c74:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82c76:	1c59      	adds	r1, r3, #1
   82c78:	464e      	mov	r6, r9
   82c7a:	e5b1      	b.n	827e0 <_vfiprintf_r+0x6dc>
   82c7c:	f8dd b020 	ldr.w	fp, [sp, #32]
   82c80:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82c82:	f8db 3000 	ldr.w	r3, [fp]
   82c86:	f10b 0b04 	add.w	fp, fp, #4
   82c8a:	f8cd b020 	str.w	fp, [sp, #32]
   82c8e:	601c      	str	r4, [r3, #0]
   82c90:	f7ff ba6b 	b.w	8216a <_vfiprintf_r+0x66>
   82c94:	9408      	str	r4, [sp, #32]
   82c96:	f001 fc0b 	bl	844b0 <strlen>
   82c9a:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   82c9e:	9005      	str	r0, [sp, #20]
   82ca0:	9407      	str	r4, [sp, #28]
   82ca2:	f04f 0c00 	mov.w	ip, #0
   82ca6:	f7ff bb61 	b.w	8236c <_vfiprintf_r+0x268>
   82caa:	9806      	ldr	r0, [sp, #24]
   82cac:	9902      	ldr	r1, [sp, #8]
   82cae:	aa13      	add	r2, sp, #76	; 0x4c
   82cb0:	f8cd c004 	str.w	ip, [sp, #4]
   82cb4:	f7ff f9ea 	bl	8208c <__sprint_r.part.0>
   82cb8:	f8dd c004 	ldr.w	ip, [sp, #4]
   82cbc:	2800      	cmp	r0, #0
   82cbe:	f47f ae74 	bne.w	829aa <_vfiprintf_r+0x8a6>
   82cc2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82cc4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82cc6:	1c59      	adds	r1, r3, #1
   82cc8:	464e      	mov	r6, r9
   82cca:	e5ad      	b.n	82828 <_vfiprintf_r+0x724>
   82ccc:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82cce:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82cd0:	3301      	adds	r3, #1
   82cd2:	4d02      	ldr	r5, [pc, #8]	; (82cdc <_vfiprintf_r+0xbd8>)
   82cd4:	f7ff bb9a 	b.w	8240c <_vfiprintf_r+0x308>
   82cd8:	000848b4 	.word	0x000848b4
   82cdc:	000848c4 	.word	0x000848c4
   82ce0:	f1bc 0f06 	cmp.w	ip, #6
   82ce4:	bf34      	ite	cc
   82ce6:	4663      	movcc	r3, ip
   82ce8:	2306      	movcs	r3, #6
   82cea:	9408      	str	r4, [sp, #32]
   82cec:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   82cf0:	9305      	str	r3, [sp, #20]
   82cf2:	9403      	str	r4, [sp, #12]
   82cf4:	4f16      	ldr	r7, [pc, #88]	; (82d50 <_vfiprintf_r+0xc4c>)
   82cf6:	e472      	b.n	825de <_vfiprintf_r+0x4da>
   82cf8:	9c08      	ldr	r4, [sp, #32]
   82cfa:	9d09      	ldr	r5, [sp, #36]	; 0x24
   82cfc:	6823      	ldr	r3, [r4, #0]
   82cfe:	3404      	adds	r4, #4
   82d00:	9408      	str	r4, [sp, #32]
   82d02:	601d      	str	r5, [r3, #0]
   82d04:	f7ff ba31 	b.w	8216a <_vfiprintf_r+0x66>
   82d08:	9814      	ldr	r0, [sp, #80]	; 0x50
   82d0a:	4d12      	ldr	r5, [pc, #72]	; (82d54 <_vfiprintf_r+0xc50>)
   82d0c:	3001      	adds	r0, #1
   82d0e:	e5fc      	b.n	8290a <_vfiprintf_r+0x806>
   82d10:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   82d14:	f8cd c014 	str.w	ip, [sp, #20]
   82d18:	9507      	str	r5, [sp, #28]
   82d1a:	9408      	str	r4, [sp, #32]
   82d1c:	4684      	mov	ip, r0
   82d1e:	f7ff bb25 	b.w	8236c <_vfiprintf_r+0x268>
   82d22:	4608      	mov	r0, r1
   82d24:	e6b1      	b.n	82a8a <_vfiprintf_r+0x986>
   82d26:	46a0      	mov	r8, r4
   82d28:	2500      	movs	r5, #0
   82d2a:	f7ff ba5a 	b.w	821e2 <_vfiprintf_r+0xde>
   82d2e:	f8dd b020 	ldr.w	fp, [sp, #32]
   82d32:	f898 3001 	ldrb.w	r3, [r8, #1]
   82d36:	f8db 5000 	ldr.w	r5, [fp]
   82d3a:	f10b 0204 	add.w	r2, fp, #4
   82d3e:	2d00      	cmp	r5, #0
   82d40:	9208      	str	r2, [sp, #32]
   82d42:	46a0      	mov	r8, r4
   82d44:	f6bf aa4b 	bge.w	821de <_vfiprintf_r+0xda>
   82d48:	f04f 35ff 	mov.w	r5, #4294967295
   82d4c:	f7ff ba47 	b.w	821de <_vfiprintf_r+0xda>
   82d50:	000848ac 	.word	0x000848ac
   82d54:	000848c4 	.word	0x000848c4

00082d58 <__sbprintf>:
   82d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82d5c:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   82d5e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   82d62:	4688      	mov	r8, r1
   82d64:	9719      	str	r7, [sp, #100]	; 0x64
   82d66:	f8d8 701c 	ldr.w	r7, [r8, #28]
   82d6a:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   82d6e:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   82d72:	9707      	str	r7, [sp, #28]
   82d74:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   82d78:	ac1a      	add	r4, sp, #104	; 0x68
   82d7a:	f44f 6580 	mov.w	r5, #1024	; 0x400
   82d7e:	f02a 0a02 	bic.w	sl, sl, #2
   82d82:	2600      	movs	r6, #0
   82d84:	4669      	mov	r1, sp
   82d86:	9400      	str	r4, [sp, #0]
   82d88:	9404      	str	r4, [sp, #16]
   82d8a:	9502      	str	r5, [sp, #8]
   82d8c:	9505      	str	r5, [sp, #20]
   82d8e:	f8ad a00c 	strh.w	sl, [sp, #12]
   82d92:	f8ad 900e 	strh.w	r9, [sp, #14]
   82d96:	9709      	str	r7, [sp, #36]	; 0x24
   82d98:	9606      	str	r6, [sp, #24]
   82d9a:	4605      	mov	r5, r0
   82d9c:	f7ff f9b2 	bl	82104 <_vfiprintf_r>
   82da0:	1e04      	subs	r4, r0, #0
   82da2:	db07      	blt.n	82db4 <__sbprintf+0x5c>
   82da4:	4628      	mov	r0, r5
   82da6:	4669      	mov	r1, sp
   82da8:	f000 f92a 	bl	83000 <_fflush_r>
   82dac:	42b0      	cmp	r0, r6
   82dae:	bf18      	it	ne
   82db0:	f04f 34ff 	movne.w	r4, #4294967295
   82db4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   82db8:	065b      	lsls	r3, r3, #25
   82dba:	d505      	bpl.n	82dc8 <__sbprintf+0x70>
   82dbc:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   82dc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82dc4:	f8a8 300c 	strh.w	r3, [r8, #12]
   82dc8:	4620      	mov	r0, r4
   82dca:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   82dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82dd2:	bf00      	nop

00082dd4 <__swsetup_r>:
   82dd4:	4b2f      	ldr	r3, [pc, #188]	; (82e94 <__swsetup_r+0xc0>)
   82dd6:	b570      	push	{r4, r5, r6, lr}
   82dd8:	4606      	mov	r6, r0
   82dda:	6818      	ldr	r0, [r3, #0]
   82ddc:	460c      	mov	r4, r1
   82dde:	b110      	cbz	r0, 82de6 <__swsetup_r+0x12>
   82de0:	6b82      	ldr	r2, [r0, #56]	; 0x38
   82de2:	2a00      	cmp	r2, #0
   82de4:	d036      	beq.n	82e54 <__swsetup_r+0x80>
   82de6:	89a5      	ldrh	r5, [r4, #12]
   82de8:	b2ab      	uxth	r3, r5
   82dea:	0719      	lsls	r1, r3, #28
   82dec:	d50c      	bpl.n	82e08 <__swsetup_r+0x34>
   82dee:	6922      	ldr	r2, [r4, #16]
   82df0:	b1aa      	cbz	r2, 82e1e <__swsetup_r+0x4a>
   82df2:	f013 0101 	ands.w	r1, r3, #1
   82df6:	d01e      	beq.n	82e36 <__swsetup_r+0x62>
   82df8:	6963      	ldr	r3, [r4, #20]
   82dfa:	2100      	movs	r1, #0
   82dfc:	425b      	negs	r3, r3
   82dfe:	61a3      	str	r3, [r4, #24]
   82e00:	60a1      	str	r1, [r4, #8]
   82e02:	b1f2      	cbz	r2, 82e42 <__swsetup_r+0x6e>
   82e04:	2000      	movs	r0, #0
   82e06:	bd70      	pop	{r4, r5, r6, pc}
   82e08:	06da      	lsls	r2, r3, #27
   82e0a:	d53a      	bpl.n	82e82 <__swsetup_r+0xae>
   82e0c:	075b      	lsls	r3, r3, #29
   82e0e:	d424      	bmi.n	82e5a <__swsetup_r+0x86>
   82e10:	6922      	ldr	r2, [r4, #16]
   82e12:	f045 0308 	orr.w	r3, r5, #8
   82e16:	81a3      	strh	r3, [r4, #12]
   82e18:	b29b      	uxth	r3, r3
   82e1a:	2a00      	cmp	r2, #0
   82e1c:	d1e9      	bne.n	82df2 <__swsetup_r+0x1e>
   82e1e:	f403 7120 	and.w	r1, r3, #640	; 0x280
   82e22:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   82e26:	d0e4      	beq.n	82df2 <__swsetup_r+0x1e>
   82e28:	4630      	mov	r0, r6
   82e2a:	4621      	mov	r1, r4
   82e2c:	f000 fcce 	bl	837cc <__smakebuf_r>
   82e30:	89a3      	ldrh	r3, [r4, #12]
   82e32:	6922      	ldr	r2, [r4, #16]
   82e34:	e7dd      	b.n	82df2 <__swsetup_r+0x1e>
   82e36:	0798      	lsls	r0, r3, #30
   82e38:	bf58      	it	pl
   82e3a:	6961      	ldrpl	r1, [r4, #20]
   82e3c:	60a1      	str	r1, [r4, #8]
   82e3e:	2a00      	cmp	r2, #0
   82e40:	d1e0      	bne.n	82e04 <__swsetup_r+0x30>
   82e42:	89a3      	ldrh	r3, [r4, #12]
   82e44:	061a      	lsls	r2, r3, #24
   82e46:	d5dd      	bpl.n	82e04 <__swsetup_r+0x30>
   82e48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82e4c:	81a3      	strh	r3, [r4, #12]
   82e4e:	f04f 30ff 	mov.w	r0, #4294967295
   82e52:	bd70      	pop	{r4, r5, r6, pc}
   82e54:	f000 f8f0 	bl	83038 <__sinit>
   82e58:	e7c5      	b.n	82de6 <__swsetup_r+0x12>
   82e5a:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82e5c:	b149      	cbz	r1, 82e72 <__swsetup_r+0x9e>
   82e5e:	f104 0340 	add.w	r3, r4, #64	; 0x40
   82e62:	4299      	cmp	r1, r3
   82e64:	d003      	beq.n	82e6e <__swsetup_r+0x9a>
   82e66:	4630      	mov	r0, r6
   82e68:	f000 fa2a 	bl	832c0 <_free_r>
   82e6c:	89a5      	ldrh	r5, [r4, #12]
   82e6e:	2300      	movs	r3, #0
   82e70:	6323      	str	r3, [r4, #48]	; 0x30
   82e72:	6922      	ldr	r2, [r4, #16]
   82e74:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   82e78:	2100      	movs	r1, #0
   82e7a:	b2ad      	uxth	r5, r5
   82e7c:	6022      	str	r2, [r4, #0]
   82e7e:	6061      	str	r1, [r4, #4]
   82e80:	e7c7      	b.n	82e12 <__swsetup_r+0x3e>
   82e82:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   82e86:	2309      	movs	r3, #9
   82e88:	6033      	str	r3, [r6, #0]
   82e8a:	f04f 30ff 	mov.w	r0, #4294967295
   82e8e:	81a5      	strh	r5, [r4, #12]
   82e90:	bd70      	pop	{r4, r5, r6, pc}
   82e92:	bf00      	nop
   82e94:	20070570 	.word	0x20070570

00082e98 <register_fini>:
   82e98:	4b02      	ldr	r3, [pc, #8]	; (82ea4 <register_fini+0xc>)
   82e9a:	b113      	cbz	r3, 82ea2 <register_fini+0xa>
   82e9c:	4802      	ldr	r0, [pc, #8]	; (82ea8 <register_fini+0x10>)
   82e9e:	f000 b805 	b.w	82eac <atexit>
   82ea2:	4770      	bx	lr
   82ea4:	00000000 	.word	0x00000000
   82ea8:	00083135 	.word	0x00083135

00082eac <atexit>:
   82eac:	4601      	mov	r1, r0
   82eae:	2000      	movs	r0, #0
   82eb0:	4602      	mov	r2, r0
   82eb2:	4603      	mov	r3, r0
   82eb4:	f001 bbca 	b.w	8464c <__register_exitproc>

00082eb8 <__sflush_r>:
   82eb8:	898b      	ldrh	r3, [r1, #12]
   82eba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82ebe:	b29a      	uxth	r2, r3
   82ec0:	460d      	mov	r5, r1
   82ec2:	0711      	lsls	r1, r2, #28
   82ec4:	4680      	mov	r8, r0
   82ec6:	d43c      	bmi.n	82f42 <__sflush_r+0x8a>
   82ec8:	686a      	ldr	r2, [r5, #4]
   82eca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82ece:	2a00      	cmp	r2, #0
   82ed0:	81ab      	strh	r3, [r5, #12]
   82ed2:	dd59      	ble.n	82f88 <__sflush_r+0xd0>
   82ed4:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82ed6:	2c00      	cmp	r4, #0
   82ed8:	d04b      	beq.n	82f72 <__sflush_r+0xba>
   82eda:	b29b      	uxth	r3, r3
   82edc:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   82ee0:	2100      	movs	r1, #0
   82ee2:	b292      	uxth	r2, r2
   82ee4:	f8d8 6000 	ldr.w	r6, [r8]
   82ee8:	f8c8 1000 	str.w	r1, [r8]
   82eec:	2a00      	cmp	r2, #0
   82eee:	d04f      	beq.n	82f90 <__sflush_r+0xd8>
   82ef0:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82ef2:	075f      	lsls	r7, r3, #29
   82ef4:	d505      	bpl.n	82f02 <__sflush_r+0x4a>
   82ef6:	6869      	ldr	r1, [r5, #4]
   82ef8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82efa:	1a52      	subs	r2, r2, r1
   82efc:	b10b      	cbz	r3, 82f02 <__sflush_r+0x4a>
   82efe:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   82f00:	1ad2      	subs	r2, r2, r3
   82f02:	4640      	mov	r0, r8
   82f04:	69e9      	ldr	r1, [r5, #28]
   82f06:	2300      	movs	r3, #0
   82f08:	47a0      	blx	r4
   82f0a:	1c44      	adds	r4, r0, #1
   82f0c:	d04a      	beq.n	82fa4 <__sflush_r+0xec>
   82f0e:	89ab      	ldrh	r3, [r5, #12]
   82f10:	692a      	ldr	r2, [r5, #16]
   82f12:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82f16:	b29b      	uxth	r3, r3
   82f18:	2100      	movs	r1, #0
   82f1a:	602a      	str	r2, [r5, #0]
   82f1c:	04da      	lsls	r2, r3, #19
   82f1e:	81ab      	strh	r3, [r5, #12]
   82f20:	6069      	str	r1, [r5, #4]
   82f22:	d44c      	bmi.n	82fbe <__sflush_r+0x106>
   82f24:	6b29      	ldr	r1, [r5, #48]	; 0x30
   82f26:	f8c8 6000 	str.w	r6, [r8]
   82f2a:	b311      	cbz	r1, 82f72 <__sflush_r+0xba>
   82f2c:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82f30:	4299      	cmp	r1, r3
   82f32:	d002      	beq.n	82f3a <__sflush_r+0x82>
   82f34:	4640      	mov	r0, r8
   82f36:	f000 f9c3 	bl	832c0 <_free_r>
   82f3a:	2000      	movs	r0, #0
   82f3c:	6328      	str	r0, [r5, #48]	; 0x30
   82f3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82f42:	692e      	ldr	r6, [r5, #16]
   82f44:	b1ae      	cbz	r6, 82f72 <__sflush_r+0xba>
   82f46:	0791      	lsls	r1, r2, #30
   82f48:	682c      	ldr	r4, [r5, #0]
   82f4a:	bf0c      	ite	eq
   82f4c:	696b      	ldreq	r3, [r5, #20]
   82f4e:	2300      	movne	r3, #0
   82f50:	602e      	str	r6, [r5, #0]
   82f52:	1ba4      	subs	r4, r4, r6
   82f54:	60ab      	str	r3, [r5, #8]
   82f56:	e00a      	b.n	82f6e <__sflush_r+0xb6>
   82f58:	4632      	mov	r2, r6
   82f5a:	4623      	mov	r3, r4
   82f5c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   82f5e:	4640      	mov	r0, r8
   82f60:	69e9      	ldr	r1, [r5, #28]
   82f62:	47b8      	blx	r7
   82f64:	2800      	cmp	r0, #0
   82f66:	ebc0 0404 	rsb	r4, r0, r4
   82f6a:	4406      	add	r6, r0
   82f6c:	dd04      	ble.n	82f78 <__sflush_r+0xc0>
   82f6e:	2c00      	cmp	r4, #0
   82f70:	dcf2      	bgt.n	82f58 <__sflush_r+0xa0>
   82f72:	2000      	movs	r0, #0
   82f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82f78:	89ab      	ldrh	r3, [r5, #12]
   82f7a:	f04f 30ff 	mov.w	r0, #4294967295
   82f7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82f82:	81ab      	strh	r3, [r5, #12]
   82f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82f88:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   82f8a:	2a00      	cmp	r2, #0
   82f8c:	dca2      	bgt.n	82ed4 <__sflush_r+0x1c>
   82f8e:	e7f0      	b.n	82f72 <__sflush_r+0xba>
   82f90:	2301      	movs	r3, #1
   82f92:	4640      	mov	r0, r8
   82f94:	69e9      	ldr	r1, [r5, #28]
   82f96:	47a0      	blx	r4
   82f98:	1c43      	adds	r3, r0, #1
   82f9a:	4602      	mov	r2, r0
   82f9c:	d01e      	beq.n	82fdc <__sflush_r+0x124>
   82f9e:	89ab      	ldrh	r3, [r5, #12]
   82fa0:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82fa2:	e7a6      	b.n	82ef2 <__sflush_r+0x3a>
   82fa4:	f8d8 3000 	ldr.w	r3, [r8]
   82fa8:	b95b      	cbnz	r3, 82fc2 <__sflush_r+0x10a>
   82faa:	89aa      	ldrh	r2, [r5, #12]
   82fac:	6929      	ldr	r1, [r5, #16]
   82fae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82fb2:	b292      	uxth	r2, r2
   82fb4:	606b      	str	r3, [r5, #4]
   82fb6:	04d3      	lsls	r3, r2, #19
   82fb8:	81aa      	strh	r2, [r5, #12]
   82fba:	6029      	str	r1, [r5, #0]
   82fbc:	d5b2      	bpl.n	82f24 <__sflush_r+0x6c>
   82fbe:	6528      	str	r0, [r5, #80]	; 0x50
   82fc0:	e7b0      	b.n	82f24 <__sflush_r+0x6c>
   82fc2:	2b1d      	cmp	r3, #29
   82fc4:	d001      	beq.n	82fca <__sflush_r+0x112>
   82fc6:	2b16      	cmp	r3, #22
   82fc8:	d113      	bne.n	82ff2 <__sflush_r+0x13a>
   82fca:	89a9      	ldrh	r1, [r5, #12]
   82fcc:	692b      	ldr	r3, [r5, #16]
   82fce:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   82fd2:	2200      	movs	r2, #0
   82fd4:	81a9      	strh	r1, [r5, #12]
   82fd6:	602b      	str	r3, [r5, #0]
   82fd8:	606a      	str	r2, [r5, #4]
   82fda:	e7a3      	b.n	82f24 <__sflush_r+0x6c>
   82fdc:	f8d8 3000 	ldr.w	r3, [r8]
   82fe0:	2b00      	cmp	r3, #0
   82fe2:	d0dc      	beq.n	82f9e <__sflush_r+0xe6>
   82fe4:	2b1d      	cmp	r3, #29
   82fe6:	d001      	beq.n	82fec <__sflush_r+0x134>
   82fe8:	2b16      	cmp	r3, #22
   82fea:	d1c5      	bne.n	82f78 <__sflush_r+0xc0>
   82fec:	f8c8 6000 	str.w	r6, [r8]
   82ff0:	e7bf      	b.n	82f72 <__sflush_r+0xba>
   82ff2:	89ab      	ldrh	r3, [r5, #12]
   82ff4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82ff8:	81ab      	strh	r3, [r5, #12]
   82ffa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82ffe:	bf00      	nop

00083000 <_fflush_r>:
   83000:	b510      	push	{r4, lr}
   83002:	4604      	mov	r4, r0
   83004:	b082      	sub	sp, #8
   83006:	b108      	cbz	r0, 8300c <_fflush_r+0xc>
   83008:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8300a:	b153      	cbz	r3, 83022 <_fflush_r+0x22>
   8300c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   83010:	b908      	cbnz	r0, 83016 <_fflush_r+0x16>
   83012:	b002      	add	sp, #8
   83014:	bd10      	pop	{r4, pc}
   83016:	4620      	mov	r0, r4
   83018:	b002      	add	sp, #8
   8301a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8301e:	f7ff bf4b 	b.w	82eb8 <__sflush_r>
   83022:	9101      	str	r1, [sp, #4]
   83024:	f000 f808 	bl	83038 <__sinit>
   83028:	9901      	ldr	r1, [sp, #4]
   8302a:	e7ef      	b.n	8300c <_fflush_r+0xc>

0008302c <_cleanup_r>:
   8302c:	4901      	ldr	r1, [pc, #4]	; (83034 <_cleanup_r+0x8>)
   8302e:	f000 bb9f 	b.w	83770 <_fwalk>
   83032:	bf00      	nop
   83034:	00084799 	.word	0x00084799

00083038 <__sinit>:
   83038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8303c:	6b84      	ldr	r4, [r0, #56]	; 0x38
   8303e:	b083      	sub	sp, #12
   83040:	4607      	mov	r7, r0
   83042:	2c00      	cmp	r4, #0
   83044:	d165      	bne.n	83112 <__sinit+0xda>
   83046:	687d      	ldr	r5, [r7, #4]
   83048:	4833      	ldr	r0, [pc, #204]	; (83118 <__sinit+0xe0>)
   8304a:	2304      	movs	r3, #4
   8304c:	2103      	movs	r1, #3
   8304e:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   83052:	63f8      	str	r0, [r7, #60]	; 0x3c
   83054:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   83058:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   8305c:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   83060:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   83064:	81ab      	strh	r3, [r5, #12]
   83066:	602c      	str	r4, [r5, #0]
   83068:	606c      	str	r4, [r5, #4]
   8306a:	60ac      	str	r4, [r5, #8]
   8306c:	666c      	str	r4, [r5, #100]	; 0x64
   8306e:	81ec      	strh	r4, [r5, #14]
   83070:	612c      	str	r4, [r5, #16]
   83072:	616c      	str	r4, [r5, #20]
   83074:	61ac      	str	r4, [r5, #24]
   83076:	4621      	mov	r1, r4
   83078:	2208      	movs	r2, #8
   8307a:	f7fe ff35 	bl	81ee8 <memset>
   8307e:	f8df b09c 	ldr.w	fp, [pc, #156]	; 8311c <__sinit+0xe4>
   83082:	68be      	ldr	r6, [r7, #8]
   83084:	f8df a098 	ldr.w	sl, [pc, #152]	; 83120 <__sinit+0xe8>
   83088:	f8df 9098 	ldr.w	r9, [pc, #152]	; 83124 <__sinit+0xec>
   8308c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 83128 <__sinit+0xf0>
   83090:	2301      	movs	r3, #1
   83092:	2209      	movs	r2, #9
   83094:	61ed      	str	r5, [r5, #28]
   83096:	f8c5 b020 	str.w	fp, [r5, #32]
   8309a:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   8309e:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   830a2:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   830a6:	4621      	mov	r1, r4
   830a8:	81f3      	strh	r3, [r6, #14]
   830aa:	81b2      	strh	r2, [r6, #12]
   830ac:	6034      	str	r4, [r6, #0]
   830ae:	6074      	str	r4, [r6, #4]
   830b0:	60b4      	str	r4, [r6, #8]
   830b2:	6674      	str	r4, [r6, #100]	; 0x64
   830b4:	6134      	str	r4, [r6, #16]
   830b6:	6174      	str	r4, [r6, #20]
   830b8:	61b4      	str	r4, [r6, #24]
   830ba:	2208      	movs	r2, #8
   830bc:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   830c0:	9301      	str	r3, [sp, #4]
   830c2:	f7fe ff11 	bl	81ee8 <memset>
   830c6:	68fd      	ldr	r5, [r7, #12]
   830c8:	2012      	movs	r0, #18
   830ca:	2202      	movs	r2, #2
   830cc:	61f6      	str	r6, [r6, #28]
   830ce:	f8c6 b020 	str.w	fp, [r6, #32]
   830d2:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   830d6:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   830da:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   830de:	4621      	mov	r1, r4
   830e0:	81a8      	strh	r0, [r5, #12]
   830e2:	81ea      	strh	r2, [r5, #14]
   830e4:	602c      	str	r4, [r5, #0]
   830e6:	606c      	str	r4, [r5, #4]
   830e8:	60ac      	str	r4, [r5, #8]
   830ea:	666c      	str	r4, [r5, #100]	; 0x64
   830ec:	612c      	str	r4, [r5, #16]
   830ee:	616c      	str	r4, [r5, #20]
   830f0:	61ac      	str	r4, [r5, #24]
   830f2:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   830f6:	2208      	movs	r2, #8
   830f8:	f7fe fef6 	bl	81ee8 <memset>
   830fc:	9b01      	ldr	r3, [sp, #4]
   830fe:	61ed      	str	r5, [r5, #28]
   83100:	f8c5 b020 	str.w	fp, [r5, #32]
   83104:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   83108:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   8310c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   83110:	63bb      	str	r3, [r7, #56]	; 0x38
   83112:	b003      	add	sp, #12
   83114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83118:	0008302d 	.word	0x0008302d
   8311c:	0008442d 	.word	0x0008442d
   83120:	00084451 	.word	0x00084451
   83124:	00084489 	.word	0x00084489
   83128:	000844a9 	.word	0x000844a9

0008312c <__sfp_lock_acquire>:
   8312c:	4770      	bx	lr
   8312e:	bf00      	nop

00083130 <__sfp_lock_release>:
   83130:	4770      	bx	lr
   83132:	bf00      	nop

00083134 <__libc_fini_array>:
   83134:	b538      	push	{r3, r4, r5, lr}
   83136:	4d09      	ldr	r5, [pc, #36]	; (8315c <__libc_fini_array+0x28>)
   83138:	4c09      	ldr	r4, [pc, #36]	; (83160 <__libc_fini_array+0x2c>)
   8313a:	1b64      	subs	r4, r4, r5
   8313c:	10a4      	asrs	r4, r4, #2
   8313e:	bf18      	it	ne
   83140:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   83144:	d005      	beq.n	83152 <__libc_fini_array+0x1e>
   83146:	3c01      	subs	r4, #1
   83148:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   8314c:	4798      	blx	r3
   8314e:	2c00      	cmp	r4, #0
   83150:	d1f9      	bne.n	83146 <__libc_fini_array+0x12>
   83152:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   83156:	f001 bbc7 	b.w	848e8 <_fini>
   8315a:	bf00      	nop
   8315c:	000848f4 	.word	0x000848f4
   83160:	000848f8 	.word	0x000848f8

00083164 <_fputwc_r>:
   83164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83168:	8993      	ldrh	r3, [r2, #12]
   8316a:	460f      	mov	r7, r1
   8316c:	0499      	lsls	r1, r3, #18
   8316e:	b082      	sub	sp, #8
   83170:	4614      	mov	r4, r2
   83172:	4680      	mov	r8, r0
   83174:	d406      	bmi.n	83184 <_fputwc_r+0x20>
   83176:	6e52      	ldr	r2, [r2, #100]	; 0x64
   83178:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8317c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   83180:	81a3      	strh	r3, [r4, #12]
   83182:	6662      	str	r2, [r4, #100]	; 0x64
   83184:	f000 fb1c 	bl	837c0 <__locale_mb_cur_max>
   83188:	2801      	cmp	r0, #1
   8318a:	d03e      	beq.n	8320a <_fputwc_r+0xa6>
   8318c:	463a      	mov	r2, r7
   8318e:	4640      	mov	r0, r8
   83190:	a901      	add	r1, sp, #4
   83192:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   83196:	f001 fa0f 	bl	845b8 <_wcrtomb_r>
   8319a:	1c42      	adds	r2, r0, #1
   8319c:	4606      	mov	r6, r0
   8319e:	d02d      	beq.n	831fc <_fputwc_r+0x98>
   831a0:	2800      	cmp	r0, #0
   831a2:	d03a      	beq.n	8321a <_fputwc_r+0xb6>
   831a4:	f89d 1004 	ldrb.w	r1, [sp, #4]
   831a8:	2500      	movs	r5, #0
   831aa:	e009      	b.n	831c0 <_fputwc_r+0x5c>
   831ac:	6823      	ldr	r3, [r4, #0]
   831ae:	7019      	strb	r1, [r3, #0]
   831b0:	6823      	ldr	r3, [r4, #0]
   831b2:	3301      	adds	r3, #1
   831b4:	6023      	str	r3, [r4, #0]
   831b6:	3501      	adds	r5, #1
   831b8:	42b5      	cmp	r5, r6
   831ba:	d22e      	bcs.n	8321a <_fputwc_r+0xb6>
   831bc:	ab01      	add	r3, sp, #4
   831be:	5ce9      	ldrb	r1, [r5, r3]
   831c0:	68a3      	ldr	r3, [r4, #8]
   831c2:	3b01      	subs	r3, #1
   831c4:	2b00      	cmp	r3, #0
   831c6:	60a3      	str	r3, [r4, #8]
   831c8:	daf0      	bge.n	831ac <_fputwc_r+0x48>
   831ca:	69a2      	ldr	r2, [r4, #24]
   831cc:	4293      	cmp	r3, r2
   831ce:	db06      	blt.n	831de <_fputwc_r+0x7a>
   831d0:	6823      	ldr	r3, [r4, #0]
   831d2:	7019      	strb	r1, [r3, #0]
   831d4:	6823      	ldr	r3, [r4, #0]
   831d6:	7819      	ldrb	r1, [r3, #0]
   831d8:	3301      	adds	r3, #1
   831da:	290a      	cmp	r1, #10
   831dc:	d1ea      	bne.n	831b4 <_fputwc_r+0x50>
   831de:	4640      	mov	r0, r8
   831e0:	4622      	mov	r2, r4
   831e2:	f001 f995 	bl	84510 <__swbuf_r>
   831e6:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   831ea:	4258      	negs	r0, r3
   831ec:	4158      	adcs	r0, r3
   831ee:	2800      	cmp	r0, #0
   831f0:	d0e1      	beq.n	831b6 <_fputwc_r+0x52>
   831f2:	f04f 30ff 	mov.w	r0, #4294967295
   831f6:	b002      	add	sp, #8
   831f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   831fc:	89a3      	ldrh	r3, [r4, #12]
   831fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83202:	81a3      	strh	r3, [r4, #12]
   83204:	b002      	add	sp, #8
   83206:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8320a:	1e7b      	subs	r3, r7, #1
   8320c:	2bfe      	cmp	r3, #254	; 0xfe
   8320e:	d8bd      	bhi.n	8318c <_fputwc_r+0x28>
   83210:	b2f9      	uxtb	r1, r7
   83212:	4606      	mov	r6, r0
   83214:	f88d 1004 	strb.w	r1, [sp, #4]
   83218:	e7c6      	b.n	831a8 <_fputwc_r+0x44>
   8321a:	4638      	mov	r0, r7
   8321c:	b002      	add	sp, #8
   8321e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83222:	bf00      	nop

00083224 <_malloc_trim_r>:
   83224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83226:	4d23      	ldr	r5, [pc, #140]	; (832b4 <_malloc_trim_r+0x90>)
   83228:	460f      	mov	r7, r1
   8322a:	4604      	mov	r4, r0
   8322c:	f000 ff08 	bl	84040 <__malloc_lock>
   83230:	68ab      	ldr	r3, [r5, #8]
   83232:	685e      	ldr	r6, [r3, #4]
   83234:	f026 0603 	bic.w	r6, r6, #3
   83238:	1bf1      	subs	r1, r6, r7
   8323a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   8323e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   83242:	f021 010f 	bic.w	r1, r1, #15
   83246:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   8324a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   8324e:	db07      	blt.n	83260 <_malloc_trim_r+0x3c>
   83250:	4620      	mov	r0, r4
   83252:	2100      	movs	r1, #0
   83254:	f001 f8d8 	bl	84408 <_sbrk_r>
   83258:	68ab      	ldr	r3, [r5, #8]
   8325a:	4433      	add	r3, r6
   8325c:	4298      	cmp	r0, r3
   8325e:	d004      	beq.n	8326a <_malloc_trim_r+0x46>
   83260:	4620      	mov	r0, r4
   83262:	f000 feef 	bl	84044 <__malloc_unlock>
   83266:	2000      	movs	r0, #0
   83268:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8326a:	4620      	mov	r0, r4
   8326c:	4279      	negs	r1, r7
   8326e:	f001 f8cb 	bl	84408 <_sbrk_r>
   83272:	3001      	adds	r0, #1
   83274:	d00d      	beq.n	83292 <_malloc_trim_r+0x6e>
   83276:	4b10      	ldr	r3, [pc, #64]	; (832b8 <_malloc_trim_r+0x94>)
   83278:	68aa      	ldr	r2, [r5, #8]
   8327a:	6819      	ldr	r1, [r3, #0]
   8327c:	1bf6      	subs	r6, r6, r7
   8327e:	f046 0601 	orr.w	r6, r6, #1
   83282:	4620      	mov	r0, r4
   83284:	1bc9      	subs	r1, r1, r7
   83286:	6056      	str	r6, [r2, #4]
   83288:	6019      	str	r1, [r3, #0]
   8328a:	f000 fedb 	bl	84044 <__malloc_unlock>
   8328e:	2001      	movs	r0, #1
   83290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83292:	4620      	mov	r0, r4
   83294:	2100      	movs	r1, #0
   83296:	f001 f8b7 	bl	84408 <_sbrk_r>
   8329a:	68ab      	ldr	r3, [r5, #8]
   8329c:	1ac2      	subs	r2, r0, r3
   8329e:	2a0f      	cmp	r2, #15
   832a0:	ddde      	ble.n	83260 <_malloc_trim_r+0x3c>
   832a2:	4d06      	ldr	r5, [pc, #24]	; (832bc <_malloc_trim_r+0x98>)
   832a4:	4904      	ldr	r1, [pc, #16]	; (832b8 <_malloc_trim_r+0x94>)
   832a6:	682d      	ldr	r5, [r5, #0]
   832a8:	f042 0201 	orr.w	r2, r2, #1
   832ac:	1b40      	subs	r0, r0, r5
   832ae:	605a      	str	r2, [r3, #4]
   832b0:	6008      	str	r0, [r1, #0]
   832b2:	e7d5      	b.n	83260 <_malloc_trim_r+0x3c>
   832b4:	20070598 	.word	0x20070598
   832b8:	20070af4 	.word	0x20070af4
   832bc:	200709a4 	.word	0x200709a4

000832c0 <_free_r>:
   832c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   832c4:	460d      	mov	r5, r1
   832c6:	4606      	mov	r6, r0
   832c8:	2900      	cmp	r1, #0
   832ca:	d055      	beq.n	83378 <_free_r+0xb8>
   832cc:	f000 feb8 	bl	84040 <__malloc_lock>
   832d0:	f855 1c04 	ldr.w	r1, [r5, #-4]
   832d4:	f8df c170 	ldr.w	ip, [pc, #368]	; 83448 <_free_r+0x188>
   832d8:	f1a5 0408 	sub.w	r4, r5, #8
   832dc:	f021 0301 	bic.w	r3, r1, #1
   832e0:	18e2      	adds	r2, r4, r3
   832e2:	f8dc 0008 	ldr.w	r0, [ip, #8]
   832e6:	6857      	ldr	r7, [r2, #4]
   832e8:	4290      	cmp	r0, r2
   832ea:	f027 0703 	bic.w	r7, r7, #3
   832ee:	d068      	beq.n	833c2 <_free_r+0x102>
   832f0:	f011 0101 	ands.w	r1, r1, #1
   832f4:	6057      	str	r7, [r2, #4]
   832f6:	d032      	beq.n	8335e <_free_r+0x9e>
   832f8:	2100      	movs	r1, #0
   832fa:	19d0      	adds	r0, r2, r7
   832fc:	6840      	ldr	r0, [r0, #4]
   832fe:	07c0      	lsls	r0, r0, #31
   83300:	d406      	bmi.n	83310 <_free_r+0x50>
   83302:	443b      	add	r3, r7
   83304:	6890      	ldr	r0, [r2, #8]
   83306:	2900      	cmp	r1, #0
   83308:	d04d      	beq.n	833a6 <_free_r+0xe6>
   8330a:	68d2      	ldr	r2, [r2, #12]
   8330c:	60c2      	str	r2, [r0, #12]
   8330e:	6090      	str	r0, [r2, #8]
   83310:	f043 0201 	orr.w	r2, r3, #1
   83314:	6062      	str	r2, [r4, #4]
   83316:	50e3      	str	r3, [r4, r3]
   83318:	b9e1      	cbnz	r1, 83354 <_free_r+0x94>
   8331a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8331e:	d32d      	bcc.n	8337c <_free_r+0xbc>
   83320:	0a5a      	lsrs	r2, r3, #9
   83322:	2a04      	cmp	r2, #4
   83324:	d869      	bhi.n	833fa <_free_r+0x13a>
   83326:	0998      	lsrs	r0, r3, #6
   83328:	3038      	adds	r0, #56	; 0x38
   8332a:	0041      	lsls	r1, r0, #1
   8332c:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   83330:	f8dc 2008 	ldr.w	r2, [ip, #8]
   83334:	4944      	ldr	r1, [pc, #272]	; (83448 <_free_r+0x188>)
   83336:	4562      	cmp	r2, ip
   83338:	d065      	beq.n	83406 <_free_r+0x146>
   8333a:	6851      	ldr	r1, [r2, #4]
   8333c:	f021 0103 	bic.w	r1, r1, #3
   83340:	428b      	cmp	r3, r1
   83342:	d202      	bcs.n	8334a <_free_r+0x8a>
   83344:	6892      	ldr	r2, [r2, #8]
   83346:	4594      	cmp	ip, r2
   83348:	d1f7      	bne.n	8333a <_free_r+0x7a>
   8334a:	68d3      	ldr	r3, [r2, #12]
   8334c:	60e3      	str	r3, [r4, #12]
   8334e:	60a2      	str	r2, [r4, #8]
   83350:	609c      	str	r4, [r3, #8]
   83352:	60d4      	str	r4, [r2, #12]
   83354:	4630      	mov	r0, r6
   83356:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8335a:	f000 be73 	b.w	84044 <__malloc_unlock>
   8335e:	f855 5c08 	ldr.w	r5, [r5, #-8]
   83362:	f10c 0808 	add.w	r8, ip, #8
   83366:	1b64      	subs	r4, r4, r5
   83368:	68a0      	ldr	r0, [r4, #8]
   8336a:	442b      	add	r3, r5
   8336c:	4540      	cmp	r0, r8
   8336e:	d042      	beq.n	833f6 <_free_r+0x136>
   83370:	68e5      	ldr	r5, [r4, #12]
   83372:	60c5      	str	r5, [r0, #12]
   83374:	60a8      	str	r0, [r5, #8]
   83376:	e7c0      	b.n	832fa <_free_r+0x3a>
   83378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8337c:	08db      	lsrs	r3, r3, #3
   8337e:	109a      	asrs	r2, r3, #2
   83380:	2001      	movs	r0, #1
   83382:	4090      	lsls	r0, r2
   83384:	f8dc 1004 	ldr.w	r1, [ip, #4]
   83388:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   8338c:	689a      	ldr	r2, [r3, #8]
   8338e:	4301      	orrs	r1, r0
   83390:	60a2      	str	r2, [r4, #8]
   83392:	60e3      	str	r3, [r4, #12]
   83394:	f8cc 1004 	str.w	r1, [ip, #4]
   83398:	4630      	mov	r0, r6
   8339a:	609c      	str	r4, [r3, #8]
   8339c:	60d4      	str	r4, [r2, #12]
   8339e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   833a2:	f000 be4f 	b.w	84044 <__malloc_unlock>
   833a6:	4d29      	ldr	r5, [pc, #164]	; (8344c <_free_r+0x18c>)
   833a8:	42a8      	cmp	r0, r5
   833aa:	d1ae      	bne.n	8330a <_free_r+0x4a>
   833ac:	f043 0201 	orr.w	r2, r3, #1
   833b0:	f8cc 4014 	str.w	r4, [ip, #20]
   833b4:	f8cc 4010 	str.w	r4, [ip, #16]
   833b8:	60e0      	str	r0, [r4, #12]
   833ba:	60a0      	str	r0, [r4, #8]
   833bc:	6062      	str	r2, [r4, #4]
   833be:	50e3      	str	r3, [r4, r3]
   833c0:	e7c8      	b.n	83354 <_free_r+0x94>
   833c2:	441f      	add	r7, r3
   833c4:	07cb      	lsls	r3, r1, #31
   833c6:	d407      	bmi.n	833d8 <_free_r+0x118>
   833c8:	f855 1c08 	ldr.w	r1, [r5, #-8]
   833cc:	1a64      	subs	r4, r4, r1
   833ce:	68e3      	ldr	r3, [r4, #12]
   833d0:	68a2      	ldr	r2, [r4, #8]
   833d2:	440f      	add	r7, r1
   833d4:	60d3      	str	r3, [r2, #12]
   833d6:	609a      	str	r2, [r3, #8]
   833d8:	4b1d      	ldr	r3, [pc, #116]	; (83450 <_free_r+0x190>)
   833da:	f047 0201 	orr.w	r2, r7, #1
   833de:	681b      	ldr	r3, [r3, #0]
   833e0:	6062      	str	r2, [r4, #4]
   833e2:	429f      	cmp	r7, r3
   833e4:	f8cc 4008 	str.w	r4, [ip, #8]
   833e8:	d3b4      	bcc.n	83354 <_free_r+0x94>
   833ea:	4b1a      	ldr	r3, [pc, #104]	; (83454 <_free_r+0x194>)
   833ec:	4630      	mov	r0, r6
   833ee:	6819      	ldr	r1, [r3, #0]
   833f0:	f7ff ff18 	bl	83224 <_malloc_trim_r>
   833f4:	e7ae      	b.n	83354 <_free_r+0x94>
   833f6:	2101      	movs	r1, #1
   833f8:	e77f      	b.n	832fa <_free_r+0x3a>
   833fa:	2a14      	cmp	r2, #20
   833fc:	d80b      	bhi.n	83416 <_free_r+0x156>
   833fe:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   83402:	0041      	lsls	r1, r0, #1
   83404:	e792      	b.n	8332c <_free_r+0x6c>
   83406:	1080      	asrs	r0, r0, #2
   83408:	2501      	movs	r5, #1
   8340a:	4085      	lsls	r5, r0
   8340c:	6848      	ldr	r0, [r1, #4]
   8340e:	4613      	mov	r3, r2
   83410:	4328      	orrs	r0, r5
   83412:	6048      	str	r0, [r1, #4]
   83414:	e79a      	b.n	8334c <_free_r+0x8c>
   83416:	2a54      	cmp	r2, #84	; 0x54
   83418:	d803      	bhi.n	83422 <_free_r+0x162>
   8341a:	0b18      	lsrs	r0, r3, #12
   8341c:	306e      	adds	r0, #110	; 0x6e
   8341e:	0041      	lsls	r1, r0, #1
   83420:	e784      	b.n	8332c <_free_r+0x6c>
   83422:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83426:	d803      	bhi.n	83430 <_free_r+0x170>
   83428:	0bd8      	lsrs	r0, r3, #15
   8342a:	3077      	adds	r0, #119	; 0x77
   8342c:	0041      	lsls	r1, r0, #1
   8342e:	e77d      	b.n	8332c <_free_r+0x6c>
   83430:	f240 5154 	movw	r1, #1364	; 0x554
   83434:	428a      	cmp	r2, r1
   83436:	d803      	bhi.n	83440 <_free_r+0x180>
   83438:	0c98      	lsrs	r0, r3, #18
   8343a:	307c      	adds	r0, #124	; 0x7c
   8343c:	0041      	lsls	r1, r0, #1
   8343e:	e775      	b.n	8332c <_free_r+0x6c>
   83440:	21fc      	movs	r1, #252	; 0xfc
   83442:	207e      	movs	r0, #126	; 0x7e
   83444:	e772      	b.n	8332c <_free_r+0x6c>
   83446:	bf00      	nop
   83448:	20070598 	.word	0x20070598
   8344c:	200705a0 	.word	0x200705a0
   83450:	200709a0 	.word	0x200709a0
   83454:	20070af0 	.word	0x20070af0

00083458 <__sfvwrite_r>:
   83458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8345c:	6893      	ldr	r3, [r2, #8]
   8345e:	b083      	sub	sp, #12
   83460:	4616      	mov	r6, r2
   83462:	4681      	mov	r9, r0
   83464:	460c      	mov	r4, r1
   83466:	b32b      	cbz	r3, 834b4 <__sfvwrite_r+0x5c>
   83468:	898b      	ldrh	r3, [r1, #12]
   8346a:	0719      	lsls	r1, r3, #28
   8346c:	d526      	bpl.n	834bc <__sfvwrite_r+0x64>
   8346e:	6922      	ldr	r2, [r4, #16]
   83470:	b322      	cbz	r2, 834bc <__sfvwrite_r+0x64>
   83472:	f003 0202 	and.w	r2, r3, #2
   83476:	b292      	uxth	r2, r2
   83478:	6835      	ldr	r5, [r6, #0]
   8347a:	2a00      	cmp	r2, #0
   8347c:	d02c      	beq.n	834d8 <__sfvwrite_r+0x80>
   8347e:	f04f 0a00 	mov.w	sl, #0
   83482:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 8376c <__sfvwrite_r+0x314>
   83486:	46d0      	mov	r8, sl
   83488:	45d8      	cmp	r8, fp
   8348a:	bf34      	ite	cc
   8348c:	4643      	movcc	r3, r8
   8348e:	465b      	movcs	r3, fp
   83490:	4652      	mov	r2, sl
   83492:	4648      	mov	r0, r9
   83494:	f1b8 0f00 	cmp.w	r8, #0
   83498:	d04f      	beq.n	8353a <__sfvwrite_r+0xe2>
   8349a:	69e1      	ldr	r1, [r4, #28]
   8349c:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8349e:	47b8      	blx	r7
   834a0:	2800      	cmp	r0, #0
   834a2:	dd56      	ble.n	83552 <__sfvwrite_r+0xfa>
   834a4:	68b3      	ldr	r3, [r6, #8]
   834a6:	4482      	add	sl, r0
   834a8:	1a1b      	subs	r3, r3, r0
   834aa:	ebc0 0808 	rsb	r8, r0, r8
   834ae:	60b3      	str	r3, [r6, #8]
   834b0:	2b00      	cmp	r3, #0
   834b2:	d1e9      	bne.n	83488 <__sfvwrite_r+0x30>
   834b4:	2000      	movs	r0, #0
   834b6:	b003      	add	sp, #12
   834b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   834bc:	4648      	mov	r0, r9
   834be:	4621      	mov	r1, r4
   834c0:	f7ff fc88 	bl	82dd4 <__swsetup_r>
   834c4:	2800      	cmp	r0, #0
   834c6:	f040 8148 	bne.w	8375a <__sfvwrite_r+0x302>
   834ca:	89a3      	ldrh	r3, [r4, #12]
   834cc:	6835      	ldr	r5, [r6, #0]
   834ce:	f003 0202 	and.w	r2, r3, #2
   834d2:	b292      	uxth	r2, r2
   834d4:	2a00      	cmp	r2, #0
   834d6:	d1d2      	bne.n	8347e <__sfvwrite_r+0x26>
   834d8:	f013 0a01 	ands.w	sl, r3, #1
   834dc:	d142      	bne.n	83564 <__sfvwrite_r+0x10c>
   834de:	46d0      	mov	r8, sl
   834e0:	f1b8 0f00 	cmp.w	r8, #0
   834e4:	d023      	beq.n	8352e <__sfvwrite_r+0xd6>
   834e6:	059a      	lsls	r2, r3, #22
   834e8:	68a7      	ldr	r7, [r4, #8]
   834ea:	d576      	bpl.n	835da <__sfvwrite_r+0x182>
   834ec:	45b8      	cmp	r8, r7
   834ee:	f0c0 80a4 	bcc.w	8363a <__sfvwrite_r+0x1e2>
   834f2:	f413 6f90 	tst.w	r3, #1152	; 0x480
   834f6:	f040 80b2 	bne.w	8365e <__sfvwrite_r+0x206>
   834fa:	6820      	ldr	r0, [r4, #0]
   834fc:	46bb      	mov	fp, r7
   834fe:	4651      	mov	r1, sl
   83500:	465a      	mov	r2, fp
   83502:	f000 fd37 	bl	83f74 <memmove>
   83506:	68a2      	ldr	r2, [r4, #8]
   83508:	6821      	ldr	r1, [r4, #0]
   8350a:	1bd2      	subs	r2, r2, r7
   8350c:	eb01 030b 	add.w	r3, r1, fp
   83510:	60a2      	str	r2, [r4, #8]
   83512:	6023      	str	r3, [r4, #0]
   83514:	4642      	mov	r2, r8
   83516:	68b3      	ldr	r3, [r6, #8]
   83518:	4492      	add	sl, r2
   8351a:	1a9b      	subs	r3, r3, r2
   8351c:	ebc2 0808 	rsb	r8, r2, r8
   83520:	60b3      	str	r3, [r6, #8]
   83522:	2b00      	cmp	r3, #0
   83524:	d0c6      	beq.n	834b4 <__sfvwrite_r+0x5c>
   83526:	89a3      	ldrh	r3, [r4, #12]
   83528:	f1b8 0f00 	cmp.w	r8, #0
   8352c:	d1db      	bne.n	834e6 <__sfvwrite_r+0x8e>
   8352e:	f8d5 a000 	ldr.w	sl, [r5]
   83532:	f8d5 8004 	ldr.w	r8, [r5, #4]
   83536:	3508      	adds	r5, #8
   83538:	e7d2      	b.n	834e0 <__sfvwrite_r+0x88>
   8353a:	f8d5 a000 	ldr.w	sl, [r5]
   8353e:	f8d5 8004 	ldr.w	r8, [r5, #4]
   83542:	3508      	adds	r5, #8
   83544:	e7a0      	b.n	83488 <__sfvwrite_r+0x30>
   83546:	4648      	mov	r0, r9
   83548:	4621      	mov	r1, r4
   8354a:	f7ff fd59 	bl	83000 <_fflush_r>
   8354e:	2800      	cmp	r0, #0
   83550:	d059      	beq.n	83606 <__sfvwrite_r+0x1ae>
   83552:	89a3      	ldrh	r3, [r4, #12]
   83554:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83558:	f04f 30ff 	mov.w	r0, #4294967295
   8355c:	81a3      	strh	r3, [r4, #12]
   8355e:	b003      	add	sp, #12
   83560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83564:	4692      	mov	sl, r2
   83566:	9201      	str	r2, [sp, #4]
   83568:	4693      	mov	fp, r2
   8356a:	4690      	mov	r8, r2
   8356c:	f1b8 0f00 	cmp.w	r8, #0
   83570:	d02b      	beq.n	835ca <__sfvwrite_r+0x172>
   83572:	9f01      	ldr	r7, [sp, #4]
   83574:	2f00      	cmp	r7, #0
   83576:	d064      	beq.n	83642 <__sfvwrite_r+0x1ea>
   83578:	6820      	ldr	r0, [r4, #0]
   8357a:	6921      	ldr	r1, [r4, #16]
   8357c:	45c2      	cmp	sl, r8
   8357e:	bf34      	ite	cc
   83580:	4653      	movcc	r3, sl
   83582:	4643      	movcs	r3, r8
   83584:	4288      	cmp	r0, r1
   83586:	461f      	mov	r7, r3
   83588:	f8d4 c008 	ldr.w	ip, [r4, #8]
   8358c:	6962      	ldr	r2, [r4, #20]
   8358e:	d903      	bls.n	83598 <__sfvwrite_r+0x140>
   83590:	4494      	add	ip, r2
   83592:	4563      	cmp	r3, ip
   83594:	f300 80ae 	bgt.w	836f4 <__sfvwrite_r+0x29c>
   83598:	4293      	cmp	r3, r2
   8359a:	db36      	blt.n	8360a <__sfvwrite_r+0x1b2>
   8359c:	4613      	mov	r3, r2
   8359e:	6a67      	ldr	r7, [r4, #36]	; 0x24
   835a0:	4648      	mov	r0, r9
   835a2:	69e1      	ldr	r1, [r4, #28]
   835a4:	465a      	mov	r2, fp
   835a6:	47b8      	blx	r7
   835a8:	1e07      	subs	r7, r0, #0
   835aa:	ddd2      	ble.n	83552 <__sfvwrite_r+0xfa>
   835ac:	ebba 0a07 	subs.w	sl, sl, r7
   835b0:	d03a      	beq.n	83628 <__sfvwrite_r+0x1d0>
   835b2:	68b3      	ldr	r3, [r6, #8]
   835b4:	44bb      	add	fp, r7
   835b6:	1bdb      	subs	r3, r3, r7
   835b8:	ebc7 0808 	rsb	r8, r7, r8
   835bc:	60b3      	str	r3, [r6, #8]
   835be:	2b00      	cmp	r3, #0
   835c0:	f43f af78 	beq.w	834b4 <__sfvwrite_r+0x5c>
   835c4:	f1b8 0f00 	cmp.w	r8, #0
   835c8:	d1d3      	bne.n	83572 <__sfvwrite_r+0x11a>
   835ca:	2700      	movs	r7, #0
   835cc:	f8d5 b000 	ldr.w	fp, [r5]
   835d0:	f8d5 8004 	ldr.w	r8, [r5, #4]
   835d4:	9701      	str	r7, [sp, #4]
   835d6:	3508      	adds	r5, #8
   835d8:	e7c8      	b.n	8356c <__sfvwrite_r+0x114>
   835da:	6820      	ldr	r0, [r4, #0]
   835dc:	6923      	ldr	r3, [r4, #16]
   835de:	4298      	cmp	r0, r3
   835e0:	d802      	bhi.n	835e8 <__sfvwrite_r+0x190>
   835e2:	6963      	ldr	r3, [r4, #20]
   835e4:	4598      	cmp	r8, r3
   835e6:	d272      	bcs.n	836ce <__sfvwrite_r+0x276>
   835e8:	45b8      	cmp	r8, r7
   835ea:	bf38      	it	cc
   835ec:	4647      	movcc	r7, r8
   835ee:	463a      	mov	r2, r7
   835f0:	4651      	mov	r1, sl
   835f2:	f000 fcbf 	bl	83f74 <memmove>
   835f6:	68a3      	ldr	r3, [r4, #8]
   835f8:	6822      	ldr	r2, [r4, #0]
   835fa:	1bdb      	subs	r3, r3, r7
   835fc:	443a      	add	r2, r7
   835fe:	60a3      	str	r3, [r4, #8]
   83600:	6022      	str	r2, [r4, #0]
   83602:	2b00      	cmp	r3, #0
   83604:	d09f      	beq.n	83546 <__sfvwrite_r+0xee>
   83606:	463a      	mov	r2, r7
   83608:	e785      	b.n	83516 <__sfvwrite_r+0xbe>
   8360a:	461a      	mov	r2, r3
   8360c:	4659      	mov	r1, fp
   8360e:	9300      	str	r3, [sp, #0]
   83610:	f000 fcb0 	bl	83f74 <memmove>
   83614:	9b00      	ldr	r3, [sp, #0]
   83616:	68a1      	ldr	r1, [r4, #8]
   83618:	6822      	ldr	r2, [r4, #0]
   8361a:	1ac9      	subs	r1, r1, r3
   8361c:	ebba 0a07 	subs.w	sl, sl, r7
   83620:	4413      	add	r3, r2
   83622:	60a1      	str	r1, [r4, #8]
   83624:	6023      	str	r3, [r4, #0]
   83626:	d1c4      	bne.n	835b2 <__sfvwrite_r+0x15a>
   83628:	4648      	mov	r0, r9
   8362a:	4621      	mov	r1, r4
   8362c:	f7ff fce8 	bl	83000 <_fflush_r>
   83630:	2800      	cmp	r0, #0
   83632:	d18e      	bne.n	83552 <__sfvwrite_r+0xfa>
   83634:	f8cd a004 	str.w	sl, [sp, #4]
   83638:	e7bb      	b.n	835b2 <__sfvwrite_r+0x15a>
   8363a:	6820      	ldr	r0, [r4, #0]
   8363c:	4647      	mov	r7, r8
   8363e:	46c3      	mov	fp, r8
   83640:	e75d      	b.n	834fe <__sfvwrite_r+0xa6>
   83642:	4658      	mov	r0, fp
   83644:	210a      	movs	r1, #10
   83646:	4642      	mov	r2, r8
   83648:	f000 fbd4 	bl	83df4 <memchr>
   8364c:	2800      	cmp	r0, #0
   8364e:	d07f      	beq.n	83750 <__sfvwrite_r+0x2f8>
   83650:	f100 0a01 	add.w	sl, r0, #1
   83654:	2701      	movs	r7, #1
   83656:	ebcb 0a0a 	rsb	sl, fp, sl
   8365a:	9701      	str	r7, [sp, #4]
   8365c:	e78c      	b.n	83578 <__sfvwrite_r+0x120>
   8365e:	6822      	ldr	r2, [r4, #0]
   83660:	6921      	ldr	r1, [r4, #16]
   83662:	6967      	ldr	r7, [r4, #20]
   83664:	ebc1 0c02 	rsb	ip, r1, r2
   83668:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   8366c:	f10c 0201 	add.w	r2, ip, #1
   83670:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   83674:	4442      	add	r2, r8
   83676:	107f      	asrs	r7, r7, #1
   83678:	4297      	cmp	r7, r2
   8367a:	bf34      	ite	cc
   8367c:	4617      	movcc	r7, r2
   8367e:	463a      	movcs	r2, r7
   83680:	055b      	lsls	r3, r3, #21
   83682:	d54f      	bpl.n	83724 <__sfvwrite_r+0x2cc>
   83684:	4611      	mov	r1, r2
   83686:	4648      	mov	r0, r9
   83688:	f8cd c000 	str.w	ip, [sp]
   8368c:	f000 f916 	bl	838bc <_malloc_r>
   83690:	f8dd c000 	ldr.w	ip, [sp]
   83694:	4683      	mov	fp, r0
   83696:	2800      	cmp	r0, #0
   83698:	d062      	beq.n	83760 <__sfvwrite_r+0x308>
   8369a:	4662      	mov	r2, ip
   8369c:	6921      	ldr	r1, [r4, #16]
   8369e:	f8cd c000 	str.w	ip, [sp]
   836a2:	f000 fbf1 	bl	83e88 <memcpy>
   836a6:	89a2      	ldrh	r2, [r4, #12]
   836a8:	f8dd c000 	ldr.w	ip, [sp]
   836ac:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   836b0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   836b4:	81a2      	strh	r2, [r4, #12]
   836b6:	eb0b 000c 	add.w	r0, fp, ip
   836ba:	ebcc 0207 	rsb	r2, ip, r7
   836be:	f8c4 b010 	str.w	fp, [r4, #16]
   836c2:	6167      	str	r7, [r4, #20]
   836c4:	6020      	str	r0, [r4, #0]
   836c6:	60a2      	str	r2, [r4, #8]
   836c8:	4647      	mov	r7, r8
   836ca:	46c3      	mov	fp, r8
   836cc:	e717      	b.n	834fe <__sfvwrite_r+0xa6>
   836ce:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   836d2:	4590      	cmp	r8, r2
   836d4:	bf38      	it	cc
   836d6:	4642      	movcc	r2, r8
   836d8:	fb92 f2f3 	sdiv	r2, r2, r3
   836dc:	fb02 f303 	mul.w	r3, r2, r3
   836e0:	6a67      	ldr	r7, [r4, #36]	; 0x24
   836e2:	4648      	mov	r0, r9
   836e4:	69e1      	ldr	r1, [r4, #28]
   836e6:	4652      	mov	r2, sl
   836e8:	47b8      	blx	r7
   836ea:	2800      	cmp	r0, #0
   836ec:	f77f af31 	ble.w	83552 <__sfvwrite_r+0xfa>
   836f0:	4602      	mov	r2, r0
   836f2:	e710      	b.n	83516 <__sfvwrite_r+0xbe>
   836f4:	4662      	mov	r2, ip
   836f6:	4659      	mov	r1, fp
   836f8:	f8cd c000 	str.w	ip, [sp]
   836fc:	f000 fc3a 	bl	83f74 <memmove>
   83700:	f8dd c000 	ldr.w	ip, [sp]
   83704:	6823      	ldr	r3, [r4, #0]
   83706:	4648      	mov	r0, r9
   83708:	4463      	add	r3, ip
   8370a:	6023      	str	r3, [r4, #0]
   8370c:	4621      	mov	r1, r4
   8370e:	f8cd c000 	str.w	ip, [sp]
   83712:	f7ff fc75 	bl	83000 <_fflush_r>
   83716:	f8dd c000 	ldr.w	ip, [sp]
   8371a:	2800      	cmp	r0, #0
   8371c:	f47f af19 	bne.w	83552 <__sfvwrite_r+0xfa>
   83720:	4667      	mov	r7, ip
   83722:	e743      	b.n	835ac <__sfvwrite_r+0x154>
   83724:	4648      	mov	r0, r9
   83726:	f8cd c000 	str.w	ip, [sp]
   8372a:	f000 fc8d 	bl	84048 <_realloc_r>
   8372e:	f8dd c000 	ldr.w	ip, [sp]
   83732:	4683      	mov	fp, r0
   83734:	2800      	cmp	r0, #0
   83736:	d1be      	bne.n	836b6 <__sfvwrite_r+0x25e>
   83738:	4648      	mov	r0, r9
   8373a:	6921      	ldr	r1, [r4, #16]
   8373c:	f7ff fdc0 	bl	832c0 <_free_r>
   83740:	89a3      	ldrh	r3, [r4, #12]
   83742:	220c      	movs	r2, #12
   83744:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   83748:	b29b      	uxth	r3, r3
   8374a:	f8c9 2000 	str.w	r2, [r9]
   8374e:	e701      	b.n	83554 <__sfvwrite_r+0xfc>
   83750:	2701      	movs	r7, #1
   83752:	f108 0a01 	add.w	sl, r8, #1
   83756:	9701      	str	r7, [sp, #4]
   83758:	e70e      	b.n	83578 <__sfvwrite_r+0x120>
   8375a:	f04f 30ff 	mov.w	r0, #4294967295
   8375e:	e6aa      	b.n	834b6 <__sfvwrite_r+0x5e>
   83760:	230c      	movs	r3, #12
   83762:	f8c9 3000 	str.w	r3, [r9]
   83766:	89a3      	ldrh	r3, [r4, #12]
   83768:	e6f4      	b.n	83554 <__sfvwrite_r+0xfc>
   8376a:	bf00      	nop
   8376c:	7ffffc00 	.word	0x7ffffc00

00083770 <_fwalk>:
   83770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83774:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   83778:	4688      	mov	r8, r1
   8377a:	d019      	beq.n	837b0 <_fwalk+0x40>
   8377c:	2600      	movs	r6, #0
   8377e:	687d      	ldr	r5, [r7, #4]
   83780:	68bc      	ldr	r4, [r7, #8]
   83782:	3d01      	subs	r5, #1
   83784:	d40e      	bmi.n	837a4 <_fwalk+0x34>
   83786:	89a3      	ldrh	r3, [r4, #12]
   83788:	3d01      	subs	r5, #1
   8378a:	2b01      	cmp	r3, #1
   8378c:	d906      	bls.n	8379c <_fwalk+0x2c>
   8378e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   83792:	4620      	mov	r0, r4
   83794:	3301      	adds	r3, #1
   83796:	d001      	beq.n	8379c <_fwalk+0x2c>
   83798:	47c0      	blx	r8
   8379a:	4306      	orrs	r6, r0
   8379c:	1c6b      	adds	r3, r5, #1
   8379e:	f104 0468 	add.w	r4, r4, #104	; 0x68
   837a2:	d1f0      	bne.n	83786 <_fwalk+0x16>
   837a4:	683f      	ldr	r7, [r7, #0]
   837a6:	2f00      	cmp	r7, #0
   837a8:	d1e9      	bne.n	8377e <_fwalk+0xe>
   837aa:	4630      	mov	r0, r6
   837ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   837b0:	463e      	mov	r6, r7
   837b2:	4630      	mov	r0, r6
   837b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000837b8 <__locale_charset>:
   837b8:	4800      	ldr	r0, [pc, #0]	; (837bc <__locale_charset+0x4>)
   837ba:	4770      	bx	lr
   837bc:	20070574 	.word	0x20070574

000837c0 <__locale_mb_cur_max>:
   837c0:	4b01      	ldr	r3, [pc, #4]	; (837c8 <__locale_mb_cur_max+0x8>)
   837c2:	6818      	ldr	r0, [r3, #0]
   837c4:	4770      	bx	lr
   837c6:	bf00      	nop
   837c8:	20070594 	.word	0x20070594

000837cc <__smakebuf_r>:
   837cc:	b5f0      	push	{r4, r5, r6, r7, lr}
   837ce:	898b      	ldrh	r3, [r1, #12]
   837d0:	b091      	sub	sp, #68	; 0x44
   837d2:	b29a      	uxth	r2, r3
   837d4:	0796      	lsls	r6, r2, #30
   837d6:	460c      	mov	r4, r1
   837d8:	4605      	mov	r5, r0
   837da:	d437      	bmi.n	8384c <__smakebuf_r+0x80>
   837dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   837e0:	2900      	cmp	r1, #0
   837e2:	db17      	blt.n	83814 <__smakebuf_r+0x48>
   837e4:	aa01      	add	r2, sp, #4
   837e6:	f000 ffdf 	bl	847a8 <_fstat_r>
   837ea:	2800      	cmp	r0, #0
   837ec:	db10      	blt.n	83810 <__smakebuf_r+0x44>
   837ee:	9b02      	ldr	r3, [sp, #8]
   837f0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   837f4:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   837f8:	424f      	negs	r7, r1
   837fa:	414f      	adcs	r7, r1
   837fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   83800:	d02c      	beq.n	8385c <__smakebuf_r+0x90>
   83802:	89a3      	ldrh	r3, [r4, #12]
   83804:	f44f 6680 	mov.w	r6, #1024	; 0x400
   83808:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8380c:	81a3      	strh	r3, [r4, #12]
   8380e:	e00b      	b.n	83828 <__smakebuf_r+0x5c>
   83810:	89a3      	ldrh	r3, [r4, #12]
   83812:	b29a      	uxth	r2, r3
   83814:	f012 0f80 	tst.w	r2, #128	; 0x80
   83818:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8381c:	81a3      	strh	r3, [r4, #12]
   8381e:	bf14      	ite	ne
   83820:	2640      	movne	r6, #64	; 0x40
   83822:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   83826:	2700      	movs	r7, #0
   83828:	4628      	mov	r0, r5
   8382a:	4631      	mov	r1, r6
   8382c:	f000 f846 	bl	838bc <_malloc_r>
   83830:	89a3      	ldrh	r3, [r4, #12]
   83832:	2800      	cmp	r0, #0
   83834:	d029      	beq.n	8388a <__smakebuf_r+0xbe>
   83836:	4a1b      	ldr	r2, [pc, #108]	; (838a4 <__smakebuf_r+0xd8>)
   83838:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8383c:	63ea      	str	r2, [r5, #60]	; 0x3c
   8383e:	81a3      	strh	r3, [r4, #12]
   83840:	6020      	str	r0, [r4, #0]
   83842:	6120      	str	r0, [r4, #16]
   83844:	6166      	str	r6, [r4, #20]
   83846:	b9a7      	cbnz	r7, 83872 <__smakebuf_r+0xa6>
   83848:	b011      	add	sp, #68	; 0x44
   8384a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8384c:	f101 0343 	add.w	r3, r1, #67	; 0x43
   83850:	2201      	movs	r2, #1
   83852:	600b      	str	r3, [r1, #0]
   83854:	610b      	str	r3, [r1, #16]
   83856:	614a      	str	r2, [r1, #20]
   83858:	b011      	add	sp, #68	; 0x44
   8385a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8385c:	4a12      	ldr	r2, [pc, #72]	; (838a8 <__smakebuf_r+0xdc>)
   8385e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   83860:	4293      	cmp	r3, r2
   83862:	d1ce      	bne.n	83802 <__smakebuf_r+0x36>
   83864:	89a3      	ldrh	r3, [r4, #12]
   83866:	f44f 6680 	mov.w	r6, #1024	; 0x400
   8386a:	4333      	orrs	r3, r6
   8386c:	81a3      	strh	r3, [r4, #12]
   8386e:	64e6      	str	r6, [r4, #76]	; 0x4c
   83870:	e7da      	b.n	83828 <__smakebuf_r+0x5c>
   83872:	4628      	mov	r0, r5
   83874:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83878:	f000 ffaa 	bl	847d0 <_isatty_r>
   8387c:	2800      	cmp	r0, #0
   8387e:	d0e3      	beq.n	83848 <__smakebuf_r+0x7c>
   83880:	89a3      	ldrh	r3, [r4, #12]
   83882:	f043 0301 	orr.w	r3, r3, #1
   83886:	81a3      	strh	r3, [r4, #12]
   83888:	e7de      	b.n	83848 <__smakebuf_r+0x7c>
   8388a:	059a      	lsls	r2, r3, #22
   8388c:	d4dc      	bmi.n	83848 <__smakebuf_r+0x7c>
   8388e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83892:	f043 0302 	orr.w	r3, r3, #2
   83896:	2101      	movs	r1, #1
   83898:	81a3      	strh	r3, [r4, #12]
   8389a:	6022      	str	r2, [r4, #0]
   8389c:	6122      	str	r2, [r4, #16]
   8389e:	6161      	str	r1, [r4, #20]
   838a0:	e7d2      	b.n	83848 <__smakebuf_r+0x7c>
   838a2:	bf00      	nop
   838a4:	0008302d 	.word	0x0008302d
   838a8:	00084489 	.word	0x00084489

000838ac <malloc>:
   838ac:	4b02      	ldr	r3, [pc, #8]	; (838b8 <malloc+0xc>)
   838ae:	4601      	mov	r1, r0
   838b0:	6818      	ldr	r0, [r3, #0]
   838b2:	f000 b803 	b.w	838bc <_malloc_r>
   838b6:	bf00      	nop
   838b8:	20070570 	.word	0x20070570

000838bc <_malloc_r>:
   838bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   838c0:	f101 050b 	add.w	r5, r1, #11
   838c4:	2d16      	cmp	r5, #22
   838c6:	b083      	sub	sp, #12
   838c8:	4606      	mov	r6, r0
   838ca:	d927      	bls.n	8391c <_malloc_r+0x60>
   838cc:	f035 0507 	bics.w	r5, r5, #7
   838d0:	d427      	bmi.n	83922 <_malloc_r+0x66>
   838d2:	42a9      	cmp	r1, r5
   838d4:	d825      	bhi.n	83922 <_malloc_r+0x66>
   838d6:	4630      	mov	r0, r6
   838d8:	f000 fbb2 	bl	84040 <__malloc_lock>
   838dc:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   838e0:	d226      	bcs.n	83930 <_malloc_r+0x74>
   838e2:	4fc1      	ldr	r7, [pc, #772]	; (83be8 <_malloc_r+0x32c>)
   838e4:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   838e8:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   838ec:	68dc      	ldr	r4, [r3, #12]
   838ee:	429c      	cmp	r4, r3
   838f0:	f000 81d2 	beq.w	83c98 <_malloc_r+0x3dc>
   838f4:	6863      	ldr	r3, [r4, #4]
   838f6:	68e2      	ldr	r2, [r4, #12]
   838f8:	f023 0303 	bic.w	r3, r3, #3
   838fc:	4423      	add	r3, r4
   838fe:	6858      	ldr	r0, [r3, #4]
   83900:	68a1      	ldr	r1, [r4, #8]
   83902:	f040 0501 	orr.w	r5, r0, #1
   83906:	60ca      	str	r2, [r1, #12]
   83908:	4630      	mov	r0, r6
   8390a:	6091      	str	r1, [r2, #8]
   8390c:	605d      	str	r5, [r3, #4]
   8390e:	f000 fb99 	bl	84044 <__malloc_unlock>
   83912:	3408      	adds	r4, #8
   83914:	4620      	mov	r0, r4
   83916:	b003      	add	sp, #12
   83918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8391c:	2510      	movs	r5, #16
   8391e:	42a9      	cmp	r1, r5
   83920:	d9d9      	bls.n	838d6 <_malloc_r+0x1a>
   83922:	2400      	movs	r4, #0
   83924:	230c      	movs	r3, #12
   83926:	4620      	mov	r0, r4
   83928:	6033      	str	r3, [r6, #0]
   8392a:	b003      	add	sp, #12
   8392c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83930:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   83934:	f000 8089 	beq.w	83a4a <_malloc_r+0x18e>
   83938:	f1bc 0f04 	cmp.w	ip, #4
   8393c:	f200 8160 	bhi.w	83c00 <_malloc_r+0x344>
   83940:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   83944:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   83948:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8394c:	4fa6      	ldr	r7, [pc, #664]	; (83be8 <_malloc_r+0x32c>)
   8394e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   83952:	68cc      	ldr	r4, [r1, #12]
   83954:	42a1      	cmp	r1, r4
   83956:	d105      	bne.n	83964 <_malloc_r+0xa8>
   83958:	e00c      	b.n	83974 <_malloc_r+0xb8>
   8395a:	2b00      	cmp	r3, #0
   8395c:	da79      	bge.n	83a52 <_malloc_r+0x196>
   8395e:	68e4      	ldr	r4, [r4, #12]
   83960:	42a1      	cmp	r1, r4
   83962:	d007      	beq.n	83974 <_malloc_r+0xb8>
   83964:	6862      	ldr	r2, [r4, #4]
   83966:	f022 0203 	bic.w	r2, r2, #3
   8396a:	1b53      	subs	r3, r2, r5
   8396c:	2b0f      	cmp	r3, #15
   8396e:	ddf4      	ble.n	8395a <_malloc_r+0x9e>
   83970:	f10c 3cff 	add.w	ip, ip, #4294967295
   83974:	f10c 0c01 	add.w	ip, ip, #1
   83978:	4b9b      	ldr	r3, [pc, #620]	; (83be8 <_malloc_r+0x32c>)
   8397a:	693c      	ldr	r4, [r7, #16]
   8397c:	f103 0e08 	add.w	lr, r3, #8
   83980:	4574      	cmp	r4, lr
   83982:	f000 817e 	beq.w	83c82 <_malloc_r+0x3c6>
   83986:	6861      	ldr	r1, [r4, #4]
   83988:	f021 0103 	bic.w	r1, r1, #3
   8398c:	1b4a      	subs	r2, r1, r5
   8398e:	2a0f      	cmp	r2, #15
   83990:	f300 8164 	bgt.w	83c5c <_malloc_r+0x3a0>
   83994:	2a00      	cmp	r2, #0
   83996:	f8c3 e014 	str.w	lr, [r3, #20]
   8399a:	f8c3 e010 	str.w	lr, [r3, #16]
   8399e:	da69      	bge.n	83a74 <_malloc_r+0x1b8>
   839a0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   839a4:	f080 813a 	bcs.w	83c1c <_malloc_r+0x360>
   839a8:	08c9      	lsrs	r1, r1, #3
   839aa:	108a      	asrs	r2, r1, #2
   839ac:	f04f 0801 	mov.w	r8, #1
   839b0:	fa08 f802 	lsl.w	r8, r8, r2
   839b4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   839b8:	685a      	ldr	r2, [r3, #4]
   839ba:	6888      	ldr	r0, [r1, #8]
   839bc:	ea48 0202 	orr.w	r2, r8, r2
   839c0:	60a0      	str	r0, [r4, #8]
   839c2:	60e1      	str	r1, [r4, #12]
   839c4:	605a      	str	r2, [r3, #4]
   839c6:	608c      	str	r4, [r1, #8]
   839c8:	60c4      	str	r4, [r0, #12]
   839ca:	ea4f 03ac 	mov.w	r3, ip, asr #2
   839ce:	2001      	movs	r0, #1
   839d0:	4098      	lsls	r0, r3
   839d2:	4290      	cmp	r0, r2
   839d4:	d85b      	bhi.n	83a8e <_malloc_r+0x1d2>
   839d6:	4202      	tst	r2, r0
   839d8:	d106      	bne.n	839e8 <_malloc_r+0x12c>
   839da:	f02c 0c03 	bic.w	ip, ip, #3
   839de:	0040      	lsls	r0, r0, #1
   839e0:	4202      	tst	r2, r0
   839e2:	f10c 0c04 	add.w	ip, ip, #4
   839e6:	d0fa      	beq.n	839de <_malloc_r+0x122>
   839e8:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   839ec:	4644      	mov	r4, r8
   839ee:	46e1      	mov	r9, ip
   839f0:	68e3      	ldr	r3, [r4, #12]
   839f2:	429c      	cmp	r4, r3
   839f4:	d107      	bne.n	83a06 <_malloc_r+0x14a>
   839f6:	e146      	b.n	83c86 <_malloc_r+0x3ca>
   839f8:	2a00      	cmp	r2, #0
   839fa:	f280 8157 	bge.w	83cac <_malloc_r+0x3f0>
   839fe:	68db      	ldr	r3, [r3, #12]
   83a00:	429c      	cmp	r4, r3
   83a02:	f000 8140 	beq.w	83c86 <_malloc_r+0x3ca>
   83a06:	6859      	ldr	r1, [r3, #4]
   83a08:	f021 0103 	bic.w	r1, r1, #3
   83a0c:	1b4a      	subs	r2, r1, r5
   83a0e:	2a0f      	cmp	r2, #15
   83a10:	ddf2      	ble.n	839f8 <_malloc_r+0x13c>
   83a12:	461c      	mov	r4, r3
   83a14:	f854 cf08 	ldr.w	ip, [r4, #8]!
   83a18:	68d9      	ldr	r1, [r3, #12]
   83a1a:	f045 0901 	orr.w	r9, r5, #1
   83a1e:	f042 0801 	orr.w	r8, r2, #1
   83a22:	441d      	add	r5, r3
   83a24:	f8c3 9004 	str.w	r9, [r3, #4]
   83a28:	4630      	mov	r0, r6
   83a2a:	f8cc 100c 	str.w	r1, [ip, #12]
   83a2e:	f8c1 c008 	str.w	ip, [r1, #8]
   83a32:	617d      	str	r5, [r7, #20]
   83a34:	613d      	str	r5, [r7, #16]
   83a36:	f8c5 e00c 	str.w	lr, [r5, #12]
   83a3a:	f8c5 e008 	str.w	lr, [r5, #8]
   83a3e:	f8c5 8004 	str.w	r8, [r5, #4]
   83a42:	50aa      	str	r2, [r5, r2]
   83a44:	f000 fafe 	bl	84044 <__malloc_unlock>
   83a48:	e764      	b.n	83914 <_malloc_r+0x58>
   83a4a:	217e      	movs	r1, #126	; 0x7e
   83a4c:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   83a50:	e77c      	b.n	8394c <_malloc_r+0x90>
   83a52:	4422      	add	r2, r4
   83a54:	6850      	ldr	r0, [r2, #4]
   83a56:	68e3      	ldr	r3, [r4, #12]
   83a58:	68a1      	ldr	r1, [r4, #8]
   83a5a:	f040 0501 	orr.w	r5, r0, #1
   83a5e:	60cb      	str	r3, [r1, #12]
   83a60:	4630      	mov	r0, r6
   83a62:	6099      	str	r1, [r3, #8]
   83a64:	6055      	str	r5, [r2, #4]
   83a66:	f000 faed 	bl	84044 <__malloc_unlock>
   83a6a:	3408      	adds	r4, #8
   83a6c:	4620      	mov	r0, r4
   83a6e:	b003      	add	sp, #12
   83a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83a74:	4421      	add	r1, r4
   83a76:	684b      	ldr	r3, [r1, #4]
   83a78:	4630      	mov	r0, r6
   83a7a:	f043 0301 	orr.w	r3, r3, #1
   83a7e:	604b      	str	r3, [r1, #4]
   83a80:	f000 fae0 	bl	84044 <__malloc_unlock>
   83a84:	3408      	adds	r4, #8
   83a86:	4620      	mov	r0, r4
   83a88:	b003      	add	sp, #12
   83a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83a8e:	68bc      	ldr	r4, [r7, #8]
   83a90:	6863      	ldr	r3, [r4, #4]
   83a92:	f023 0903 	bic.w	r9, r3, #3
   83a96:	45a9      	cmp	r9, r5
   83a98:	d304      	bcc.n	83aa4 <_malloc_r+0x1e8>
   83a9a:	ebc5 0309 	rsb	r3, r5, r9
   83a9e:	2b0f      	cmp	r3, #15
   83aa0:	f300 8091 	bgt.w	83bc6 <_malloc_r+0x30a>
   83aa4:	4b51      	ldr	r3, [pc, #324]	; (83bec <_malloc_r+0x330>)
   83aa6:	4a52      	ldr	r2, [pc, #328]	; (83bf0 <_malloc_r+0x334>)
   83aa8:	6819      	ldr	r1, [r3, #0]
   83aaa:	6813      	ldr	r3, [r2, #0]
   83aac:	eb05 0a01 	add.w	sl, r5, r1
   83ab0:	3301      	adds	r3, #1
   83ab2:	eb04 0b09 	add.w	fp, r4, r9
   83ab6:	f000 8161 	beq.w	83d7c <_malloc_r+0x4c0>
   83aba:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   83abe:	f10a 0a0f 	add.w	sl, sl, #15
   83ac2:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   83ac6:	f02a 0a0f 	bic.w	sl, sl, #15
   83aca:	4630      	mov	r0, r6
   83acc:	4651      	mov	r1, sl
   83ace:	9201      	str	r2, [sp, #4]
   83ad0:	f000 fc9a 	bl	84408 <_sbrk_r>
   83ad4:	f1b0 3fff 	cmp.w	r0, #4294967295
   83ad8:	4680      	mov	r8, r0
   83ada:	9a01      	ldr	r2, [sp, #4]
   83adc:	f000 8101 	beq.w	83ce2 <_malloc_r+0x426>
   83ae0:	4583      	cmp	fp, r0
   83ae2:	f200 80fb 	bhi.w	83cdc <_malloc_r+0x420>
   83ae6:	f8df c114 	ldr.w	ip, [pc, #276]	; 83bfc <_malloc_r+0x340>
   83aea:	45c3      	cmp	fp, r8
   83aec:	f8dc 3000 	ldr.w	r3, [ip]
   83af0:	4453      	add	r3, sl
   83af2:	f8cc 3000 	str.w	r3, [ip]
   83af6:	f000 814a 	beq.w	83d8e <_malloc_r+0x4d2>
   83afa:	6812      	ldr	r2, [r2, #0]
   83afc:	493c      	ldr	r1, [pc, #240]	; (83bf0 <_malloc_r+0x334>)
   83afe:	3201      	adds	r2, #1
   83b00:	bf1b      	ittet	ne
   83b02:	ebcb 0b08 	rsbne	fp, fp, r8
   83b06:	445b      	addne	r3, fp
   83b08:	f8c1 8000 	streq.w	r8, [r1]
   83b0c:	f8cc 3000 	strne.w	r3, [ip]
   83b10:	f018 0307 	ands.w	r3, r8, #7
   83b14:	f000 8114 	beq.w	83d40 <_malloc_r+0x484>
   83b18:	f1c3 0208 	rsb	r2, r3, #8
   83b1c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   83b20:	4490      	add	r8, r2
   83b22:	3308      	adds	r3, #8
   83b24:	44c2      	add	sl, r8
   83b26:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   83b2a:	ebca 0a03 	rsb	sl, sl, r3
   83b2e:	4651      	mov	r1, sl
   83b30:	4630      	mov	r0, r6
   83b32:	f8cd c004 	str.w	ip, [sp, #4]
   83b36:	f000 fc67 	bl	84408 <_sbrk_r>
   83b3a:	1c43      	adds	r3, r0, #1
   83b3c:	f8dd c004 	ldr.w	ip, [sp, #4]
   83b40:	f000 8135 	beq.w	83dae <_malloc_r+0x4f2>
   83b44:	ebc8 0200 	rsb	r2, r8, r0
   83b48:	4452      	add	r2, sl
   83b4a:	f042 0201 	orr.w	r2, r2, #1
   83b4e:	f8dc 3000 	ldr.w	r3, [ip]
   83b52:	42bc      	cmp	r4, r7
   83b54:	4453      	add	r3, sl
   83b56:	f8c7 8008 	str.w	r8, [r7, #8]
   83b5a:	f8cc 3000 	str.w	r3, [ip]
   83b5e:	f8c8 2004 	str.w	r2, [r8, #4]
   83b62:	f8df a098 	ldr.w	sl, [pc, #152]	; 83bfc <_malloc_r+0x340>
   83b66:	d015      	beq.n	83b94 <_malloc_r+0x2d8>
   83b68:	f1b9 0f0f 	cmp.w	r9, #15
   83b6c:	f240 80eb 	bls.w	83d46 <_malloc_r+0x48a>
   83b70:	6861      	ldr	r1, [r4, #4]
   83b72:	f1a9 020c 	sub.w	r2, r9, #12
   83b76:	f022 0207 	bic.w	r2, r2, #7
   83b7a:	f001 0101 	and.w	r1, r1, #1
   83b7e:	ea42 0e01 	orr.w	lr, r2, r1
   83b82:	2005      	movs	r0, #5
   83b84:	18a1      	adds	r1, r4, r2
   83b86:	2a0f      	cmp	r2, #15
   83b88:	f8c4 e004 	str.w	lr, [r4, #4]
   83b8c:	6048      	str	r0, [r1, #4]
   83b8e:	6088      	str	r0, [r1, #8]
   83b90:	f200 8111 	bhi.w	83db6 <_malloc_r+0x4fa>
   83b94:	4a17      	ldr	r2, [pc, #92]	; (83bf4 <_malloc_r+0x338>)
   83b96:	68bc      	ldr	r4, [r7, #8]
   83b98:	6811      	ldr	r1, [r2, #0]
   83b9a:	428b      	cmp	r3, r1
   83b9c:	bf88      	it	hi
   83b9e:	6013      	strhi	r3, [r2, #0]
   83ba0:	4a15      	ldr	r2, [pc, #84]	; (83bf8 <_malloc_r+0x33c>)
   83ba2:	6811      	ldr	r1, [r2, #0]
   83ba4:	428b      	cmp	r3, r1
   83ba6:	bf88      	it	hi
   83ba8:	6013      	strhi	r3, [r2, #0]
   83baa:	6862      	ldr	r2, [r4, #4]
   83bac:	f022 0203 	bic.w	r2, r2, #3
   83bb0:	4295      	cmp	r5, r2
   83bb2:	ebc5 0302 	rsb	r3, r5, r2
   83bb6:	d801      	bhi.n	83bbc <_malloc_r+0x300>
   83bb8:	2b0f      	cmp	r3, #15
   83bba:	dc04      	bgt.n	83bc6 <_malloc_r+0x30a>
   83bbc:	4630      	mov	r0, r6
   83bbe:	f000 fa41 	bl	84044 <__malloc_unlock>
   83bc2:	2400      	movs	r4, #0
   83bc4:	e6a6      	b.n	83914 <_malloc_r+0x58>
   83bc6:	f045 0201 	orr.w	r2, r5, #1
   83bca:	f043 0301 	orr.w	r3, r3, #1
   83bce:	4425      	add	r5, r4
   83bd0:	6062      	str	r2, [r4, #4]
   83bd2:	4630      	mov	r0, r6
   83bd4:	60bd      	str	r5, [r7, #8]
   83bd6:	606b      	str	r3, [r5, #4]
   83bd8:	f000 fa34 	bl	84044 <__malloc_unlock>
   83bdc:	3408      	adds	r4, #8
   83bde:	4620      	mov	r0, r4
   83be0:	b003      	add	sp, #12
   83be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83be6:	bf00      	nop
   83be8:	20070598 	.word	0x20070598
   83bec:	20070af0 	.word	0x20070af0
   83bf0:	200709a4 	.word	0x200709a4
   83bf4:	20070aec 	.word	0x20070aec
   83bf8:	20070ae8 	.word	0x20070ae8
   83bfc:	20070af4 	.word	0x20070af4
   83c00:	f1bc 0f14 	cmp.w	ip, #20
   83c04:	d961      	bls.n	83cca <_malloc_r+0x40e>
   83c06:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   83c0a:	f200 808f 	bhi.w	83d2c <_malloc_r+0x470>
   83c0e:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   83c12:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   83c16:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83c1a:	e697      	b.n	8394c <_malloc_r+0x90>
   83c1c:	0a4b      	lsrs	r3, r1, #9
   83c1e:	2b04      	cmp	r3, #4
   83c20:	d958      	bls.n	83cd4 <_malloc_r+0x418>
   83c22:	2b14      	cmp	r3, #20
   83c24:	f200 80ad 	bhi.w	83d82 <_malloc_r+0x4c6>
   83c28:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   83c2c:	0050      	lsls	r0, r2, #1
   83c2e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   83c32:	6883      	ldr	r3, [r0, #8]
   83c34:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 83df0 <_malloc_r+0x534>
   83c38:	4283      	cmp	r3, r0
   83c3a:	f000 808a 	beq.w	83d52 <_malloc_r+0x496>
   83c3e:	685a      	ldr	r2, [r3, #4]
   83c40:	f022 0203 	bic.w	r2, r2, #3
   83c44:	4291      	cmp	r1, r2
   83c46:	d202      	bcs.n	83c4e <_malloc_r+0x392>
   83c48:	689b      	ldr	r3, [r3, #8]
   83c4a:	4298      	cmp	r0, r3
   83c4c:	d1f7      	bne.n	83c3e <_malloc_r+0x382>
   83c4e:	68d9      	ldr	r1, [r3, #12]
   83c50:	687a      	ldr	r2, [r7, #4]
   83c52:	60e1      	str	r1, [r4, #12]
   83c54:	60a3      	str	r3, [r4, #8]
   83c56:	608c      	str	r4, [r1, #8]
   83c58:	60dc      	str	r4, [r3, #12]
   83c5a:	e6b6      	b.n	839ca <_malloc_r+0x10e>
   83c5c:	f045 0701 	orr.w	r7, r5, #1
   83c60:	f042 0101 	orr.w	r1, r2, #1
   83c64:	4425      	add	r5, r4
   83c66:	6067      	str	r7, [r4, #4]
   83c68:	4630      	mov	r0, r6
   83c6a:	615d      	str	r5, [r3, #20]
   83c6c:	611d      	str	r5, [r3, #16]
   83c6e:	f8c5 e00c 	str.w	lr, [r5, #12]
   83c72:	f8c5 e008 	str.w	lr, [r5, #8]
   83c76:	6069      	str	r1, [r5, #4]
   83c78:	50aa      	str	r2, [r5, r2]
   83c7a:	3408      	adds	r4, #8
   83c7c:	f000 f9e2 	bl	84044 <__malloc_unlock>
   83c80:	e648      	b.n	83914 <_malloc_r+0x58>
   83c82:	685a      	ldr	r2, [r3, #4]
   83c84:	e6a1      	b.n	839ca <_malloc_r+0x10e>
   83c86:	f109 0901 	add.w	r9, r9, #1
   83c8a:	f019 0f03 	tst.w	r9, #3
   83c8e:	f104 0408 	add.w	r4, r4, #8
   83c92:	f47f aead 	bne.w	839f0 <_malloc_r+0x134>
   83c96:	e02d      	b.n	83cf4 <_malloc_r+0x438>
   83c98:	f104 0308 	add.w	r3, r4, #8
   83c9c:	6964      	ldr	r4, [r4, #20]
   83c9e:	42a3      	cmp	r3, r4
   83ca0:	bf08      	it	eq
   83ca2:	f10c 0c02 	addeq.w	ip, ip, #2
   83ca6:	f43f ae67 	beq.w	83978 <_malloc_r+0xbc>
   83caa:	e623      	b.n	838f4 <_malloc_r+0x38>
   83cac:	4419      	add	r1, r3
   83cae:	6848      	ldr	r0, [r1, #4]
   83cb0:	461c      	mov	r4, r3
   83cb2:	f854 2f08 	ldr.w	r2, [r4, #8]!
   83cb6:	68db      	ldr	r3, [r3, #12]
   83cb8:	f040 0501 	orr.w	r5, r0, #1
   83cbc:	604d      	str	r5, [r1, #4]
   83cbe:	4630      	mov	r0, r6
   83cc0:	60d3      	str	r3, [r2, #12]
   83cc2:	609a      	str	r2, [r3, #8]
   83cc4:	f000 f9be 	bl	84044 <__malloc_unlock>
   83cc8:	e624      	b.n	83914 <_malloc_r+0x58>
   83cca:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   83cce:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83cd2:	e63b      	b.n	8394c <_malloc_r+0x90>
   83cd4:	098a      	lsrs	r2, r1, #6
   83cd6:	3238      	adds	r2, #56	; 0x38
   83cd8:	0050      	lsls	r0, r2, #1
   83cda:	e7a8      	b.n	83c2e <_malloc_r+0x372>
   83cdc:	42bc      	cmp	r4, r7
   83cde:	f43f af02 	beq.w	83ae6 <_malloc_r+0x22a>
   83ce2:	68bc      	ldr	r4, [r7, #8]
   83ce4:	6862      	ldr	r2, [r4, #4]
   83ce6:	f022 0203 	bic.w	r2, r2, #3
   83cea:	e761      	b.n	83bb0 <_malloc_r+0x2f4>
   83cec:	f8d8 8000 	ldr.w	r8, [r8]
   83cf0:	4598      	cmp	r8, r3
   83cf2:	d17a      	bne.n	83dea <_malloc_r+0x52e>
   83cf4:	f01c 0f03 	tst.w	ip, #3
   83cf8:	f1a8 0308 	sub.w	r3, r8, #8
   83cfc:	f10c 3cff 	add.w	ip, ip, #4294967295
   83d00:	d1f4      	bne.n	83cec <_malloc_r+0x430>
   83d02:	687b      	ldr	r3, [r7, #4]
   83d04:	ea23 0300 	bic.w	r3, r3, r0
   83d08:	607b      	str	r3, [r7, #4]
   83d0a:	0040      	lsls	r0, r0, #1
   83d0c:	4298      	cmp	r0, r3
   83d0e:	f63f aebe 	bhi.w	83a8e <_malloc_r+0x1d2>
   83d12:	2800      	cmp	r0, #0
   83d14:	f43f aebb 	beq.w	83a8e <_malloc_r+0x1d2>
   83d18:	4203      	tst	r3, r0
   83d1a:	46cc      	mov	ip, r9
   83d1c:	f47f ae64 	bne.w	839e8 <_malloc_r+0x12c>
   83d20:	0040      	lsls	r0, r0, #1
   83d22:	4203      	tst	r3, r0
   83d24:	f10c 0c04 	add.w	ip, ip, #4
   83d28:	d0fa      	beq.n	83d20 <_malloc_r+0x464>
   83d2a:	e65d      	b.n	839e8 <_malloc_r+0x12c>
   83d2c:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   83d30:	d819      	bhi.n	83d66 <_malloc_r+0x4aa>
   83d32:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   83d36:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   83d3a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83d3e:	e605      	b.n	8394c <_malloc_r+0x90>
   83d40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   83d44:	e6ee      	b.n	83b24 <_malloc_r+0x268>
   83d46:	2301      	movs	r3, #1
   83d48:	f8c8 3004 	str.w	r3, [r8, #4]
   83d4c:	4644      	mov	r4, r8
   83d4e:	2200      	movs	r2, #0
   83d50:	e72e      	b.n	83bb0 <_malloc_r+0x2f4>
   83d52:	1092      	asrs	r2, r2, #2
   83d54:	2001      	movs	r0, #1
   83d56:	4090      	lsls	r0, r2
   83d58:	f8d8 2004 	ldr.w	r2, [r8, #4]
   83d5c:	4619      	mov	r1, r3
   83d5e:	4302      	orrs	r2, r0
   83d60:	f8c8 2004 	str.w	r2, [r8, #4]
   83d64:	e775      	b.n	83c52 <_malloc_r+0x396>
   83d66:	f240 5354 	movw	r3, #1364	; 0x554
   83d6a:	459c      	cmp	ip, r3
   83d6c:	d81b      	bhi.n	83da6 <_malloc_r+0x4ea>
   83d6e:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   83d72:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   83d76:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83d7a:	e5e7      	b.n	8394c <_malloc_r+0x90>
   83d7c:	f10a 0a10 	add.w	sl, sl, #16
   83d80:	e6a3      	b.n	83aca <_malloc_r+0x20e>
   83d82:	2b54      	cmp	r3, #84	; 0x54
   83d84:	d81f      	bhi.n	83dc6 <_malloc_r+0x50a>
   83d86:	0b0a      	lsrs	r2, r1, #12
   83d88:	326e      	adds	r2, #110	; 0x6e
   83d8a:	0050      	lsls	r0, r2, #1
   83d8c:	e74f      	b.n	83c2e <_malloc_r+0x372>
   83d8e:	f3cb 010b 	ubfx	r1, fp, #0, #12
   83d92:	2900      	cmp	r1, #0
   83d94:	f47f aeb1 	bne.w	83afa <_malloc_r+0x23e>
   83d98:	eb0a 0109 	add.w	r1, sl, r9
   83d9c:	68ba      	ldr	r2, [r7, #8]
   83d9e:	f041 0101 	orr.w	r1, r1, #1
   83da2:	6051      	str	r1, [r2, #4]
   83da4:	e6f6      	b.n	83b94 <_malloc_r+0x2d8>
   83da6:	21fc      	movs	r1, #252	; 0xfc
   83da8:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   83dac:	e5ce      	b.n	8394c <_malloc_r+0x90>
   83dae:	2201      	movs	r2, #1
   83db0:	f04f 0a00 	mov.w	sl, #0
   83db4:	e6cb      	b.n	83b4e <_malloc_r+0x292>
   83db6:	f104 0108 	add.w	r1, r4, #8
   83dba:	4630      	mov	r0, r6
   83dbc:	f7ff fa80 	bl	832c0 <_free_r>
   83dc0:	f8da 3000 	ldr.w	r3, [sl]
   83dc4:	e6e6      	b.n	83b94 <_malloc_r+0x2d8>
   83dc6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   83dca:	d803      	bhi.n	83dd4 <_malloc_r+0x518>
   83dcc:	0bca      	lsrs	r2, r1, #15
   83dce:	3277      	adds	r2, #119	; 0x77
   83dd0:	0050      	lsls	r0, r2, #1
   83dd2:	e72c      	b.n	83c2e <_malloc_r+0x372>
   83dd4:	f240 5254 	movw	r2, #1364	; 0x554
   83dd8:	4293      	cmp	r3, r2
   83dda:	d803      	bhi.n	83de4 <_malloc_r+0x528>
   83ddc:	0c8a      	lsrs	r2, r1, #18
   83dde:	327c      	adds	r2, #124	; 0x7c
   83de0:	0050      	lsls	r0, r2, #1
   83de2:	e724      	b.n	83c2e <_malloc_r+0x372>
   83de4:	20fc      	movs	r0, #252	; 0xfc
   83de6:	227e      	movs	r2, #126	; 0x7e
   83de8:	e721      	b.n	83c2e <_malloc_r+0x372>
   83dea:	687b      	ldr	r3, [r7, #4]
   83dec:	e78d      	b.n	83d0a <_malloc_r+0x44e>
   83dee:	bf00      	nop
   83df0:	20070598 	.word	0x20070598

00083df4 <memchr>:
   83df4:	0783      	lsls	r3, r0, #30
   83df6:	b470      	push	{r4, r5, r6}
   83df8:	b2c9      	uxtb	r1, r1
   83dfa:	d040      	beq.n	83e7e <memchr+0x8a>
   83dfc:	1e54      	subs	r4, r2, #1
   83dfe:	b32a      	cbz	r2, 83e4c <memchr+0x58>
   83e00:	7803      	ldrb	r3, [r0, #0]
   83e02:	428b      	cmp	r3, r1
   83e04:	d023      	beq.n	83e4e <memchr+0x5a>
   83e06:	1c43      	adds	r3, r0, #1
   83e08:	e004      	b.n	83e14 <memchr+0x20>
   83e0a:	b1fc      	cbz	r4, 83e4c <memchr+0x58>
   83e0c:	7805      	ldrb	r5, [r0, #0]
   83e0e:	4614      	mov	r4, r2
   83e10:	428d      	cmp	r5, r1
   83e12:	d01c      	beq.n	83e4e <memchr+0x5a>
   83e14:	f013 0f03 	tst.w	r3, #3
   83e18:	4618      	mov	r0, r3
   83e1a:	f104 32ff 	add.w	r2, r4, #4294967295
   83e1e:	f103 0301 	add.w	r3, r3, #1
   83e22:	d1f2      	bne.n	83e0a <memchr+0x16>
   83e24:	2c03      	cmp	r4, #3
   83e26:	d814      	bhi.n	83e52 <memchr+0x5e>
   83e28:	1e65      	subs	r5, r4, #1
   83e2a:	b354      	cbz	r4, 83e82 <memchr+0x8e>
   83e2c:	7803      	ldrb	r3, [r0, #0]
   83e2e:	428b      	cmp	r3, r1
   83e30:	d00d      	beq.n	83e4e <memchr+0x5a>
   83e32:	1c42      	adds	r2, r0, #1
   83e34:	2300      	movs	r3, #0
   83e36:	e002      	b.n	83e3e <memchr+0x4a>
   83e38:	7804      	ldrb	r4, [r0, #0]
   83e3a:	428c      	cmp	r4, r1
   83e3c:	d007      	beq.n	83e4e <memchr+0x5a>
   83e3e:	42ab      	cmp	r3, r5
   83e40:	4610      	mov	r0, r2
   83e42:	f103 0301 	add.w	r3, r3, #1
   83e46:	f102 0201 	add.w	r2, r2, #1
   83e4a:	d1f5      	bne.n	83e38 <memchr+0x44>
   83e4c:	2000      	movs	r0, #0
   83e4e:	bc70      	pop	{r4, r5, r6}
   83e50:	4770      	bx	lr
   83e52:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   83e56:	4603      	mov	r3, r0
   83e58:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   83e5c:	681a      	ldr	r2, [r3, #0]
   83e5e:	4618      	mov	r0, r3
   83e60:	4072      	eors	r2, r6
   83e62:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   83e66:	ea25 0202 	bic.w	r2, r5, r2
   83e6a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   83e6e:	f103 0304 	add.w	r3, r3, #4
   83e72:	d1d9      	bne.n	83e28 <memchr+0x34>
   83e74:	3c04      	subs	r4, #4
   83e76:	2c03      	cmp	r4, #3
   83e78:	4618      	mov	r0, r3
   83e7a:	d8ef      	bhi.n	83e5c <memchr+0x68>
   83e7c:	e7d4      	b.n	83e28 <memchr+0x34>
   83e7e:	4614      	mov	r4, r2
   83e80:	e7d0      	b.n	83e24 <memchr+0x30>
   83e82:	4620      	mov	r0, r4
   83e84:	e7e3      	b.n	83e4e <memchr+0x5a>
   83e86:	bf00      	nop

00083e88 <memcpy>:
   83e88:	4684      	mov	ip, r0
   83e8a:	ea41 0300 	orr.w	r3, r1, r0
   83e8e:	f013 0303 	ands.w	r3, r3, #3
   83e92:	d149      	bne.n	83f28 <memcpy+0xa0>
   83e94:	3a40      	subs	r2, #64	; 0x40
   83e96:	d323      	bcc.n	83ee0 <memcpy+0x58>
   83e98:	680b      	ldr	r3, [r1, #0]
   83e9a:	6003      	str	r3, [r0, #0]
   83e9c:	684b      	ldr	r3, [r1, #4]
   83e9e:	6043      	str	r3, [r0, #4]
   83ea0:	688b      	ldr	r3, [r1, #8]
   83ea2:	6083      	str	r3, [r0, #8]
   83ea4:	68cb      	ldr	r3, [r1, #12]
   83ea6:	60c3      	str	r3, [r0, #12]
   83ea8:	690b      	ldr	r3, [r1, #16]
   83eaa:	6103      	str	r3, [r0, #16]
   83eac:	694b      	ldr	r3, [r1, #20]
   83eae:	6143      	str	r3, [r0, #20]
   83eb0:	698b      	ldr	r3, [r1, #24]
   83eb2:	6183      	str	r3, [r0, #24]
   83eb4:	69cb      	ldr	r3, [r1, #28]
   83eb6:	61c3      	str	r3, [r0, #28]
   83eb8:	6a0b      	ldr	r3, [r1, #32]
   83eba:	6203      	str	r3, [r0, #32]
   83ebc:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   83ebe:	6243      	str	r3, [r0, #36]	; 0x24
   83ec0:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   83ec2:	6283      	str	r3, [r0, #40]	; 0x28
   83ec4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   83ec6:	62c3      	str	r3, [r0, #44]	; 0x2c
   83ec8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   83eca:	6303      	str	r3, [r0, #48]	; 0x30
   83ecc:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   83ece:	6343      	str	r3, [r0, #52]	; 0x34
   83ed0:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   83ed2:	6383      	str	r3, [r0, #56]	; 0x38
   83ed4:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   83ed6:	63c3      	str	r3, [r0, #60]	; 0x3c
   83ed8:	3040      	adds	r0, #64	; 0x40
   83eda:	3140      	adds	r1, #64	; 0x40
   83edc:	3a40      	subs	r2, #64	; 0x40
   83ede:	d2db      	bcs.n	83e98 <memcpy+0x10>
   83ee0:	3230      	adds	r2, #48	; 0x30
   83ee2:	d30b      	bcc.n	83efc <memcpy+0x74>
   83ee4:	680b      	ldr	r3, [r1, #0]
   83ee6:	6003      	str	r3, [r0, #0]
   83ee8:	684b      	ldr	r3, [r1, #4]
   83eea:	6043      	str	r3, [r0, #4]
   83eec:	688b      	ldr	r3, [r1, #8]
   83eee:	6083      	str	r3, [r0, #8]
   83ef0:	68cb      	ldr	r3, [r1, #12]
   83ef2:	60c3      	str	r3, [r0, #12]
   83ef4:	3010      	adds	r0, #16
   83ef6:	3110      	adds	r1, #16
   83ef8:	3a10      	subs	r2, #16
   83efa:	d2f3      	bcs.n	83ee4 <memcpy+0x5c>
   83efc:	320c      	adds	r2, #12
   83efe:	d305      	bcc.n	83f0c <memcpy+0x84>
   83f00:	f851 3b04 	ldr.w	r3, [r1], #4
   83f04:	f840 3b04 	str.w	r3, [r0], #4
   83f08:	3a04      	subs	r2, #4
   83f0a:	d2f9      	bcs.n	83f00 <memcpy+0x78>
   83f0c:	3204      	adds	r2, #4
   83f0e:	d008      	beq.n	83f22 <memcpy+0x9a>
   83f10:	07d2      	lsls	r2, r2, #31
   83f12:	bf1c      	itt	ne
   83f14:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83f18:	f800 3b01 	strbne.w	r3, [r0], #1
   83f1c:	d301      	bcc.n	83f22 <memcpy+0x9a>
   83f1e:	880b      	ldrh	r3, [r1, #0]
   83f20:	8003      	strh	r3, [r0, #0]
   83f22:	4660      	mov	r0, ip
   83f24:	4770      	bx	lr
   83f26:	bf00      	nop
   83f28:	2a08      	cmp	r2, #8
   83f2a:	d313      	bcc.n	83f54 <memcpy+0xcc>
   83f2c:	078b      	lsls	r3, r1, #30
   83f2e:	d0b1      	beq.n	83e94 <memcpy+0xc>
   83f30:	f010 0303 	ands.w	r3, r0, #3
   83f34:	d0ae      	beq.n	83e94 <memcpy+0xc>
   83f36:	f1c3 0304 	rsb	r3, r3, #4
   83f3a:	1ad2      	subs	r2, r2, r3
   83f3c:	07db      	lsls	r3, r3, #31
   83f3e:	bf1c      	itt	ne
   83f40:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83f44:	f800 3b01 	strbne.w	r3, [r0], #1
   83f48:	d3a4      	bcc.n	83e94 <memcpy+0xc>
   83f4a:	f831 3b02 	ldrh.w	r3, [r1], #2
   83f4e:	f820 3b02 	strh.w	r3, [r0], #2
   83f52:	e79f      	b.n	83e94 <memcpy+0xc>
   83f54:	3a04      	subs	r2, #4
   83f56:	d3d9      	bcc.n	83f0c <memcpy+0x84>
   83f58:	3a01      	subs	r2, #1
   83f5a:	f811 3b01 	ldrb.w	r3, [r1], #1
   83f5e:	f800 3b01 	strb.w	r3, [r0], #1
   83f62:	d2f9      	bcs.n	83f58 <memcpy+0xd0>
   83f64:	780b      	ldrb	r3, [r1, #0]
   83f66:	7003      	strb	r3, [r0, #0]
   83f68:	784b      	ldrb	r3, [r1, #1]
   83f6a:	7043      	strb	r3, [r0, #1]
   83f6c:	788b      	ldrb	r3, [r1, #2]
   83f6e:	7083      	strb	r3, [r0, #2]
   83f70:	4660      	mov	r0, ip
   83f72:	4770      	bx	lr

00083f74 <memmove>:
   83f74:	4288      	cmp	r0, r1
   83f76:	b4f0      	push	{r4, r5, r6, r7}
   83f78:	d910      	bls.n	83f9c <memmove+0x28>
   83f7a:	188c      	adds	r4, r1, r2
   83f7c:	42a0      	cmp	r0, r4
   83f7e:	d20d      	bcs.n	83f9c <memmove+0x28>
   83f80:	1885      	adds	r5, r0, r2
   83f82:	1e53      	subs	r3, r2, #1
   83f84:	b142      	cbz	r2, 83f98 <memmove+0x24>
   83f86:	4621      	mov	r1, r4
   83f88:	462a      	mov	r2, r5
   83f8a:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   83f8e:	3b01      	subs	r3, #1
   83f90:	f802 4d01 	strb.w	r4, [r2, #-1]!
   83f94:	1c5c      	adds	r4, r3, #1
   83f96:	d1f8      	bne.n	83f8a <memmove+0x16>
   83f98:	bcf0      	pop	{r4, r5, r6, r7}
   83f9a:	4770      	bx	lr
   83f9c:	2a0f      	cmp	r2, #15
   83f9e:	d944      	bls.n	8402a <memmove+0xb6>
   83fa0:	ea40 0301 	orr.w	r3, r0, r1
   83fa4:	079b      	lsls	r3, r3, #30
   83fa6:	d144      	bne.n	84032 <memmove+0xbe>
   83fa8:	f1a2 0710 	sub.w	r7, r2, #16
   83fac:	093f      	lsrs	r7, r7, #4
   83fae:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   83fb2:	3610      	adds	r6, #16
   83fb4:	460c      	mov	r4, r1
   83fb6:	4603      	mov	r3, r0
   83fb8:	6825      	ldr	r5, [r4, #0]
   83fba:	3310      	adds	r3, #16
   83fbc:	f843 5c10 	str.w	r5, [r3, #-16]
   83fc0:	6865      	ldr	r5, [r4, #4]
   83fc2:	3410      	adds	r4, #16
   83fc4:	f843 5c0c 	str.w	r5, [r3, #-12]
   83fc8:	f854 5c08 	ldr.w	r5, [r4, #-8]
   83fcc:	f843 5c08 	str.w	r5, [r3, #-8]
   83fd0:	f854 5c04 	ldr.w	r5, [r4, #-4]
   83fd4:	f843 5c04 	str.w	r5, [r3, #-4]
   83fd8:	42b3      	cmp	r3, r6
   83fda:	d1ed      	bne.n	83fb8 <memmove+0x44>
   83fdc:	1c7b      	adds	r3, r7, #1
   83fde:	f002 0c0f 	and.w	ip, r2, #15
   83fe2:	011b      	lsls	r3, r3, #4
   83fe4:	f1bc 0f03 	cmp.w	ip, #3
   83fe8:	4419      	add	r1, r3
   83fea:	4403      	add	r3, r0
   83fec:	d923      	bls.n	84036 <memmove+0xc2>
   83fee:	460e      	mov	r6, r1
   83ff0:	461d      	mov	r5, r3
   83ff2:	4664      	mov	r4, ip
   83ff4:	f856 7b04 	ldr.w	r7, [r6], #4
   83ff8:	3c04      	subs	r4, #4
   83ffa:	2c03      	cmp	r4, #3
   83ffc:	f845 7b04 	str.w	r7, [r5], #4
   84000:	d8f8      	bhi.n	83ff4 <memmove+0x80>
   84002:	f1ac 0404 	sub.w	r4, ip, #4
   84006:	f024 0403 	bic.w	r4, r4, #3
   8400a:	3404      	adds	r4, #4
   8400c:	f002 0203 	and.w	r2, r2, #3
   84010:	4423      	add	r3, r4
   84012:	4421      	add	r1, r4
   84014:	2a00      	cmp	r2, #0
   84016:	d0bf      	beq.n	83f98 <memmove+0x24>
   84018:	441a      	add	r2, r3
   8401a:	f811 4b01 	ldrb.w	r4, [r1], #1
   8401e:	f803 4b01 	strb.w	r4, [r3], #1
   84022:	4293      	cmp	r3, r2
   84024:	d1f9      	bne.n	8401a <memmove+0xa6>
   84026:	bcf0      	pop	{r4, r5, r6, r7}
   84028:	4770      	bx	lr
   8402a:	4603      	mov	r3, r0
   8402c:	2a00      	cmp	r2, #0
   8402e:	d1f3      	bne.n	84018 <memmove+0xa4>
   84030:	e7b2      	b.n	83f98 <memmove+0x24>
   84032:	4603      	mov	r3, r0
   84034:	e7f0      	b.n	84018 <memmove+0xa4>
   84036:	4662      	mov	r2, ip
   84038:	2a00      	cmp	r2, #0
   8403a:	d1ed      	bne.n	84018 <memmove+0xa4>
   8403c:	e7ac      	b.n	83f98 <memmove+0x24>
   8403e:	bf00      	nop

00084040 <__malloc_lock>:
   84040:	4770      	bx	lr
   84042:	bf00      	nop

00084044 <__malloc_unlock>:
   84044:	4770      	bx	lr
   84046:	bf00      	nop

00084048 <_realloc_r>:
   84048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8404c:	460c      	mov	r4, r1
   8404e:	b083      	sub	sp, #12
   84050:	4690      	mov	r8, r2
   84052:	4681      	mov	r9, r0
   84054:	2900      	cmp	r1, #0
   84056:	f000 80ba 	beq.w	841ce <_realloc_r+0x186>
   8405a:	f7ff fff1 	bl	84040 <__malloc_lock>
   8405e:	f108 060b 	add.w	r6, r8, #11
   84062:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84066:	2e16      	cmp	r6, #22
   84068:	f023 0503 	bic.w	r5, r3, #3
   8406c:	f1a4 0708 	sub.w	r7, r4, #8
   84070:	d84b      	bhi.n	8410a <_realloc_r+0xc2>
   84072:	2110      	movs	r1, #16
   84074:	460e      	mov	r6, r1
   84076:	45b0      	cmp	r8, r6
   84078:	d84c      	bhi.n	84114 <_realloc_r+0xcc>
   8407a:	428d      	cmp	r5, r1
   8407c:	da51      	bge.n	84122 <_realloc_r+0xda>
   8407e:	f8df b384 	ldr.w	fp, [pc, #900]	; 84404 <_realloc_r+0x3bc>
   84082:	1978      	adds	r0, r7, r5
   84084:	f8db e008 	ldr.w	lr, [fp, #8]
   84088:	4586      	cmp	lr, r0
   8408a:	f000 80a6 	beq.w	841da <_realloc_r+0x192>
   8408e:	6842      	ldr	r2, [r0, #4]
   84090:	f022 0c01 	bic.w	ip, r2, #1
   84094:	4484      	add	ip, r0
   84096:	f8dc c004 	ldr.w	ip, [ip, #4]
   8409a:	f01c 0f01 	tst.w	ip, #1
   8409e:	d054      	beq.n	8414a <_realloc_r+0x102>
   840a0:	2200      	movs	r2, #0
   840a2:	4610      	mov	r0, r2
   840a4:	07db      	lsls	r3, r3, #31
   840a6:	d46f      	bmi.n	84188 <_realloc_r+0x140>
   840a8:	f854 3c08 	ldr.w	r3, [r4, #-8]
   840ac:	ebc3 0a07 	rsb	sl, r3, r7
   840b0:	f8da 3004 	ldr.w	r3, [sl, #4]
   840b4:	f023 0303 	bic.w	r3, r3, #3
   840b8:	442b      	add	r3, r5
   840ba:	2800      	cmp	r0, #0
   840bc:	d062      	beq.n	84184 <_realloc_r+0x13c>
   840be:	4570      	cmp	r0, lr
   840c0:	f000 80e9 	beq.w	84296 <_realloc_r+0x24e>
   840c4:	eb02 0e03 	add.w	lr, r2, r3
   840c8:	458e      	cmp	lr, r1
   840ca:	db5b      	blt.n	84184 <_realloc_r+0x13c>
   840cc:	68c3      	ldr	r3, [r0, #12]
   840ce:	6882      	ldr	r2, [r0, #8]
   840d0:	46d0      	mov	r8, sl
   840d2:	60d3      	str	r3, [r2, #12]
   840d4:	609a      	str	r2, [r3, #8]
   840d6:	f858 1f08 	ldr.w	r1, [r8, #8]!
   840da:	f8da 300c 	ldr.w	r3, [sl, #12]
   840de:	1f2a      	subs	r2, r5, #4
   840e0:	2a24      	cmp	r2, #36	; 0x24
   840e2:	60cb      	str	r3, [r1, #12]
   840e4:	6099      	str	r1, [r3, #8]
   840e6:	f200 8123 	bhi.w	84330 <_realloc_r+0x2e8>
   840ea:	2a13      	cmp	r2, #19
   840ec:	f240 80b0 	bls.w	84250 <_realloc_r+0x208>
   840f0:	6823      	ldr	r3, [r4, #0]
   840f2:	2a1b      	cmp	r2, #27
   840f4:	f8ca 3008 	str.w	r3, [sl, #8]
   840f8:	6863      	ldr	r3, [r4, #4]
   840fa:	f8ca 300c 	str.w	r3, [sl, #12]
   840fe:	f200 812b 	bhi.w	84358 <_realloc_r+0x310>
   84102:	3408      	adds	r4, #8
   84104:	f10a 0310 	add.w	r3, sl, #16
   84108:	e0a3      	b.n	84252 <_realloc_r+0x20a>
   8410a:	f026 0607 	bic.w	r6, r6, #7
   8410e:	2e00      	cmp	r6, #0
   84110:	4631      	mov	r1, r6
   84112:	dab0      	bge.n	84076 <_realloc_r+0x2e>
   84114:	230c      	movs	r3, #12
   84116:	2000      	movs	r0, #0
   84118:	f8c9 3000 	str.w	r3, [r9]
   8411c:	b003      	add	sp, #12
   8411e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84122:	46a0      	mov	r8, r4
   84124:	1baa      	subs	r2, r5, r6
   84126:	2a0f      	cmp	r2, #15
   84128:	f003 0301 	and.w	r3, r3, #1
   8412c:	d81a      	bhi.n	84164 <_realloc_r+0x11c>
   8412e:	432b      	orrs	r3, r5
   84130:	607b      	str	r3, [r7, #4]
   84132:	443d      	add	r5, r7
   84134:	686b      	ldr	r3, [r5, #4]
   84136:	f043 0301 	orr.w	r3, r3, #1
   8413a:	606b      	str	r3, [r5, #4]
   8413c:	4648      	mov	r0, r9
   8413e:	f7ff ff81 	bl	84044 <__malloc_unlock>
   84142:	4640      	mov	r0, r8
   84144:	b003      	add	sp, #12
   84146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8414a:	f022 0203 	bic.w	r2, r2, #3
   8414e:	eb02 0c05 	add.w	ip, r2, r5
   84152:	458c      	cmp	ip, r1
   84154:	dba6      	blt.n	840a4 <_realloc_r+0x5c>
   84156:	68c2      	ldr	r2, [r0, #12]
   84158:	6881      	ldr	r1, [r0, #8]
   8415a:	46a0      	mov	r8, r4
   8415c:	60ca      	str	r2, [r1, #12]
   8415e:	4665      	mov	r5, ip
   84160:	6091      	str	r1, [r2, #8]
   84162:	e7df      	b.n	84124 <_realloc_r+0xdc>
   84164:	19b9      	adds	r1, r7, r6
   84166:	4333      	orrs	r3, r6
   84168:	f042 0001 	orr.w	r0, r2, #1
   8416c:	607b      	str	r3, [r7, #4]
   8416e:	440a      	add	r2, r1
   84170:	6048      	str	r0, [r1, #4]
   84172:	6853      	ldr	r3, [r2, #4]
   84174:	3108      	adds	r1, #8
   84176:	f043 0301 	orr.w	r3, r3, #1
   8417a:	6053      	str	r3, [r2, #4]
   8417c:	4648      	mov	r0, r9
   8417e:	f7ff f89f 	bl	832c0 <_free_r>
   84182:	e7db      	b.n	8413c <_realloc_r+0xf4>
   84184:	428b      	cmp	r3, r1
   84186:	da33      	bge.n	841f0 <_realloc_r+0x1a8>
   84188:	4641      	mov	r1, r8
   8418a:	4648      	mov	r0, r9
   8418c:	f7ff fb96 	bl	838bc <_malloc_r>
   84190:	4680      	mov	r8, r0
   84192:	2800      	cmp	r0, #0
   84194:	d0d2      	beq.n	8413c <_realloc_r+0xf4>
   84196:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8419a:	f1a0 0108 	sub.w	r1, r0, #8
   8419e:	f023 0201 	bic.w	r2, r3, #1
   841a2:	443a      	add	r2, r7
   841a4:	4291      	cmp	r1, r2
   841a6:	f000 80bc 	beq.w	84322 <_realloc_r+0x2da>
   841aa:	1f2a      	subs	r2, r5, #4
   841ac:	2a24      	cmp	r2, #36	; 0x24
   841ae:	d86e      	bhi.n	8428e <_realloc_r+0x246>
   841b0:	2a13      	cmp	r2, #19
   841b2:	d842      	bhi.n	8423a <_realloc_r+0x1f2>
   841b4:	4603      	mov	r3, r0
   841b6:	4622      	mov	r2, r4
   841b8:	6811      	ldr	r1, [r2, #0]
   841ba:	6019      	str	r1, [r3, #0]
   841bc:	6851      	ldr	r1, [r2, #4]
   841be:	6059      	str	r1, [r3, #4]
   841c0:	6892      	ldr	r2, [r2, #8]
   841c2:	609a      	str	r2, [r3, #8]
   841c4:	4621      	mov	r1, r4
   841c6:	4648      	mov	r0, r9
   841c8:	f7ff f87a 	bl	832c0 <_free_r>
   841cc:	e7b6      	b.n	8413c <_realloc_r+0xf4>
   841ce:	4611      	mov	r1, r2
   841d0:	b003      	add	sp, #12
   841d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   841d6:	f7ff bb71 	b.w	838bc <_malloc_r>
   841da:	f8de 2004 	ldr.w	r2, [lr, #4]
   841de:	f106 0c10 	add.w	ip, r6, #16
   841e2:	f022 0203 	bic.w	r2, r2, #3
   841e6:	1950      	adds	r0, r2, r5
   841e8:	4560      	cmp	r0, ip
   841ea:	da3d      	bge.n	84268 <_realloc_r+0x220>
   841ec:	4670      	mov	r0, lr
   841ee:	e759      	b.n	840a4 <_realloc_r+0x5c>
   841f0:	46d0      	mov	r8, sl
   841f2:	f858 0f08 	ldr.w	r0, [r8, #8]!
   841f6:	f8da 100c 	ldr.w	r1, [sl, #12]
   841fa:	1f2a      	subs	r2, r5, #4
   841fc:	2a24      	cmp	r2, #36	; 0x24
   841fe:	60c1      	str	r1, [r0, #12]
   84200:	6088      	str	r0, [r1, #8]
   84202:	f200 80a0 	bhi.w	84346 <_realloc_r+0x2fe>
   84206:	2a13      	cmp	r2, #19
   84208:	f240 809b 	bls.w	84342 <_realloc_r+0x2fa>
   8420c:	6821      	ldr	r1, [r4, #0]
   8420e:	2a1b      	cmp	r2, #27
   84210:	f8ca 1008 	str.w	r1, [sl, #8]
   84214:	6861      	ldr	r1, [r4, #4]
   84216:	f8ca 100c 	str.w	r1, [sl, #12]
   8421a:	f200 80b2 	bhi.w	84382 <_realloc_r+0x33a>
   8421e:	3408      	adds	r4, #8
   84220:	f10a 0210 	add.w	r2, sl, #16
   84224:	6821      	ldr	r1, [r4, #0]
   84226:	461d      	mov	r5, r3
   84228:	6011      	str	r1, [r2, #0]
   8422a:	6861      	ldr	r1, [r4, #4]
   8422c:	4657      	mov	r7, sl
   8422e:	6051      	str	r1, [r2, #4]
   84230:	68a3      	ldr	r3, [r4, #8]
   84232:	6093      	str	r3, [r2, #8]
   84234:	f8da 3004 	ldr.w	r3, [sl, #4]
   84238:	e774      	b.n	84124 <_realloc_r+0xdc>
   8423a:	6823      	ldr	r3, [r4, #0]
   8423c:	2a1b      	cmp	r2, #27
   8423e:	6003      	str	r3, [r0, #0]
   84240:	6863      	ldr	r3, [r4, #4]
   84242:	6043      	str	r3, [r0, #4]
   84244:	d862      	bhi.n	8430c <_realloc_r+0x2c4>
   84246:	f100 0308 	add.w	r3, r0, #8
   8424a:	f104 0208 	add.w	r2, r4, #8
   8424e:	e7b3      	b.n	841b8 <_realloc_r+0x170>
   84250:	4643      	mov	r3, r8
   84252:	6822      	ldr	r2, [r4, #0]
   84254:	4675      	mov	r5, lr
   84256:	601a      	str	r2, [r3, #0]
   84258:	6862      	ldr	r2, [r4, #4]
   8425a:	4657      	mov	r7, sl
   8425c:	605a      	str	r2, [r3, #4]
   8425e:	68a2      	ldr	r2, [r4, #8]
   84260:	609a      	str	r2, [r3, #8]
   84262:	f8da 3004 	ldr.w	r3, [sl, #4]
   84266:	e75d      	b.n	84124 <_realloc_r+0xdc>
   84268:	1b83      	subs	r3, r0, r6
   8426a:	4437      	add	r7, r6
   8426c:	f043 0301 	orr.w	r3, r3, #1
   84270:	f8cb 7008 	str.w	r7, [fp, #8]
   84274:	607b      	str	r3, [r7, #4]
   84276:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8427a:	4648      	mov	r0, r9
   8427c:	f003 0301 	and.w	r3, r3, #1
   84280:	431e      	orrs	r6, r3
   84282:	f844 6c04 	str.w	r6, [r4, #-4]
   84286:	f7ff fedd 	bl	84044 <__malloc_unlock>
   8428a:	4620      	mov	r0, r4
   8428c:	e75a      	b.n	84144 <_realloc_r+0xfc>
   8428e:	4621      	mov	r1, r4
   84290:	f7ff fe70 	bl	83f74 <memmove>
   84294:	e796      	b.n	841c4 <_realloc_r+0x17c>
   84296:	eb02 0c03 	add.w	ip, r2, r3
   8429a:	f106 0210 	add.w	r2, r6, #16
   8429e:	4594      	cmp	ip, r2
   842a0:	f6ff af70 	blt.w	84184 <_realloc_r+0x13c>
   842a4:	4657      	mov	r7, sl
   842a6:	f857 1f08 	ldr.w	r1, [r7, #8]!
   842aa:	f8da 300c 	ldr.w	r3, [sl, #12]
   842ae:	1f2a      	subs	r2, r5, #4
   842b0:	2a24      	cmp	r2, #36	; 0x24
   842b2:	60cb      	str	r3, [r1, #12]
   842b4:	6099      	str	r1, [r3, #8]
   842b6:	f200 8086 	bhi.w	843c6 <_realloc_r+0x37e>
   842ba:	2a13      	cmp	r2, #19
   842bc:	d977      	bls.n	843ae <_realloc_r+0x366>
   842be:	6823      	ldr	r3, [r4, #0]
   842c0:	2a1b      	cmp	r2, #27
   842c2:	f8ca 3008 	str.w	r3, [sl, #8]
   842c6:	6863      	ldr	r3, [r4, #4]
   842c8:	f8ca 300c 	str.w	r3, [sl, #12]
   842cc:	f200 8084 	bhi.w	843d8 <_realloc_r+0x390>
   842d0:	3408      	adds	r4, #8
   842d2:	f10a 0310 	add.w	r3, sl, #16
   842d6:	6822      	ldr	r2, [r4, #0]
   842d8:	601a      	str	r2, [r3, #0]
   842da:	6862      	ldr	r2, [r4, #4]
   842dc:	605a      	str	r2, [r3, #4]
   842de:	68a2      	ldr	r2, [r4, #8]
   842e0:	609a      	str	r2, [r3, #8]
   842e2:	ebc6 020c 	rsb	r2, r6, ip
   842e6:	eb0a 0306 	add.w	r3, sl, r6
   842ea:	f042 0201 	orr.w	r2, r2, #1
   842ee:	f8cb 3008 	str.w	r3, [fp, #8]
   842f2:	605a      	str	r2, [r3, #4]
   842f4:	f8da 3004 	ldr.w	r3, [sl, #4]
   842f8:	4648      	mov	r0, r9
   842fa:	f003 0301 	and.w	r3, r3, #1
   842fe:	431e      	orrs	r6, r3
   84300:	f8ca 6004 	str.w	r6, [sl, #4]
   84304:	f7ff fe9e 	bl	84044 <__malloc_unlock>
   84308:	4638      	mov	r0, r7
   8430a:	e71b      	b.n	84144 <_realloc_r+0xfc>
   8430c:	68a3      	ldr	r3, [r4, #8]
   8430e:	2a24      	cmp	r2, #36	; 0x24
   84310:	6083      	str	r3, [r0, #8]
   84312:	68e3      	ldr	r3, [r4, #12]
   84314:	60c3      	str	r3, [r0, #12]
   84316:	d02b      	beq.n	84370 <_realloc_r+0x328>
   84318:	f100 0310 	add.w	r3, r0, #16
   8431c:	f104 0210 	add.w	r2, r4, #16
   84320:	e74a      	b.n	841b8 <_realloc_r+0x170>
   84322:	f850 2c04 	ldr.w	r2, [r0, #-4]
   84326:	46a0      	mov	r8, r4
   84328:	f022 0203 	bic.w	r2, r2, #3
   8432c:	4415      	add	r5, r2
   8432e:	e6f9      	b.n	84124 <_realloc_r+0xdc>
   84330:	4621      	mov	r1, r4
   84332:	4640      	mov	r0, r8
   84334:	4675      	mov	r5, lr
   84336:	4657      	mov	r7, sl
   84338:	f7ff fe1c 	bl	83f74 <memmove>
   8433c:	f8da 3004 	ldr.w	r3, [sl, #4]
   84340:	e6f0      	b.n	84124 <_realloc_r+0xdc>
   84342:	4642      	mov	r2, r8
   84344:	e76e      	b.n	84224 <_realloc_r+0x1dc>
   84346:	4621      	mov	r1, r4
   84348:	4640      	mov	r0, r8
   8434a:	461d      	mov	r5, r3
   8434c:	4657      	mov	r7, sl
   8434e:	f7ff fe11 	bl	83f74 <memmove>
   84352:	f8da 3004 	ldr.w	r3, [sl, #4]
   84356:	e6e5      	b.n	84124 <_realloc_r+0xdc>
   84358:	68a3      	ldr	r3, [r4, #8]
   8435a:	2a24      	cmp	r2, #36	; 0x24
   8435c:	f8ca 3010 	str.w	r3, [sl, #16]
   84360:	68e3      	ldr	r3, [r4, #12]
   84362:	f8ca 3014 	str.w	r3, [sl, #20]
   84366:	d018      	beq.n	8439a <_realloc_r+0x352>
   84368:	3410      	adds	r4, #16
   8436a:	f10a 0318 	add.w	r3, sl, #24
   8436e:	e770      	b.n	84252 <_realloc_r+0x20a>
   84370:	6922      	ldr	r2, [r4, #16]
   84372:	f100 0318 	add.w	r3, r0, #24
   84376:	6102      	str	r2, [r0, #16]
   84378:	6961      	ldr	r1, [r4, #20]
   8437a:	f104 0218 	add.w	r2, r4, #24
   8437e:	6141      	str	r1, [r0, #20]
   84380:	e71a      	b.n	841b8 <_realloc_r+0x170>
   84382:	68a1      	ldr	r1, [r4, #8]
   84384:	2a24      	cmp	r2, #36	; 0x24
   84386:	f8ca 1010 	str.w	r1, [sl, #16]
   8438a:	68e1      	ldr	r1, [r4, #12]
   8438c:	f8ca 1014 	str.w	r1, [sl, #20]
   84390:	d00f      	beq.n	843b2 <_realloc_r+0x36a>
   84392:	3410      	adds	r4, #16
   84394:	f10a 0218 	add.w	r2, sl, #24
   84398:	e744      	b.n	84224 <_realloc_r+0x1dc>
   8439a:	6922      	ldr	r2, [r4, #16]
   8439c:	f10a 0320 	add.w	r3, sl, #32
   843a0:	f8ca 2018 	str.w	r2, [sl, #24]
   843a4:	6962      	ldr	r2, [r4, #20]
   843a6:	3418      	adds	r4, #24
   843a8:	f8ca 201c 	str.w	r2, [sl, #28]
   843ac:	e751      	b.n	84252 <_realloc_r+0x20a>
   843ae:	463b      	mov	r3, r7
   843b0:	e791      	b.n	842d6 <_realloc_r+0x28e>
   843b2:	6921      	ldr	r1, [r4, #16]
   843b4:	f10a 0220 	add.w	r2, sl, #32
   843b8:	f8ca 1018 	str.w	r1, [sl, #24]
   843bc:	6961      	ldr	r1, [r4, #20]
   843be:	3418      	adds	r4, #24
   843c0:	f8ca 101c 	str.w	r1, [sl, #28]
   843c4:	e72e      	b.n	84224 <_realloc_r+0x1dc>
   843c6:	4621      	mov	r1, r4
   843c8:	4638      	mov	r0, r7
   843ca:	f8cd c004 	str.w	ip, [sp, #4]
   843ce:	f7ff fdd1 	bl	83f74 <memmove>
   843d2:	f8dd c004 	ldr.w	ip, [sp, #4]
   843d6:	e784      	b.n	842e2 <_realloc_r+0x29a>
   843d8:	68a3      	ldr	r3, [r4, #8]
   843da:	2a24      	cmp	r2, #36	; 0x24
   843dc:	f8ca 3010 	str.w	r3, [sl, #16]
   843e0:	68e3      	ldr	r3, [r4, #12]
   843e2:	f8ca 3014 	str.w	r3, [sl, #20]
   843e6:	d003      	beq.n	843f0 <_realloc_r+0x3a8>
   843e8:	3410      	adds	r4, #16
   843ea:	f10a 0318 	add.w	r3, sl, #24
   843ee:	e772      	b.n	842d6 <_realloc_r+0x28e>
   843f0:	6922      	ldr	r2, [r4, #16]
   843f2:	f10a 0320 	add.w	r3, sl, #32
   843f6:	f8ca 2018 	str.w	r2, [sl, #24]
   843fa:	6962      	ldr	r2, [r4, #20]
   843fc:	3418      	adds	r4, #24
   843fe:	f8ca 201c 	str.w	r2, [sl, #28]
   84402:	e768      	b.n	842d6 <_realloc_r+0x28e>
   84404:	20070598 	.word	0x20070598

00084408 <_sbrk_r>:
   84408:	b538      	push	{r3, r4, r5, lr}
   8440a:	4c07      	ldr	r4, [pc, #28]	; (84428 <_sbrk_r+0x20>)
   8440c:	2300      	movs	r3, #0
   8440e:	4605      	mov	r5, r0
   84410:	4608      	mov	r0, r1
   84412:	6023      	str	r3, [r4, #0]
   84414:	f7fc fc1e 	bl	80c54 <_sbrk>
   84418:	1c43      	adds	r3, r0, #1
   8441a:	d000      	beq.n	8441e <_sbrk_r+0x16>
   8441c:	bd38      	pop	{r3, r4, r5, pc}
   8441e:	6823      	ldr	r3, [r4, #0]
   84420:	2b00      	cmp	r3, #0
   84422:	d0fb      	beq.n	8441c <_sbrk_r+0x14>
   84424:	602b      	str	r3, [r5, #0]
   84426:	bd38      	pop	{r3, r4, r5, pc}
   84428:	20070b28 	.word	0x20070b28

0008442c <__sread>:
   8442c:	b510      	push	{r4, lr}
   8442e:	460c      	mov	r4, r1
   84430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84434:	f000 f9f2 	bl	8481c <_read_r>
   84438:	2800      	cmp	r0, #0
   8443a:	db03      	blt.n	84444 <__sread+0x18>
   8443c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8443e:	4403      	add	r3, r0
   84440:	6523      	str	r3, [r4, #80]	; 0x50
   84442:	bd10      	pop	{r4, pc}
   84444:	89a3      	ldrh	r3, [r4, #12]
   84446:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8444a:	81a3      	strh	r3, [r4, #12]
   8444c:	bd10      	pop	{r4, pc}
   8444e:	bf00      	nop

00084450 <__swrite>:
   84450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84454:	460c      	mov	r4, r1
   84456:	8989      	ldrh	r1, [r1, #12]
   84458:	461d      	mov	r5, r3
   8445a:	05cb      	lsls	r3, r1, #23
   8445c:	4616      	mov	r6, r2
   8445e:	4607      	mov	r7, r0
   84460:	d506      	bpl.n	84470 <__swrite+0x20>
   84462:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84466:	2200      	movs	r2, #0
   84468:	2302      	movs	r3, #2
   8446a:	f000 f9c3 	bl	847f4 <_lseek_r>
   8446e:	89a1      	ldrh	r1, [r4, #12]
   84470:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   84474:	81a1      	strh	r1, [r4, #12]
   84476:	4638      	mov	r0, r7
   84478:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8447c:	4632      	mov	r2, r6
   8447e:	462b      	mov	r3, r5
   84480:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84484:	f000 b8ce 	b.w	84624 <_write_r>

00084488 <__sseek>:
   84488:	b510      	push	{r4, lr}
   8448a:	460c      	mov	r4, r1
   8448c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84490:	f000 f9b0 	bl	847f4 <_lseek_r>
   84494:	89a3      	ldrh	r3, [r4, #12]
   84496:	1c42      	adds	r2, r0, #1
   84498:	bf0e      	itee	eq
   8449a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   8449e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   844a2:	6520      	strne	r0, [r4, #80]	; 0x50
   844a4:	81a3      	strh	r3, [r4, #12]
   844a6:	bd10      	pop	{r4, pc}

000844a8 <__sclose>:
   844a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   844ac:	f000 b922 	b.w	846f4 <_close_r>

000844b0 <strlen>:
   844b0:	f020 0103 	bic.w	r1, r0, #3
   844b4:	f010 0003 	ands.w	r0, r0, #3
   844b8:	f1c0 0000 	rsb	r0, r0, #0
   844bc:	f851 3b04 	ldr.w	r3, [r1], #4
   844c0:	f100 0c04 	add.w	ip, r0, #4
   844c4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   844c8:	f06f 0200 	mvn.w	r2, #0
   844cc:	bf1c      	itt	ne
   844ce:	fa22 f20c 	lsrne.w	r2, r2, ip
   844d2:	4313      	orrne	r3, r2
   844d4:	f04f 0c01 	mov.w	ip, #1
   844d8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   844dc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   844e0:	eba3 020c 	sub.w	r2, r3, ip
   844e4:	ea22 0203 	bic.w	r2, r2, r3
   844e8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   844ec:	bf04      	itt	eq
   844ee:	f851 3b04 	ldreq.w	r3, [r1], #4
   844f2:	3004      	addeq	r0, #4
   844f4:	d0f4      	beq.n	844e0 <strlen+0x30>
   844f6:	f013 0fff 	tst.w	r3, #255	; 0xff
   844fa:	bf1f      	itttt	ne
   844fc:	3001      	addne	r0, #1
   844fe:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   84502:	3001      	addne	r0, #1
   84504:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   84508:	bf18      	it	ne
   8450a:	3001      	addne	r0, #1
   8450c:	4770      	bx	lr
   8450e:	bf00      	nop

00084510 <__swbuf_r>:
   84510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84512:	460d      	mov	r5, r1
   84514:	4614      	mov	r4, r2
   84516:	4607      	mov	r7, r0
   84518:	b110      	cbz	r0, 84520 <__swbuf_r+0x10>
   8451a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8451c:	2b00      	cmp	r3, #0
   8451e:	d048      	beq.n	845b2 <__swbuf_r+0xa2>
   84520:	89a2      	ldrh	r2, [r4, #12]
   84522:	69a0      	ldr	r0, [r4, #24]
   84524:	b293      	uxth	r3, r2
   84526:	60a0      	str	r0, [r4, #8]
   84528:	0718      	lsls	r0, r3, #28
   8452a:	d538      	bpl.n	8459e <__swbuf_r+0x8e>
   8452c:	6926      	ldr	r6, [r4, #16]
   8452e:	2e00      	cmp	r6, #0
   84530:	d035      	beq.n	8459e <__swbuf_r+0x8e>
   84532:	0499      	lsls	r1, r3, #18
   84534:	b2ed      	uxtb	r5, r5
   84536:	d515      	bpl.n	84564 <__swbuf_r+0x54>
   84538:	6823      	ldr	r3, [r4, #0]
   8453a:	6962      	ldr	r2, [r4, #20]
   8453c:	1b9e      	subs	r6, r3, r6
   8453e:	4296      	cmp	r6, r2
   84540:	da1c      	bge.n	8457c <__swbuf_r+0x6c>
   84542:	3601      	adds	r6, #1
   84544:	68a2      	ldr	r2, [r4, #8]
   84546:	1c59      	adds	r1, r3, #1
   84548:	3a01      	subs	r2, #1
   8454a:	60a2      	str	r2, [r4, #8]
   8454c:	6021      	str	r1, [r4, #0]
   8454e:	701d      	strb	r5, [r3, #0]
   84550:	6963      	ldr	r3, [r4, #20]
   84552:	42b3      	cmp	r3, r6
   84554:	d01a      	beq.n	8458c <__swbuf_r+0x7c>
   84556:	89a3      	ldrh	r3, [r4, #12]
   84558:	07db      	lsls	r3, r3, #31
   8455a:	d501      	bpl.n	84560 <__swbuf_r+0x50>
   8455c:	2d0a      	cmp	r5, #10
   8455e:	d015      	beq.n	8458c <__swbuf_r+0x7c>
   84560:	4628      	mov	r0, r5
   84562:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84564:	6e63      	ldr	r3, [r4, #100]	; 0x64
   84566:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8456a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   8456e:	6663      	str	r3, [r4, #100]	; 0x64
   84570:	6823      	ldr	r3, [r4, #0]
   84572:	81a2      	strh	r2, [r4, #12]
   84574:	6962      	ldr	r2, [r4, #20]
   84576:	1b9e      	subs	r6, r3, r6
   84578:	4296      	cmp	r6, r2
   8457a:	dbe2      	blt.n	84542 <__swbuf_r+0x32>
   8457c:	4638      	mov	r0, r7
   8457e:	4621      	mov	r1, r4
   84580:	f7fe fd3e 	bl	83000 <_fflush_r>
   84584:	b940      	cbnz	r0, 84598 <__swbuf_r+0x88>
   84586:	6823      	ldr	r3, [r4, #0]
   84588:	2601      	movs	r6, #1
   8458a:	e7db      	b.n	84544 <__swbuf_r+0x34>
   8458c:	4638      	mov	r0, r7
   8458e:	4621      	mov	r1, r4
   84590:	f7fe fd36 	bl	83000 <_fflush_r>
   84594:	2800      	cmp	r0, #0
   84596:	d0e3      	beq.n	84560 <__swbuf_r+0x50>
   84598:	f04f 30ff 	mov.w	r0, #4294967295
   8459c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8459e:	4638      	mov	r0, r7
   845a0:	4621      	mov	r1, r4
   845a2:	f7fe fc17 	bl	82dd4 <__swsetup_r>
   845a6:	2800      	cmp	r0, #0
   845a8:	d1f6      	bne.n	84598 <__swbuf_r+0x88>
   845aa:	89a2      	ldrh	r2, [r4, #12]
   845ac:	6926      	ldr	r6, [r4, #16]
   845ae:	b293      	uxth	r3, r2
   845b0:	e7bf      	b.n	84532 <__swbuf_r+0x22>
   845b2:	f7fe fd41 	bl	83038 <__sinit>
   845b6:	e7b3      	b.n	84520 <__swbuf_r+0x10>

000845b8 <_wcrtomb_r>:
   845b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   845bc:	461e      	mov	r6, r3
   845be:	b086      	sub	sp, #24
   845c0:	460c      	mov	r4, r1
   845c2:	4605      	mov	r5, r0
   845c4:	4617      	mov	r7, r2
   845c6:	4b0f      	ldr	r3, [pc, #60]	; (84604 <_wcrtomb_r+0x4c>)
   845c8:	b191      	cbz	r1, 845f0 <_wcrtomb_r+0x38>
   845ca:	f8d3 8000 	ldr.w	r8, [r3]
   845ce:	f7ff f8f3 	bl	837b8 <__locale_charset>
   845d2:	9600      	str	r6, [sp, #0]
   845d4:	4603      	mov	r3, r0
   845d6:	4621      	mov	r1, r4
   845d8:	463a      	mov	r2, r7
   845da:	4628      	mov	r0, r5
   845dc:	47c0      	blx	r8
   845de:	1c43      	adds	r3, r0, #1
   845e0:	d103      	bne.n	845ea <_wcrtomb_r+0x32>
   845e2:	2200      	movs	r2, #0
   845e4:	238a      	movs	r3, #138	; 0x8a
   845e6:	6032      	str	r2, [r6, #0]
   845e8:	602b      	str	r3, [r5, #0]
   845ea:	b006      	add	sp, #24
   845ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   845f0:	681f      	ldr	r7, [r3, #0]
   845f2:	f7ff f8e1 	bl	837b8 <__locale_charset>
   845f6:	9600      	str	r6, [sp, #0]
   845f8:	4603      	mov	r3, r0
   845fa:	4622      	mov	r2, r4
   845fc:	4628      	mov	r0, r5
   845fe:	a903      	add	r1, sp, #12
   84600:	47b8      	blx	r7
   84602:	e7ec      	b.n	845de <_wcrtomb_r+0x26>
   84604:	200709a8 	.word	0x200709a8

00084608 <__ascii_wctomb>:
   84608:	b121      	cbz	r1, 84614 <__ascii_wctomb+0xc>
   8460a:	2aff      	cmp	r2, #255	; 0xff
   8460c:	d804      	bhi.n	84618 <__ascii_wctomb+0x10>
   8460e:	700a      	strb	r2, [r1, #0]
   84610:	2001      	movs	r0, #1
   84612:	4770      	bx	lr
   84614:	4608      	mov	r0, r1
   84616:	4770      	bx	lr
   84618:	238a      	movs	r3, #138	; 0x8a
   8461a:	6003      	str	r3, [r0, #0]
   8461c:	f04f 30ff 	mov.w	r0, #4294967295
   84620:	4770      	bx	lr
   84622:	bf00      	nop

00084624 <_write_r>:
   84624:	b570      	push	{r4, r5, r6, lr}
   84626:	4c08      	ldr	r4, [pc, #32]	; (84648 <_write_r+0x24>)
   84628:	4606      	mov	r6, r0
   8462a:	2500      	movs	r5, #0
   8462c:	4608      	mov	r0, r1
   8462e:	4611      	mov	r1, r2
   84630:	461a      	mov	r2, r3
   84632:	6025      	str	r5, [r4, #0]
   84634:	f7fb fe0a 	bl	8024c <_write>
   84638:	1c43      	adds	r3, r0, #1
   8463a:	d000      	beq.n	8463e <_write_r+0x1a>
   8463c:	bd70      	pop	{r4, r5, r6, pc}
   8463e:	6823      	ldr	r3, [r4, #0]
   84640:	2b00      	cmp	r3, #0
   84642:	d0fb      	beq.n	8463c <_write_r+0x18>
   84644:	6033      	str	r3, [r6, #0]
   84646:	bd70      	pop	{r4, r5, r6, pc}
   84648:	20070b28 	.word	0x20070b28

0008464c <__register_exitproc>:
   8464c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8464e:	4c27      	ldr	r4, [pc, #156]	; (846ec <__register_exitproc+0xa0>)
   84650:	b085      	sub	sp, #20
   84652:	6826      	ldr	r6, [r4, #0]
   84654:	4607      	mov	r7, r0
   84656:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   8465a:	2c00      	cmp	r4, #0
   8465c:	d040      	beq.n	846e0 <__register_exitproc+0x94>
   8465e:	6865      	ldr	r5, [r4, #4]
   84660:	2d1f      	cmp	r5, #31
   84662:	dd1e      	ble.n	846a2 <__register_exitproc+0x56>
   84664:	4822      	ldr	r0, [pc, #136]	; (846f0 <__register_exitproc+0xa4>)
   84666:	b918      	cbnz	r0, 84670 <__register_exitproc+0x24>
   84668:	f04f 30ff 	mov.w	r0, #4294967295
   8466c:	b005      	add	sp, #20
   8466e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84670:	f44f 70c8 	mov.w	r0, #400	; 0x190
   84674:	9103      	str	r1, [sp, #12]
   84676:	9202      	str	r2, [sp, #8]
   84678:	9301      	str	r3, [sp, #4]
   8467a:	f7ff f917 	bl	838ac <malloc>
   8467e:	9903      	ldr	r1, [sp, #12]
   84680:	4604      	mov	r4, r0
   84682:	9a02      	ldr	r2, [sp, #8]
   84684:	9b01      	ldr	r3, [sp, #4]
   84686:	2800      	cmp	r0, #0
   84688:	d0ee      	beq.n	84668 <__register_exitproc+0x1c>
   8468a:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   8468e:	2000      	movs	r0, #0
   84690:	6025      	str	r5, [r4, #0]
   84692:	6060      	str	r0, [r4, #4]
   84694:	4605      	mov	r5, r0
   84696:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8469a:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   8469e:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   846a2:	b93f      	cbnz	r7, 846b4 <__register_exitproc+0x68>
   846a4:	1c6b      	adds	r3, r5, #1
   846a6:	2000      	movs	r0, #0
   846a8:	3502      	adds	r5, #2
   846aa:	6063      	str	r3, [r4, #4]
   846ac:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   846b0:	b005      	add	sp, #20
   846b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   846b4:	2601      	movs	r6, #1
   846b6:	40ae      	lsls	r6, r5
   846b8:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   846bc:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   846c0:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   846c4:	2f02      	cmp	r7, #2
   846c6:	ea42 0206 	orr.w	r2, r2, r6
   846ca:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   846ce:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   846d2:	d1e7      	bne.n	846a4 <__register_exitproc+0x58>
   846d4:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   846d8:	431e      	orrs	r6, r3
   846da:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   846de:	e7e1      	b.n	846a4 <__register_exitproc+0x58>
   846e0:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   846e4:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   846e8:	e7b9      	b.n	8465e <__register_exitproc+0x12>
   846ea:	bf00      	nop
   846ec:	00084880 	.word	0x00084880
   846f0:	000838ad 	.word	0x000838ad

000846f4 <_close_r>:
   846f4:	b538      	push	{r3, r4, r5, lr}
   846f6:	4c07      	ldr	r4, [pc, #28]	; (84714 <_close_r+0x20>)
   846f8:	2300      	movs	r3, #0
   846fa:	4605      	mov	r5, r0
   846fc:	4608      	mov	r0, r1
   846fe:	6023      	str	r3, [r4, #0]
   84700:	f7fc fac2 	bl	80c88 <_close>
   84704:	1c43      	adds	r3, r0, #1
   84706:	d000      	beq.n	8470a <_close_r+0x16>
   84708:	bd38      	pop	{r3, r4, r5, pc}
   8470a:	6823      	ldr	r3, [r4, #0]
   8470c:	2b00      	cmp	r3, #0
   8470e:	d0fb      	beq.n	84708 <_close_r+0x14>
   84710:	602b      	str	r3, [r5, #0]
   84712:	bd38      	pop	{r3, r4, r5, pc}
   84714:	20070b28 	.word	0x20070b28

00084718 <_fclose_r>:
   84718:	b570      	push	{r4, r5, r6, lr}
   8471a:	460c      	mov	r4, r1
   8471c:	4605      	mov	r5, r0
   8471e:	b131      	cbz	r1, 8472e <_fclose_r+0x16>
   84720:	b110      	cbz	r0, 84728 <_fclose_r+0x10>
   84722:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84724:	2b00      	cmp	r3, #0
   84726:	d02f      	beq.n	84788 <_fclose_r+0x70>
   84728:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8472c:	b90b      	cbnz	r3, 84732 <_fclose_r+0x1a>
   8472e:	2000      	movs	r0, #0
   84730:	bd70      	pop	{r4, r5, r6, pc}
   84732:	4628      	mov	r0, r5
   84734:	4621      	mov	r1, r4
   84736:	f7fe fc63 	bl	83000 <_fflush_r>
   8473a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8473c:	4606      	mov	r6, r0
   8473e:	b133      	cbz	r3, 8474e <_fclose_r+0x36>
   84740:	4628      	mov	r0, r5
   84742:	69e1      	ldr	r1, [r4, #28]
   84744:	4798      	blx	r3
   84746:	2800      	cmp	r0, #0
   84748:	bfb8      	it	lt
   8474a:	f04f 36ff 	movlt.w	r6, #4294967295
   8474e:	89a3      	ldrh	r3, [r4, #12]
   84750:	061b      	lsls	r3, r3, #24
   84752:	d41c      	bmi.n	8478e <_fclose_r+0x76>
   84754:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84756:	b141      	cbz	r1, 8476a <_fclose_r+0x52>
   84758:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8475c:	4299      	cmp	r1, r3
   8475e:	d002      	beq.n	84766 <_fclose_r+0x4e>
   84760:	4628      	mov	r0, r5
   84762:	f7fe fdad 	bl	832c0 <_free_r>
   84766:	2300      	movs	r3, #0
   84768:	6323      	str	r3, [r4, #48]	; 0x30
   8476a:	6c61      	ldr	r1, [r4, #68]	; 0x44
   8476c:	b121      	cbz	r1, 84778 <_fclose_r+0x60>
   8476e:	4628      	mov	r0, r5
   84770:	f7fe fda6 	bl	832c0 <_free_r>
   84774:	2300      	movs	r3, #0
   84776:	6463      	str	r3, [r4, #68]	; 0x44
   84778:	f7fe fcd8 	bl	8312c <__sfp_lock_acquire>
   8477c:	2300      	movs	r3, #0
   8477e:	81a3      	strh	r3, [r4, #12]
   84780:	f7fe fcd6 	bl	83130 <__sfp_lock_release>
   84784:	4630      	mov	r0, r6
   84786:	bd70      	pop	{r4, r5, r6, pc}
   84788:	f7fe fc56 	bl	83038 <__sinit>
   8478c:	e7cc      	b.n	84728 <_fclose_r+0x10>
   8478e:	4628      	mov	r0, r5
   84790:	6921      	ldr	r1, [r4, #16]
   84792:	f7fe fd95 	bl	832c0 <_free_r>
   84796:	e7dd      	b.n	84754 <_fclose_r+0x3c>

00084798 <fclose>:
   84798:	4b02      	ldr	r3, [pc, #8]	; (847a4 <fclose+0xc>)
   8479a:	4601      	mov	r1, r0
   8479c:	6818      	ldr	r0, [r3, #0]
   8479e:	f7ff bfbb 	b.w	84718 <_fclose_r>
   847a2:	bf00      	nop
   847a4:	20070570 	.word	0x20070570

000847a8 <_fstat_r>:
   847a8:	b538      	push	{r3, r4, r5, lr}
   847aa:	4c08      	ldr	r4, [pc, #32]	; (847cc <_fstat_r+0x24>)
   847ac:	2300      	movs	r3, #0
   847ae:	4605      	mov	r5, r0
   847b0:	4608      	mov	r0, r1
   847b2:	4611      	mov	r1, r2
   847b4:	6023      	str	r3, [r4, #0]
   847b6:	f7fc fa6b 	bl	80c90 <_fstat>
   847ba:	1c43      	adds	r3, r0, #1
   847bc:	d000      	beq.n	847c0 <_fstat_r+0x18>
   847be:	bd38      	pop	{r3, r4, r5, pc}
   847c0:	6823      	ldr	r3, [r4, #0]
   847c2:	2b00      	cmp	r3, #0
   847c4:	d0fb      	beq.n	847be <_fstat_r+0x16>
   847c6:	602b      	str	r3, [r5, #0]
   847c8:	bd38      	pop	{r3, r4, r5, pc}
   847ca:	bf00      	nop
   847cc:	20070b28 	.word	0x20070b28

000847d0 <_isatty_r>:
   847d0:	b538      	push	{r3, r4, r5, lr}
   847d2:	4c07      	ldr	r4, [pc, #28]	; (847f0 <_isatty_r+0x20>)
   847d4:	2300      	movs	r3, #0
   847d6:	4605      	mov	r5, r0
   847d8:	4608      	mov	r0, r1
   847da:	6023      	str	r3, [r4, #0]
   847dc:	f7fc fa5e 	bl	80c9c <_isatty>
   847e0:	1c43      	adds	r3, r0, #1
   847e2:	d000      	beq.n	847e6 <_isatty_r+0x16>
   847e4:	bd38      	pop	{r3, r4, r5, pc}
   847e6:	6823      	ldr	r3, [r4, #0]
   847e8:	2b00      	cmp	r3, #0
   847ea:	d0fb      	beq.n	847e4 <_isatty_r+0x14>
   847ec:	602b      	str	r3, [r5, #0]
   847ee:	bd38      	pop	{r3, r4, r5, pc}
   847f0:	20070b28 	.word	0x20070b28

000847f4 <_lseek_r>:
   847f4:	b570      	push	{r4, r5, r6, lr}
   847f6:	4c08      	ldr	r4, [pc, #32]	; (84818 <_lseek_r+0x24>)
   847f8:	4606      	mov	r6, r0
   847fa:	2500      	movs	r5, #0
   847fc:	4608      	mov	r0, r1
   847fe:	4611      	mov	r1, r2
   84800:	461a      	mov	r2, r3
   84802:	6025      	str	r5, [r4, #0]
   84804:	f7fc fa4c 	bl	80ca0 <_lseek>
   84808:	1c43      	adds	r3, r0, #1
   8480a:	d000      	beq.n	8480e <_lseek_r+0x1a>
   8480c:	bd70      	pop	{r4, r5, r6, pc}
   8480e:	6823      	ldr	r3, [r4, #0]
   84810:	2b00      	cmp	r3, #0
   84812:	d0fb      	beq.n	8480c <_lseek_r+0x18>
   84814:	6033      	str	r3, [r6, #0]
   84816:	bd70      	pop	{r4, r5, r6, pc}
   84818:	20070b28 	.word	0x20070b28

0008481c <_read_r>:
   8481c:	b570      	push	{r4, r5, r6, lr}
   8481e:	4c08      	ldr	r4, [pc, #32]	; (84840 <_read_r+0x24>)
   84820:	4606      	mov	r6, r0
   84822:	2500      	movs	r5, #0
   84824:	4608      	mov	r0, r1
   84826:	4611      	mov	r1, r2
   84828:	461a      	mov	r2, r3
   8482a:	6025      	str	r5, [r4, #0]
   8482c:	f7fb fcee 	bl	8020c <_read>
   84830:	1c43      	adds	r3, r0, #1
   84832:	d000      	beq.n	84836 <_read_r+0x1a>
   84834:	bd70      	pop	{r4, r5, r6, pc}
   84836:	6823      	ldr	r3, [r4, #0]
   84838:	2b00      	cmp	r3, #0
   8483a:	d0fb      	beq.n	84834 <_read_r+0x18>
   8483c:	6033      	str	r3, [r6, #0]
   8483e:	bd70      	pop	{r4, r5, r6, pc}
   84840:	20070b28 	.word	0x20070b28
   84844:	736e6f43 	.word	0x736e6f43
   84848:	20656c6f 	.word	0x20656c6f
   8484c:	64616572 	.word	0x64616572
   84850:	00000a79 	.word	0x00000a79
   84854:	3d3d3d3d 	.word	0x3d3d3d3d
   84858:	3d3d3d3d 	.word	0x3d3d3d3d
   8485c:	3d3d3d3d 	.word	0x3d3d3d3d
   84860:	00000a3d 	.word	0x00000a3d
   84864:	65687741 	.word	0x65687741
   84868:	203a6c65 	.word	0x203a6c65
   8486c:	000a6425 	.word	0x000a6425
   84870:	65687742 	.word	0x65687742
   84874:	203a6c65 	.word	0x203a6c65
   84878:	000a6425 	.word	0x000a6425
   8487c:	00000043 	.word	0x00000043

00084880 <_global_impure_ptr>:
   84880:	20070148 33323130 37363534 42413938     H.. 0123456789AB
   84890:	46454443 00000000 33323130 37363534     CDEF....01234567
   848a0:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   848b0:	0000296c                                l)..

000848b4 <zeroes.6721>:
   848b4:	30303030 30303030 30303030 30303030     0000000000000000

000848c4 <blanks.6720>:
   848c4:	20202020 20202020 20202020 20202020                     

000848d4 <_init>:
   848d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   848d6:	bf00      	nop
   848d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   848da:	bc08      	pop	{r3}
   848dc:	469e      	mov	lr, r3
   848de:	4770      	bx	lr

000848e0 <__init_array_start>:
   848e0:	00082e99 	.word	0x00082e99

000848e4 <__frame_dummy_init_array_entry>:
   848e4:	00080119                                ....

000848e8 <_fini>:
   848e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   848ea:	bf00      	nop
   848ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
   848ee:	bc08      	pop	{r3}
   848f0:	469e      	mov	lr, r3
   848f2:	4770      	bx	lr

000848f4 <__fini_array_start>:
   848f4:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070140 	.word	0x20070140

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <bSL>:
20070138:	06d606d6                                         ..

2007013a <bS>:
2007013a:	000106d6                                         ..

2007013c <g_interrupt_enabled>:
2007013c:	00000001                                ....

20070140 <SystemCoreClock>:
20070140:	003d0900 00000000                       ..=.....

20070148 <impure_data>:
20070148:	00000000 20070434 2007049c 20070504     ....4.. ... ... 
	...
2007017c:	0008487c 00000000 00000000 00000000     |H..............
	...
200701f0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070200:	0005deec 0000000b 00000000 00000000     ................
	...

20070570 <_impure_ptr>:
20070570:	20070148                                H.. 

20070574 <lc_ctype_charset>:
20070574:	49435341 00000049 00000000 00000000     ASCII...........
	...

20070594 <__mb_cur_max>:
20070594:	00000001                                ....

20070598 <__malloc_av_>:
	...
200705a0:	20070598 20070598 200705a0 200705a0     ... ... ... ... 
200705b0:	200705a8 200705a8 200705b0 200705b0     ... ... ... ... 
200705c0:	200705b8 200705b8 200705c0 200705c0     ... ... ... ... 
200705d0:	200705c8 200705c8 200705d0 200705d0     ... ... ... ... 
200705e0:	200705d8 200705d8 200705e0 200705e0     ... ... ... ... 
200705f0:	200705e8 200705e8 200705f0 200705f0     ... ... ... ... 
20070600:	200705f8 200705f8 20070600 20070600     ... ... ... ... 
20070610:	20070608 20070608 20070610 20070610     ... ... ... ... 
20070620:	20070618 20070618 20070620 20070620     ... ...  ..  .. 
20070630:	20070628 20070628 20070630 20070630     (.. (.. 0.. 0.. 
20070640:	20070638 20070638 20070640 20070640     8.. 8.. @.. @.. 
20070650:	20070648 20070648 20070650 20070650     H.. H.. P.. P.. 
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 

200709a0 <__malloc_trim_threshold>:
200709a0:	00020000                                ....

200709a4 <__malloc_sbrk_base>:
200709a4:	ffffffff                                ....

200709a8 <__wctomb>:
200709a8:	00084609                                .F..
