#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5605af8e1690 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
P_0x5605af9196d0 .param/l "CI" 0 2 11, +C4<00000000000000000000000000000011>;
P_0x5605af919710 .param/l "CO" 0 2 12, +C4<00000000000000000000000000100000>;
P_0x5605af919750 .param/l "DATA_WIDTH" 0 2 2, +C4<00000000000000000000000000010000>;
P_0x5605af919790 .param/l "IFM_SIZE" 0 2 5, +C4<00000000000000000000000001000000>;
P_0x5605af9197d0 .param/l "IFM_WIDTH" 0 2 4, +C4<00000000000000000000000000001000>;
P_0x5605af919810 .param/l "KERNEL_SIZE" 0 2 7, +C4<00000000000000000000000000000011>;
P_0x5605af919850 .param/l "OUT_FEATURE" 0 2 13, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000011110000010000000>;
P_0x5605af919890 .param/l "PAD" 0 2 9, +C4<00000000000000000000000000000000>;
P_0x5605af9198d0 .param/l "RELU" 0 2 10, +C4<00000000000000000000000000000001>;
P_0x5605af919910 .param/l "STRIDE" 0 2 8, +C4<00000000000000000000000000000001>;
P_0x5605af919950 .param/l "WEIGHT_WIDTH" 0 2 3, +C4<00000000000000000000000000001000>;
v0x5605af947e60_0 .net *"_s0", 31 0, L_0x5605af95e5c0;  1 drivers
v0x5605af947f60_0 .net *"_s10", 32 0, L_0x5605af95e8c0;  1 drivers
L_0x7f39604478d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5605af948040_0 .net *"_s13", 0 0, L_0x7f39604478d0;  1 drivers
L_0x7f3960447918 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5605af948100_0 .net/2u *"_s14", 32 0, L_0x7f3960447918;  1 drivers
v0x5605af9481e0_0 .net *"_s16", 32 0, L_0x5605af95ec80;  1 drivers
L_0x7f3960447960 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5605af948310_0 .net/2u *"_s18", 7 0, L_0x7f3960447960;  1 drivers
v0x5605af9483f0_0 .net *"_s22", 31 0, L_0x5605af95f050;  1 drivers
L_0x7f39604479a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5605af9484d0_0 .net *"_s25", 30 0, L_0x7f39604479a8;  1 drivers
L_0x7f39604479f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5605af9485b0_0 .net/2u *"_s26", 31 0, L_0x7f39604479f0;  1 drivers
v0x5605af948720_0 .net *"_s28", 0 0, L_0x5605af95f140;  1 drivers
L_0x7f3960447840 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5605af9487e0_0 .net *"_s3", 30 0, L_0x7f3960447840;  1 drivers
v0x5605af9488c0_0 .net *"_s30", 7 0, L_0x5605af95f2d0;  1 drivers
v0x5605af9489a0_0 .net *"_s32", 32 0, L_0x5605af95f370;  1 drivers
L_0x7f3960447a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5605af948a80_0 .net *"_s35", 0 0, L_0x7f3960447a38;  1 drivers
L_0x7f3960447a80 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5605af948b60_0 .net/2u *"_s36", 32 0, L_0x7f3960447a80;  1 drivers
v0x5605af948c40_0 .net *"_s38", 32 0, L_0x5605af95f4a0;  1 drivers
L_0x7f3960447888 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5605af948d20_0 .net/2u *"_s4", 31 0, L_0x7f3960447888;  1 drivers
L_0x7f3960447ac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5605af948f10_0 .net/2u *"_s40", 7 0, L_0x7f3960447ac8;  1 drivers
v0x5605af948ff0_0 .net *"_s6", 0 0, L_0x5605af95e6b0;  1 drivers
v0x5605af9490b0_0 .net *"_s8", 7 0, L_0x5605af95e820;  1 drivers
v0x5605af949190_0 .var "clk1", 0 0;
v0x5605af949230_0 .var "clk2", 0 0;
v0x5605af9492d0_0 .net "data_output", 15 0, L_0x5605af95e430;  1 drivers
v0x5605af949390_0 .net "end_conv", 0 0, v0x5605af92fe50_0;  1 drivers
v0x5605af949430_0 .net "ifm", 7 0, L_0x5605af95ee80;  1 drivers
v0x5605af949520_0 .var "ifm_cnt", 31 0;
v0x5605af949600 .array "ifm_in", 12287 0, 7 0;
v0x5605af9496c0_0 .net "ifm_read", 0 0, L_0x5605af95db50;  1 drivers
v0x5605af9497b0_0 .var "ifm_read_reg", 0 0;
v0x5605af949870_0 .var/i "ofm_rtl", 31 0;
v0x5605af949950_0 .net "out_valid", 0 0, v0x5605af930170_0;  1 drivers
v0x5605af949a40_0 .var/i "ow", 31 0;
v0x5605af949b20_0 .var/i "ow_1", 31 0;
v0x5605af949e10_0 .var "rst_n", 0 0;
v0x5605af949eb0_0 .var "start_conv", 0 0;
v0x5605af949fa0_0 .net "wgt", 7 0, L_0x5605af95f630;  1 drivers
v0x5605af94a060_0 .var "wgt_cnt", 31 0;
v0x5605af94a140 .array "wgt_in", 863 0, 7 0;
v0x5605af94a200_0 .net "wgt_read", 0 0, L_0x5605af95df40;  1 drivers
v0x5605af94a2f0_0 .var "wgt_read_reg", 0 0;
E_0x5605af84d2c0 .event edge, v0x5605af8cde50_0;
L_0x5605af95e5c0 .concat [ 1 31 0 0], v0x5605af9497b0_0, L_0x7f3960447840;
L_0x5605af95e6b0 .cmp/eq 32, L_0x5605af95e5c0, L_0x7f3960447888;
L_0x5605af95e820 .array/port v0x5605af949600, L_0x5605af95ec80;
L_0x5605af95e8c0 .concat [ 32 1 0 0], v0x5605af949520_0, L_0x7f39604478d0;
L_0x5605af95ec80 .arith/sub 33, L_0x5605af95e8c0, L_0x7f3960447918;
L_0x5605af95ee80 .functor MUXZ 8, L_0x7f3960447960, L_0x5605af95e820, L_0x5605af95e6b0, C4<>;
L_0x5605af95f050 .concat [ 1 31 0 0], v0x5605af94a2f0_0, L_0x7f39604479a8;
L_0x5605af95f140 .cmp/eq 32, L_0x5605af95f050, L_0x7f39604479f0;
L_0x5605af95f2d0 .array/port v0x5605af94a140, L_0x5605af95f4a0;
L_0x5605af95f370 .concat [ 32 1 0 0], v0x5605af94a060_0, L_0x7f3960447a38;
L_0x5605af95f4a0 .arith/sub 33, L_0x5605af95f370, L_0x7f3960447a80;
L_0x5605af95f630 .functor MUXZ 8, L_0x7f3960447ac8, L_0x5605af95f2d0, L_0x5605af95f140, C4<>;
S_0x5605af8de660 .scope module, "cov" "CONV" 2 56, 3 1 0, S_0x5605af8e1690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rst_n"
    .port_info 3 /INPUT 1 "start_conv"
    .port_info 4 /INPUT 8 "ifm"
    .port_info 5 /INPUT 8 "wgt"
    .port_info 6 /OUTPUT 1 "ifm_read"
    .port_info 7 /OUTPUT 1 "wgt_read"
    .port_info 8 /OUTPUT 1 "out_valid"
    .port_info 9 /OUTPUT 1 "end_conv"
    .port_info 10 /OUTPUT 16 "data_output"
P_0x5605af851a60 .param/l "ADD_WIDTH" 1 3 28, +C4<000000000000000000000000000000111>;
P_0x5605af851aa0 .param/l "CI" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x5605af851ae0 .param/l "CO" 0 3 13, +C4<00000000000000000000000000001000>;
P_0x5605af851b20 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000010000>;
P_0x5605af851b60 .param/l "FIFO_SIZE" 0 3 11, +C4<000000000000000000000000000000000000000000000000000000000000111110>;
P_0x5605af851ba0 .param/l "IFM_SIZE" 0 3 6, +C4<00000000000000000000000001000000>;
P_0x5605af851be0 .param/l "IFM_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x5605af851c20 .param/l "KERNEL_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x5605af851c60 .param/l "PAD" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x5605af851ca0 .param/l "RELU" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x5605af851ce0 .param/l "STRIDE" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x5605af851d20 .param/l "WEIGHT_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x5605af945ec0_0 .net *"_s28", 0 0, L_0x5605af95e390;  1 drivers
L_0x7f39604477f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5605af945fc0_0 .net/2u *"_s29", 15 0, L_0x7f39604477f8;  1 drivers
v0x5605af9460a0_0 .net "clk1", 0 0, v0x5605af949190_0;  1 drivers
v0x5605af946140_0 .net "clk2", 0 0, v0x5605af949230_0;  1 drivers
v0x5605af9461e0_0 .net "data_output", 15 0, L_0x5605af95e430;  alias, 1 drivers
v0x5605af9462a0_0 .net "data_output_temp", 15 0, v0x5605af931a50_0;  1 drivers
v0x5605af9463b0_0 .net "end_conv", 0 0, v0x5605af92fe50_0;  alias, 1 drivers
v0x5605af946450_0 .net "ifm", 7 0, L_0x5605af95ee80;  alias, 1 drivers
v0x5605af9464f0_0 .net "ifm_read", 0 0, L_0x5605af95db50;  alias, 1 drivers
v0x5605af9465c0_0 .net "ifm_wire", 7 0, v0x5605af945bb0_0;  1 drivers
v0x5605af946660_0 .net "out_valid", 0 0, v0x5605af930170_0;  alias, 1 drivers
L_0x7f3960447138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5605af946730 .array "psum", 11 0;
v0x5605af946730_0 .net v0x5605af946730 0, 15 0, L_0x7f3960447138; 1 drivers
v0x5605af946730_1 .net v0x5605af946730 1, 15 0, L_0x5605af817890; 1 drivers
v0x5605af946730_2 .net v0x5605af946730 2, 15 0, L_0x5605af917af0; 1 drivers
v0x5605af946730_3 .net v0x5605af946730 3, 15 0, L_0x5605af94a550; 1 drivers
v0x5605af946730_4 .net v0x5605af946730 4, 15 0, L_0x5605af94a700; 1 drivers
v0x5605af946730_5 .net v0x5605af946730 5, 15 0, L_0x5605af84d040; 1 drivers
v0x5605af946730_6 .net v0x5605af946730 6, 15 0, L_0x5605af94a430; 1 drivers
v0x5605af946730_7 .net v0x5605af946730 7, 15 0, L_0x5605af94a5e0; 1 drivers
v0x5605af946730_8 .net v0x5605af946730 8, 15 0, L_0x5605af94a970; 1 drivers
v0x5605af946730_9 .net v0x5605af946730 9, 15 0, L_0x5605af84cd40; 1 drivers
v0x5605af946730_10 .net v0x5605af946730 10, 15 0, L_0x5605af94a4c0; 1 drivers
v0x5605af946730_11 .net v0x5605af946730 11, 15 0, L_0x5605af94a670; 1 drivers
v0x5605af946b20_0 .net "psum_buffer", 15 0, L_0x5605af94b720;  1 drivers
v0x5605af946c10_0 .net "rd_clr", 0 0, v0x5605af930230_0;  1 drivers
v0x5605af946cb0_0 .net "rd_en", 2 0, v0x5605af9302f0_0;  1 drivers
v0x5605af946d50_0 .net "re_buffer", 0 0, L_0x5605af95c830;  1 drivers
v0x5605af946df0_0 .net "rst_n", 0 0, v0x5605af949e10_0;  1 drivers
v0x5605af946fa0_0 .net "set_ifm", 0 0, v0x5605af930570_0;  1 drivers
v0x5605af947040_0 .net "set_reg", 0 0, v0x5605af930610_0;  1 drivers
v0x5605af9470e0_0 .net "set_wgt", 8 0, v0x5605af930ac0_0;  1 drivers
v0x5605af947180_0 .net "start_conv", 0 0, v0x5605af949eb0_0;  1 drivers
v0x5605af947220_0 .net "wgt", 7 0, L_0x5605af95f630;  alias, 1 drivers
v0x5605af9472c0_0 .net "wgt_read", 0 0, L_0x5605af95df40;  alias, 1 drivers
v0x5605af947360 .array "wgt_wire", 0 8;
v0x5605af947360_0 .net v0x5605af947360 0, 7 0, L_0x5605af94ab50; 1 drivers
v0x5605af947360_1 .net v0x5605af947360 1, 7 0, L_0x5605af94acb0; 1 drivers
v0x5605af947360_2 .net v0x5605af947360 2, 7 0, L_0x5605af94ae00; 1 drivers
v0x5605af947360_3 .net v0x5605af947360 3, 7 0, L_0x5605af94af40; 1 drivers
v0x5605af947360_4 .net v0x5605af947360 4, 7 0, L_0x5605af94b100; 1 drivers
v0x5605af947360_5 .net v0x5605af947360 5, 7 0, L_0x5605af94b270; 1 drivers
v0x5605af947360_6 .net v0x5605af947360 6, 7 0, L_0x5605af94b440; 1 drivers
v0x5605af947360_7 .net v0x5605af947360 7, 7 0, L_0x5605af94b5b0; 1 drivers
v0x5605af947360_8 .net v0x5605af947360 8, 7 0, L_0x5605af94b790; 1 drivers
v0x5605af947720_0 .net "wr_clr", 0 0, v0x5605af930d20_0;  1 drivers
v0x5605af9477c0_0 .net "wr_en", 2 0, v0x5605af930de0_0;  1 drivers
L_0x5605af94a790 .part v0x5605af930de0_0, 0, 1;
L_0x5605af94a880 .part v0x5605af9302f0_0, 0, 1;
L_0x5605af94a9e0 .part v0x5605af930de0_0, 1, 1;
L_0x5605af94aa80 .part v0x5605af9302f0_0, 1, 1;
L_0x5605af94abc0 .part v0x5605af930ac0_0, 0, 1;
L_0x5605af94ad20 .part v0x5605af930ac0_0, 1, 1;
L_0x5605af94ae70 .part v0x5605af930ac0_0, 2, 1;
L_0x5605af94afe0 .part v0x5605af930ac0_0, 3, 1;
L_0x5605af94b1a0 .part v0x5605af930ac0_0, 4, 1;
L_0x5605af94b310 .part v0x5605af930ac0_0, 5, 1;
L_0x5605af94b4e0 .part v0x5605af930ac0_0, 6, 1;
L_0x5605af94b650 .part v0x5605af930ac0_0, 7, 1;
L_0x5605af94b830 .part v0x5605af930ac0_0, 8, 1;
L_0x5605af95e0a0 .part v0x5605af930de0_0, 2, 1;
L_0x5605af95e1c0 .part v0x5605af9302f0_0, 2, 1;
L_0x5605af95e260 .part v0x5605af9302f0_0, 2, 1;
L_0x5605af95e390 .part v0x5605af931a50_0, 15, 1;
L_0x5605af95e430 .functor MUXZ 16, v0x5605af931a50_0, L_0x7f39604477f8, L_0x5605af95e390, C4<>;
S_0x5605af8b9bb0 .scope module, "buffer_psum" "BUFFER" 3 118, 4 1 0, S_0x5605af8de660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 16 "d_in"
    .port_info 3 /OUTPUT 16 "d_out"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
P_0x5605af8e8800 .param/l "ADDR" 1 4 11, +C4<00000000000000000000000000001100>;
P_0x5605af8e8840 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
P_0x5605af8e8880 .param/l "DEPTH" 1 4 10, +C4<000000000000000000000000000000000000000000000000000000000000111110>;
P_0x5605af8e88c0 .param/l "IFM_SIZE" 0 4 1, +C4<00000000000000000000000001000000>;
P_0x5605af8e8900 .param/l "KERNEL_SIZE" 0 4 1, +C4<00000000000000000000000000000011>;
P_0x5605af8e8940 .param/l "PAD" 0 4 1, +C4<00000000000000000000000000000000>;
P_0x5605af8e8980 .param/l "STRIDE" 0 4 1, +C4<00000000000000000000000000000001>;
L_0x5605af94b720 .functor BUFZ 16, v0x5605af92b7a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5605af8cde50_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af90cce0_0 .net "d_in", 15 0, v0x5605af931a50_0;  alias, 1 drivers
v0x5605af901c20_0 .net "d_out", 15 0, L_0x5605af94b720;  alias, 1 drivers
v0x5605af901cf0 .array "mem", 0 3843, 15 0;
v0x5605af8f6220_0 .var "rd_ptr", 11 0;
v0x5605af8f33d0_0 .net "re", 0 0, L_0x5605af95c830;  alias, 1 drivers
v0x5605af92b6e0_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af92b7a0_0 .var "tmp_data", 15 0;
v0x5605af92b880_0 .net "we", 0 0, L_0x5605af95e260;  1 drivers
v0x5605af92b940_0 .var "wr_ptr", 11 0;
E_0x5605af84d4e0/0 .event edge, v0x5605af92b6e0_0;
E_0x5605af84d4e0/1 .event posedge, v0x5605af8cde50_0;
E_0x5605af84d4e0 .event/or E_0x5605af84d4e0/0, E_0x5605af84d4e0/1;
S_0x5605af92bae0 .scope module, "control" "CONTROL" 3 47, 5 1 0, S_0x5605af8de660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rst_n"
    .port_info 3 /INPUT 1 "start_conv"
    .port_info 4 /OUTPUT 1 "wgt_read"
    .port_info 5 /OUTPUT 1 "ifm_read"
    .port_info 6 /OUTPUT 1 "re_buffer"
    .port_info 7 /OUTPUT 1 "set_ifm"
    .port_info 8 /OUTPUT 1 "rd_clr"
    .port_info 9 /OUTPUT 1 "wr_clr"
    .port_info 10 /OUTPUT 1 "out_valid"
    .port_info 11 /OUTPUT 1 "set_reg"
    .port_info 12 /OUTPUT 1 "end_conv"
    .port_info 13 /OUTPUT 3 "rd_en"
    .port_info 14 /OUTPUT 3 "wr_en"
    .port_info 15 /OUTPUT 9 "set_wgt"
P_0x5605af92bc80 .param/l "CI" 0 5 1, +C4<00000000000000000000000000000011>;
P_0x5605af92bcc0 .param/l "CO" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5605af92bd00 .param/l "COMPUTE" 0 5 33, C4<001>;
P_0x5605af92bd40 .param/l "END_CHANNEL" 0 5 35, C4<011>;
P_0x5605af92bd80 .param/l "END_CONV" 0 5 37, C4<101>;
P_0x5605af92bdc0 .param/l "END_FILTER" 0 5 36, C4<100>;
P_0x5605af92be00 .param/l "END_ROW" 0 5 34, C4<010>;
P_0x5605af92be40 .param/l "IDLE" 0 5 32, C4<000>;
P_0x5605af92be80 .param/l "IFM_SIZE" 0 5 1, +C4<00000000000000000000000000000000000000000000000000000000001000000>;
P_0x5605af92bec0 .param/l "KERNEL_SIZE" 0 5 1, +C4<00000000000000000000000000000011>;
P_0x5605af92bf00 .param/l "PAD" 0 5 1, +C4<00000000000000000000000000000000>;
P_0x5605af92bf40 .param/l "POOLING" 0 5 1, +C4<00000000000000000000000000000000>;
P_0x5605af92bf80 .param/l "STRIDE" 0 5 1, +C4<00000000000000000000000000000001>;
L_0x5605af95be40 .functor AND 1, L_0x5605af95ba60, L_0x5605af95bcf0, C4<1>, C4<1>;
L_0x5605af95c4e0 .functor AND 1, L_0x5605af95c090, L_0x5605af95c350, C4<1>, C4<1>;
L_0x5605af95c5f0 .functor OR 1, L_0x5605af95be40, L_0x5605af95c4e0, C4<0>, C4<0>;
L_0x5605af95cbf0 .functor AND 1, L_0x5605af95cab0, L_0x5605af95cef0, C4<1>, C4<1>;
L_0x5605af95d760 .functor AND 1, L_0x5605af95d270, L_0x5605af95d580, C4<1>, C4<1>;
L_0x5605af95d870 .functor AND 1, L_0x5605af95cbf0, L_0x5605af95d760, C4<1>, C4<1>;
v0x5605af92cf00_0 .net *"_s0", 31 0, L_0x5605af95b910;  1 drivers
L_0x7f3960447210 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5605af92cfe0_0 .net *"_s11", 22 0, L_0x7f3960447210;  1 drivers
L_0x7f3960447258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5605af92d0c0_0 .net/2u *"_s12", 31 0, L_0x7f3960447258;  1 drivers
v0x5605af92d1b0_0 .net *"_s14", 0 0, L_0x5605af95bcf0;  1 drivers
v0x5605af92d270_0 .net *"_s16", 0 0, L_0x5605af95be40;  1 drivers
v0x5605af92d380_0 .net *"_s18", 31 0, L_0x5605af95bf50;  1 drivers
L_0x7f39604472a0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5605af92d460_0 .net *"_s21", 22 0, L_0x7f39604472a0;  1 drivers
L_0x7f39604472e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5605af92d540_0 .net/2u *"_s22", 31 0, L_0x7f39604472e8;  1 drivers
v0x5605af92d620_0 .net *"_s24", 0 0, L_0x5605af95c090;  1 drivers
v0x5605af92d6e0_0 .net *"_s26", 31 0, L_0x5605af95c210;  1 drivers
L_0x7f3960447330 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5605af92d7c0_0 .net *"_s29", 21 0, L_0x7f3960447330;  1 drivers
L_0x7f3960447180 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5605af92d8a0_0 .net *"_s3", 21 0, L_0x7f3960447180;  1 drivers
L_0x7f3960447378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5605af92d980_0 .net/2u *"_s30", 31 0, L_0x7f3960447378;  1 drivers
v0x5605af92da60_0 .net *"_s32", 0 0, L_0x5605af95c350;  1 drivers
v0x5605af92db20_0 .net *"_s34", 0 0, L_0x5605af95c4e0;  1 drivers
v0x5605af92dbe0_0 .net *"_s36", 0 0, L_0x5605af95c5f0;  1 drivers
v0x5605af92dca0_0 .net *"_s39", 0 0, L_0x5605af95c700;  1 drivers
L_0x7f39604471c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5605af92dd80_0 .net/2u *"_s4", 31 0, L_0x7f39604471c8;  1 drivers
L_0x7f39604473c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5605af92de60_0 .net/2u *"_s40", 0 0, L_0x7f39604473c0;  1 drivers
v0x5605af92df40_0 .net *"_s44", 31 0, L_0x5605af95c9c0;  1 drivers
L_0x7f3960447408 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5605af92e020_0 .net *"_s47", 22 0, L_0x7f3960447408;  1 drivers
L_0x7f3960447450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5605af92e100_0 .net/2u *"_s48", 31 0, L_0x7f3960447450;  1 drivers
v0x5605af92e1e0_0 .net *"_s50", 0 0, L_0x5605af95cab0;  1 drivers
v0x5605af92e2a0_0 .net *"_s52", 64 0, L_0x5605af95cc60;  1 drivers
L_0x7f3960447498 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5605af92e380_0 .net *"_s55", 55 0, L_0x7f3960447498;  1 drivers
L_0x7f39604474e0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x5605af92e460_0 .net/2u *"_s56", 64 0, L_0x7f39604474e0;  1 drivers
v0x5605af92e540_0 .net *"_s58", 0 0, L_0x5605af95cef0;  1 drivers
v0x5605af92e600_0 .net *"_s6", 0 0, L_0x5605af95ba60;  1 drivers
v0x5605af92e6c0_0 .net *"_s60", 0 0, L_0x5605af95cbf0;  1 drivers
v0x5605af92e780_0 .net *"_s62", 31 0, L_0x5605af95d180;  1 drivers
L_0x7f3960447528 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5605af92e860_0 .net *"_s65", 22 0, L_0x7f3960447528;  1 drivers
L_0x7f3960447570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5605af92e940_0 .net/2u *"_s66", 31 0, L_0x7f3960447570;  1 drivers
v0x5605af92ea20_0 .net *"_s68", 0 0, L_0x5605af95d270;  1 drivers
v0x5605af92ecf0_0 .net *"_s70", 64 0, L_0x5605af95d440;  1 drivers
L_0x7f39604475b8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5605af92edd0_0 .net *"_s73", 55 0, L_0x7f39604475b8;  1 drivers
L_0x7f3960447600 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x5605af92eeb0_0 .net/2u *"_s74", 64 0, L_0x7f3960447600;  1 drivers
v0x5605af92ef90_0 .net *"_s76", 0 0, L_0x5605af95d580;  1 drivers
v0x5605af92f050_0 .net *"_s78", 0 0, L_0x5605af95d760;  1 drivers
v0x5605af92f110_0 .net *"_s8", 31 0, L_0x5605af95bbd0;  1 drivers
v0x5605af92f1f0_0 .net *"_s80", 0 0, L_0x5605af95d870;  1 drivers
L_0x7f3960447648 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5605af92f2b0_0 .net/2s *"_s82", 1 0, L_0x7f3960447648;  1 drivers
L_0x7f3960447690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5605af92f390_0 .net/2s *"_s84", 1 0, L_0x7f3960447690;  1 drivers
v0x5605af92f470_0 .net *"_s86", 1 0, L_0x5605af95d9c0;  1 drivers
v0x5605af92f550_0 .net *"_s91", 0 0, L_0x5605af95d6c0;  1 drivers
L_0x7f39604476d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5605af92f610_0 .net/2s *"_s92", 1 0, L_0x7f39604476d8;  1 drivers
L_0x7f3960447720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5605af92f6f0_0 .net/2s *"_s94", 1 0, L_0x7f3960447720;  1 drivers
v0x5605af92f7d0_0 .net *"_s96", 1 0, L_0x5605af95dcf0;  1 drivers
v0x5605af92f8b0_0 .net "clk1", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af92f950_0 .net "clk2", 0 0, v0x5605af949230_0;  alias, 1 drivers
v0x5605af92f9f0_0 .var "cnt_channel", 9 0;
v0x5605af92fad0_0 .var "cnt_filter", 9 0;
v0x5605af92fbb0_0 .var "cnt_index", 8 0;
v0x5605af92fc90_0 .var "cnt_line", 8 0;
v0x5605af92fd70_0 .var "curr_state", 2 0;
v0x5605af92fe50_0 .var "end_conv", 0 0;
v0x5605af92ff10_0 .var "end_reg", 0 0;
v0x5605af92ffd0_0 .net "ifm_read", 0 0, L_0x5605af95db50;  alias, 1 drivers
v0x5605af930090_0 .var "next_state", 2 0;
v0x5605af930170_0 .var "out_valid", 0 0;
v0x5605af930230_0 .var "rd_clr", 0 0;
v0x5605af9302f0_0 .var "rd_en", 2 0;
v0x5605af9303d0_0 .net "re_buffer", 0 0, L_0x5605af95c830;  alias, 1 drivers
v0x5605af9304a0_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af930570_0 .var "set_ifm", 0 0;
v0x5605af930610_0 .var "set_reg", 0 0;
v0x5605af930ac0_0 .var "set_wgt", 8 0;
v0x5605af930ba0_0 .net "start_conv", 0 0, v0x5605af949eb0_0;  alias, 1 drivers
v0x5605af930c60_0 .net "wgt_read", 0 0, L_0x5605af95df40;  alias, 1 drivers
v0x5605af930d20_0 .var "wr_clr", 0 0;
v0x5605af930de0_0 .var "wr_en", 2 0;
E_0x5605af84e610/0 .event negedge, v0x5605af92b6e0_0;
E_0x5605af84e610/1 .event posedge, v0x5605af92f950_0;
E_0x5605af84e610 .event/or E_0x5605af84e610/0, E_0x5605af84e610/1;
E_0x5605af84c840/0 .event negedge, v0x5605af92b6e0_0;
E_0x5605af84c840/1 .event posedge, v0x5605af8cde50_0;
E_0x5605af84c840 .event/or E_0x5605af84c840/0, E_0x5605af84c840/1;
E_0x5605af91d040 .event edge, v0x5605af92f9f0_0, v0x5605af92fc90_0, v0x5605af92fbb0_0, v0x5605af930ba0_0;
L_0x5605af95b910 .concat [ 10 22 0 0], v0x5605af92f9f0_0, L_0x7f3960447180;
L_0x5605af95ba60 .cmp/gt 32, L_0x5605af95b910, L_0x7f39604471c8;
L_0x5605af95bbd0 .concat [ 9 23 0 0], v0x5605af92fc90_0, L_0x7f3960447210;
L_0x5605af95bcf0 .cmp/ge 32, L_0x5605af95bbd0, L_0x7f3960447258;
L_0x5605af95bf50 .concat [ 9 23 0 0], v0x5605af92fc90_0, L_0x7f39604472a0;
L_0x5605af95c090 .cmp/eq 32, L_0x5605af95bf50, L_0x7f39604472e8;
L_0x5605af95c210 .concat [ 10 22 0 0], v0x5605af92f9f0_0, L_0x7f3960447330;
L_0x5605af95c350 .cmp/ne 32, L_0x5605af95c210, L_0x7f3960447378;
L_0x5605af95c700 .part v0x5605af930de0_0, 2, 1;
L_0x5605af95c830 .functor MUXZ 1, L_0x7f39604473c0, L_0x5605af95c700, L_0x5605af95c5f0, C4<>;
L_0x5605af95c9c0 .concat [ 9 23 0 0], v0x5605af92fc90_0, L_0x7f3960447408;
L_0x5605af95cab0 .cmp/gt 32, L_0x5605af95c9c0, L_0x7f3960447450;
L_0x5605af95cc60 .concat [ 9 56 0 0], v0x5605af92fc90_0, L_0x7f3960447498;
L_0x5605af95cef0 .cmp/ge 65, L_0x7f39604474e0, L_0x5605af95cc60;
L_0x5605af95d180 .concat [ 9 23 0 0], v0x5605af92fbb0_0, L_0x7f3960447528;
L_0x5605af95d270 .cmp/gt 32, L_0x5605af95d180, L_0x7f3960447570;
L_0x5605af95d440 .concat [ 9 56 0 0], v0x5605af92fbb0_0, L_0x7f39604475b8;
L_0x5605af95d580 .cmp/ge 65, L_0x7f3960447600, L_0x5605af95d440;
L_0x5605af95d9c0 .functor MUXZ 2, L_0x7f3960447690, L_0x7f3960447648, L_0x5605af95d870, C4<>;
L_0x5605af95db50 .part L_0x5605af95d9c0, 0, 1;
L_0x5605af95d6c0 .reduce/or v0x5605af930ac0_0;
L_0x5605af95dcf0 .functor MUXZ 2, L_0x7f3960447720, L_0x7f39604476d8, L_0x5605af95d6c0, C4<>;
L_0x5605af95df40 .part L_0x5605af95dcf0, 0, 1;
S_0x5605af92c620 .scope generate, "genblk1[0]" "genblk1[0]" 5 97, 5 97 0, S_0x5605af92bae0;
 .timescale 0 0;
P_0x5605af92c830 .param/l "ii" 0 5 97, +C4<00>;
E_0x5605af92c910 .event posedge, v0x5605af8cde50_0;
S_0x5605af92c970 .scope generate, "genblk1[1]" "genblk1[1]" 5 97, 5 97 0, S_0x5605af92bae0;
 .timescale 0 0;
P_0x5605af92cb80 .param/l "ii" 0 5 97, +C4<01>;
S_0x5605af92cc40 .scope generate, "genblk1[2]" "genblk1[2]" 5 97, 5 97 0, S_0x5605af92bae0;
 .timescale 0 0;
P_0x5605af92ce40 .param/l "ii" 0 5 97, +C4<010>;
S_0x5605af9310c0 .scope module, "fifo_end" "FIFO_ASYNCH_END" 3 103, 6 1 0, S_0x5605af8de660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rd_clr"
    .port_info 3 /INPUT 1 "wr_clr"
    .port_info 4 /INPUT 1 "rd_inc"
    .port_info 5 /INPUT 1 "wr_inc"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /INPUT 1 "rd_en"
    .port_info 8 /INPUT 1 "re_buffer"
    .port_info 9 /INPUT 16 "psum_buffer"
    .port_info 10 /INPUT 16 "data_in_fifo"
    .port_info 11 /OUTPUT 16 "data_out_fifo"
    .port_info 12 /NODIR 0 ""
P_0x5605af931270 .param/l "ADD_WIDTH" 0 6 1, +C4<000000000000000000000000000000111>;
P_0x5605af9312b0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
P_0x5605af9312f0 .param/l "FIFO_SIZE" 0 6 1, +C4<000000000000000000000000000000000000000000000000000000000000111110>;
v0x5605af9316e0_0 .net "clk1", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af9317f0_0 .net "clk2", 0 0, v0x5605af949230_0;  alias, 1 drivers
v0x5605af9318b0_0 .net/s "data_in_fifo", 15 0, L_0x5605af94a670;  alias, 1 drivers
v0x5605af931980_0 .net "data_out_fifo", 15 0, v0x5605af931a50_0;  alias, 1 drivers
v0x5605af931a50_0 .var "data_read", 15 0;
v0x5605af931b60_0 .var "en_add", 0 0;
v0x5605af931c20 .array/s "fifo_data", 0 61, 15 0;
v0x5605af931ce0_0 .net/s "psum_buffer", 15 0, L_0x5605af94b720;  alias, 1 drivers
v0x5605af931da0_0 .net "rd_clr", 0 0, v0x5605af930230_0;  alias, 1 drivers
v0x5605af931e70_0 .net "rd_en", 0 0, L_0x5605af95e1c0;  1 drivers
L_0x7f3960447768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5605af931f10_0 .net "rd_inc", 0 0, L_0x7f3960447768;  1 drivers
v0x5605af931fb0_0 .var "rd_ptr", 6 0;
v0x5605af932090_0 .net "re_buffer", 0 0, L_0x5605af95c830;  alias, 1 drivers
v0x5605af932130_0 .var "reg_we", 0 0;
v0x5605af9321f0_0 .net "wr_clr", 0 0, v0x5605af930d20_0;  alias, 1 drivers
v0x5605af932290_0 .net "wr_en", 0 0, L_0x5605af95e0a0;  1 drivers
L_0x7f39604477b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5605af932330_0 .net "wr_inc", 0 0, L_0x7f39604477b0;  1 drivers
v0x5605af9323f0_0 .var "wr_ptr", 6 0;
E_0x5605af931620 .event posedge, v0x5605af930d20_0, v0x5605af92f950_0;
E_0x5605af931680 .event posedge, v0x5605af930230_0, v0x5605af92f950_0;
S_0x5605af932650 .scope generate, "genblk1[0]" "genblk1[0]" 3 69, 3 69 0, S_0x5605af8de660;
 .timescale 0 0;
P_0x5605af932840 .param/l "arr_j" 0 3 69, +C4<00>;
S_0x5605af932920 .scope generate, "genblk2[0]" "genblk2[0]" 3 70, 3 70 0, S_0x5605af932650;
 .timescale 0 0;
P_0x5605af932b10 .param/l "arr_i" 0 3 70, +C4<00>;
S_0x5605af932bf0 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x5605af932920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x5605af932dc0 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x5605af932e00 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x5605af932e40 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x5605af932e80 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5605af817890 .functor BUFZ 16, v0x5605af933360_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5605af9331c0_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af933280_0 .net/s "ifm", 7 0, v0x5605af945bb0_0;  alias, 1 drivers
v0x5605af933360_0 .var/s "psum", 15 0;
v0x5605af933450_0 .net/s "psum_in", 15 0, L_0x7f3960447138;  alias, 1 drivers
v0x5605af933530_0 .net/s "psum_out", 15 0, L_0x5605af817890;  alias, 1 drivers
v0x5605af933660_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af933750_0 .net "set_reg", 0 0, v0x5605af930610_0;  alias, 1 drivers
v0x5605af9337f0_0 .net/s "wgt", 7 0, L_0x5605af94ab50;  alias, 1 drivers
S_0x5605af9339d0 .scope generate, "genblk2[1]" "genblk2[1]" 3 70, 3 70 0, S_0x5605af932650;
 .timescale 0 0;
P_0x5605af933be0 .param/l "arr_i" 0 3 70, +C4<01>;
S_0x5605af933ca0 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x5605af9339d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x5605af933e70 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x5605af933eb0 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x5605af933ef0 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x5605af933f30 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5605af84d040 .functor BUFZ 16, v0x5605af9343b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5605af934200_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af9342c0_0 .net/s "ifm", 7 0, v0x5605af945bb0_0;  alias, 1 drivers
v0x5605af9343b0_0 .var/s "psum", 15 0;
v0x5605af934480_0 .net/s "psum_in", 15 0, L_0x5605af94a700;  alias, 1 drivers
v0x5605af934560_0 .net/s "psum_out", 15 0, L_0x5605af84d040;  alias, 1 drivers
v0x5605af934640_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af9346e0_0 .net "set_reg", 0 0, v0x5605af930610_0;  alias, 1 drivers
v0x5605af9347d0_0 .net/s "wgt", 7 0, L_0x5605af94af40;  alias, 1 drivers
S_0x5605af9349d0 .scope generate, "genblk2[2]" "genblk2[2]" 3 70, 3 70 0, S_0x5605af932650;
 .timescale 0 0;
P_0x5605af934bc0 .param/l "arr_i" 0 3 70, +C4<010>;
S_0x5605af934c80 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x5605af9349d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x5605af934e50 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x5605af934e90 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x5605af934ed0 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x5605af934f10 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5605af84cd40 .functor BUFZ 16, v0x5605af9353b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5605af9351e0_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af9352a0_0 .net/s "ifm", 7 0, v0x5605af945bb0_0;  alias, 1 drivers
v0x5605af9353b0_0 .var/s "psum", 15 0;
v0x5605af935470_0 .net/s "psum_in", 15 0, L_0x5605af94a970;  alias, 1 drivers
v0x5605af935550_0 .net/s "psum_out", 15 0, L_0x5605af84cd40;  alias, 1 drivers
v0x5605af935680_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af935720_0 .net "set_reg", 0 0, v0x5605af930610_0;  alias, 1 drivers
v0x5605af9357c0_0 .net/s "wgt", 7 0, L_0x5605af94b440;  alias, 1 drivers
S_0x5605af9359c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 69, 3 69 0, S_0x5605af8de660;
 .timescale 0 0;
P_0x5605af935bb0 .param/l "arr_j" 0 3 69, +C4<01>;
S_0x5605af935c90 .scope generate, "genblk2[0]" "genblk2[0]" 3 70, 3 70 0, S_0x5605af9359c0;
 .timescale 0 0;
P_0x5605af935e80 .param/l "arr_i" 0 3 70, +C4<00>;
S_0x5605af935f60 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x5605af935c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x5605af936130 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x5605af936170 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x5605af9361b0 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x5605af9361f0 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5605af917af0 .functor BUFZ 16, v0x5605af9366a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5605af936520_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af9365e0_0 .net/s "ifm", 7 0, v0x5605af945bb0_0;  alias, 1 drivers
v0x5605af9366a0_0 .var/s "psum", 15 0;
v0x5605af936790_0 .net/s "psum_in", 15 0, L_0x5605af817890;  alias, 1 drivers
v0x5605af936880_0 .net/s "psum_out", 15 0, L_0x5605af917af0;  alias, 1 drivers
v0x5605af936990_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af936a30_0 .net "set_reg", 0 0, v0x5605af930610_0;  alias, 1 drivers
v0x5605af936ad0_0 .net/s "wgt", 7 0, L_0x5605af94acb0;  alias, 1 drivers
S_0x5605af936cd0 .scope generate, "genblk2[1]" "genblk2[1]" 3 70, 3 70 0, S_0x5605af9359c0;
 .timescale 0 0;
P_0x5605af936e90 .param/l "arr_i" 0 3 70, +C4<01>;
S_0x5605af936f50 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x5605af936cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x5605af937120 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x5605af937160 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x5605af9371a0 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x5605af9371e0 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5605af94a430 .functor BUFZ 16, v0x5605af9376c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5605af937540_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af937600_0 .net/s "ifm", 7 0, v0x5605af945bb0_0;  alias, 1 drivers
v0x5605af9376c0_0 .var/s "psum", 15 0;
v0x5605af9377b0_0 .net/s "psum_in", 15 0, L_0x5605af84d040;  alias, 1 drivers
v0x5605af9378a0_0 .net/s "psum_out", 15 0, L_0x5605af94a430;  alias, 1 drivers
v0x5605af937960_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af937a00_0 .net "set_reg", 0 0, v0x5605af930610_0;  alias, 1 drivers
v0x5605af937aa0_0 .net/s "wgt", 7 0, L_0x5605af94b100;  alias, 1 drivers
S_0x5605af937ca0 .scope generate, "genblk2[2]" "genblk2[2]" 3 70, 3 70 0, S_0x5605af9359c0;
 .timescale 0 0;
P_0x5605af937e90 .param/l "arr_i" 0 3 70, +C4<010>;
S_0x5605af937f50 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x5605af937ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x5605af938120 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x5605af938160 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x5605af9381a0 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x5605af9381e0 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5605af94a4c0 .functor BUFZ 16, v0x5605af938800_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5605af938570_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af938740_0 .net/s "ifm", 7 0, v0x5605af945bb0_0;  alias, 1 drivers
v0x5605af938800_0 .var/s "psum", 15 0;
v0x5605af9388f0_0 .net/s "psum_in", 15 0, L_0x5605af84cd40;  alias, 1 drivers
v0x5605af9389e0_0 .net/s "psum_out", 15 0, L_0x5605af94a4c0;  alias, 1 drivers
v0x5605af938af0_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af938b90_0 .net "set_reg", 0 0, v0x5605af930610_0;  alias, 1 drivers
v0x5605af938c30_0 .net/s "wgt", 7 0, L_0x5605af94b5b0;  alias, 1 drivers
S_0x5605af938e30 .scope generate, "genblk1[2]" "genblk1[2]" 3 69, 3 69 0, S_0x5605af8de660;
 .timescale 0 0;
P_0x5605af939020 .param/l "arr_j" 0 3 69, +C4<010>;
S_0x5605af939100 .scope generate, "genblk2[0]" "genblk2[0]" 3 70, 3 70 0, S_0x5605af938e30;
 .timescale 0 0;
P_0x5605af9392f0 .param/l "arr_i" 0 3 70, +C4<00>;
S_0x5605af9393d0 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x5605af939100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x5605af9395a0 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x5605af9395e0 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x5605af939620 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x5605af939660 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5605af94a550 .functor BUFZ 16, v0x5605af939ab0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5605af939930_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af9399f0_0 .net/s "ifm", 7 0, v0x5605af945bb0_0;  alias, 1 drivers
v0x5605af939ab0_0 .var/s "psum", 15 0;
v0x5605af939ba0_0 .net/s "psum_in", 15 0, L_0x5605af917af0;  alias, 1 drivers
v0x5605af939c90_0 .net/s "psum_out", 15 0, L_0x5605af94a550;  alias, 1 drivers
v0x5605af939da0_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af939f50_0 .net "set_reg", 0 0, v0x5605af930610_0;  alias, 1 drivers
v0x5605af939ff0_0 .net/s "wgt", 7 0, L_0x5605af94ae00;  alias, 1 drivers
S_0x5605af93a1f0 .scope generate, "genblk2[1]" "genblk2[1]" 3 70, 3 70 0, S_0x5605af938e30;
 .timescale 0 0;
P_0x5605af93a400 .param/l "arr_i" 0 3 70, +C4<01>;
S_0x5605af93a4c0 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x5605af93a1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x5605af93a690 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x5605af93a6d0 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x5605af93a710 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x5605af93a750 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5605af94a5e0 .functor BUFZ 16, v0x5605af93aba0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5605af93aa20_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af93aae0_0 .net/s "ifm", 7 0, v0x5605af945bb0_0;  alias, 1 drivers
v0x5605af93aba0_0 .var/s "psum", 15 0;
v0x5605af93ac90_0 .net/s "psum_in", 15 0, L_0x5605af94a430;  alias, 1 drivers
v0x5605af93ad80_0 .net/s "psum_out", 15 0, L_0x5605af94a5e0;  alias, 1 drivers
v0x5605af93ae90_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af93af30_0 .net "set_reg", 0 0, v0x5605af930610_0;  alias, 1 drivers
v0x5605af93b0e0_0 .net/s "wgt", 7 0, L_0x5605af94b270;  alias, 1 drivers
S_0x5605af93b2e0 .scope generate, "genblk2[2]" "genblk2[2]" 3 70, 3 70 0, S_0x5605af938e30;
 .timescale 0 0;
P_0x5605af93b4d0 .param/l "arr_i" 0 3 70, +C4<010>;
S_0x5605af93b590 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x5605af93b2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x5605af93b760 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x5605af93b7a0 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x5605af93b7e0 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x5605af93b820 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5605af94a670 .functor BUFZ 16, v0x5605af93bdb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5605af93bb20_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af93bbe0_0 .net/s "ifm", 7 0, v0x5605af945bb0_0;  alias, 1 drivers
v0x5605af93bdb0_0 .var/s "psum", 15 0;
v0x5605af93bea0_0 .net/s "psum_in", 15 0, L_0x5605af94a4c0;  alias, 1 drivers
v0x5605af93bf90_0 .net/s "psum_out", 15 0, L_0x5605af94a670;  alias, 1 drivers
v0x5605af93c080_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af93c120_0 .net "set_reg", 0 0, v0x5605af930610_0;  alias, 1 drivers
v0x5605af93c1c0_0 .net/s "wgt", 7 0, L_0x5605af94b790;  alias, 1 drivers
S_0x5605af93c3a0 .scope generate, "genblk3[0]" "genblk3[0]" 3 86, 3 86 0, S_0x5605af8de660;
 .timescale 0 0;
P_0x5605af93c590 .param/l "fifo_i" 0 3 86, +C4<00>;
S_0x5605af93c670 .scope module, "fifo" "FIFO_ASYNCH" 3 88, 8 1 0, S_0x5605af93c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rd_clr"
    .port_info 3 /INPUT 1 "wr_clr"
    .port_info 4 /INPUT 1 "rd_inc"
    .port_info 5 /INPUT 1 "wr_inc"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /INPUT 1 "rd_en"
    .port_info 8 /INPUT 16 "data_in_fifo"
    .port_info 9 /OUTPUT 16 "data_out_fifo"
    .port_info 10 /NODIR 0 ""
P_0x5605af93c840 .param/l "ADD_WIDTH" 0 8 1, +C4<000000000000000000000000000000111>;
P_0x5605af93c880 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000010000>;
P_0x5605af93c8c0 .param/l "FIFO_SIZE" 0 8 1, +C4<000000000000000000000000000000000000000000000000000000000000111110>;
L_0x5605af94a700 .functor BUFZ 16, v0x5605af93cf70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5605af93cc00_0 .net "clk1", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af93ccc0_0 .net "clk2", 0 0, v0x5605af949230_0;  alias, 1 drivers
v0x5605af93cdd0_0 .net "data_in_fifo", 15 0, L_0x5605af94a550;  alias, 1 drivers
v0x5605af93cea0_0 .net "data_out_fifo", 15 0, L_0x5605af94a700;  alias, 1 drivers
v0x5605af93cf70_0 .var "data_read", 15 0;
v0x5605af93d060 .array "fifo_data", 0 61, 15 0;
v0x5605af93d120_0 .net "rd_clr", 0 0, v0x5605af930230_0;  alias, 1 drivers
v0x5605af93d210_0 .net "rd_en", 0 0, L_0x5605af94a880;  1 drivers
L_0x7f3960447018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5605af93d2d0_0 .net "rd_inc", 0 0, L_0x7f3960447018;  1 drivers
v0x5605af93d390_0 .var "rd_ptr", 6 0;
v0x5605af93d470_0 .var "reg_we", 0 0;
v0x5605af93d530_0 .net "wr_clr", 0 0, v0x5605af930d20_0;  alias, 1 drivers
v0x5605af93d5d0_0 .net "wr_en", 0 0, L_0x5605af94a790;  1 drivers
L_0x7f3960447060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5605af93d690_0 .net "wr_inc", 0 0, L_0x7f3960447060;  1 drivers
v0x5605af93d750_0 .var "wr_ptr", 6 0;
E_0x5605af9330d0 .event posedge, v0x5605af92f950_0;
S_0x5605af93d970 .scope generate, "genblk3[1]" "genblk3[1]" 3 86, 3 86 0, S_0x5605af8de660;
 .timescale 0 0;
P_0x5605af93db60 .param/l "fifo_i" 0 3 86, +C4<01>;
S_0x5605af93dc40 .scope module, "fifo" "FIFO_ASYNCH" 3 88, 8 1 0, S_0x5605af93d970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rd_clr"
    .port_info 3 /INPUT 1 "wr_clr"
    .port_info 4 /INPUT 1 "rd_inc"
    .port_info 5 /INPUT 1 "wr_inc"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /INPUT 1 "rd_en"
    .port_info 8 /INPUT 16 "data_in_fifo"
    .port_info 9 /OUTPUT 16 "data_out_fifo"
    .port_info 10 /NODIR 0 ""
P_0x5605af93de10 .param/l "ADD_WIDTH" 0 8 1, +C4<000000000000000000000000000000111>;
P_0x5605af93de50 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000010000>;
P_0x5605af93de90 .param/l "FIFO_SIZE" 0 8 1, +C4<000000000000000000000000000000000000000000000000000000000000111110>;
L_0x5605af94a970 .functor BUFZ 16, v0x5605af93e450_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5605af93e130_0 .net "clk1", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af93e1f0_0 .net "clk2", 0 0, v0x5605af949230_0;  alias, 1 drivers
v0x5605af93e2b0_0 .net "data_in_fifo", 15 0, L_0x5605af94a5e0;  alias, 1 drivers
v0x5605af93e380_0 .net "data_out_fifo", 15 0, L_0x5605af94a970;  alias, 1 drivers
v0x5605af93e450_0 .var "data_read", 15 0;
v0x5605af93e540 .array "fifo_data", 0 61, 15 0;
v0x5605af93e600_0 .net "rd_clr", 0 0, v0x5605af930230_0;  alias, 1 drivers
v0x5605af93e6a0_0 .net "rd_en", 0 0, L_0x5605af94aa80;  1 drivers
L_0x7f39604470a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5605af93e760_0 .net "rd_inc", 0 0, L_0x7f39604470a8;  1 drivers
v0x5605af93e820_0 .var "rd_ptr", 6 0;
v0x5605af93e900_0 .var "reg_we", 0 0;
v0x5605af93e9c0_0 .net "wr_clr", 0 0, v0x5605af930d20_0;  alias, 1 drivers
v0x5605af93ea60_0 .net "wr_en", 0 0, L_0x5605af94a9e0;  1 drivers
L_0x7f39604470f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5605af93eb20_0 .net "wr_inc", 0 0, L_0x7f39604470f0;  1 drivers
v0x5605af93ebe0_0 .var "wr_ptr", 6 0;
S_0x5605af93ee00 .scope generate, "genblk4[0]" "genblk4[0]" 3 129, 3 129 0, S_0x5605af8de660;
 .timescale 0 0;
P_0x5605af935b60 .param/l "wgt_i" 0 3 129, +C4<00>;
S_0x5605af93f030 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x5605af93ee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x5605af93f200 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x5605af94ab50 .functor BUFZ 8, v0x5605af93f5a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5605af93f350_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af93f410_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af93f4d0_0 .net "set_wgt", 0 0, L_0x5605af94abc0;  1 drivers
v0x5605af93f5a0_0 .var "weight", 7 0;
v0x5605af93f660_0 .net "wgt_in", 7 0, L_0x5605af95f630;  alias, 1 drivers
v0x5605af93f790_0 .net "wgt_out", 7 0, L_0x5605af94ab50;  alias, 1 drivers
S_0x5605af93f900 .scope generate, "genblk4[1]" "genblk4[1]" 3 129, 3 129 0, S_0x5605af8de660;
 .timescale 0 0;
P_0x5605af93faf0 .param/l "wgt_i" 0 3 129, +C4<01>;
S_0x5605af93fbd0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x5605af93f900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x5605af93fda0 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x5605af94acb0 .functor BUFZ 8, v0x5605af940140_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5605af93fef0_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af93ffb0_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af940070_0 .net "set_wgt", 0 0, L_0x5605af94ad20;  1 drivers
v0x5605af940140_0 .var "weight", 7 0;
v0x5605af940200_0 .net "wgt_in", 7 0, L_0x5605af95f630;  alias, 1 drivers
v0x5605af940310_0 .net "wgt_out", 7 0, L_0x5605af94acb0;  alias, 1 drivers
S_0x5605af940490 .scope generate, "genblk4[2]" "genblk4[2]" 3 129, 3 129 0, S_0x5605af8de660;
 .timescale 0 0;
P_0x5605af940680 .param/l "wgt_i" 0 3 129, +C4<010>;
S_0x5605af940760 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x5605af940490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x5605af940930 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x5605af94ae00 .functor BUFZ 8, v0x5605af940cd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5605af940a80_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af940b40_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af940c00_0 .net "set_wgt", 0 0, L_0x5605af94ae70;  1 drivers
v0x5605af940cd0_0 .var "weight", 7 0;
v0x5605af940d90_0 .net "wgt_in", 7 0, L_0x5605af95f630;  alias, 1 drivers
v0x5605af940ef0_0 .net "wgt_out", 7 0, L_0x5605af94ae00;  alias, 1 drivers
S_0x5605af941030 .scope generate, "genblk4[3]" "genblk4[3]" 3 129, 3 129 0, S_0x5605af8de660;
 .timescale 0 0;
P_0x5605af941220 .param/l "wgt_i" 0 3 129, +C4<011>;
S_0x5605af941300 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x5605af941030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x5605af9414d0 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x5605af94af40 .functor BUFZ 8, v0x5605af941870_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5605af941620_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af9416e0_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af9417a0_0 .net "set_wgt", 0 0, L_0x5605af94afe0;  1 drivers
v0x5605af941870_0 .var "weight", 7 0;
v0x5605af941930_0 .net "wgt_in", 7 0, L_0x5605af95f630;  alias, 1 drivers
v0x5605af941a40_0 .net "wgt_out", 7 0, L_0x5605af94af40;  alias, 1 drivers
S_0x5605af941bb0 .scope generate, "genblk4[4]" "genblk4[4]" 3 129, 3 129 0, S_0x5605af8de660;
 .timescale 0 0;
P_0x5605af941da0 .param/l "wgt_i" 0 3 129, +C4<0100>;
S_0x5605af941e80 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x5605af941bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x5605af942050 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x5605af94b100 .functor BUFZ 8, v0x5605af9423f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5605af9421a0_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af942260_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af942320_0 .net "set_wgt", 0 0, L_0x5605af94b1a0;  1 drivers
v0x5605af9423f0_0 .var "weight", 7 0;
v0x5605af9424b0_0 .net "wgt_in", 7 0, L_0x5605af95f630;  alias, 1 drivers
v0x5605af9425c0_0 .net "wgt_out", 7 0, L_0x5605af94b100;  alias, 1 drivers
S_0x5605af942730 .scope generate, "genblk4[5]" "genblk4[5]" 3 129, 3 129 0, S_0x5605af8de660;
 .timescale 0 0;
P_0x5605af9428d0 .param/l "wgt_i" 0 3 129, +C4<0101>;
S_0x5605af9429b0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x5605af942730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x5605af942b80 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x5605af94b270 .functor BUFZ 8, v0x5605af943130_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5605af942cd0_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af942d90_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af943060_0 .net "set_wgt", 0 0, L_0x5605af94b310;  1 drivers
v0x5605af943130_0 .var "weight", 7 0;
v0x5605af9431f0_0 .net "wgt_in", 7 0, L_0x5605af95f630;  alias, 1 drivers
v0x5605af943300_0 .net "wgt_out", 7 0, L_0x5605af94b270;  alias, 1 drivers
S_0x5605af943470 .scope generate, "genblk4[6]" "genblk4[6]" 3 129, 3 129 0, S_0x5605af8de660;
 .timescale 0 0;
P_0x5605af943660 .param/l "wgt_i" 0 3 129, +C4<0110>;
S_0x5605af943740 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x5605af943470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x5605af943910 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x5605af94b440 .functor BUFZ 8, v0x5605af943cb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5605af943a60_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af943b20_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af943be0_0 .net "set_wgt", 0 0, L_0x5605af94b4e0;  1 drivers
v0x5605af943cb0_0 .var "weight", 7 0;
v0x5605af943d70_0 .net "wgt_in", 7 0, L_0x5605af95f630;  alias, 1 drivers
v0x5605af943e80_0 .net "wgt_out", 7 0, L_0x5605af94b440;  alias, 1 drivers
S_0x5605af943ff0 .scope generate, "genblk4[7]" "genblk4[7]" 3 129, 3 129 0, S_0x5605af8de660;
 .timescale 0 0;
P_0x5605af9441e0 .param/l "wgt_i" 0 3 129, +C4<0111>;
S_0x5605af9442c0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x5605af943ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x5605af944490 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x5605af94b5b0 .functor BUFZ 8, v0x5605af944830_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5605af9445e0_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af9446a0_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af944760_0 .net "set_wgt", 0 0, L_0x5605af94b650;  1 drivers
v0x5605af944830_0 .var "weight", 7 0;
v0x5605af9448f0_0 .net "wgt_in", 7 0, L_0x5605af95f630;  alias, 1 drivers
v0x5605af944a00_0 .net "wgt_out", 7 0, L_0x5605af94b5b0;  alias, 1 drivers
S_0x5605af944b70 .scope generate, "genblk4[8]" "genblk4[8]" 3 129, 3 129 0, S_0x5605af8de660;
 .timescale 0 0;
P_0x5605af944d60 .param/l "wgt_i" 0 3 129, +C4<01000>;
S_0x5605af944e40 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x5605af944b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x5605af945010 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x5605af94b790 .functor BUFZ 8, v0x5605af9453b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5605af945160_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af945220_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af9452e0_0 .net "set_wgt", 0 0, L_0x5605af94b830;  1 drivers
v0x5605af9453b0_0 .var "weight", 7 0;
v0x5605af945470_0 .net "wgt_in", 7 0, L_0x5605af95f630;  alias, 1 drivers
v0x5605af945580_0 .net "wgt_out", 7 0, L_0x5605af94b790;  alias, 1 drivers
S_0x5605af9456f0 .scope module, "ifm_buf" "IFM_BUFF" 3 141, 10 1 0, S_0x5605af8de660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_ifm"
    .port_info 3 /INPUT 8 "ifm_in"
    .port_info 4 /OUTPUT 8 "ifm_out"
P_0x5605af9458c0 .param/l "DATA_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
v0x5605af945a10_0 .net "clk", 0 0, v0x5605af949190_0;  alias, 1 drivers
v0x5605af945ad0_0 .net "ifm_in", 7 0, L_0x5605af95ee80;  alias, 1 drivers
v0x5605af945bb0_0 .var "ifm_out", 7 0;
v0x5605af945c80_0 .net "rst_n", 0 0, v0x5605af949e10_0;  alias, 1 drivers
v0x5605af945d20_0 .net "set_ifm", 0 0, v0x5605af930570_0;  alias, 1 drivers
S_0x5605af9479a0 .scope task, "read_output" "read_output" 2 135, 2 135 0, S_0x5605af8e1690;
 .timescale 0 0;
v0x5605af947b40_0 .var "data_output", 15 0;
v0x5605af947c20 .array/s "ofm", 123007 0, 15 0;
v0x5605af947ce0_0 .var "out_valid", 0 0;
v0x5605af947d80_0 .var/i "tow", 31 0;
TD_tb.read_output ;
    %load/vec4 v0x5605af949a40_0;
    %pad/s 96;
    %cmpi/s 123008, 0, 96;
    %jmp/0xz  T_0.0, 5;
    %load/vec4 v0x5605af947ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5605af947b40_0;
    %ix/getv/s 4, v0x5605af949a40_0;
    %store/vec4a v0x5605af947c20, 4, 0;
    %load/vec4 v0x5605af949a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5605af949a40_0, 0, 32;
T_0.2 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5605af947d80_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x5605af947d80_0;
    %pad/s 96;
    %cmpi/s 123008, 0, 96;
    %jmp/0xz T_0.5, 5;
    %vpi_call 2 153 "$fwrite", v0x5605af949870_0, "%b \012", &A<v0x5605af947c20, v0x5605af947d80_0 > {0 0 0};
    %load/vec4 v0x5605af947d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5605af947d80_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %vpi_call 2 154 "$fclose", v0x5605af949870_0 {0 0 0};
    %vpi_call 2 155 "$finish" {0 0 0};
T_0.1 ;
    %end;
    .scope S_0x5605af932bf0;
T_1 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af933660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5605af933360_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5605af933750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5605af933280_0;
    %pad/s 16;
    %load/vec4 v0x5605af9337f0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5605af933450_0;
    %add;
    %assign/vec4 v0x5605af933360_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5605af933360_0;
    %assign/vec4 v0x5605af933360_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5605af933ca0;
T_2 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af934640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5605af9343b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5605af9346e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5605af9342c0_0;
    %pad/s 16;
    %load/vec4 v0x5605af9347d0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5605af934480_0;
    %add;
    %assign/vec4 v0x5605af9343b0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5605af9343b0_0;
    %assign/vec4 v0x5605af9343b0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5605af934c80;
T_3 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af935680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5605af9353b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5605af935720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5605af9352a0_0;
    %pad/s 16;
    %load/vec4 v0x5605af9357c0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5605af935470_0;
    %add;
    %assign/vec4 v0x5605af9353b0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5605af9353b0_0;
    %assign/vec4 v0x5605af9353b0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5605af935f60;
T_4 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af936990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5605af9366a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5605af936a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5605af9365e0_0;
    %pad/s 16;
    %load/vec4 v0x5605af936ad0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5605af936790_0;
    %add;
    %assign/vec4 v0x5605af9366a0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5605af9366a0_0;
    %assign/vec4 v0x5605af9366a0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5605af936f50;
T_5 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af937960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5605af9376c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5605af937a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5605af937600_0;
    %pad/s 16;
    %load/vec4 v0x5605af937aa0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5605af9377b0_0;
    %add;
    %assign/vec4 v0x5605af9376c0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5605af9376c0_0;
    %assign/vec4 v0x5605af9376c0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5605af937f50;
T_6 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af938af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5605af938800_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5605af938b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5605af938740_0;
    %pad/s 16;
    %load/vec4 v0x5605af938c30_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5605af9388f0_0;
    %add;
    %assign/vec4 v0x5605af938800_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5605af938800_0;
    %assign/vec4 v0x5605af938800_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5605af9393d0;
T_7 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af939da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5605af939ab0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5605af939f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5605af9399f0_0;
    %pad/s 16;
    %load/vec4 v0x5605af939ff0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5605af939ba0_0;
    %add;
    %assign/vec4 v0x5605af939ab0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5605af939ab0_0;
    %assign/vec4 v0x5605af939ab0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5605af93a4c0;
T_8 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af93ae90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5605af93aba0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5605af93af30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5605af93aae0_0;
    %pad/s 16;
    %load/vec4 v0x5605af93b0e0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5605af93ac90_0;
    %add;
    %assign/vec4 v0x5605af93aba0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5605af93aba0_0;
    %assign/vec4 v0x5605af93aba0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5605af93b590;
T_9 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af93c080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5605af93bdb0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5605af93c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5605af93bbe0_0;
    %pad/s 16;
    %load/vec4 v0x5605af93c1c0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5605af93bea0_0;
    %add;
    %assign/vec4 v0x5605af93bdb0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5605af93bdb0_0;
    %assign/vec4 v0x5605af93bdb0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5605af93c670;
T_10 ;
    %wait E_0x5605af92c910;
    %load/vec4 v0x5605af93d5d0_0;
    %assign/vec4 v0x5605af93d470_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5605af93c670;
T_11 ;
    %wait E_0x5605af9330d0;
    %load/vec4 v0x5605af93d120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5605af93d390_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5605af93d210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %ix/getv 4, v0x5605af93d390_0;
    %load/vec4a v0x5605af93d060, 4;
    %assign/vec4 v0x5605af93cf70_0, 0;
    %load/vec4 v0x5605af93d390_0;
    %load/vec4 v0x5605af93d2d0_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x5605af93d390_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5605af93cf70_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5605af93c670;
T_12 ;
    %wait E_0x5605af9330d0;
    %load/vec4 v0x5605af93d530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5605af93d750_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5605af93d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5605af93cdd0_0;
    %ix/getv 3, v0x5605af93d750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5605af93d060, 0, 4;
    %load/vec4 v0x5605af93d750_0;
    %load/vec4 v0x5605af93d690_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x5605af93d750_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %ix/getv 4, v0x5605af93d750_0;
    %load/vec4a v0x5605af93d060, 4;
    %ix/getv 3, v0x5605af93d750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5605af93d060, 0, 4;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5605af93dc40;
T_13 ;
    %wait E_0x5605af92c910;
    %load/vec4 v0x5605af93ea60_0;
    %assign/vec4 v0x5605af93e900_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5605af93dc40;
T_14 ;
    %wait E_0x5605af9330d0;
    %load/vec4 v0x5605af93e600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5605af93e820_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5605af93e6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %ix/getv 4, v0x5605af93e820_0;
    %load/vec4a v0x5605af93e540, 4;
    %assign/vec4 v0x5605af93e450_0, 0;
    %load/vec4 v0x5605af93e820_0;
    %load/vec4 v0x5605af93e760_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x5605af93e820_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5605af93e450_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5605af93dc40;
T_15 ;
    %wait E_0x5605af9330d0;
    %load/vec4 v0x5605af93e9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5605af93ebe0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5605af93e900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5605af93e2b0_0;
    %ix/getv 3, v0x5605af93ebe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5605af93e540, 0, 4;
    %load/vec4 v0x5605af93ebe0_0;
    %load/vec4 v0x5605af93eb20_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x5605af93ebe0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %ix/getv 4, v0x5605af93ebe0_0;
    %load/vec4a v0x5605af93e540, 4;
    %ix/getv 3, v0x5605af93ebe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5605af93e540, 0, 4;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5605af93f030;
T_16 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af93f410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5605af93f5a0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5605af93f4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5605af93f660_0;
    %assign/vec4 v0x5605af93f5a0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x5605af93f5a0_0;
    %assign/vec4 v0x5605af93f5a0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5605af93fbd0;
T_17 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af93ffb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5605af940140_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5605af940070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5605af940200_0;
    %assign/vec4 v0x5605af940140_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5605af940140_0;
    %assign/vec4 v0x5605af940140_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5605af940760;
T_18 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af940b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5605af940cd0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5605af940c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5605af940d90_0;
    %assign/vec4 v0x5605af940cd0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x5605af940cd0_0;
    %assign/vec4 v0x5605af940cd0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5605af941300;
T_19 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af9416e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5605af941870_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5605af9417a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5605af941930_0;
    %assign/vec4 v0x5605af941870_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x5605af941870_0;
    %assign/vec4 v0x5605af941870_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5605af941e80;
T_20 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af942260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5605af9423f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5605af942320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5605af9424b0_0;
    %assign/vec4 v0x5605af9423f0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x5605af9423f0_0;
    %assign/vec4 v0x5605af9423f0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5605af9429b0;
T_21 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af942d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5605af943130_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5605af943060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x5605af9431f0_0;
    %assign/vec4 v0x5605af943130_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x5605af943130_0;
    %assign/vec4 v0x5605af943130_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5605af943740;
T_22 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af943b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5605af943cb0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5605af943be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5605af943d70_0;
    %assign/vec4 v0x5605af943cb0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x5605af943cb0_0;
    %assign/vec4 v0x5605af943cb0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5605af9442c0;
T_23 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af9446a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5605af944830_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5605af944760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x5605af9448f0_0;
    %assign/vec4 v0x5605af944830_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x5605af944830_0;
    %assign/vec4 v0x5605af944830_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5605af944e40;
T_24 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af945220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5605af9453b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5605af9452e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x5605af945470_0;
    %assign/vec4 v0x5605af9453b0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x5605af9453b0_0;
    %assign/vec4 v0x5605af9453b0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5605af92c620;
T_25 ;
    %wait E_0x5605af92c910;
    %load/vec4 v0x5605af92fad0_0;
    %or/r;
    %pushi/vec4 2, 0, 10;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 68;
    %cmpi/u 63, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5605af92fad0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5605af92f9f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %and;
    %or;
    %and;
    %load/vec4 v0x5605af92fbb0_0;
    %or/r;
    %load/vec4 v0x5605af92fbb0_0;
    %pad/u 65;
    %cmpi/u 62, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x5605af92fbb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5605af9302f0_0, 4, 5;
    %load/vec4 v0x5605af930090_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5605af92fad0_0;
    %or/r;
    %and;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 68;
    %cmpi/u 62, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5605af92fbb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5605af92fbb0_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_25.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_25.3, 8;
T_25.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_25.3, 8;
 ; End of false expr.
    %blend;
T_25.3;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5605af930de0_0, 4, 5;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5605af92c970;
T_26 ;
    %wait E_0x5605af92c910;
    %load/vec4 v0x5605af92fad0_0;
    %or/r;
    %pushi/vec4 3, 0, 10;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 68;
    %cmpi/u 64, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5605af92fad0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5605af92f9f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %and;
    %or;
    %and;
    %load/vec4 v0x5605af92fbb0_0;
    %or/r;
    %load/vec4 v0x5605af92fbb0_0;
    %pad/u 65;
    %cmpi/u 62, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x5605af92fbb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5605af9302f0_0, 4, 5;
    %load/vec4 v0x5605af930090_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5605af92fad0_0;
    %or/r;
    %and;
    %pushi/vec4 2, 0, 10;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 68;
    %cmpi/u 63, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5605af92fbb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5605af92fbb0_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_26.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_26.3, 8;
T_26.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_26.3, 8;
 ; End of false expr.
    %blend;
T_26.3;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5605af930de0_0, 4, 5;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5605af92cc40;
T_27 ;
    %wait E_0x5605af92c910;
    %load/vec4 v0x5605af92fad0_0;
    %or/r;
    %pushi/vec4 4, 0, 10;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 68;
    %cmpi/u 65, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 32;
    %subi 4, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5605af92fad0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5605af92f9f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %and;
    %or;
    %and;
    %load/vec4 v0x5605af92fbb0_0;
    %or/r;
    %load/vec4 v0x5605af92fbb0_0;
    %pad/u 65;
    %cmpi/u 62, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x5605af92fbb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5605af9302f0_0, 4, 5;
    %load/vec4 v0x5605af930090_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5605af92fad0_0;
    %or/r;
    %and;
    %pushi/vec4 3, 0, 10;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 68;
    %cmpi/u 64, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5605af92fbb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5605af92fbb0_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.3, 8;
T_27.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.3, 8;
 ; End of false expr.
    %blend;
T_27.3;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5605af930de0_0, 4, 5;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5605af92bae0;
T_28 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af9304a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5605af92fd70_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5605af930090_0;
    %assign/vec4 v0x5605af92fd70_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5605af92bae0;
T_29 ;
    %wait E_0x5605af91d040;
    %load/vec4 v0x5605af92fd70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5605af930090_0, 0, 3;
    %jmp T_29.7;
T_29.0 ;
    %load/vec4 v0x5605af930ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5605af930090_0, 0, 3;
    %jmp T_29.9;
T_29.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5605af930090_0, 0, 3;
T_29.9 ;
    %jmp T_29.7;
T_29.1 ;
    %load/vec4 v0x5605af92fbb0_0;
    %pad/u 65;
    %cmpi/e 64, 0, 65;
    %jmp/0xz  T_29.10, 4;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 65;
    %cmpi/u 64, 0, 65;
    %jmp/0xz  T_29.12, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5605af930090_0, 0, 3;
    %jmp T_29.13;
T_29.12 ;
    %load/vec4 v0x5605af92f9f0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_29.14, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5605af930090_0, 0, 3;
    %jmp T_29.15;
T_29.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5605af930090_0, 0, 3;
T_29.15 ;
T_29.13 ;
    %jmp T_29.11;
T_29.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5605af930090_0, 0, 3;
T_29.11 ;
    %jmp T_29.7;
T_29.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5605af930090_0, 0, 3;
    %jmp T_29.7;
T_29.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5605af930090_0, 0, 3;
    %jmp T_29.7;
T_29.4 ;
    %load/vec4 v0x5605af92fad0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_29.16, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5605af930090_0, 0, 3;
    %jmp T_29.17;
T_29.16 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5605af930090_0, 0, 3;
T_29.17 ;
    %jmp T_29.7;
T_29.5 ;
    %pushi/vec4 63, 0, 65;
    %load/vec4 v0x5605af92fbb0_0;
    %pad/u 65;
    %cmp/u;
    %jmp/0xz  T_29.18, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5605af930090_0, 0, 3;
    %jmp T_29.19;
T_29.18 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5605af930090_0, 0, 3;
T_29.19 ;
    %jmp T_29.7;
T_29.7 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5605af92bae0;
T_30 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af9304a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5605af92fbb0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5605af92fc90_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5605af92f9f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5605af92fad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930610_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5605af930ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af92ff10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930570_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5605af930090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %load/vec4 v0x5605af92fbb0_0;
    %assign/vec4 v0x5605af92fbb0_0, 0;
    %load/vec4 v0x5605af92fc90_0;
    %assign/vec4 v0x5605af92fc90_0, 0;
    %load/vec4 v0x5605af92f9f0_0;
    %assign/vec4 v0x5605af92f9f0_0, 0;
    %load/vec4 v0x5605af92fad0_0;
    %assign/vec4 v0x5605af92fad0_0, 0;
    %load/vec4 v0x5605af930610_0;
    %assign/vec4 v0x5605af930610_0, 0;
    %load/vec4 v0x5605af930570_0;
    %assign/vec4 v0x5605af930570_0, 0;
    %load/vec4 v0x5605af930ac0_0;
    %assign/vec4 v0x5605af930ac0_0, 0;
    %load/vec4 v0x5605af92ff10_0;
    %assign/vec4 v0x5605af92ff10_0, 0;
    %load/vec4 v0x5605af930d20_0;
    %assign/vec4 v0x5605af930d20_0, 0;
    %load/vec4 v0x5605af930230_0;
    %assign/vec4 v0x5605af930230_0, 0;
    %jmp T_30.9;
T_30.2 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5605af92fbb0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5605af92fc90_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5605af92f9f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5605af92fad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930610_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5605af930ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930570_0, 0;
    %load/vec4 v0x5605af92fbb0_0;
    %pad/u 65;
    %cmpi/e 64, 0, 65;
    %flag_mov 8, 4;
    %jmp/0 T_30.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_30.11, 8;
T_30.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_30.11, 8;
 ; End of false expr.
    %blend;
T_30.11;
    %pad/s 1;
    %assign/vec4 v0x5605af92ff10_0, 0;
    %jmp T_30.9;
T_30.3 ;
    %load/vec4 v0x5605af92fbb0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5605af92fbb0_0, 0;
    %load/vec4 v0x5605af92fbb0_0;
    %or/r;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_30.12, 8;
    %load/vec4 v0x5605af92fc90_0;
    %addi 1, 0, 9;
    %jmp/1 T_30.13, 8;
T_30.12 ; End of true expr.
    %load/vec4 v0x5605af92fc90_0;
    %jmp/0 T_30.13, 8;
 ; End of false expr.
    %blend;
T_30.13;
    %assign/vec4 v0x5605af92fc90_0, 0;
    %load/vec4 v0x5605af92fbb0_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5605af92fc90_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_30.14, 8;
    %load/vec4 v0x5605af92f9f0_0;
    %addi 1, 0, 10;
    %jmp/1 T_30.15, 8;
T_30.14 ; End of true expr.
    %load/vec4 v0x5605af92f9f0_0;
    %jmp/0 T_30.15, 8;
 ; End of false expr.
    %blend;
T_30.15;
    %assign/vec4 v0x5605af92f9f0_0, 0;
    %load/vec4 v0x5605af92fbb0_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5605af92fc90_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5605af92f9f0_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_30.16, 8;
    %load/vec4 v0x5605af92fad0_0;
    %addi 1, 0, 10;
    %jmp/1 T_30.17, 8;
T_30.16 ; End of true expr.
    %load/vec4 v0x5605af92fad0_0;
    %jmp/0 T_30.17, 8;
 ; End of false expr.
    %blend;
T_30.17;
    %assign/vec4 v0x5605af92fad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5605af930610_0, 0;
    %load/vec4 v0x5605af92fbb0_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5605af92fc90_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_30.18, 8;
    %pushi/vec4 1, 0, 9;
    %jmp/1 T_30.19, 8;
T_30.18 ; End of true expr.
    %load/vec4 v0x5605af930ac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_30.19, 8;
 ; End of false expr.
    %blend;
T_30.19;
    %assign/vec4 v0x5605af930ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930230_0, 0;
    %load/vec4 v0x5605af92fbb0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_30.20, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_30.21, 8;
T_30.20 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_30.21, 8;
 ; End of false expr.
    %blend;
T_30.21;
    %pad/s 1;
    %assign/vec4 v0x5605af930d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5605af930570_0, 0;
    %jmp T_30.9;
T_30.4 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5605af92fbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5605af930230_0, 0;
    %load/vec4 v0x5605af930ac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5605af930ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930570_0, 0;
    %jmp T_30.9;
T_30.5 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5605af92fbb0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5605af92fc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5605af930230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930570_0, 0;
    %jmp T_30.9;
T_30.6 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5605af92fbb0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5605af92fc90_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5605af92f9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5605af930230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930570_0, 0;
    %jmp T_30.9;
T_30.7 ;
    %load/vec4 v0x5605af92fbb0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5605af92fbb0_0, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0x5605af92fc90_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x5605af92f9f0_0, 0;
    %pushi/vec4 9, 0, 10;
    %assign/vec4 v0x5605af92fad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930610_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5605af930ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930230_0, 0;
    %jmp T_30.9;
T_30.9 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5605af92bae0;
T_31 ;
    %wait E_0x5605af84e610;
    %load/vec4 v0x5605af9304a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af92fe50_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x5605af92f9f0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5605af92f9f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5605af92fc90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x5605af9302f0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x5605af930170_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af930170_0, 0;
T_31.3 ;
    %load/vec4 v0x5605af92ff10_0;
    %assign/vec4 v0x5605af92fe50_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5605af9310c0;
T_32 ;
    %wait E_0x5605af92c910;
    %load/vec4 v0x5605af932090_0;
    %assign/vec4 v0x5605af931b60_0, 0;
    %load/vec4 v0x5605af932290_0;
    %assign/vec4 v0x5605af932130_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5605af9310c0;
T_33 ;
    %wait E_0x5605af931680;
    %load/vec4 v0x5605af931da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5605af931fb0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5605af931e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %ix/getv 4, v0x5605af931fb0_0;
    %load/vec4a v0x5605af931c20, 4;
    %assign/vec4 v0x5605af931a50_0, 0;
    %load/vec4 v0x5605af931fb0_0;
    %load/vec4 v0x5605af931f10_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x5605af931fb0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5605af931a50_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5605af9310c0;
T_34 ;
    %wait E_0x5605af931620;
    %load/vec4 v0x5605af9321f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5605af9323f0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5605af932130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x5605af931b60_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.4, 8;
    %load/vec4 v0x5605af9318b0_0;
    %load/vec4 v0x5605af931ce0_0;
    %add;
    %jmp/1 T_34.5, 8;
T_34.4 ; End of true expr.
    %load/vec4 v0x5605af9318b0_0;
    %jmp/0 T_34.5, 8;
 ; End of false expr.
    %blend;
T_34.5;
    %ix/getv 3, v0x5605af9323f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5605af931c20, 0, 4;
    %load/vec4 v0x5605af9323f0_0;
    %load/vec4 v0x5605af932330_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x5605af9323f0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %ix/getv 4, v0x5605af9323f0_0;
    %load/vec4a v0x5605af931c20, 4;
    %ix/getv 3, v0x5605af9323f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5605af931c20, 0, 4;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5605af8b9bb0;
T_35 ;
    %wait E_0x5605af84d4e0;
    %load/vec4 v0x5605af92b6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5605af8f6220_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5605af92b940_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5605af92b880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x5605af90cce0_0;
    %load/vec4 v0x5605af92b940_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5605af901cf0, 0, 4;
    %load/vec4 v0x5605af92b940_0;
    %pad/u 66;
    %cmpi/e 3843, 0, 66;
    %flag_mov 8, 4;
    %jmp/0 T_35.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_35.5, 8;
T_35.4 ; End of true expr.
    %load/vec4 v0x5605af92b940_0;
    %addi 1, 0, 12;
    %jmp/0 T_35.5, 8;
 ; End of false expr.
    %blend;
T_35.5;
    %assign/vec4 v0x5605af92b940_0, 0;
T_35.2 ;
    %load/vec4 v0x5605af8f33d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %load/vec4 v0x5605af8f6220_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x5605af901cf0, 4;
    %assign/vec4 v0x5605af92b7a0_0, 0;
    %load/vec4 v0x5605af8f6220_0;
    %pad/u 66;
    %cmpi/e 3843, 0, 66;
    %flag_mov 8, 4;
    %jmp/0 T_35.8, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_35.9, 8;
T_35.8 ; End of true expr.
    %load/vec4 v0x5605af8f6220_0;
    %addi 1, 0, 12;
    %jmp/0 T_35.9, 8;
 ; End of false expr.
    %blend;
T_35.9;
    %assign/vec4 v0x5605af8f6220_0, 0;
    %jmp T_35.7;
T_35.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5605af92b7a0_0, 0;
T_35.7 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5605af9456f0;
T_36 ;
    %wait E_0x5605af84c840;
    %load/vec4 v0x5605af945c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5605af945bb0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5605af945d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x5605af945ad0_0;
    %assign/vec4 v0x5605af945bb0_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5605af8e1690;
T_37 ;
    %delay 5, 0;
    %load/vec4 v0x5605af949190_0;
    %inv;
    %store/vec4 v0x5605af949190_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5605af8e1690;
T_38 ;
    %wait E_0x5605af84d2c0;
    %load/vec4 v0x5605af949190_0;
    %inv;
    %store/vec4 v0x5605af949230_0, 0, 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x5605af8e1690;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5605af949190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5605af949eb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5605af949e10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5605af949e10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5605af949e10_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5605af949eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5605af949eb0_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x5605af8e1690;
T_40 ;
    %vpi_call 2 70 "$dumpfile", "CONV.VCD" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5605af8e1690 {0 0 0};
    %end;
    .thread T_40;
    .scope S_0x5605af8e1690;
T_41 ;
    %vpi_call 2 84 "$readmemb", "ifm_bin_c3xh64xw64.txt", v0x5605af949600 {0 0 0};
    %end;
    .thread T_41;
    .scope S_0x5605af8e1690;
T_42 ;
    %wait E_0x5605af84e610;
    %load/vec4 v0x5605af949e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5605af949520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af9497b0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5605af9496c0_0;
    %assign/vec4 v0x5605af9497b0_0, 0;
    %load/vec4 v0x5605af949eb0_0;
    %load/vec4 v0x5605af9496c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5605af949520_0;
    %cmpi/e 12288, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_42.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5605af949520_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x5605af9496c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %load/vec4 v0x5605af949520_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5605af949520_0, 0;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x5605af949520_0;
    %assign/vec4 v0x5605af949520_0, 0;
T_42.5 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5605af8e1690;
T_43 ;
    %vpi_call 2 111 "$readmemb", "weight_bin_co8xci3xk3xk3.txt", v0x5605af94a140 {0 0 0};
    %end;
    .thread T_43;
    .scope S_0x5605af8e1690;
T_44 ;
    %wait E_0x5605af84e610;
    %load/vec4 v0x5605af949e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5605af94a060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5605af94a2f0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5605af94a200_0;
    %assign/vec4 v0x5605af94a2f0_0, 0;
    %load/vec4 v0x5605af94a060_0;
    %cmpi/e 864, 0, 32;
    %jmp/0xz  T_44.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5605af94a060_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x5605af94a200_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5605af949eb0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_44.4, 9;
    %load/vec4 v0x5605af94a060_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5605af94a060_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x5605af94a060_0;
    %assign/vec4 v0x5605af94a060_0, 0;
T_44.5 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5605af8e1690;
T_45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5605af949a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5605af949b20_0, 0, 32;
T_45.0 ;
    %wait E_0x5605af92c910;
    %load/vec4 v0x5605af9492d0_0;
    %store/vec4 v0x5605af947b40_0, 0, 16;
    %load/vec4 v0x5605af949950_0;
    %store/vec4 v0x5605af947ce0_0, 0, 1;
    %fork TD_tb.read_output, S_0x5605af9479a0;
    %join;
    %jmp T_45.0;
    %end;
    .thread T_45;
    .scope S_0x5605af8e1690;
T_46 ;
    %delay 1000000, 0;
    %vpi_call 2 170 "$finish" {0 0 0};
    %end;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "CONV_parameterized.v";
    "BUFFER.v";
    "CONTROL.v";
    "FIFO_ASYNCH_END.v";
    "PE.v";
    "FIFO_ASYNCH.v";
    "WEIGHT_BUFF.v";
    "IFM_BUFF.v";
