Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 55D21B42CBB
	for <lists+qemu-devel@lfdr.de>; Thu,  4 Sep 2025 00:23:45 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1utvrE-0005Cl-2f; Wed, 03 Sep 2025 18:21:36 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from
 <3R7W4aAkKCuANKZKCQaCPIQQING.EQOSGOW-FGXGNPQPIPW.QTI@flex--lixiaoyan.bounces.google.com>)
 id 1utvBM-0005gk-By
 for qemu-devel@nongnu.org; Wed, 03 Sep 2025 17:38:20 -0400
Received: from mail-yw1-x114a.google.com ([2607:f8b0:4864:20::114a])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from
 <3R7W4aAkKCuANKZKCQaCPIQQING.EQOSGOW-FGXGNPQPIPW.QTI@flex--lixiaoyan.bounces.google.com>)
 id 1utvBK-0003RH-3Z
 for qemu-devel@nongnu.org; Wed, 03 Sep 2025 17:38:20 -0400
Received: by mail-yw1-x114a.google.com with SMTP id
 00721157ae682-7238c2008b8so6348507b3.1
 for <qemu-devel@nongnu.org>; Wed, 03 Sep 2025 14:38:16 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=google.com; s=20230601; t=1756935496; x=1757540296; darn=nongnu.org;
 h=cc:to:from:subject:message-id:mime-version:date:from:to:cc:subject
 :date:message-id:reply-to;
 bh=eZAZlVJGU1iSH4VawZtkXE81cRPSzmk9jg2N8KtV7iA=;
 b=UW2kE9eIhQWSr8MXQQsDHRoY7+3uDw6twJK66SetjbGGyRr/KKiJ+9/t6i3jduQxzH
 RLVBY4pG0xmLbUc9zTSKebnLCQ41TYYIVmlPHqJX7nriiYTM/goHcZWMYEKC0Q1PZLoB
 aHfqa7GXcLRp8uysS8KjJY8KAPd/1dOY7VnrNU5+FDYI0YiM7GlvFixggwp6yAk00lis
 jGXtheOT4XjwrvUEfHkzt5p525rv3y8/hXiOw1nMWVjE8tIKdqKSTFsQ9v1CDhPGn6yN
 l+EdJMS1TIbFx/RTmtvzHwiSVvUrowkTJ6NkK69UkXy2qg0EDJQXefaLx1WHzdMI1DoU
 USJw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1756935496; x=1757540296;
 h=cc:to:from:subject:message-id:mime-version:date:x-gm-message-state
 :from:to:cc:subject:date:message-id:reply-to;
 bh=eZAZlVJGU1iSH4VawZtkXE81cRPSzmk9jg2N8KtV7iA=;
 b=Z5GIkrpDa4YpeS8qN1VFLsPOvNNV+xv7QGkcv5u0py0S7P4vrzDelhavK3aj5r4Orb
 mkXRzlWTbD9LbRukyooWS+NS/3OfPo7c1CkO4XISeQm6ugmE7smAinNXStTWM66nJsHC
 drDfJ9VpBthemC1VizhsL/Lx+kkH+sxUmpvfg7x/pq4lxn4Czhlm62/xoVkwq5FSCdYu
 nmMcq88cT6wMXtKrxP5ND8/mR3GTrJoeN+zMD3Ghq5FicsnNbIkbxLdyL8HmavQVvmUL
 bHziVXltTdObPvXJcNCGVDsJRS37yParQ2GWh/dGLz9a6sr4+zkmubZ8nOOx9juYfNE1
 C0Aw==
X-Forwarded-Encrypted: i=1;
 AJvYcCW5VnPWc9lRHTG2fXV/3avPaNHtqLT7RZ8wuSRoj29OoxbhnUfoZ8pG4Ido/KHvOD56JkgGQu5IZaXr@nongnu.org
X-Gm-Message-State: AOJu0YxkqVPwjsilK15K+PqXlphbl2FzeXVbBKuLLOR+rU/1hJ6Yq5GP
 7GDb8z3wWDbcitz2CYbBfh+GzT7FvCGPbNx9dH35JWnl01c9o0wMl/4amhTPI1mlv1sqhCeTwMW
 waVvmfZQD1Qy1iMtLlA==
X-Google-Smtp-Source: AGHT+IFoSq3EkO/IOZ4KWnWvfspMYDicFWq3esxNhYVmhFXdw3fGP5eFEZRbtNGhszpDh/Pno/UEtZT6ccs8KqQ=
X-Received: from ywbfp10.prod.google.com ([2002:a05:690c:34ca:b0:721:60e6:a6a])
 (user=lixiaoyan job=prod-delivery.src-stubby-dispatcher) by
 2002:a05:690c:45c3:b0:723:be82:c7a1 with SMTP id
 00721157ae682-723be82c87dmr45501097b3.1.1756935495770; 
 Wed, 03 Sep 2025 14:38:15 -0700 (PDT)
Date: Wed,  3 Sep 2025 21:38:04 +0000
Mime-Version: 1.0
X-Mailer: git-send-email 2.51.0.338.gd7d06c2dae-goog
Message-ID: <20250903213809.3779860-1-lixiaoyan@google.com>
Subject: [PATCH 0/5] Add Aspeed GPIO test and Support Nuvoton Serial GPIO
 Expansion (SGPIO) device
From: Coco Li <lixiaoyan@google.com>
To: peter.maydell@linaro.org, clg@kaod.org
Cc: qemu-arm@nongnu.org, qemu-devel@nongnu.org, Coco Li <lixiaoyan@google.com>
Content-Type: text/plain; charset="UTF-8"
Received-SPF: pass client-ip=2607:f8b0:4864:20::114a;
 envelope-from=3R7W4aAkKCuANKZKCQaCPIQQING.EQOSGOW-FGXGNPQPIPW.QTI@flex--lixiaoyan.bounces.google.com;
 helo=mail-yw1-x114a.google.com
X-Spam_score_int: -86
X-Spam_score: -8.7
X-Spam_bar: --------
X-Spam_report: (-8.7 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_MED=-0.001,
 DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 HK_RANDOM_FROM=0.938, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001, USER_IN_DEF_DKIM_WL=-7.5 autolearn=no autolearn_force=no
X-Spam_action: no action
X-Mailman-Approved-At: Wed, 03 Sep 2025 18:21:21 -0400
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

GPIO series: 
Added 32 bits property for ASPEED GPIO with updated qtests.
This change gives ASPEED GPIO similar behavior as Nuvoton. 

SGPIO series:
Implemented SGPIO device according for npcm8xx.
Two notable implementations left undone in these patches are:

1. Reading the data from the host controlled SIOX via register IOXDATR
2. On-demand with polling reading node

The reason is that both are currently unused/umimplemented by the nuvoton driver.

The changes to qobject is used in both sets of patches.

Coco Li (3):
  hw/arm/npcm8xx.c: Add all IRQ ENUMs
  hw/gpio/npcm8xx: Implement SIOX (SPGIO) device for NPCM without input
    pin logic
  hw/gpio/npcm8xx: Implement npcm sgpio device input pin logic

Felix Wu (2):
  hw/gpio: Add property for ASPEED GPIO in 32 bits basis
  tests/qtest: Add qtest for for ASPEED GPIO gpio-set property

 hw/arm/npcm8xx.c                 |  66 +++-
 hw/gpio/aspeed_gpio.c            |  57 ++++
 hw/gpio/meson.build              |   1 +
 hw/gpio/npcm8xx_sgpio.c          | 533 +++++++++++++++++++++++++++++++
 hw/gpio/trace-events             |   4 +
 include/hw/arm/npcm8xx.h         |   2 +
 include/hw/gpio/npcm8xx_sgpio.h  |  45 +++
 include/qobject/qdict.h          |   1 +
 qobject/qdict.c                  |  13 +
 tests/qtest/aspeed_gpio-test.c   | 105 +++++-
 tests/qtest/meson.build          |   3 +-
 tests/qtest/npcm8xx_sgpio-test.c | 222 +++++++++++++
 12 files changed, 1039 insertions(+), 13 deletions(-)
 create mode 100644 hw/gpio/npcm8xx_sgpio.c
 create mode 100644 include/hw/gpio/npcm8xx_sgpio.h
 create mode 100644 tests/qtest/npcm8xx_sgpio-test.c

-- 
2.51.0.338.gd7d06c2dae-goog


