INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab5/zad81/zad81.srcs/sources_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab5/zad81/zad81.srcs/sources_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab5/zad81/zad81.srcs/sources_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab5/zad81/zad81.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
