// This is a problem dealing with vectors in Verilog
module sign_extend_8to32 (
    input [7:0] in,
    output [31:0] out );
// Insert code here
