#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000191284bbae0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_00000191284ba490 .param/l "CLK_PERIOD" 0 2 4, +C4<00000000000000000000000000010100>;
v0000019128363600_0 .var "clk", 0 0;
v00000191283636a0_0 .net "data_out", 7 0, L_000001912836a650;  1 drivers
v00000191283637e0_0 .var "reset", 0 0;
S_00000191284bbc70 .scope module, "lfsr" "lfsr" 2 12, 3 1 0, S_00000191284bbae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "data";
L_000001912836a420 .functor XOR 1, L_0000019128363b00, L_0000019128363420, C4<0>, C4<0>;
L_000001912836a490 .functor XOR 1, L_000001912836a420, L_0000019128363060, C4<0>, C4<0>;
L_000001912836a500 .functor XOR 1, L_000001912836a490, L_0000019128362f20, C4<0>, C4<0>;
L_000001912836a650 .functor BUFZ 8, v0000019128363560_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000191284b6d40_0 .net *"_ivl_1", 0 0, L_0000019128363b00;  1 drivers
v00000191284b9ea0_0 .net *"_ivl_11", 0 0, L_0000019128362f20;  1 drivers
v00000191284b64c0_0 .net *"_ivl_3", 0 0, L_0000019128363420;  1 drivers
v00000191284b6560_0 .net *"_ivl_4", 0 0, L_000001912836a420;  1 drivers
v00000191284b6600_0 .net *"_ivl_7", 0 0, L_0000019128363060;  1 drivers
v00000191284b66a0_0 .net *"_ivl_8", 0 0, L_000001912836a490;  1 drivers
v00000191284b6740_0 .net "clk", 0 0, v0000019128363600_0;  1 drivers
v00000191284b67e0_0 .net "data", 7 0, L_000001912836a650;  alias, 1 drivers
v00000191283634c0_0 .net "feedback", 0 0, L_000001912836a500;  1 drivers
v0000019128363380_0 .net "reset", 0 0, v00000191283637e0_0;  1 drivers
v0000019128363560_0 .var "state", 7 0;
E_00000191284baad0/0 .event negedge, v0000019128363380_0;
E_00000191284baad0/1 .event posedge, v00000191284b6740_0;
E_00000191284baad0 .event/or E_00000191284baad0/0, E_00000191284baad0/1;
L_0000019128363b00 .part v0000019128363560_0, 1, 1;
L_0000019128363420 .part v0000019128363560_0, 4, 1;
L_0000019128363060 .part v0000019128363560_0, 6, 1;
L_0000019128362f20 .part v0000019128363560_0, 7, 1;
    .scope S_00000191284bbc70;
T_0 ;
    %wait E_00000191284baad0;
    %load/vec4 v0000019128363380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 138, 0, 8;
    %assign/vec4 v0000019128363560_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019128363560_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000191283634c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000019128363560_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000191284bbae0;
T_1 ;
    %delay 10, 0;
    %load/vec4 v0000019128363600_0;
    %inv;
    %store/vec4 v0000019128363600_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000191284bbae0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000191283637e0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000191283637e0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000191284bbae0;
T_3 ;
    %delay 200, 0;
    %load/vec4 v00000191283636a0_0;
    %cmpi/e 138, 0, 8;
    %jmp/0xz  T_3.0, 6;
    %vpi_call 2 32 "$display", "Test Case 1 Passed" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 34 "$display", "Test Case 1 Failed" {0 0 0};
T_3.1 ;
    %delay 200, 0;
    %load/vec4 v00000191283636a0_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_3.2, 6;
    %vpi_call 2 39 "$display", "Test Case 2 Passed" {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 41 "$display", "Test Case 2 Failed" {0 0 0};
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000191283637e0_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v00000191283636a0_0;
    %cmpi/e 138, 0, 8;
    %jmp/0xz  T_3.4, 6;
    %vpi_call 2 47 "$display", "Test Case 3 Passed" {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 2 49 "$display", "Test Case 3 Failed" {0 0 0};
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000191283637e0_0, 0, 1;
    %delay 400, 0;
    %load/vec4 v00000191283636a0_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_3.6, 6;
    %vpi_call 2 55 "$display", "Test Case 4 Passed" {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 2 57 "$display", "Test Case 4 Failed" {0 0 0};
T_3.7 ;
    %delay 2000, 0;
    %load/vec4 v00000191283636a0_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_3.8, 6;
    %vpi_call 2 62 "$display", "Test Case 5 Passed" {0 0 0};
    %jmp T_3.9;
T_3.8 ;
    %vpi_call 2 64 "$display", "Test Case 5 Failed" {0 0 0};
T_3.9 ;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000191284bbae0;
T_4 ;
    %vpi_call 2 72 "$dumpfile", "WaveOutput.vcd" {0 0 0};
    %vpi_call 2 73 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000191284bbae0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    "lfsr.v";
