[cpu]  
word_width = 32
address_width = 32
frequency = 32
trace_file = traza.vca
  
  
  
[cache1]  
line_size = something_else
size = 10G
asociativity = 4
write_policy = wb
replacement = lfu
separated = 0
access_time = something_else
column_bit_mask = 10101010
  
  
[cache2]  
line_size = something_else
size = 16
asociativity = 
write_policy = wb
replacement = lfu
separated = 0
access_time = something_else
column_bit_mask = 10101010
  
[memory]  
size = 
access_time_1 = something_else
access_time_burst = something_else
page_base_address = 0x8000000
page_size= = something_else
