module multi_16bit (
    input   clk,            // Chip clock signal
    input   rst_n,          // Active-low reset signal
    input   start,          // Chip enable signal
    input   [15:0]  ain,    // Input signal representing the multiplicand (a)
    input   [15:0]  bin,    // Input signal representing the multiplier (b)
    output  [31:0]  yout,   // Product output signal
    output          done    // Chip output flag signal
);

reg [15:0]  areg;          // Multiplicand register
reg [15:0]  breg;          // Multiplier register
reg [4:0]   i;             // Shift count register
reg [31:0]  yout_r;        // Product register
reg         done_r;         // Multiplication completion flag

always @ (posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        i <= 0;
        done_r <= 0;
    end else begin
        if (start) begin
            if (i < 16) begin
                i <= i + 1;
            end
        end else begin
            i <= 0;
        end
        if (i == 16) begin
            done_r <= 1;
        end
        if (i == 17) begin
            done_r <= 0;
        end
    end
end

always @ (posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        areg <= 0;
        breg <= 0;
        yout_r <= 0;
    end else begin
        if (start && i == 0) begin
            areg <= ain;
            breg <= bin;
            yout_r <= 0;
        end else if (i > 0 && i < 17) begin
            if (areg[15 - (i - 1)]) begin
                yout_r <= yout_r + (breg << (i - 1));
            end
        end
    end
end

assign yout = yout_r;
assign done = done_r;

endmodule