#-----------------------------------------------------------
# Webtalk v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sat Oct 12 16:05:40 2019
# Process ID: 12172
# Current directory: C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog
# Command line: wbtcv.exe -mode batch -source C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/xsim.dir/matrixmul/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/webtalk.log
# Journal file: C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog\webtalk.jou
#-----------------------------------------------------------
source C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/xsim.dir/matrixmul/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/xsim.dir/matrixmul/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Oct 12 16:05:46 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 93.770 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 12 16:05:46 2019...
