Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 02b3055875724d848ce2270c5db5d768 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_RAM_TFT_tb_behav xil_defaultlib.UART_RAM_TFT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'Baud_Set' [D:/Verilog_file/ACX_720/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/Verilog_file/ACX_720/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [D:/Verilog_file/ACX_720/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.MMCM_clk_wiz
Compiling module xil_defaultlib.MMCM
Compiling module xil_defaultlib.uart_byte_rx
Compiling module xil_defaultlib.img_rx_wr
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.VGA_CTRL
Compiling module xil_defaultlib.UART_RAM_TFT
Compiling module xil_defaultlib.UART_RAM_TFT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_RAM_TFT_tb_behav
