|baseline_c5gx
CLOCK_125_p => ~NO_FANOUT~
CLOCK_50_B5B => CLOCK_50_B5B.IN3
CLOCK_50_B6A => ~NO_FANOUT~
CLOCK_50_B7A => ~NO_FANOUT~
CLOCK_50_B8A => ~NO_FANOUT~
GPIO[0] <> <VCC>
GPIO[1] <> <UNC>
GPIO[2] <> GPIO[2]
GPIO[3] <> <UNC>
GPIO[4] <> GPIO[4]
GPIO[5] <> <UNC>
GPIO[6] <> GPIO[6]
GPIO[7] <> <UNC>
GPIO[9] <> <UNC>
GPIO[10] <> GPIO[10]
GPIO[11] <> GPIO[11]
GPIO[12] <> GPIO[12]
GPIO[13] <> GPIO[13]
GPIO[14] <> GPIO[14]
GPIO[15] <> GPIO[15]
GPIO[16] <> GPIO[16]
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>
HEX0[0] << HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] << HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] << HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] << HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] << HEX0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] << HEX0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] << HEX0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[0] => spi:spi0.reset
KEY[1] => always2.IN0
KEY[1] => tx_addr_byte.OUTPUTSELECT
KEY[1] => tx_addr_byte.OUTPUTSELECT
KEY[1] => tx_addr_byte.OUTPUTSELECT
KEY[1] => tx_addr_byte.OUTPUTSELECT
KEY[1] => tx_addr_byte.OUTPUTSELECT
KEY[1] => tx_addr_byte.OUTPUTSELECT
KEY[1] => tx_addr_byte.OUTPUTSELECT
KEY[1] => tx_addr_byte.OUTPUTSELECT
KEY[1] => tx_data_byte.OUTPUTSELECT
KEY[1] => tx_data_byte.OUTPUTSELECT
KEY[1] => tx_data_byte.OUTPUTSELECT
KEY[1] => tx_data_byte.OUTPUTSELECT
KEY[1] => tx_data_byte.OUTPUTSELECT
KEY[1] => tx_data_byte.OUTPUTSELECT
KEY[1] => tx_data_byte.OUTPUTSELECT
KEY[1] => tx_data_byte.OUTPUTSELECT
KEY[1] => start_transfer.OUTPUTSELECT
KEY[2] => always2.IN1
KEY[2] => tx_addr_byte.OUTPUTSELECT
KEY[2] => tx_addr_byte.OUTPUTSELECT
KEY[2] => tx_addr_byte.OUTPUTSELECT
KEY[2] => tx_addr_byte.OUTPUTSELECT
KEY[2] => tx_addr_byte.OUTPUTSELECT
KEY[2] => tx_addr_byte.OUTPUTSELECT
KEY[2] => tx_addr_byte.OUTPUTSELECT
KEY[2] => tx_addr_byte.OUTPUTSELECT
KEY[2] => tx_data_byte.OUTPUTSELECT
KEY[2] => tx_data_byte.OUTPUTSELECT
KEY[2] => tx_data_byte.OUTPUTSELECT
KEY[2] => tx_data_byte.OUTPUTSELECT
KEY[2] => tx_data_byte.OUTPUTSELECT
KEY[2] => tx_data_byte.OUTPUTSELECT
KEY[2] => tx_data_byte.OUTPUTSELECT
KEY[2] => tx_data_byte.OUTPUTSELECT
KEY[2] => start_transfer.OUTPUTSELECT
KEY[3] => always2.IN1
KEY[3] => tx_addr_byte.OUTPUTSELECT
KEY[3] => tx_addr_byte.OUTPUTSELECT
KEY[3] => tx_addr_byte.OUTPUTSELECT
KEY[3] => tx_addr_byte.OUTPUTSELECT
KEY[3] => tx_addr_byte.OUTPUTSELECT
KEY[3] => tx_addr_byte.OUTPUTSELECT
KEY[3] => tx_addr_byte.OUTPUTSELECT
KEY[3] => tx_addr_byte.OUTPUTSELECT
KEY[3] => tx_data_byte.OUTPUTSELECT
KEY[3] => tx_data_byte.OUTPUTSELECT
KEY[3] => tx_data_byte.OUTPUTSELECT
KEY[3] => tx_data_byte.OUTPUTSELECT
KEY[3] => tx_data_byte.OUTPUTSELECT
KEY[3] => tx_data_byte.OUTPUTSELECT
KEY[3] => tx_data_byte.OUTPUTSELECT
KEY[3] => tx_data_byte.OUTPUTSELECT
KEY[3] => start_transfer.DATAA
LEDG[0] << <GND>
LEDG[1] << <GND>
LEDG[2] << <GND>
LEDG[3] << <GND>
LEDG[4] << <GND>
LEDG[5] << <GND>
LEDG[6] << <GND>
LEDG[7] << <GND>
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
UART_RX => UART_RX.IN1
UART_TX << PC_TX:pc_tx.o_UART_TX


|baseline_c5gx|spi:spi0
enable => state_next.OUTPUTSELECT
enable => state_next.OUTPUTSELECT
enable => state_next.OUTPUTSELECT
enable => state_next.OUTPUTSELECT
enable => state_next.OUTPUTSELECT
enable => state_next.OUTPUTSELECT
reset => CS~reg0.PRESET
reset => t[0].ACLR
reset => t[1].ACLR
reset => t[2].ACLR
reset => t[3].ACLR
reset => state_reg~3.DATAIN
start_transfer => state_next.OUTPUTSELECT
start_transfer => state_next.OUTPUTSELECT
start_transfer => state_next.OUTPUTSELECT
start_transfer => state_next.OUTPUTSELECT
start_transfer => state_next.OUTPUTSELECT
start_transfer => state_next.OUTPUTSELECT
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
MOSI <= tx_shift_reg[15].DB_MAX_OUTPUT_PORT_TYPE
MISO => rx_shift_reg.DATAA
CS <= CS~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
Tx_Upper_Byte[0] => Selector13.IN3
Tx_Upper_Byte[1] => Selector12.IN3
Tx_Upper_Byte[2] => Selector11.IN3
Tx_Upper_Byte[3] => Selector10.IN3
Tx_Upper_Byte[4] => Selector9.IN3
Tx_Upper_Byte[5] => Selector8.IN3
Tx_Upper_Byte[6] => Selector7.IN3
Tx_Upper_Byte[7] => Selector6.IN3
Tx_Lower_Byte[0] => tx_shift_reg.DATAB
Tx_Lower_Byte[1] => Selector20.IN3
Tx_Lower_Byte[2] => Selector19.IN3
Tx_Lower_Byte[3] => Selector18.IN3
Tx_Lower_Byte[4] => Selector17.IN3
Tx_Lower_Byte[5] => Selector16.IN3
Tx_Lower_Byte[6] => Selector15.IN3
Tx_Lower_Byte[7] => Selector14.IN3
Rx_Upper_Byte[0] <= Rx_Upper_Byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Upper_Byte[1] <= Rx_Upper_Byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Upper_Byte[2] <= Rx_Upper_Byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Upper_Byte[3] <= Rx_Upper_Byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Upper_Byte[4] <= Rx_Upper_Byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Upper_Byte[5] <= Rx_Upper_Byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Upper_Byte[6] <= Rx_Upper_Byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Upper_Byte[7] <= Rx_Upper_Byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Lower_Byte[0] <= Rx_Lower_Byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Lower_Byte[1] <= Rx_Lower_Byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Lower_Byte[2] <= Rx_Lower_Byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Lower_Byte[3] <= Rx_Lower_Byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Lower_Byte[4] <= Rx_Lower_Byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Lower_Byte[5] <= Rx_Lower_Byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Lower_Byte[6] <= Rx_Lower_Byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Lower_Byte[7] <= Rx_Lower_Byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_clk => spi_clk.CLK
sys_clk => spi_clk_counter[0].CLK
sys_clk => spi_clk_counter[1].CLK
sys_clk => spi_clk_counter[2].CLK
sys_clk => spi_clk_counter[3].CLK
sys_clk => spi_clk_counter[4].CLK


|baseline_c5gx|PC_RX:pc_rx
i_clock => i_clock.IN4
o_reset_all <= o_reset_all.DB_MAX_OUTPUT_PORT_TYPE
i_rx_serial => i_rx_serial.IN1
i_read_next_word_cmd => read_data_from_fifo.DATAA
o_packet_command <= PACKET_DECODE_FSM:packet_decode_fsm.o_packet_command
o_packet_fully_decoded <= PACKET_DECODE_FSM:packet_decode_fsm.o_packet_fully_decoded
o_fifo_output_word[0] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[1] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[2] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[3] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[4] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[5] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[6] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[7] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[8] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[9] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[10] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[11] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[12] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[13] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[14] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[15] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[16] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[17] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[18] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[19] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[20] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[21] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[22] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[23] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[24] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[25] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[26] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[27] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[28] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[29] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[30] <= testFIFO:uart_rx_FIFO.q
o_fifo_output_word[31] <= testFIFO:uart_rx_FIFO.q
o_fifo_is_empty_sig <= testFIFO:uart_rx_FIFO.empty


|baseline_c5gx|PC_RX:pc_rx|uart_rx:pc_rx
i_Clock => r_Rx_Byte[0].CLK
i_Clock => r_Rx_Byte[1].CLK
i_Clock => r_Rx_Byte[2].CLK
i_Clock => r_Rx_Byte[3].CLK
i_Clock => r_Rx_Byte[4].CLK
i_Clock => r_Rx_Byte[5].CLK
i_Clock => r_Rx_Byte[6].CLK
i_Clock => r_Rx_Byte[7].CLK
i_Clock => r_Bit_Index[0].CLK
i_Clock => r_Bit_Index[1].CLK
i_Clock => r_Bit_Index[2].CLK
i_Clock => r_Clock_Count[0].CLK
i_Clock => r_Clock_Count[1].CLK
i_Clock => r_Clock_Count[2].CLK
i_Clock => r_Clock_Count[3].CLK
i_Clock => r_Clock_Count[4].CLK
i_Clock => r_Clock_Count[5].CLK
i_Clock => r_Clock_Count[6].CLK
i_Clock => r_Clock_Count[7].CLK
i_Clock => r_Clock_Count[8].CLK
i_Clock => r_Clock_Count[9].CLK
i_Clock => r_Rx_DV.CLK
i_Clock => r_Rx_Data.CLK
i_Clock => r_Rx_Data_R.CLK
i_Clock => r_SM_Main~1.DATAIN
i_Rx_Serial => r_Rx_Data_R.DATAIN
o_Rx_DV <= r_Rx_DV.DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[0] <= r_Rx_Byte[0].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[1] <= r_Rx_Byte[1].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[2] <= r_Rx_Byte[2].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[3] <= r_Rx_Byte[3].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[4] <= r_Rx_Byte[4].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[5] <= r_Rx_Byte[5].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[6] <= r_Rx_Byte[6].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[7] <= r_Rx_Byte[7].DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|PC_RX:pc_rx|DESERIALISER:deserialiser
i_clock => shift_register_data_word[0].CLK
i_clock => shift_register_data_word[1].CLK
i_clock => shift_register_data_word[2].CLK
i_clock => shift_register_data_word[3].CLK
i_clock => shift_register_data_word[4].CLK
i_clock => shift_register_data_word[5].CLK
i_clock => shift_register_data_word[6].CLK
i_clock => shift_register_data_word[7].CLK
i_clock => shift_register_data_word[8].CLK
i_clock => shift_register_data_word[9].CLK
i_clock => shift_register_data_word[10].CLK
i_clock => shift_register_data_word[11].CLK
i_clock => shift_register_data_word[12].CLK
i_clock => shift_register_data_word[13].CLK
i_clock => shift_register_data_word[14].CLK
i_clock => shift_register_data_word[15].CLK
i_clock => shift_register_data_word[16].CLK
i_clock => shift_register_data_word[17].CLK
i_clock => shift_register_data_word[18].CLK
i_clock => shift_register_data_word[19].CLK
i_clock => shift_register_data_word[20].CLK
i_clock => shift_register_data_word[21].CLK
i_clock => shift_register_data_word[22].CLK
i_clock => shift_register_data_word[23].CLK
i_clock => shift_register_data_word[24].CLK
i_clock => shift_register_data_word[25].CLK
i_clock => shift_register_data_word[26].CLK
i_clock => shift_register_data_word[27].CLK
i_clock => shift_register_data_word[28].CLK
i_clock => shift_register_data_word[29].CLK
i_clock => shift_register_data_word[30].CLK
i_clock => shift_register_data_word[31].CLK
i_clock => bytes_recv_counter[0].CLK
i_clock => bytes_recv_counter[1].CLK
i_clock => r_pc_full_word_recv_sig.CLK
i_pc_data_rx_byte_data[0] => shift_register_data_word[0].DATAIN
i_pc_data_rx_byte_data[1] => shift_register_data_word[1].DATAIN
i_pc_data_rx_byte_data[2] => shift_register_data_word[2].DATAIN
i_pc_data_rx_byte_data[3] => shift_register_data_word[3].DATAIN
i_pc_data_rx_byte_data[4] => shift_register_data_word[4].DATAIN
i_pc_data_rx_byte_data[5] => shift_register_data_word[5].DATAIN
i_pc_data_rx_byte_data[6] => shift_register_data_word[6].DATAIN
i_pc_data_rx_byte_data[7] => shift_register_data_word[7].DATAIN
i_pc_data_rx_byte_recv_sig => r_pc_full_word_recv_sig.OUTPUTSELECT
i_pc_data_rx_byte_recv_sig => shift_register_data_word[15].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[14].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[13].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[12].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[11].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[10].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[9].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[8].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[7].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[6].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[5].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[4].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[3].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[2].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[1].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[0].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[16].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[17].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[18].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[19].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[20].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[21].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[22].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[23].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[24].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[25].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[26].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[27].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[28].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[29].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[30].ENA
i_pc_data_rx_byte_recv_sig => shift_register_data_word[31].ENA
i_pc_data_rx_byte_recv_sig => bytes_recv_counter[0].ENA
i_pc_data_rx_byte_recv_sig => bytes_recv_counter[1].ENA
o_deserialised_data_word[0] <= shift_register_data_word[0].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[1] <= shift_register_data_word[1].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[2] <= shift_register_data_word[2].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[3] <= shift_register_data_word[3].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[4] <= shift_register_data_word[4].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[5] <= shift_register_data_word[5].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[6] <= shift_register_data_word[6].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[7] <= shift_register_data_word[7].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[8] <= shift_register_data_word[8].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[9] <= shift_register_data_word[9].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[10] <= shift_register_data_word[10].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[11] <= shift_register_data_word[11].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[12] <= shift_register_data_word[12].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[13] <= shift_register_data_word[13].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[14] <= shift_register_data_word[14].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[15] <= shift_register_data_word[15].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[16] <= shift_register_data_word[16].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[17] <= shift_register_data_word[17].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[18] <= shift_register_data_word[18].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[19] <= shift_register_data_word[19].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[20] <= shift_register_data_word[20].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[21] <= shift_register_data_word[21].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[22] <= shift_register_data_word[22].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[23] <= shift_register_data_word[23].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[24] <= shift_register_data_word[24].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[25] <= shift_register_data_word[25].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[26] <= shift_register_data_word[26].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[27] <= shift_register_data_word[27].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[28] <= shift_register_data_word[28].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[29] <= shift_register_data_word[29].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[30] <= shift_register_data_word[30].DB_MAX_OUTPUT_PORT_TYPE
o_deserialised_data_word[31] <= shift_register_data_word[31].DB_MAX_OUTPUT_PORT_TYPE
o_pc_full_word_recv_sig <= r_pc_full_word_recv_sig.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm
i_clk => r_packet_fully_decoded.CLK
i_clk => r_num_words_payload_curr[0].CLK
i_clk => r_num_words_payload_curr[1].CLK
i_clk => r_num_words_payload_curr[2].CLK
i_clk => r_num_words_payload_curr[3].CLK
i_clk => r_num_words_payload_curr[4].CLK
i_clk => r_num_words_payload_curr[5].CLK
i_clk => r_num_words_payload_curr[6].CLK
i_clk => r_num_words_payload_curr[7].CLK
i_clk => r_num_words_payload_curr[8].CLK
i_clk => r_num_words_payload_curr[9].CLK
i_clk => r_num_words_payload_curr[10].CLK
i_clk => r_num_words_payload_curr[11].CLK
i_clk => r_num_words_payload_curr[12].CLK
i_clk => r_num_words_payload_curr[13].CLK
i_clk => r_num_words_payload_curr[14].CLK
i_clk => r_num_words_payload_curr[15].CLK
i_clk => r_num_words_payload_curr[16].CLK
i_clk => r_num_words_payload_curr[17].CLK
i_clk => r_num_words_payload_curr[18].CLK
i_clk => r_num_words_payload_curr[19].CLK
i_clk => r_num_words_payload_curr[20].CLK
i_clk => r_num_words_payload_curr[21].CLK
i_clk => r_num_words_payload_curr[22].CLK
i_clk => r_num_words_payload_curr[23].CLK
i_clk => r_num_words_payload_curr[24].CLK
i_clk => r_num_words_payload_curr[25].CLK
i_clk => r_num_words_payload_curr[26].CLK
i_clk => r_num_words_payload_curr[27].CLK
i_clk => r_num_words_payload_curr[28].CLK
i_clk => r_num_words_payload_curr[29].CLK
i_clk => r_num_words_payload_curr[30].CLK
i_clk => r_num_words_payload_curr[31].CLK
i_clk => state_reg~1.DATAIN
i_reset => state_reg~3.DATAIN
i_recv_word_cmd => always1.IN1
i_recv_word_cmd => always1.IN1
i_recv_word_cmd => r_packet_command.OUTPUTSELECT
i_recv_word_cmd => r_packet_command.OUTPUTSELECT
i_recv_word_cmd => state_next.OUTPUTSELECT
i_recv_word_cmd => state_next.OUTPUTSELECT
i_recv_word_cmd => state_next.OUTPUTSELECT
i_recv_word_cmd => state_next.OUTPUTSELECT
i_recv_word_cmd => state_next.OUTPUTSELECT
i_recv_word_cmd => state_next.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => r_payload_data_word.OUTPUTSELECT
i_recv_word_cmd => state_next.OUTPUTSELECT
i_recv_word_cmd => state_next.OUTPUTSELECT
i_recv_word_cmd => state_next.OUTPUTSELECT
i_recv_word_cmd => state_next.OUTPUTSELECT
i_recv_word_cmd => Selector36.IN3
i_recv_word_cmd => r_payload_word_recv.DATAB
i_recv_word_data[0] => r_payload_data_word.DATAB
i_recv_word_data[0] => Selector11.IN2
i_recv_word_data[0] => Equal0.IN16
i_recv_word_data[0] => Equal1.IN16
i_recv_word_data[1] => r_payload_data_word.DATAB
i_recv_word_data[1] => Selector10.IN2
i_recv_word_data[1] => Equal0.IN31
i_recv_word_data[1] => Equal1.IN15
i_recv_word_data[2] => r_payload_data_word.DATAB
i_recv_word_data[2] => Selector9.IN2
i_recv_word_data[2] => Equal0.IN30
i_recv_word_data[2] => Equal1.IN14
i_recv_word_data[3] => r_payload_data_word.DATAB
i_recv_word_data[3] => Selector8.IN2
i_recv_word_data[3] => Equal0.IN29
i_recv_word_data[3] => Equal1.IN31
i_recv_word_data[4] => r_payload_data_word.DATAB
i_recv_word_data[4] => Selector7.IN2
i_recv_word_data[4] => Equal0.IN28
i_recv_word_data[4] => Equal1.IN13
i_recv_word_data[5] => r_payload_data_word.DATAB
i_recv_word_data[5] => Selector6.IN2
i_recv_word_data[5] => Equal0.IN27
i_recv_word_data[5] => Equal1.IN30
i_recv_word_data[6] => r_payload_data_word.DATAB
i_recv_word_data[6] => Selector5.IN2
i_recv_word_data[6] => Equal0.IN15
i_recv_word_data[6] => Equal1.IN12
i_recv_word_data[7] => r_payload_data_word.DATAB
i_recv_word_data[7] => Selector4.IN2
i_recv_word_data[7] => Equal0.IN26
i_recv_word_data[7] => Equal1.IN11
i_recv_word_data[8] => r_payload_data_word.DATAB
i_recv_word_data[8] => Selector19.IN2
i_recv_word_data[8] => Equal0.IN14
i_recv_word_data[8] => Equal1.IN29
i_recv_word_data[9] => r_payload_data_word.DATAB
i_recv_word_data[9] => Selector18.IN2
i_recv_word_data[9] => Equal0.IN13
i_recv_word_data[9] => Equal1.IN28
i_recv_word_data[10] => r_payload_data_word.DATAB
i_recv_word_data[10] => Selector17.IN2
i_recv_word_data[10] => Equal0.IN12
i_recv_word_data[10] => Equal1.IN10
i_recv_word_data[11] => r_payload_data_word.DATAB
i_recv_word_data[11] => Selector16.IN2
i_recv_word_data[11] => Equal0.IN11
i_recv_word_data[11] => Equal1.IN9
i_recv_word_data[12] => r_payload_data_word.DATAB
i_recv_word_data[12] => Selector15.IN2
i_recv_word_data[12] => Equal0.IN25
i_recv_word_data[12] => Equal1.IN27
i_recv_word_data[13] => r_payload_data_word.DATAB
i_recv_word_data[13] => Selector14.IN2
i_recv_word_data[13] => Equal0.IN10
i_recv_word_data[13] => Equal1.IN26
i_recv_word_data[14] => r_payload_data_word.DATAB
i_recv_word_data[14] => Selector13.IN2
i_recv_word_data[14] => Equal0.IN9
i_recv_word_data[14] => Equal1.IN25
i_recv_word_data[15] => r_payload_data_word.DATAB
i_recv_word_data[15] => Selector12.IN2
i_recv_word_data[15] => Equal0.IN24
i_recv_word_data[15] => Equal1.IN8
i_recv_word_data[16] => r_payload_data_word.DATAB
i_recv_word_data[16] => Selector27.IN2
i_recv_word_data[16] => Equal0.IN23
i_recv_word_data[16] => Equal1.IN7
i_recv_word_data[17] => r_payload_data_word.DATAB
i_recv_word_data[17] => Selector26.IN2
i_recv_word_data[17] => Equal0.IN22
i_recv_word_data[17] => Equal1.IN6
i_recv_word_data[18] => r_payload_data_word.DATAB
i_recv_word_data[18] => Selector25.IN2
i_recv_word_data[18] => Equal0.IN8
i_recv_word_data[18] => Equal1.IN24
i_recv_word_data[19] => r_payload_data_word.DATAB
i_recv_word_data[19] => Selector24.IN2
i_recv_word_data[19] => Equal0.IN7
i_recv_word_data[19] => Equal1.IN5
i_recv_word_data[20] => r_payload_data_word.DATAB
i_recv_word_data[20] => Selector23.IN2
i_recv_word_data[20] => Equal0.IN6
i_recv_word_data[20] => Equal1.IN4
i_recv_word_data[21] => r_payload_data_word.DATAB
i_recv_word_data[21] => Selector22.IN2
i_recv_word_data[21] => Equal0.IN21
i_recv_word_data[21] => Equal1.IN23
i_recv_word_data[22] => r_payload_data_word.DATAB
i_recv_word_data[22] => Selector21.IN2
i_recv_word_data[22] => Equal0.IN5
i_recv_word_data[22] => Equal1.IN22
i_recv_word_data[23] => r_payload_data_word.DATAB
i_recv_word_data[23] => Selector20.IN2
i_recv_word_data[23] => Equal0.IN4
i_recv_word_data[23] => Equal1.IN21
i_recv_word_data[24] => r_packet_command.DATAB
i_recv_word_data[24] => Selector35.IN2
i_recv_word_data[24] => Equal0.IN20
i_recv_word_data[24] => Equal1.IN20
i_recv_word_data[25] => r_packet_command.DATAB
i_recv_word_data[25] => Selector34.IN2
i_recv_word_data[25] => Equal0.IN3
i_recv_word_data[25] => Equal1.IN19
i_recv_word_data[26] => r_payload_data_word.DATAB
i_recv_word_data[26] => Selector33.IN2
i_recv_word_data[26] => Equal0.IN2
i_recv_word_data[26] => Equal1.IN3
i_recv_word_data[27] => r_payload_data_word.DATAB
i_recv_word_data[27] => Selector32.IN2
i_recv_word_data[27] => Equal0.IN1
i_recv_word_data[27] => Equal1.IN18
i_recv_word_data[28] => r_payload_data_word.DATAB
i_recv_word_data[28] => Selector31.IN2
i_recv_word_data[28] => Equal0.IN0
i_recv_word_data[28] => Equal1.IN2
i_recv_word_data[29] => r_payload_data_word.DATAB
i_recv_word_data[29] => Selector30.IN2
i_recv_word_data[29] => Equal0.IN19
i_recv_word_data[29] => Equal1.IN1
i_recv_word_data[30] => r_payload_data_word.DATAB
i_recv_word_data[30] => Selector29.IN2
i_recv_word_data[30] => Equal0.IN18
i_recv_word_data[30] => Equal1.IN0
i_recv_word_data[31] => r_payload_data_word.DATAB
i_recv_word_data[31] => Selector28.IN2
i_recv_word_data[31] => Equal0.IN17
i_recv_word_data[31] => Equal1.IN17
o_packet_command[0] <= r_packet_command.DB_MAX_OUTPUT_PORT_TYPE
o_packet_command[1] <= r_packet_command.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[0] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[1] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[2] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[3] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[4] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[5] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[6] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[7] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[8] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[9] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[10] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[11] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[12] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[13] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[14] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[15] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[16] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[17] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[18] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[19] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[20] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[21] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[22] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[23] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[24] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[25] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[26] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[27] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[28] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[29] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[30] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_data_word[31] <= r_payload_data_word.DB_MAX_OUTPUT_PORT_TYPE
o_payload_word_recv <= r_payload_word_recv.DB_MAX_OUTPUT_PORT_TYPE
o_packet_fully_decoded <= r_packet_fully_decoded.DB_MAX_OUTPUT_PORT_TYPE
o_reset <= always1.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q


|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component
data[0] => scfifo_le91:auto_generated.data[0]
data[1] => scfifo_le91:auto_generated.data[1]
data[2] => scfifo_le91:auto_generated.data[2]
data[3] => scfifo_le91:auto_generated.data[3]
data[4] => scfifo_le91:auto_generated.data[4]
data[5] => scfifo_le91:auto_generated.data[5]
data[6] => scfifo_le91:auto_generated.data[6]
data[7] => scfifo_le91:auto_generated.data[7]
data[8] => scfifo_le91:auto_generated.data[8]
data[9] => scfifo_le91:auto_generated.data[9]
data[10] => scfifo_le91:auto_generated.data[10]
data[11] => scfifo_le91:auto_generated.data[11]
data[12] => scfifo_le91:auto_generated.data[12]
data[13] => scfifo_le91:auto_generated.data[13]
data[14] => scfifo_le91:auto_generated.data[14]
data[15] => scfifo_le91:auto_generated.data[15]
data[16] => scfifo_le91:auto_generated.data[16]
data[17] => scfifo_le91:auto_generated.data[17]
data[18] => scfifo_le91:auto_generated.data[18]
data[19] => scfifo_le91:auto_generated.data[19]
data[20] => scfifo_le91:auto_generated.data[20]
data[21] => scfifo_le91:auto_generated.data[21]
data[22] => scfifo_le91:auto_generated.data[22]
data[23] => scfifo_le91:auto_generated.data[23]
data[24] => scfifo_le91:auto_generated.data[24]
data[25] => scfifo_le91:auto_generated.data[25]
data[26] => scfifo_le91:auto_generated.data[26]
data[27] => scfifo_le91:auto_generated.data[27]
data[28] => scfifo_le91:auto_generated.data[28]
data[29] => scfifo_le91:auto_generated.data[29]
data[30] => scfifo_le91:auto_generated.data[30]
data[31] => scfifo_le91:auto_generated.data[31]
q[0] <= scfifo_le91:auto_generated.q[0]
q[1] <= scfifo_le91:auto_generated.q[1]
q[2] <= scfifo_le91:auto_generated.q[2]
q[3] <= scfifo_le91:auto_generated.q[3]
q[4] <= scfifo_le91:auto_generated.q[4]
q[5] <= scfifo_le91:auto_generated.q[5]
q[6] <= scfifo_le91:auto_generated.q[6]
q[7] <= scfifo_le91:auto_generated.q[7]
q[8] <= scfifo_le91:auto_generated.q[8]
q[9] <= scfifo_le91:auto_generated.q[9]
q[10] <= scfifo_le91:auto_generated.q[10]
q[11] <= scfifo_le91:auto_generated.q[11]
q[12] <= scfifo_le91:auto_generated.q[12]
q[13] <= scfifo_le91:auto_generated.q[13]
q[14] <= scfifo_le91:auto_generated.q[14]
q[15] <= scfifo_le91:auto_generated.q[15]
q[16] <= scfifo_le91:auto_generated.q[16]
q[17] <= scfifo_le91:auto_generated.q[17]
q[18] <= scfifo_le91:auto_generated.q[18]
q[19] <= scfifo_le91:auto_generated.q[19]
q[20] <= scfifo_le91:auto_generated.q[20]
q[21] <= scfifo_le91:auto_generated.q[21]
q[22] <= scfifo_le91:auto_generated.q[22]
q[23] <= scfifo_le91:auto_generated.q[23]
q[24] <= scfifo_le91:auto_generated.q[24]
q[25] <= scfifo_le91:auto_generated.q[25]
q[26] <= scfifo_le91:auto_generated.q[26]
q[27] <= scfifo_le91:auto_generated.q[27]
q[28] <= scfifo_le91:auto_generated.q[28]
q[29] <= scfifo_le91:auto_generated.q[29]
q[30] <= scfifo_le91:auto_generated.q[30]
q[31] <= scfifo_le91:auto_generated.q[31]
wrreq => scfifo_le91:auto_generated.wrreq
rdreq => scfifo_le91:auto_generated.rdreq
clock => scfifo_le91:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_le91:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_le91:auto_generated.empty
full <= scfifo_le91:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>


|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated
clock => a_dpfifo_8691:dpfifo.clock
data[0] => a_dpfifo_8691:dpfifo.data[0]
data[1] => a_dpfifo_8691:dpfifo.data[1]
data[2] => a_dpfifo_8691:dpfifo.data[2]
data[3] => a_dpfifo_8691:dpfifo.data[3]
data[4] => a_dpfifo_8691:dpfifo.data[4]
data[5] => a_dpfifo_8691:dpfifo.data[5]
data[6] => a_dpfifo_8691:dpfifo.data[6]
data[7] => a_dpfifo_8691:dpfifo.data[7]
data[8] => a_dpfifo_8691:dpfifo.data[8]
data[9] => a_dpfifo_8691:dpfifo.data[9]
data[10] => a_dpfifo_8691:dpfifo.data[10]
data[11] => a_dpfifo_8691:dpfifo.data[11]
data[12] => a_dpfifo_8691:dpfifo.data[12]
data[13] => a_dpfifo_8691:dpfifo.data[13]
data[14] => a_dpfifo_8691:dpfifo.data[14]
data[15] => a_dpfifo_8691:dpfifo.data[15]
data[16] => a_dpfifo_8691:dpfifo.data[16]
data[17] => a_dpfifo_8691:dpfifo.data[17]
data[18] => a_dpfifo_8691:dpfifo.data[18]
data[19] => a_dpfifo_8691:dpfifo.data[19]
data[20] => a_dpfifo_8691:dpfifo.data[20]
data[21] => a_dpfifo_8691:dpfifo.data[21]
data[22] => a_dpfifo_8691:dpfifo.data[22]
data[23] => a_dpfifo_8691:dpfifo.data[23]
data[24] => a_dpfifo_8691:dpfifo.data[24]
data[25] => a_dpfifo_8691:dpfifo.data[25]
data[26] => a_dpfifo_8691:dpfifo.data[26]
data[27] => a_dpfifo_8691:dpfifo.data[27]
data[28] => a_dpfifo_8691:dpfifo.data[28]
data[29] => a_dpfifo_8691:dpfifo.data[29]
data[30] => a_dpfifo_8691:dpfifo.data[30]
data[31] => a_dpfifo_8691:dpfifo.data[31]
empty <= a_dpfifo_8691:dpfifo.empty
full <= a_dpfifo_8691:dpfifo.full
q[0] <= a_dpfifo_8691:dpfifo.q[0]
q[1] <= a_dpfifo_8691:dpfifo.q[1]
q[2] <= a_dpfifo_8691:dpfifo.q[2]
q[3] <= a_dpfifo_8691:dpfifo.q[3]
q[4] <= a_dpfifo_8691:dpfifo.q[4]
q[5] <= a_dpfifo_8691:dpfifo.q[5]
q[6] <= a_dpfifo_8691:dpfifo.q[6]
q[7] <= a_dpfifo_8691:dpfifo.q[7]
q[8] <= a_dpfifo_8691:dpfifo.q[8]
q[9] <= a_dpfifo_8691:dpfifo.q[9]
q[10] <= a_dpfifo_8691:dpfifo.q[10]
q[11] <= a_dpfifo_8691:dpfifo.q[11]
q[12] <= a_dpfifo_8691:dpfifo.q[12]
q[13] <= a_dpfifo_8691:dpfifo.q[13]
q[14] <= a_dpfifo_8691:dpfifo.q[14]
q[15] <= a_dpfifo_8691:dpfifo.q[15]
q[16] <= a_dpfifo_8691:dpfifo.q[16]
q[17] <= a_dpfifo_8691:dpfifo.q[17]
q[18] <= a_dpfifo_8691:dpfifo.q[18]
q[19] <= a_dpfifo_8691:dpfifo.q[19]
q[20] <= a_dpfifo_8691:dpfifo.q[20]
q[21] <= a_dpfifo_8691:dpfifo.q[21]
q[22] <= a_dpfifo_8691:dpfifo.q[22]
q[23] <= a_dpfifo_8691:dpfifo.q[23]
q[24] <= a_dpfifo_8691:dpfifo.q[24]
q[25] <= a_dpfifo_8691:dpfifo.q[25]
q[26] <= a_dpfifo_8691:dpfifo.q[26]
q[27] <= a_dpfifo_8691:dpfifo.q[27]
q[28] <= a_dpfifo_8691:dpfifo.q[28]
q[29] <= a_dpfifo_8691:dpfifo.q[29]
q[30] <= a_dpfifo_8691:dpfifo.q[30]
q[31] <= a_dpfifo_8691:dpfifo.q[31]
rdreq => a_dpfifo_8691:dpfifo.rreq
sclr => a_dpfifo_8691:dpfifo.sclr
wrreq => a_dpfifo_8691:dpfifo.wreq


|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo
clock => altsyncram_j0i1:FIFOram.clock0
clock => cntr_g2b:rd_ptr_msb.clock
clock => cntr_t27:usedw_counter.clock
clock => cntr_h2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_j0i1:FIFOram.data_a[0]
data[1] => altsyncram_j0i1:FIFOram.data_a[1]
data[2] => altsyncram_j0i1:FIFOram.data_a[2]
data[3] => altsyncram_j0i1:FIFOram.data_a[3]
data[4] => altsyncram_j0i1:FIFOram.data_a[4]
data[5] => altsyncram_j0i1:FIFOram.data_a[5]
data[6] => altsyncram_j0i1:FIFOram.data_a[6]
data[7] => altsyncram_j0i1:FIFOram.data_a[7]
data[8] => altsyncram_j0i1:FIFOram.data_a[8]
data[9] => altsyncram_j0i1:FIFOram.data_a[9]
data[10] => altsyncram_j0i1:FIFOram.data_a[10]
data[11] => altsyncram_j0i1:FIFOram.data_a[11]
data[12] => altsyncram_j0i1:FIFOram.data_a[12]
data[13] => altsyncram_j0i1:FIFOram.data_a[13]
data[14] => altsyncram_j0i1:FIFOram.data_a[14]
data[15] => altsyncram_j0i1:FIFOram.data_a[15]
data[16] => altsyncram_j0i1:FIFOram.data_a[16]
data[17] => altsyncram_j0i1:FIFOram.data_a[17]
data[18] => altsyncram_j0i1:FIFOram.data_a[18]
data[19] => altsyncram_j0i1:FIFOram.data_a[19]
data[20] => altsyncram_j0i1:FIFOram.data_a[20]
data[21] => altsyncram_j0i1:FIFOram.data_a[21]
data[22] => altsyncram_j0i1:FIFOram.data_a[22]
data[23] => altsyncram_j0i1:FIFOram.data_a[23]
data[24] => altsyncram_j0i1:FIFOram.data_a[24]
data[25] => altsyncram_j0i1:FIFOram.data_a[25]
data[26] => altsyncram_j0i1:FIFOram.data_a[26]
data[27] => altsyncram_j0i1:FIFOram.data_a[27]
data[28] => altsyncram_j0i1:FIFOram.data_a[28]
data[29] => altsyncram_j0i1:FIFOram.data_a[29]
data[30] => altsyncram_j0i1:FIFOram.data_a[30]
data[31] => altsyncram_j0i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_j0i1:FIFOram.q_b[0]
q[1] <= altsyncram_j0i1:FIFOram.q_b[1]
q[2] <= altsyncram_j0i1:FIFOram.q_b[2]
q[3] <= altsyncram_j0i1:FIFOram.q_b[3]
q[4] <= altsyncram_j0i1:FIFOram.q_b[4]
q[5] <= altsyncram_j0i1:FIFOram.q_b[5]
q[6] <= altsyncram_j0i1:FIFOram.q_b[6]
q[7] <= altsyncram_j0i1:FIFOram.q_b[7]
q[8] <= altsyncram_j0i1:FIFOram.q_b[8]
q[9] <= altsyncram_j0i1:FIFOram.q_b[9]
q[10] <= altsyncram_j0i1:FIFOram.q_b[10]
q[11] <= altsyncram_j0i1:FIFOram.q_b[11]
q[12] <= altsyncram_j0i1:FIFOram.q_b[12]
q[13] <= altsyncram_j0i1:FIFOram.q_b[13]
q[14] <= altsyncram_j0i1:FIFOram.q_b[14]
q[15] <= altsyncram_j0i1:FIFOram.q_b[15]
q[16] <= altsyncram_j0i1:FIFOram.q_b[16]
q[17] <= altsyncram_j0i1:FIFOram.q_b[17]
q[18] <= altsyncram_j0i1:FIFOram.q_b[18]
q[19] <= altsyncram_j0i1:FIFOram.q_b[19]
q[20] <= altsyncram_j0i1:FIFOram.q_b[20]
q[21] <= altsyncram_j0i1:FIFOram.q_b[21]
q[22] <= altsyncram_j0i1:FIFOram.q_b[22]
q[23] <= altsyncram_j0i1:FIFOram.q_b[23]
q[24] <= altsyncram_j0i1:FIFOram.q_b[24]
q[25] <= altsyncram_j0i1:FIFOram.q_b[25]
q[26] <= altsyncram_j0i1:FIFOram.q_b[26]
q[27] <= altsyncram_j0i1:FIFOram.q_b[27]
q[28] <= altsyncram_j0i1:FIFOram.q_b[28]
q[29] <= altsyncram_j0i1:FIFOram.q_b[29]
q[30] <= altsyncram_j0i1:FIFOram.q_b[30]
q[31] <= altsyncram_j0i1:FIFOram.q_b[31]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_g2b:rd_ptr_msb.sclr
sclr => cntr_t27:usedw_counter.sclr
sclr => cntr_h2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|cmpr_5l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|cmpr_5l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|cntr_g2b:rd_ptr_msb
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|cntr_t27:usedw_counter
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|cntr_h2b:wr_ptr
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|baseline_c5gx|DATA_ROUTER:data_router
i_clock => r_data_manager_output_data_word[0].CLK
i_clock => r_data_manager_output_data_word[1].CLK
i_clock => r_data_manager_output_data_word[2].CLK
i_clock => r_data_manager_output_data_word[3].CLK
i_clock => r_data_manager_output_data_word[4].CLK
i_clock => r_data_manager_output_data_word[5].CLK
i_clock => r_data_manager_output_data_word[6].CLK
i_clock => r_data_manager_output_data_word[7].CLK
i_clock => r_data_manager_output_data_word[8].CLK
i_clock => r_data_manager_output_data_word[9].CLK
i_clock => r_data_manager_output_data_word[10].CLK
i_clock => r_data_manager_output_data_word[11].CLK
i_clock => r_data_manager_output_data_word[12].CLK
i_clock => r_data_manager_output_data_word[13].CLK
i_clock => r_data_manager_output_data_word[14].CLK
i_clock => r_data_manager_output_data_word[15].CLK
i_clock => r_data_manager_output_data_word[16].CLK
i_clock => r_data_manager_output_data_word[17].CLK
i_clock => r_data_manager_output_data_word[18].CLK
i_clock => r_data_manager_output_data_word[19].CLK
i_clock => r_data_manager_output_data_word[20].CLK
i_clock => r_data_manager_output_data_word[21].CLK
i_clock => r_data_manager_output_data_word[22].CLK
i_clock => r_data_manager_output_data_word[23].CLK
i_clock => r_data_manager_output_data_word[24].CLK
i_clock => r_data_manager_output_data_word[25].CLK
i_clock => r_data_manager_output_data_word[26].CLK
i_clock => r_data_manager_output_data_word[27].CLK
i_clock => r_data_manager_output_data_word[28].CLK
i_clock => r_data_manager_output_data_word[29].CLK
i_clock => r_data_manager_output_data_word[30].CLK
i_clock => r_data_manager_output_data_word[31].CLK
i_clock => r_data_manager_output_next_cmd.CLK
i_clock => r_rx_fifo_next_word_cmd.CLK
i_reset => ~NO_FANOUT~
i_packet_command[0] => ~NO_FANOUT~
i_packet_command[1] => ~NO_FANOUT~
i_packet_fully_decoded => ~NO_FANOUT~
o_rx_fifo_next_word_cmd <= r_rx_fifo_next_word_cmd.DB_MAX_OUTPUT_PORT_TYPE
i_rx_fifo_output_word[0] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[1] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[2] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[3] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[4] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[5] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[6] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[7] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[8] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[9] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[10] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[11] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[12] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[13] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[14] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[15] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[16] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[17] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[18] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[19] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[20] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[21] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[22] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[23] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[24] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[25] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[26] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[27] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[28] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[29] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[30] => r_data_manager_output_data_word.DATAB
i_rx_fifo_output_word[31] => r_data_manager_output_data_word.DATAB
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_data_manager_output_data_word.OUTPUTSELECT
i_rx_fifo_is_empty_sig => r_rx_fifo_next_word_cmd.DATAIN
i_rx_fifo_is_empty_sig => r_data_manager_output_next_cmd.DATAIN
i_serial_is_busy_sig => ~NO_FANOUT~
o_data_manager_output_data_word[0] <= r_data_manager_output_data_word[0].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[1] <= r_data_manager_output_data_word[1].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[2] <= r_data_manager_output_data_word[2].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[3] <= r_data_manager_output_data_word[3].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[4] <= r_data_manager_output_data_word[4].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[5] <= r_data_manager_output_data_word[5].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[6] <= r_data_manager_output_data_word[6].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[7] <= r_data_manager_output_data_word[7].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[8] <= r_data_manager_output_data_word[8].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[9] <= r_data_manager_output_data_word[9].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[10] <= r_data_manager_output_data_word[10].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[11] <= r_data_manager_output_data_word[11].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[12] <= r_data_manager_output_data_word[12].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[13] <= r_data_manager_output_data_word[13].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[14] <= r_data_manager_output_data_word[14].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[15] <= r_data_manager_output_data_word[15].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[16] <= r_data_manager_output_data_word[16].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[17] <= r_data_manager_output_data_word[17].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[18] <= r_data_manager_output_data_word[18].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[19] <= r_data_manager_output_data_word[19].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[20] <= r_data_manager_output_data_word[20].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[21] <= r_data_manager_output_data_word[21].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[22] <= r_data_manager_output_data_word[22].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[23] <= r_data_manager_output_data_word[23].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[24] <= r_data_manager_output_data_word[24].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[25] <= r_data_manager_output_data_word[25].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[26] <= r_data_manager_output_data_word[26].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[27] <= r_data_manager_output_data_word[27].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[28] <= r_data_manager_output_data_word[28].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[29] <= r_data_manager_output_data_word[29].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[30] <= r_data_manager_output_data_word[30].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_data_word[31] <= r_data_manager_output_data_word[31].DB_MAX_OUTPUT_PORT_TYPE
o_data_manager_output_next_cmd <= r_data_manager_output_next_cmd.DB_MAX_OUTPUT_PORT_TYPE
o_debug_out_b <= <GND>
o_debug_out_y <= <GND>


|baseline_c5gx|PC_TX:pc_tx
i_clock => i_clock.IN2
i_reset => pc_rx_fifo:pc_rx_FIFO.sclr
i_fifo_write_word_data[0] => ~NO_FANOUT~
i_fifo_write_word_data[1] => ~NO_FANOUT~
i_fifo_write_word_data[2] => ~NO_FANOUT~
i_fifo_write_word_data[3] => ~NO_FANOUT~
i_fifo_write_word_data[4] => ~NO_FANOUT~
i_fifo_write_word_data[5] => ~NO_FANOUT~
i_fifo_write_word_data[6] => ~NO_FANOUT~
i_fifo_write_word_data[7] => ~NO_FANOUT~
i_fifo_write_word_data[8] => ~NO_FANOUT~
i_fifo_write_word_data[9] => ~NO_FANOUT~
i_fifo_write_word_data[10] => ~NO_FANOUT~
i_fifo_write_word_data[11] => ~NO_FANOUT~
i_fifo_write_word_data[12] => ~NO_FANOUT~
i_fifo_write_word_data[13] => ~NO_FANOUT~
i_fifo_write_word_data[14] => ~NO_FANOUT~
i_fifo_write_word_data[15] => ~NO_FANOUT~
i_fifo_write_word_data[16] => ~NO_FANOUT~
i_fifo_write_word_data[17] => ~NO_FANOUT~
i_fifo_write_word_data[18] => ~NO_FANOUT~
i_fifo_write_word_data[19] => ~NO_FANOUT~
i_fifo_write_word_data[20] => ~NO_FANOUT~
i_fifo_write_word_data[21] => ~NO_FANOUT~
i_fifo_write_word_data[22] => ~NO_FANOUT~
i_fifo_write_word_data[23] => ~NO_FANOUT~
i_fifo_write_word_data[24] => ~NO_FANOUT~
i_fifo_write_word_data[25] => ~NO_FANOUT~
i_fifo_write_word_data[26] => ~NO_FANOUT~
i_fifo_write_word_data[27] => ~NO_FANOUT~
i_fifo_write_word_data[28] => ~NO_FANOUT~
i_fifo_write_word_data[29] => ~NO_FANOUT~
i_fifo_write_word_data[30] => ~NO_FANOUT~
i_fifo_write_word_data[31] => ~NO_FANOUT~
i_fifo_write_word_cmd => fifo_write_word_cmd.DATAA
o_tx_active <= uart_tx:pc_tx.o_Tx_Active
o_UART_TX <= uart_tx:pc_tx.o_Tx_Serial
debug_out_LA2 <= r_fifo_read_word_cmd.DB_MAX_OUTPUT_PORT_TYPE
debug_out_LA3 <= pc_rx_fifo:pc_rx_FIFO.empty
debug_out_LA4 <= SERIALISER:serialiser.o_serial_is_busy_sig


|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q


|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component
data[0] => scfifo_le91:auto_generated.data[0]
data[1] => scfifo_le91:auto_generated.data[1]
data[2] => scfifo_le91:auto_generated.data[2]
data[3] => scfifo_le91:auto_generated.data[3]
data[4] => scfifo_le91:auto_generated.data[4]
data[5] => scfifo_le91:auto_generated.data[5]
data[6] => scfifo_le91:auto_generated.data[6]
data[7] => scfifo_le91:auto_generated.data[7]
data[8] => scfifo_le91:auto_generated.data[8]
data[9] => scfifo_le91:auto_generated.data[9]
data[10] => scfifo_le91:auto_generated.data[10]
data[11] => scfifo_le91:auto_generated.data[11]
data[12] => scfifo_le91:auto_generated.data[12]
data[13] => scfifo_le91:auto_generated.data[13]
data[14] => scfifo_le91:auto_generated.data[14]
data[15] => scfifo_le91:auto_generated.data[15]
data[16] => scfifo_le91:auto_generated.data[16]
data[17] => scfifo_le91:auto_generated.data[17]
data[18] => scfifo_le91:auto_generated.data[18]
data[19] => scfifo_le91:auto_generated.data[19]
data[20] => scfifo_le91:auto_generated.data[20]
data[21] => scfifo_le91:auto_generated.data[21]
data[22] => scfifo_le91:auto_generated.data[22]
data[23] => scfifo_le91:auto_generated.data[23]
data[24] => scfifo_le91:auto_generated.data[24]
data[25] => scfifo_le91:auto_generated.data[25]
data[26] => scfifo_le91:auto_generated.data[26]
data[27] => scfifo_le91:auto_generated.data[27]
data[28] => scfifo_le91:auto_generated.data[28]
data[29] => scfifo_le91:auto_generated.data[29]
data[30] => scfifo_le91:auto_generated.data[30]
data[31] => scfifo_le91:auto_generated.data[31]
q[0] <= scfifo_le91:auto_generated.q[0]
q[1] <= scfifo_le91:auto_generated.q[1]
q[2] <= scfifo_le91:auto_generated.q[2]
q[3] <= scfifo_le91:auto_generated.q[3]
q[4] <= scfifo_le91:auto_generated.q[4]
q[5] <= scfifo_le91:auto_generated.q[5]
q[6] <= scfifo_le91:auto_generated.q[6]
q[7] <= scfifo_le91:auto_generated.q[7]
q[8] <= scfifo_le91:auto_generated.q[8]
q[9] <= scfifo_le91:auto_generated.q[9]
q[10] <= scfifo_le91:auto_generated.q[10]
q[11] <= scfifo_le91:auto_generated.q[11]
q[12] <= scfifo_le91:auto_generated.q[12]
q[13] <= scfifo_le91:auto_generated.q[13]
q[14] <= scfifo_le91:auto_generated.q[14]
q[15] <= scfifo_le91:auto_generated.q[15]
q[16] <= scfifo_le91:auto_generated.q[16]
q[17] <= scfifo_le91:auto_generated.q[17]
q[18] <= scfifo_le91:auto_generated.q[18]
q[19] <= scfifo_le91:auto_generated.q[19]
q[20] <= scfifo_le91:auto_generated.q[20]
q[21] <= scfifo_le91:auto_generated.q[21]
q[22] <= scfifo_le91:auto_generated.q[22]
q[23] <= scfifo_le91:auto_generated.q[23]
q[24] <= scfifo_le91:auto_generated.q[24]
q[25] <= scfifo_le91:auto_generated.q[25]
q[26] <= scfifo_le91:auto_generated.q[26]
q[27] <= scfifo_le91:auto_generated.q[27]
q[28] <= scfifo_le91:auto_generated.q[28]
q[29] <= scfifo_le91:auto_generated.q[29]
q[30] <= scfifo_le91:auto_generated.q[30]
q[31] <= scfifo_le91:auto_generated.q[31]
wrreq => scfifo_le91:auto_generated.wrreq
rdreq => scfifo_le91:auto_generated.rdreq
clock => scfifo_le91:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_le91:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_le91:auto_generated.empty
full <= scfifo_le91:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>


|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated
clock => a_dpfifo_8691:dpfifo.clock
data[0] => a_dpfifo_8691:dpfifo.data[0]
data[1] => a_dpfifo_8691:dpfifo.data[1]
data[2] => a_dpfifo_8691:dpfifo.data[2]
data[3] => a_dpfifo_8691:dpfifo.data[3]
data[4] => a_dpfifo_8691:dpfifo.data[4]
data[5] => a_dpfifo_8691:dpfifo.data[5]
data[6] => a_dpfifo_8691:dpfifo.data[6]
data[7] => a_dpfifo_8691:dpfifo.data[7]
data[8] => a_dpfifo_8691:dpfifo.data[8]
data[9] => a_dpfifo_8691:dpfifo.data[9]
data[10] => a_dpfifo_8691:dpfifo.data[10]
data[11] => a_dpfifo_8691:dpfifo.data[11]
data[12] => a_dpfifo_8691:dpfifo.data[12]
data[13] => a_dpfifo_8691:dpfifo.data[13]
data[14] => a_dpfifo_8691:dpfifo.data[14]
data[15] => a_dpfifo_8691:dpfifo.data[15]
data[16] => a_dpfifo_8691:dpfifo.data[16]
data[17] => a_dpfifo_8691:dpfifo.data[17]
data[18] => a_dpfifo_8691:dpfifo.data[18]
data[19] => a_dpfifo_8691:dpfifo.data[19]
data[20] => a_dpfifo_8691:dpfifo.data[20]
data[21] => a_dpfifo_8691:dpfifo.data[21]
data[22] => a_dpfifo_8691:dpfifo.data[22]
data[23] => a_dpfifo_8691:dpfifo.data[23]
data[24] => a_dpfifo_8691:dpfifo.data[24]
data[25] => a_dpfifo_8691:dpfifo.data[25]
data[26] => a_dpfifo_8691:dpfifo.data[26]
data[27] => a_dpfifo_8691:dpfifo.data[27]
data[28] => a_dpfifo_8691:dpfifo.data[28]
data[29] => a_dpfifo_8691:dpfifo.data[29]
data[30] => a_dpfifo_8691:dpfifo.data[30]
data[31] => a_dpfifo_8691:dpfifo.data[31]
empty <= a_dpfifo_8691:dpfifo.empty
full <= a_dpfifo_8691:dpfifo.full
q[0] <= a_dpfifo_8691:dpfifo.q[0]
q[1] <= a_dpfifo_8691:dpfifo.q[1]
q[2] <= a_dpfifo_8691:dpfifo.q[2]
q[3] <= a_dpfifo_8691:dpfifo.q[3]
q[4] <= a_dpfifo_8691:dpfifo.q[4]
q[5] <= a_dpfifo_8691:dpfifo.q[5]
q[6] <= a_dpfifo_8691:dpfifo.q[6]
q[7] <= a_dpfifo_8691:dpfifo.q[7]
q[8] <= a_dpfifo_8691:dpfifo.q[8]
q[9] <= a_dpfifo_8691:dpfifo.q[9]
q[10] <= a_dpfifo_8691:dpfifo.q[10]
q[11] <= a_dpfifo_8691:dpfifo.q[11]
q[12] <= a_dpfifo_8691:dpfifo.q[12]
q[13] <= a_dpfifo_8691:dpfifo.q[13]
q[14] <= a_dpfifo_8691:dpfifo.q[14]
q[15] <= a_dpfifo_8691:dpfifo.q[15]
q[16] <= a_dpfifo_8691:dpfifo.q[16]
q[17] <= a_dpfifo_8691:dpfifo.q[17]
q[18] <= a_dpfifo_8691:dpfifo.q[18]
q[19] <= a_dpfifo_8691:dpfifo.q[19]
q[20] <= a_dpfifo_8691:dpfifo.q[20]
q[21] <= a_dpfifo_8691:dpfifo.q[21]
q[22] <= a_dpfifo_8691:dpfifo.q[22]
q[23] <= a_dpfifo_8691:dpfifo.q[23]
q[24] <= a_dpfifo_8691:dpfifo.q[24]
q[25] <= a_dpfifo_8691:dpfifo.q[25]
q[26] <= a_dpfifo_8691:dpfifo.q[26]
q[27] <= a_dpfifo_8691:dpfifo.q[27]
q[28] <= a_dpfifo_8691:dpfifo.q[28]
q[29] <= a_dpfifo_8691:dpfifo.q[29]
q[30] <= a_dpfifo_8691:dpfifo.q[30]
q[31] <= a_dpfifo_8691:dpfifo.q[31]
rdreq => a_dpfifo_8691:dpfifo.rreq
sclr => a_dpfifo_8691:dpfifo.sclr
wrreq => a_dpfifo_8691:dpfifo.wreq


|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo
clock => altsyncram_j0i1:FIFOram.clock0
clock => cntr_g2b:rd_ptr_msb.clock
clock => cntr_t27:usedw_counter.clock
clock => cntr_h2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_j0i1:FIFOram.data_a[0]
data[1] => altsyncram_j0i1:FIFOram.data_a[1]
data[2] => altsyncram_j0i1:FIFOram.data_a[2]
data[3] => altsyncram_j0i1:FIFOram.data_a[3]
data[4] => altsyncram_j0i1:FIFOram.data_a[4]
data[5] => altsyncram_j0i1:FIFOram.data_a[5]
data[6] => altsyncram_j0i1:FIFOram.data_a[6]
data[7] => altsyncram_j0i1:FIFOram.data_a[7]
data[8] => altsyncram_j0i1:FIFOram.data_a[8]
data[9] => altsyncram_j0i1:FIFOram.data_a[9]
data[10] => altsyncram_j0i1:FIFOram.data_a[10]
data[11] => altsyncram_j0i1:FIFOram.data_a[11]
data[12] => altsyncram_j0i1:FIFOram.data_a[12]
data[13] => altsyncram_j0i1:FIFOram.data_a[13]
data[14] => altsyncram_j0i1:FIFOram.data_a[14]
data[15] => altsyncram_j0i1:FIFOram.data_a[15]
data[16] => altsyncram_j0i1:FIFOram.data_a[16]
data[17] => altsyncram_j0i1:FIFOram.data_a[17]
data[18] => altsyncram_j0i1:FIFOram.data_a[18]
data[19] => altsyncram_j0i1:FIFOram.data_a[19]
data[20] => altsyncram_j0i1:FIFOram.data_a[20]
data[21] => altsyncram_j0i1:FIFOram.data_a[21]
data[22] => altsyncram_j0i1:FIFOram.data_a[22]
data[23] => altsyncram_j0i1:FIFOram.data_a[23]
data[24] => altsyncram_j0i1:FIFOram.data_a[24]
data[25] => altsyncram_j0i1:FIFOram.data_a[25]
data[26] => altsyncram_j0i1:FIFOram.data_a[26]
data[27] => altsyncram_j0i1:FIFOram.data_a[27]
data[28] => altsyncram_j0i1:FIFOram.data_a[28]
data[29] => altsyncram_j0i1:FIFOram.data_a[29]
data[30] => altsyncram_j0i1:FIFOram.data_a[30]
data[31] => altsyncram_j0i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_j0i1:FIFOram.q_b[0]
q[1] <= altsyncram_j0i1:FIFOram.q_b[1]
q[2] <= altsyncram_j0i1:FIFOram.q_b[2]
q[3] <= altsyncram_j0i1:FIFOram.q_b[3]
q[4] <= altsyncram_j0i1:FIFOram.q_b[4]
q[5] <= altsyncram_j0i1:FIFOram.q_b[5]
q[6] <= altsyncram_j0i1:FIFOram.q_b[6]
q[7] <= altsyncram_j0i1:FIFOram.q_b[7]
q[8] <= altsyncram_j0i1:FIFOram.q_b[8]
q[9] <= altsyncram_j0i1:FIFOram.q_b[9]
q[10] <= altsyncram_j0i1:FIFOram.q_b[10]
q[11] <= altsyncram_j0i1:FIFOram.q_b[11]
q[12] <= altsyncram_j0i1:FIFOram.q_b[12]
q[13] <= altsyncram_j0i1:FIFOram.q_b[13]
q[14] <= altsyncram_j0i1:FIFOram.q_b[14]
q[15] <= altsyncram_j0i1:FIFOram.q_b[15]
q[16] <= altsyncram_j0i1:FIFOram.q_b[16]
q[17] <= altsyncram_j0i1:FIFOram.q_b[17]
q[18] <= altsyncram_j0i1:FIFOram.q_b[18]
q[19] <= altsyncram_j0i1:FIFOram.q_b[19]
q[20] <= altsyncram_j0i1:FIFOram.q_b[20]
q[21] <= altsyncram_j0i1:FIFOram.q_b[21]
q[22] <= altsyncram_j0i1:FIFOram.q_b[22]
q[23] <= altsyncram_j0i1:FIFOram.q_b[23]
q[24] <= altsyncram_j0i1:FIFOram.q_b[24]
q[25] <= altsyncram_j0i1:FIFOram.q_b[25]
q[26] <= altsyncram_j0i1:FIFOram.q_b[26]
q[27] <= altsyncram_j0i1:FIFOram.q_b[27]
q[28] <= altsyncram_j0i1:FIFOram.q_b[28]
q[29] <= altsyncram_j0i1:FIFOram.q_b[29]
q[30] <= altsyncram_j0i1:FIFOram.q_b[30]
q[31] <= altsyncram_j0i1:FIFOram.q_b[31]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_g2b:rd_ptr_msb.sclr
sclr => cntr_t27:usedw_counter.sclr
sclr => cntr_h2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|cmpr_5l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|cmpr_5l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|cntr_g2b:rd_ptr_msb
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|cntr_t27:usedw_counter
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|cntr_h2b:wr_ptr
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|baseline_c5gx|PC_TX:pc_tx|SERIALISER:serialiser
i_clock => num_bytes_to_send[0].CLK
i_clock => num_bytes_to_send[1].CLK
i_clock => num_bytes_to_send[2].CLK
i_clock => num_bytes_to_send[3].CLK
i_clock => r_serial_data_byte[0].CLK
i_clock => r_serial_data_byte[1].CLK
i_clock => r_serial_data_byte[2].CLK
i_clock => r_serial_data_byte[3].CLK
i_clock => r_serial_data_byte[4].CLK
i_clock => r_serial_data_byte[5].CLK
i_clock => r_serial_data_byte[6].CLK
i_clock => r_serial_data_byte[7].CLK
i_clock => r_serial_is_busy_sig.CLK
i_clock => fifo_output_latched[0].CLK
i_clock => fifo_output_latched[1].CLK
i_clock => fifo_output_latched[2].CLK
i_clock => fifo_output_latched[3].CLK
i_clock => fifo_output_latched[4].CLK
i_clock => fifo_output_latched[5].CLK
i_clock => fifo_output_latched[6].CLK
i_clock => fifo_output_latched[7].CLK
i_clock => fifo_output_latched[8].CLK
i_clock => fifo_output_latched[9].CLK
i_clock => fifo_output_latched[10].CLK
i_clock => fifo_output_latched[11].CLK
i_clock => fifo_output_latched[12].CLK
i_clock => fifo_output_latched[13].CLK
i_clock => fifo_output_latched[14].CLK
i_clock => fifo_output_latched[15].CLK
i_clock => fifo_output_latched[16].CLK
i_clock => fifo_output_latched[17].CLK
i_clock => fifo_output_latched[18].CLK
i_clock => fifo_output_latched[19].CLK
i_clock => fifo_output_latched[20].CLK
i_clock => fifo_output_latched[21].CLK
i_clock => fifo_output_latched[22].CLK
i_clock => fifo_output_latched[23].CLK
i_clock => r_send_next_byte_cmd.CLK
i_clock => tx_done_prev.CLK
i_clock => tx_done_edge.CLK
i_fifo_word_data[0] => fifo_output_latched[0].DATAIN
i_fifo_word_data[1] => fifo_output_latched[1].DATAIN
i_fifo_word_data[2] => fifo_output_latched[2].DATAIN
i_fifo_word_data[3] => fifo_output_latched[3].DATAIN
i_fifo_word_data[4] => fifo_output_latched[4].DATAIN
i_fifo_word_data[5] => fifo_output_latched[5].DATAIN
i_fifo_word_data[6] => fifo_output_latched[6].DATAIN
i_fifo_word_data[7] => fifo_output_latched[7].DATAIN
i_fifo_word_data[8] => fifo_output_latched[8].DATAIN
i_fifo_word_data[9] => fifo_output_latched[9].DATAIN
i_fifo_word_data[10] => fifo_output_latched[10].DATAIN
i_fifo_word_data[11] => fifo_output_latched[11].DATAIN
i_fifo_word_data[12] => fifo_output_latched[12].DATAIN
i_fifo_word_data[13] => fifo_output_latched[13].DATAIN
i_fifo_word_data[14] => fifo_output_latched[14].DATAIN
i_fifo_word_data[15] => fifo_output_latched[15].DATAIN
i_fifo_word_data[16] => fifo_output_latched[16].DATAIN
i_fifo_word_data[17] => fifo_output_latched[17].DATAIN
i_fifo_word_data[18] => fifo_output_latched[18].DATAIN
i_fifo_word_data[19] => fifo_output_latched[19].DATAIN
i_fifo_word_data[20] => fifo_output_latched[20].DATAIN
i_fifo_word_data[21] => fifo_output_latched[21].DATAIN
i_fifo_word_data[22] => fifo_output_latched[22].DATAIN
i_fifo_word_data[23] => fifo_output_latched[23].DATAIN
i_fifo_word_data[24] => r_serial_data_byte.DATAB
i_fifo_word_data[25] => r_serial_data_byte.DATAB
i_fifo_word_data[26] => r_serial_data_byte.DATAB
i_fifo_word_data[27] => r_serial_data_byte.DATAB
i_fifo_word_data[28] => r_serial_data_byte.DATAB
i_fifo_word_data[29] => r_serial_data_byte.DATAB
i_fifo_word_data[30] => r_serial_data_byte.DATAB
i_fifo_word_data[31] => r_serial_data_byte.DATAB
i_serial_next_word_cmd => r_serial_is_busy_sig.OUTPUTSELECT
i_serial_next_word_cmd => r_serial_data_byte.OUTPUTSELECT
i_serial_next_word_cmd => r_serial_data_byte.OUTPUTSELECT
i_serial_next_word_cmd => r_serial_data_byte.OUTPUTSELECT
i_serial_next_word_cmd => r_serial_data_byte.OUTPUTSELECT
i_serial_next_word_cmd => r_serial_data_byte.OUTPUTSELECT
i_serial_next_word_cmd => r_serial_data_byte.OUTPUTSELECT
i_serial_next_word_cmd => r_serial_data_byte.OUTPUTSELECT
i_serial_next_word_cmd => r_serial_data_byte.OUTPUTSELECT
i_serial_next_word_cmd => r_send_next_byte_cmd.OUTPUTSELECT
i_serial_next_word_cmd => num_bytes_to_send.OUTPUTSELECT
i_serial_next_word_cmd => num_bytes_to_send.OUTPUTSELECT
i_serial_next_word_cmd => num_bytes_to_send.OUTPUTSELECT
i_serial_next_word_cmd => num_bytes_to_send.OUTPUTSELECT
i_serial_next_word_cmd => fifo_output_latched[0].ENA
i_serial_next_word_cmd => fifo_output_latched[1].ENA
i_serial_next_word_cmd => fifo_output_latched[2].ENA
i_serial_next_word_cmd => fifo_output_latched[3].ENA
i_serial_next_word_cmd => fifo_output_latched[4].ENA
i_serial_next_word_cmd => fifo_output_latched[5].ENA
i_serial_next_word_cmd => fifo_output_latched[6].ENA
i_serial_next_word_cmd => fifo_output_latched[7].ENA
i_serial_next_word_cmd => fifo_output_latched[8].ENA
i_serial_next_word_cmd => fifo_output_latched[9].ENA
i_serial_next_word_cmd => fifo_output_latched[10].ENA
i_serial_next_word_cmd => fifo_output_latched[11].ENA
i_serial_next_word_cmd => fifo_output_latched[12].ENA
i_serial_next_word_cmd => fifo_output_latched[13].ENA
i_serial_next_word_cmd => fifo_output_latched[14].ENA
i_serial_next_word_cmd => fifo_output_latched[15].ENA
i_serial_next_word_cmd => fifo_output_latched[16].ENA
i_serial_next_word_cmd => fifo_output_latched[17].ENA
i_serial_next_word_cmd => fifo_output_latched[18].ENA
i_serial_next_word_cmd => fifo_output_latched[19].ENA
i_serial_next_word_cmd => fifo_output_latched[20].ENA
i_serial_next_word_cmd => fifo_output_latched[21].ENA
i_serial_next_word_cmd => fifo_output_latched[22].ENA
i_serial_next_word_cmd => fifo_output_latched[23].ENA
i_tx_byte_complete => always0.IN1
i_tx_byte_complete => tx_done_prev.DATAIN
o_send_next_byte_cmd <= r_send_next_byte_cmd.DB_MAX_OUTPUT_PORT_TYPE
o_serial_data_byte[0] <= r_serial_data_byte[0].DB_MAX_OUTPUT_PORT_TYPE
o_serial_data_byte[1] <= r_serial_data_byte[1].DB_MAX_OUTPUT_PORT_TYPE
o_serial_data_byte[2] <= r_serial_data_byte[2].DB_MAX_OUTPUT_PORT_TYPE
o_serial_data_byte[3] <= r_serial_data_byte[3].DB_MAX_OUTPUT_PORT_TYPE
o_serial_data_byte[4] <= r_serial_data_byte[4].DB_MAX_OUTPUT_PORT_TYPE
o_serial_data_byte[5] <= r_serial_data_byte[5].DB_MAX_OUTPUT_PORT_TYPE
o_serial_data_byte[6] <= r_serial_data_byte[6].DB_MAX_OUTPUT_PORT_TYPE
o_serial_data_byte[7] <= r_serial_data_byte[7].DB_MAX_OUTPUT_PORT_TYPE
o_serial_is_busy_sig <= r_serial_is_busy_sig.DB_MAX_OUTPUT_PORT_TYPE


|baseline_c5gx|PC_TX:pc_tx|uart_tx:pc_tx
i_Clock => r_Tx_Data[0].CLK
i_Clock => r_Tx_Data[1].CLK
i_Clock => r_Tx_Data[2].CLK
i_Clock => r_Tx_Data[3].CLK
i_Clock => r_Tx_Data[4].CLK
i_Clock => r_Tx_Data[5].CLK
i_Clock => r_Tx_Data[6].CLK
i_Clock => r_Tx_Data[7].CLK
i_Clock => r_Tx_Active.CLK
i_Clock => r_Bit_Index[0].CLK
i_Clock => r_Bit_Index[1].CLK
i_Clock => r_Bit_Index[2].CLK
i_Clock => r_Clock_Count[0].CLK
i_Clock => r_Clock_Count[1].CLK
i_Clock => r_Clock_Count[2].CLK
i_Clock => r_Clock_Count[3].CLK
i_Clock => r_Clock_Count[4].CLK
i_Clock => r_Clock_Count[5].CLK
i_Clock => r_Clock_Count[6].CLK
i_Clock => r_Clock_Count[7].CLK
i_Clock => r_Clock_Count[8].CLK
i_Clock => r_Clock_Count[9].CLK
i_Clock => r_Tx_Done.CLK
i_Clock => o_Tx_Serial~reg0.CLK
i_Clock => r_SM_Main~1.DATAIN
i_Tx_DV => r_Tx_Active.OUTPUTSELECT
i_Tx_DV => r_Tx_Data.OUTPUTSELECT
i_Tx_DV => r_Tx_Data.OUTPUTSELECT
i_Tx_DV => r_Tx_Data.OUTPUTSELECT
i_Tx_DV => r_Tx_Data.OUTPUTSELECT
i_Tx_DV => r_Tx_Data.OUTPUTSELECT
i_Tx_DV => r_Tx_Data.OUTPUTSELECT
i_Tx_DV => r_Tx_Data.OUTPUTSELECT
i_Tx_DV => r_Tx_Data.OUTPUTSELECT
i_Tx_DV => Selector17.IN3
i_Tx_DV => Selector16.IN2
i_Tx_Byte[0] => r_Tx_Data.DATAB
i_Tx_Byte[1] => r_Tx_Data.DATAB
i_Tx_Byte[2] => r_Tx_Data.DATAB
i_Tx_Byte[3] => r_Tx_Data.DATAB
i_Tx_Byte[4] => r_Tx_Data.DATAB
i_Tx_Byte[5] => r_Tx_Data.DATAB
i_Tx_Byte[6] => r_Tx_Data.DATAB
i_Tx_Byte[7] => r_Tx_Data.DATAB
o_Tx_Active <= r_Tx_Active.DB_MAX_OUTPUT_PORT_TYPE
o_Tx_Serial <= o_Tx_Serial~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Tx_Done <= r_Tx_Done.DB_MAX_OUTPUT_PORT_TYPE


