Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 27eda63ab78747b7a8381ae2bb6482cf --debug typical --relax --include ../../../project_1.srcs/sources_1/imports/sources_1/new -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vgatimer_10x4_test_behav xil_defaultlib.vgatimer_10x4_test xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 10 for port x [C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sim_3/imports/Lab 7 files/vgatimer_10x4_test.sv:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/new/vgatimer.sv" Line 3. Module vgatimer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/new/vgatimer.sv" Line 3. Module vgatimer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xycounter(width=800,height=525)
Compiling module xil_defaultlib.vgatimer
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.vgatimer_10x4_test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot vgatimer_10x4_test_behav
