attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.rf"
module \rf
  attribute \src "/usr/lib/python3.10/site-packages/amaranth/hdl/ir.py:527"
  wire width 1 input 0 \clk
  attribute \src "/usr/lib/python3.10/site-packages/amaranth/hdl/ir.py:527"
  wire width 1 input 1 \rst
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:13"
  wire width 5 input 2 \addr
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:14"
  wire width 32 output 3 \data
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:16"
  wire width 1 input 4 \write_enable
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:15"
  wire width 32 input 5 \load
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$1
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$1$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$2
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$2$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$3
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$3$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$4
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$4$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$5
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$5$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$6
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$6$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$7
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$7$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$8
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$8$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$9
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$9$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$10
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$10$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$11
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$11$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$12
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$12$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$13
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$13$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$14
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$14$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$15
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$15$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$16
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$16$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$17
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$17$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$18
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$18$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$19
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$19$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$20
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$20$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$21
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$21$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$22
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$22$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$23
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$23$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$24
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$24$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$25
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$25$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$26
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$26$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$27
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$27$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$28
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$28$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$29
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$29$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$30
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$30$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$31
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:12"
  wire width 32 \d$31$next
  process $group_0
    assign \data 32'00000000000000000000000000000000
    attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:25"
    switch \addr
      case 5'00000
        assign \data \d
      case 5'00001
        assign \data \d$1
      case 5'00010
        assign \data \d$2
      case 5'00011
        assign \data \d$3
      case 5'00100
        assign \data \d$4
      case 5'00101
        assign \data \d$5
      case 5'00110
        assign \data \d$6
      case 5'00111
        assign \data \d$7
      case 5'01000
        assign \data \d$8
      case 5'01001
        assign \data \d$9
      case 5'01010
        assign \data \d$10
      case 5'01011
        assign \data \d$11
      case 5'01100
        assign \data \d$12
      case 5'01101
        assign \data \d$13
      case 5'01110
        assign \data \d$14
      case 5'01111
        assign \data \d$15
      case 5'10000
        assign \data \d$16
      case 5'10001
        assign \data \d$17
      case 5'10010
        assign \data \d$18
      case 5'10011
        assign \data \d$19
      case 5'10100
        assign \data \d$20
      case 5'10101
        assign \data \d$21
      case 5'10110
        assign \data \d$22
      case 5'10111
        assign \data \d$23
      case 5'11000
        assign \data \d$24
      case 5'11001
        assign \data \d$25
      case 5'11010
        assign \data \d$26
      case 5'11011
        assign \data \d$27
      case 5'11100
        assign \data \d$28
      case 5'11101
        assign \data \d$29
      case 5'11110
        assign \data \d$30
      case 5'-----
        assign \data \d$31
    end
    sync init
  end
  process $group_1
    assign \d$next \d
    assign \d$1$next \d$1
    assign \d$2$next \d$2
    assign \d$3$next \d$3
    assign \d$4$next \d$4
    assign \d$5$next \d$5
    assign \d$6$next \d$6
    assign \d$7$next \d$7
    assign \d$8$next \d$8
    assign \d$9$next \d$9
    assign \d$10$next \d$10
    assign \d$11$next \d$11
    assign \d$12$next \d$12
    assign \d$13$next \d$13
    assign \d$14$next \d$14
    assign \d$15$next \d$15
    assign \d$16$next \d$16
    assign \d$17$next \d$17
    assign \d$18$next \d$18
    assign \d$19$next \d$19
    assign \d$20$next \d$20
    assign \d$21$next \d$21
    assign \d$22$next \d$22
    assign \d$23$next \d$23
    assign \d$24$next \d$24
    assign \d$25$next \d$25
    assign \d$26$next \d$26
    assign \d$27$next \d$27
    assign \d$28$next \d$28
    assign \d$29$next \d$29
    assign \d$30$next \d$30
    assign \d$31$next \d$31
    attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:27"
    switch { \write_enable }
      attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:27"
      case 1'1
        attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:28"
        switch \addr
          case 5'00000
            assign \d$next \load
          case 5'00001
            assign \d$1$next \load
          case 5'00010
            assign \d$2$next \load
          case 5'00011
            assign \d$3$next \load
          case 5'00100
            assign \d$4$next \load
          case 5'00101
            assign \d$5$next \load
          case 5'00110
            assign \d$6$next \load
          case 5'00111
            assign \d$7$next \load
          case 5'01000
            assign \d$8$next \load
          case 5'01001
            assign \d$9$next \load
          case 5'01010
            assign \d$10$next \load
          case 5'01011
            assign \d$11$next \load
          case 5'01100
            assign \d$12$next \load
          case 5'01101
            assign \d$13$next \load
          case 5'01110
            assign \d$14$next \load
          case 5'01111
            assign \d$15$next \load
          case 5'10000
            assign \d$16$next \load
          case 5'10001
            assign \d$17$next \load
          case 5'10010
            assign \d$18$next \load
          case 5'10011
            assign \d$19$next \load
          case 5'10100
            assign \d$20$next \load
          case 5'10101
            assign \d$21$next \load
          case 5'10110
            assign \d$22$next \load
          case 5'10111
            assign \d$23$next \load
          case 5'11000
            assign \d$24$next \load
          case 5'11001
            assign \d$25$next \load
          case 5'11010
            assign \d$26$next \load
          case 5'11011
            assign \d$27$next \load
          case 5'11100
            assign \d$28$next \load
          case 5'11101
            assign \d$29$next \load
          case 5'11110
            assign \d$30$next \load
          case 5'-----
            assign \d$31$next \load
        end
    end
    attribute \src "/usr/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \d$next 32'00000000000000000000000000000000
        assign \d$1$next 32'00000000000000000000000000000000
        assign \d$2$next 32'00000000000000000000000000000000
        assign \d$3$next 32'00000000000000000000000000000000
        assign \d$4$next 32'00000000000000000000000000000000
        assign \d$5$next 32'00000000000000000000000000000000
        assign \d$6$next 32'00000000000000000000000000000000
        assign \d$7$next 32'00000000000000000000000000000000
        assign \d$8$next 32'00000000000000000000000000000000
        assign \d$9$next 32'00000000000000000000000000000000
        assign \d$10$next 32'00000000000000000000000000000000
        assign \d$11$next 32'00000000000000000000000000000000
        assign \d$12$next 32'00000000000000000000000000000000
        assign \d$13$next 32'00000000000000000000000000000000
        assign \d$14$next 32'00000000000000000000000000000000
        assign \d$15$next 32'00000000000000000000000000000000
        assign \d$16$next 32'00000000000000000000000000000000
        assign \d$17$next 32'00000000000000000000000000000000
        assign \d$18$next 32'00000000000000000000000000000000
        assign \d$19$next 32'00000000000000000000000000000000
        assign \d$20$next 32'00000000000000000000000000000000
        assign \d$21$next 32'00000000000000000000000000000000
        assign \d$22$next 32'00000000000000000000000000000000
        assign \d$23$next 32'00000000000000000000000000000000
        assign \d$24$next 32'00000000000000000000000000000000
        assign \d$25$next 32'00000000000000000000000000000000
        assign \d$26$next 32'00000000000000000000000000000000
        assign \d$27$next 32'00000000000000000000000000000000
        assign \d$28$next 32'00000000000000000000000000000000
        assign \d$29$next 32'00000000000000000000000000000000
        assign \d$30$next 32'00000000000000000000000000000000
        assign \d$31$next 32'00000000000000000000000000000000
    end
    sync init
      update \d 32'00000000000000000000000000000000
      update \d$1 32'00000000000000000000000000000000
      update \d$2 32'00000000000000000000000000000000
      update \d$3 32'00000000000000000000000000000000
      update \d$4 32'00000000000000000000000000000000
      update \d$5 32'00000000000000000000000000000000
      update \d$6 32'00000000000000000000000000000000
      update \d$7 32'00000000000000000000000000000000
      update \d$8 32'00000000000000000000000000000000
      update \d$9 32'00000000000000000000000000000000
      update \d$10 32'00000000000000000000000000000000
      update \d$11 32'00000000000000000000000000000000
      update \d$12 32'00000000000000000000000000000000
      update \d$13 32'00000000000000000000000000000000
      update \d$14 32'00000000000000000000000000000000
      update \d$15 32'00000000000000000000000000000000
      update \d$16 32'00000000000000000000000000000000
      update \d$17 32'00000000000000000000000000000000
      update \d$18 32'00000000000000000000000000000000
      update \d$19 32'00000000000000000000000000000000
      update \d$20 32'00000000000000000000000000000000
      update \d$21 32'00000000000000000000000000000000
      update \d$22 32'00000000000000000000000000000000
      update \d$23 32'00000000000000000000000000000000
      update \d$24 32'00000000000000000000000000000000
      update \d$25 32'00000000000000000000000000000000
      update \d$26 32'00000000000000000000000000000000
      update \d$27 32'00000000000000000000000000000000
      update \d$28 32'00000000000000000000000000000000
      update \d$29 32'00000000000000000000000000000000
      update \d$30 32'00000000000000000000000000000000
      update \d$31 32'00000000000000000000000000000000
    sync posedge \clk
      update \d \d$next
      update \d$1 \d$1$next
      update \d$2 \d$2$next
      update \d$3 \d$3$next
      update \d$4 \d$4$next
      update \d$5 \d$5$next
      update \d$6 \d$6$next
      update \d$7 \d$7$next
      update \d$8 \d$8$next
      update \d$9 \d$9$next
      update \d$10 \d$10$next
      update \d$11 \d$11$next
      update \d$12 \d$12$next
      update \d$13 \d$13$next
      update \d$14 \d$14$next
      update \d$15 \d$15$next
      update \d$16 \d$16$next
      update \d$17 \d$17$next
      update \d$18 \d$18$next
      update \d$19 \d$19$next
      update \d$20 \d$20$next
      update \d$21 \d$21$next
      update \d$22 \d$22$next
      update \d$23 \d$23$next
      update \d$24 \d$24$next
      update \d$25 \d$25$next
      update \d$26 \d$26$next
      update \d$27 \d$27$next
      update \d$28 \d$28$next
      update \d$29 \d$29$next
      update \d$30 \d$30$next
      update \d$31 \d$31$next
  end
end
attribute \generator "Amaranth"
attribute \top 1
attribute \amaranth.hierarchy "top"
module \top
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:13"
  wire width 5 input 0 \addr
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:14"
  wire width 32 output 1 \data
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:15"
  wire width 32 input 2 \load
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:16"
  wire width 1 input 3 \write_enable
  attribute \src "/usr/lib/python3.10/site-packages/amaranth/hdl/ir.py:527"
  wire width 1 input 4 \clk
  attribute \src "/usr/lib/python3.10/site-packages/amaranth/hdl/ir.py:527"
  wire width 1 input 5 \rst
  cell \rf \rf
    connect \clk \clk
    connect \rst \rst
    connect \addr \addr
    connect \data \data
    connect \write_enable \write_enable
    connect \load \load
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:49"
  wire width 1 \init
  cell $initstate \U$$0
    connect \Y \init
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:44"
  wire width 1 $assume$en
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:44"
  wire width 1 $assume$check
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:44"
  wire width 1 $1
  attribute \amaranth.sample_reg 1
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:49"
  wire width 1 $sample$clk$sync$1
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:49"
  wire width 1 $sample$clk$sync$1$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:44"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$clk$sync$1
    connect \Y $1
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:44"
  wire width 1 $3
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:44"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk
    connect \B $1
    connect \Y $3
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:44"
  cell $assume $5
    connect \A $assume$check
    connect \EN $assume$en
  end
  process $group_0
    assign $assume$en 1'0
    assign $assume$check 1'0
    assign $assume$check $3
    assign $assume$en 1'1
    sync init
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:45"
  wire width 1 $assume$en$6
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:45"
  wire width 1 $assume$check$7
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:45"
  wire width 1 $8
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:45"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $8
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:45"
  cell $assume $10
    connect \A $assume$check$7
    connect \EN $assume$en$6
  end
  process $group_2
    assign $assume$en$6 1'0
    assign $assume$check$7 1'0
    assign $assume$check$7 $8
    assign $assume$en$6 1'1
    sync init
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $assert$en
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $assert$check
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $11
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q
    connect \B \data
    connect \Y $11
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$13
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $14
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$13
    connect \B \data
    connect \Y $14
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$16
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $17
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$16
    connect \B \data
    connect \Y $17
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$19
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $20
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$19
    connect \B \data
    connect \Y $20
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$22
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $23
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$22
    connect \B \data
    connect \Y $23
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$25
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $26
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$25
    connect \B \data
    connect \Y $26
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$28
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $29
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$28
    connect \B \data
    connect \Y $29
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$31
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $32
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$31
    connect \B \data
    connect \Y $32
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$34
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $35
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$34
    connect \B \data
    connect \Y $35
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$37
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $38
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$37
    connect \B \data
    connect \Y $38
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$40
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $41
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$40
    connect \B \data
    connect \Y $41
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$43
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $44
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$43
    connect \B \data
    connect \Y $44
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$46
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $47
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$46
    connect \B \data
    connect \Y $47
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$49
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $50
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$49
    connect \B \data
    connect \Y $50
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$52
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $53
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$52
    connect \B \data
    connect \Y $53
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$55
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $56
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$55
    connect \B \data
    connect \Y $56
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$58
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $59
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$58
    connect \B \data
    connect \Y $59
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$61
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $62
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$61
    connect \B \data
    connect \Y $62
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$64
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $65
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$64
    connect \B \data
    connect \Y $65
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$67
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $68
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$67
    connect \B \data
    connect \Y $68
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$70
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $71
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$70
    connect \B \data
    connect \Y $71
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$73
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $74
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$73
    connect \B \data
    connect \Y $74
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$76
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $77
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$76
    connect \B \data
    connect \Y $77
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$79
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $80
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$79
    connect \B \data
    connect \Y $80
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$82
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $83
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$82
    connect \B \data
    connect \Y $83
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$85
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $86
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$85
    connect \B \data
    connect \Y $86
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$88
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $89
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$88
    connect \B \data
    connect \Y $89
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$91
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $92
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$91
    connect \B \data
    connect \Y $92
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$94
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $95
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$94
    connect \B \data
    connect \Y $95
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$97
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $98
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$97
    connect \B \data
    connect \Y $98
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$100
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $101
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$100
    connect \B \data
    connect \Y $101
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register.py:13"
  wire width 32 \q$103
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  wire width 1 $104
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $eq $105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$103
    connect \B \data
    connect \Y $104
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
  cell $assert $106
    connect \A $assert$check
    connect \EN $assert$en
  end
  process $group_4
    assign $assert$en 1'0
    assign $assert$check 1'0
    attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:47"
    switch \addr
      case 5'00000
        assign $assert$check $11
      case 5'00001
        assign $assert$check $14
      case 5'00010
        assign $assert$check $17
      case 5'00011
        assign $assert$check $20
      case 5'00100
        assign $assert$check $23
      case 5'00101
        assign $assert$check $26
      case 5'00110
        assign $assert$check $29
      case 5'00111
        assign $assert$check $32
      case 5'01000
        assign $assert$check $35
      case 5'01001
        assign $assert$check $38
      case 5'01010
        assign $assert$check $41
      case 5'01011
        assign $assert$check $44
      case 5'01100
        assign $assert$check $47
      case 5'01101
        assign $assert$check $50
      case 5'01110
        assign $assert$check $53
      case 5'01111
        assign $assert$check $56
      case 5'10000
        assign $assert$check $59
      case 5'10001
        assign $assert$check $62
      case 5'10010
        assign $assert$check $65
      case 5'10011
        assign $assert$check $68
      case 5'10100
        assign $assert$check $71
      case 5'10101
        assign $assert$check $74
      case 5'10110
        assign $assert$check $77
      case 5'10111
        assign $assert$check $80
      case 5'11000
        assign $assert$check $83
      case 5'11001
        assign $assert$check $86
      case 5'11010
        assign $assert$check $89
      case 5'11011
        assign $assert$check $92
      case 5'11100
        assign $assert$check $95
      case 5'11101
        assign $assert$check $98
      case 5'11110
        assign $assert$check $101
      case 5'-----
        assign $assert$check $104
    end
    switch { }
      case
        assign $assert$en 1'1
    end
    sync init
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $assert$en$107
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $assert$check$108
  attribute \src "/usr/lib/python3.10/site-packages/amaranth/hdl/ast.py:1369"
  wire width 1 $109
  attribute \src "/usr/lib/python3.10/site-packages/amaranth/hdl/ast.py:1369"
  cell $not $110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$clk$sync$1
    connect \Y $109
  end
  attribute \src "/usr/lib/python3.10/site-packages/amaranth/hdl/ast.py:1369"
  wire width 1 $111
  attribute \src "/usr/lib/python3.10/site-packages/amaranth/hdl/ast.py:1369"
  cell $and $112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $109
    connect \B \clk
    connect \Y $111
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:49"
  wire width 1 $113
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:49"
  cell $not $114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \Y $113
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:49"
  wire width 1 $115
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:49"
  cell $and $116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $111
    connect \B $113
    connect \Y $115
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:50"
  wire width 1 $117
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:50"
  cell $not $118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \write_enable
    connect \Y $117
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 32 $sample$s$load$sync$1
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 32 $sample$s$load$sync$1$next
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $119
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q
    connect \B $sample$s$load$sync$1
    connect \Y $119
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $121
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$13
    connect \B $sample$s$load$sync$1
    connect \Y $121
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $123
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$16
    connect \B $sample$s$load$sync$1
    connect \Y $123
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $125
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$19
    connect \B $sample$s$load$sync$1
    connect \Y $125
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $127
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$22
    connect \B $sample$s$load$sync$1
    connect \Y $127
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $129
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$25
    connect \B $sample$s$load$sync$1
    connect \Y $129
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $131
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$28
    connect \B $sample$s$load$sync$1
    connect \Y $131
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $133
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$31
    connect \B $sample$s$load$sync$1
    connect \Y $133
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $135
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$34
    connect \B $sample$s$load$sync$1
    connect \Y $135
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $137
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$37
    connect \B $sample$s$load$sync$1
    connect \Y $137
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $139
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$40
    connect \B $sample$s$load$sync$1
    connect \Y $139
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $141
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$43
    connect \B $sample$s$load$sync$1
    connect \Y $141
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $143
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$46
    connect \B $sample$s$load$sync$1
    connect \Y $143
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $145
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$49
    connect \B $sample$s$load$sync$1
    connect \Y $145
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $147
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$52
    connect \B $sample$s$load$sync$1
    connect \Y $147
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $149
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$55
    connect \B $sample$s$load$sync$1
    connect \Y $149
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $151
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$58
    connect \B $sample$s$load$sync$1
    connect \Y $151
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $153
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$61
    connect \B $sample$s$load$sync$1
    connect \Y $153
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $155
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$64
    connect \B $sample$s$load$sync$1
    connect \Y $155
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $157
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$67
    connect \B $sample$s$load$sync$1
    connect \Y $157
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $159
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$70
    connect \B $sample$s$load$sync$1
    connect \Y $159
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $161
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$73
    connect \B $sample$s$load$sync$1
    connect \Y $161
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $163
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$76
    connect \B $sample$s$load$sync$1
    connect \Y $163
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $165
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$79
    connect \B $sample$s$load$sync$1
    connect \Y $165
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $167
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$82
    connect \B $sample$s$load$sync$1
    connect \Y $167
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $169
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$85
    connect \B $sample$s$load$sync$1
    connect \Y $169
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $171
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$88
    connect \B $sample$s$load$sync$1
    connect \Y $171
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $173
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$91
    connect \B $sample$s$load$sync$1
    connect \Y $173
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $175
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$94
    connect \B $sample$s$load$sync$1
    connect \Y $175
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $177
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$97
    connect \B $sample$s$load$sync$1
    connect \Y $177
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $179
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$100
    connect \B $sample$s$load$sync$1
    connect \Y $179
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  wire width 1 $181
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $eq $182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \q$103
    connect \B $sample$s$load$sync$1
    connect \Y $181
  end
  attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
  cell $assert $183
    connect \A $assert$check$108
    connect \EN $assert$en$107
  end
  process $group_6
    assign $assert$en$107 1'0
    assign $assert$check$108 1'0
    attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:49"
    switch { $115 }
      attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:49"
      case 1'1
        attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:50"
        switch { $117 }
          attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:50"
          case 1'1
            attribute \src "/home/kalyan/Documents/rv32/rv32/register_file.py:51"
            switch \addr
              case 5'00000
                assign $assert$check$108 $119
              case 5'00001
                assign $assert$check$108 $121
              case 5'00010
                assign $assert$check$108 $123
              case 5'00011
                assign $assert$check$108 $125
              case 5'00100
                assign $assert$check$108 $127
              case 5'00101
                assign $assert$check$108 $129
              case 5'00110
                assign $assert$check$108 $131
              case 5'00111
                assign $assert$check$108 $133
              case 5'01000
                assign $assert$check$108 $135
              case 5'01001
                assign $assert$check$108 $137
              case 5'01010
                assign $assert$check$108 $139
              case 5'01011
                assign $assert$check$108 $141
              case 5'01100
                assign $assert$check$108 $143
              case 5'01101
                assign $assert$check$108 $145
              case 5'01110
                assign $assert$check$108 $147
              case 5'01111
                assign $assert$check$108 $149
              case 5'10000
                assign $assert$check$108 $151
              case 5'10001
                assign $assert$check$108 $153
              case 5'10010
                assign $assert$check$108 $155
              case 5'10011
                assign $assert$check$108 $157
              case 5'10100
                assign $assert$check$108 $159
              case 5'10101
                assign $assert$check$108 $161
              case 5'10110
                assign $assert$check$108 $163
              case 5'10111
                assign $assert$check$108 $165
              case 5'11000
                assign $assert$check$108 $167
              case 5'11001
                assign $assert$check$108 $169
              case 5'11010
                assign $assert$check$108 $171
              case 5'11011
                assign $assert$check$108 $173
              case 5'11100
                assign $assert$check$108 $175
              case 5'11101
                assign $assert$check$108 $177
              case 5'11110
                assign $assert$check$108 $179
              case 5'-----
                assign $assert$check$108 $181
            end
            switch { }
              case
                assign $assert$en$107 1'1
            end
        end
    end
    sync init
  end
  process $group_8
    assign $sample$clk$sync$1$next $sample$clk$sync$1
    assign $sample$clk$sync$1$next \clk
    sync init
      update $sample$clk$sync$1 1'0
    sync posedge \clk
      update $sample$clk$sync$1 $sample$clk$sync$1$next
  end
  process $group_9
    assign $sample$s$load$sync$1$next $sample$s$load$sync$1
    assign $sample$s$load$sync$1$next \load
    sync init
      update $sample$s$load$sync$1 32'00000000000000000000000000000000
    sync posedge \clk
      update $sample$s$load$sync$1 $sample$s$load$sync$1$next
  end
  connect \q 32'00000000000000000000000000000000
  connect \q$13 32'00000000000000000000000000000000
  connect \q$16 32'00000000000000000000000000000000
  connect \q$19 32'00000000000000000000000000000000
  connect \q$22 32'00000000000000000000000000000000
  connect \q$25 32'00000000000000000000000000000000
  connect \q$28 32'00000000000000000000000000000000
  connect \q$31 32'00000000000000000000000000000000
  connect \q$34 32'00000000000000000000000000000000
  connect \q$37 32'00000000000000000000000000000000
  connect \q$40 32'00000000000000000000000000000000
  connect \q$43 32'00000000000000000000000000000000
  connect \q$46 32'00000000000000000000000000000000
  connect \q$49 32'00000000000000000000000000000000
  connect \q$52 32'00000000000000000000000000000000
  connect \q$55 32'00000000000000000000000000000000
  connect \q$58 32'00000000000000000000000000000000
  connect \q$61 32'00000000000000000000000000000000
  connect \q$64 32'00000000000000000000000000000000
  connect \q$67 32'00000000000000000000000000000000
  connect \q$70 32'00000000000000000000000000000000
  connect \q$73 32'00000000000000000000000000000000
  connect \q$76 32'00000000000000000000000000000000
  connect \q$79 32'00000000000000000000000000000000
  connect \q$82 32'00000000000000000000000000000000
  connect \q$85 32'00000000000000000000000000000000
  connect \q$88 32'00000000000000000000000000000000
  connect \q$91 32'00000000000000000000000000000000
  connect \q$94 32'00000000000000000000000000000000
  connect \q$97 32'00000000000000000000000000000000
  connect \q$100 32'00000000000000000000000000000000
  connect \q$103 32'00000000000000000000000000000000
end
