// Seed: 2800207307
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    output tri id_2,
    output wire id_3,
    output tri id_4,
    output tri id_5
);
  tri1  id_7;
  logic id_8;
  ;
  module_2 modCall_1 (
      id_1,
      id_5,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
  assign id_3 = -1 == -1;
  assign id_7 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    input supply1 id_2,
    output tri id_3
);
  wire id_5;
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input wand id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply0 id_3
);
endmodule
