// Seed: 2983042384
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output reg id_1,
    input id_2,
    input id_3,
    output id_4
);
  always begin
    id_1 <= 1;
    #1 id_4 = id_3 ? 1'b0 : id_2;
  end
  logic id_5;
  logic id_6;
  assign id_1 = 1;
endmodule
