{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457532702316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457532702319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 14:11:41 2016 " "Processing started: Wed Mar 09 14:11:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457532702319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457532702319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457532702319 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "output_files/output_files/lpm_counter0.qip " "Tcl Script File output_files/output_files/lpm_counter0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE output_files/output_files/lpm_counter0.qip " "set_global_assignment -name QIP_FILE output_files/output_files/lpm_counter0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1457532702591 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1457532702591 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_compare0.qip " "Tcl Script File lpm_compare0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_compare0.qip " "set_global_assignment -name QIP_FILE lpm_compare0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1457532702591 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1457532702591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1457532704121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/clockdivider2-20/clockdivider2-20.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/clockdivider2-20/clockdivider2-20.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivider2-20 " "Found entity 1: clockdivider2-20" {  } { { "../clockdivider2-20/clockdivider2-20.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/clockdivider2-20/clockdivider2-20.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532704682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532704682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module decode_7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file module decode_7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7segment " "Found entity 1: decode_7segment" {  } { { "module decode_7segment.v" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/module decode_7segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532704697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532704697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/dflipflop/dflipflop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/dflipflop/dflipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "../Dflipflop/dflipflop.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/Dflipflop/dflipflop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532704714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532704714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/fulladd/fulladd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/fulladd/fulladd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "../fulladd/fulladd.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/fulladd/fulladd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532704733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532704733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/halfadd/halfadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/halfadd/halfadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 halfadd " "Found entity 1: halfadd" {  } { { "../halfadd/halfadd.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/halfadd/halfadd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532704751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532704751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/stopwatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532704768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532704768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tick_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tick_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tick_generator " "Found entity 1: tick_generator" {  } { { "tick_generator.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/tick_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532704785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532704785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b-bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b-bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 B-BCD " "Found entity 1: B-BCD" {  } { { "B-BCD.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/B-BCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532704801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532704801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "counter.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705350 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532705350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counters.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counters " "Found entity 1: counters" {  } { { "counters.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/counters.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532705370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bigcounter1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bigcounter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bigcounter1-SYN " "Found design unit 1: bigcounter1-SYN" {  } { { "bigcounter1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/bigcounter1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705384 ""} { "Info" "ISGN_ENTITY_NAME" "1 bigcounter1 " "Found entity 1: bigcounter1" {  } { { "bigcounter1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/bigcounter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532705384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "specialdff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file specialdff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 specialdff " "Found entity 1: specialdff" {  } { { "specialdff.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/specialdff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532705400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counters2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counters2 " "Found entity 1: counters2" {  } { { "counters2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/counters2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532705420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705439 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532705439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Found design unit 1: lpm_counter3-SYN" {  } { { "lpm_counter3.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter3.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705460 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Found entity 1: lpm_counter3" {  } { { "lpm_counter3.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532705460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter4-SYN " "Found design unit 1: lpm_counter4-SYN" {  } { { "lpm_counter4.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter4.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705485 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter4 " "Found entity 1: lpm_counter4" {  } { { "lpm_counter4.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532705485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_counter5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_counter5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter5-SYN " "Found design unit 1: lpm_counter5-SYN" {  } { { "output_files/lpm_counter5.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/output_files/lpm_counter5.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705502 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter5 " "Found entity 1: lpm_counter5" {  } { { "output_files/lpm_counter5.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/output_files/lpm_counter5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532705502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "output_files/lpm_compare0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/output_files/lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705520 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "output_files/lpm_compare0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/output_files/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532705520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705539 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532705539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare2-SYN " "Found design unit 1: lpm_compare2-SYN" {  } { { "lpm_compare2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705555 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Found entity 1: lpm_compare2" {  } { { "lpm_compare2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532705555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitregisterrw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bitregisterrw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitregisterrw " "Found entity 1: 4bitregisterrw" {  } { { "4bitregisterrw.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/4bitregisterrw.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532705585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532705585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1457532707088 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "decimalpt " "Pin \"decimalpt\" is missing source" {  } { { "stopwatch.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/stopwatch.bdf" { { 560 224 400 576 "decimalpt" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1457532707119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7segment decode_7segment:inst4 " "Elaborating entity \"decode_7segment\" for hierarchy \"decode_7segment:inst4\"" {  } { { "stopwatch.bdf" "inst4" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/stopwatch.bdf" { { 200 1040 1240 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532707268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitregisterrw 4bitregisterrw:inst11 " "Elaborating entity \"4bitregisterrw\" for hierarchy \"4bitregisterrw:inst11\"" {  } { { "stopwatch.bdf" "inst11" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/stopwatch.bdf" { { 224 816 944 320 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532707352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counters2 counters2:inst2 " "Elaborating entity \"counters2\" for hierarchy \"counters2:inst2\"" {  } { { "stopwatch.bdf" "inst2" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/stopwatch.bdf" { { 312 480 648 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532707468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counters2:inst2\|counter:10mscounter " "Elaborating entity \"counter\" for hierarchy \"counters2:inst2\|counter:10mscounter\"" {  } { { "counters2.bdf" "10mscounter" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/counters2.bdf" { { 72 72 216 216 "10mscounter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532707685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.vhd" "LPM_COUNTER_component" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/counter.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532707881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/counter.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457532707923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532707980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532707980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532707980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532707980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532707980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532707980 ""}  } { { "counter.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/counter.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457532707980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rql.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rql.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rql " "Found entity 1: cntr_rql" {  } { { "db/cntr_rql.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_rql.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532708112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532708112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rql counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component\|cntr_rql:auto_generated " "Elaborating entity \"cntr_rql\" for hierarchy \"counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component\|cntr_rql:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532708182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532708383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532708383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hfc counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component\|cntr_rql:auto_generated\|cmpr_hfc:cmpr1 " "Elaborating entity \"cmpr_hfc\" for hierarchy \"counters2:inst2\|counter:10mscounter\|lpm_counter:LPM_COUNTER_component\|cntr_rql:auto_generated\|cmpr_hfc:cmpr1\"" {  } { { "db/cntr_rql.tdf" "cmpr1" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_rql.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532708447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_generator tick_generator:inst " "Elaborating entity \"tick_generator\" for hierarchy \"tick_generator:inst\"" {  } { { "stopwatch.bdf" "inst" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/stopwatch.bdf" { { 328 48 240 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532709813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare1 tick_generator:inst\|lpm_compare1:inst1 " "Elaborating entity \"lpm_compare1\" for hierarchy \"tick_generator:inst\|lpm_compare1:inst1\"" {  } { { "tick_generator.bdf" "inst1" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/tick_generator.bdf" { { 336 480 608 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532710183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare1.vhd" "LPM_COMPARE_component" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare1.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532710531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare1.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457532710547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532710548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532710548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532710548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532710548 ""}  } { { "lpm_compare1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare1.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457532710548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_fcj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_fcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_fcj " "Found entity 1: cmpr_fcj" {  } { { "db/cmpr_fcj.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cmpr_fcj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532710687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532710687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fcj tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_fcj:auto_generated " "Elaborating entity \"cmpr_fcj\" for hierarchy \"tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_fcj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532710769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bigcounter1 tick_generator:inst\|bigcounter1:inst3 " "Elaborating entity \"bigcounter1\" for hierarchy \"tick_generator:inst\|bigcounter1:inst3\"" {  } { { "tick_generator.bdf" "inst3" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/tick_generator.bdf" { { 352 248 392 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532711089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "bigcounter1.vhd" "LPM_COUNTER_component" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/bigcounter1.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532711256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "bigcounter1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/bigcounter1.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457532711350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532711350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532711350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532711350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532711350 ""}  } { { "bigcounter1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/bigcounter1.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457532711350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5si.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5si.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5si " "Found entity 1: cntr_5si" {  } { { "db/cntr_5si.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_5si.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532711473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532711473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5si tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated " "Elaborating entity \"cntr_5si\" for hierarchy \"tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532711550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare2 tick_generator:inst\|lpm_compare2:inst2 " "Elaborating entity \"lpm_compare2\" for hierarchy \"tick_generator:inst\|lpm_compare2:inst2\"" {  } { { "tick_generator.bdf" "inst2" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/tick_generator.bdf" { { 528 496 624 624 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532711891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare2.vhd" "LPM_COMPARE_component" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare2.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532711930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare2.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457532711948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532711948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532711948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532711948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532711948 ""}  } { { "lpm_compare2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_compare2.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457532711948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tpi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tpi " "Found entity 1: cmpr_tpi" {  } { { "db/cmpr_tpi.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cmpr_tpi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532712079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532712079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tpi tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_tpi:auto_generated " "Elaborating entity \"cmpr_tpi\" for hierarchy \"tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_tpi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532712123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 tick_generator:inst\|lpm_counter0:inst5 " "Elaborating entity \"lpm_counter0\" for hierarchy \"tick_generator:inst\|lpm_counter0:inst5\"" {  } { { "tick_generator.bdf" "inst5" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/tick_generator.bdf" { { 536 240 384 616 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532712444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532712572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457532712618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532712618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532712618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532712618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532712618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532712618 ""}  } { { "lpm_counter0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/lpm_counter0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457532712618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u5k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u5k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u5k " "Found entity 1: cntr_u5k" {  } { { "db/cntr_u5k.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_u5k.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457532712764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457532712764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u5k tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated " "Elaborating entity \"cntr_u5k\" for hierarchy \"tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457532712873 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decimalpt GND " "Pin \"decimalpt\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/stopwatch.bdf" { { 560 224 400 576 "decimalpt" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457532717005 "|stopwatch|decimalpt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1457532717005 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1457532717167 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1457532723698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457532723698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1457532724050 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1457532724050 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1457532724050 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1457532724050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457532724517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 14:12:04 2016 " "Processing ended: Wed Mar 09 14:12:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457532724517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457532724517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457532724517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457532724517 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "output_files/output_files/lpm_counter0.qip " "Tcl Script File output_files/output_files/lpm_counter0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE output_files/output_files/lpm_counter0.qip " "set_global_assignment -name QIP_FILE output_files/output_files/lpm_counter0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1457532727655 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1457532727655 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_compare0.qip " "Tcl Script File lpm_compare0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_compare0.qip " "set_global_assignment -name QIP_FILE lpm_compare0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1457532727658 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1457532727658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457532727679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457532727753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 14:12:06 2016 " "Processing started: Wed Mar 09 14:12:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457532727753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1457532727753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1457532727772 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1457532727851 ""}
{ "Info" "0" "" "Project  = stopwatch" {  } {  } 0 0 "Project  = stopwatch" 0 0 "Fitter" 0 0 1457532727851 ""}
{ "Info" "0" "" "Revision = stopwatch" {  } {  } 0 0 "Revision = stopwatch" 0 0 "Fitter" 0 0 1457532727851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1457532728520 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stopwatch EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"stopwatch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1457532728783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1457532728839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1457532728839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1457532728839 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1457532728944 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457532729155 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457532729155 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457532729155 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1457532729155 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457532729192 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457532729192 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457532729192 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457532729192 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457532729192 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1457532729192 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1457532729209 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1457532731816 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1457532731836 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1457532731854 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1457532731897 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1457532731917 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1457532731951 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_fcj:auto_generated\|aneb_result_wire\[0\]  " "Automatically promoted node tick_generator:inst\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_fcj:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457532732080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[3\] " "Destination node tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[3\]" {  } { { "db/cntr_u5k.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_u5k.tdf" 55 17 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tick_generator:inst|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457532732080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[2\] " "Destination node tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_u5k.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_u5k.tdf" 55 17 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tick_generator:inst|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457532732080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[1\] " "Destination node tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[1\]" {  } { { "db/cntr_u5k.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_u5k.tdf" 55 17 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tick_generator:inst|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457532732080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick_generator:inst\|inst " "Destination node tick_generator:inst\|inst" {  } { { "tick_generator.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/tick_generator.bdf" { { 448 352 416 496 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tick_generator:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457532732080 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1457532732080 ""}  } { { "db/cmpr_fcj.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cmpr_fcj.tdf" 30 18 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tick_generator:inst|lpm_compare1:inst1|lpm_compare:LPM_COMPARE_component|cmpr_fcj:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457532732080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_tpi:auto_generated\|aneb_result_wire\[0\]  " "Automatically promoted node tick_generator:inst\|lpm_compare2:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_tpi:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457532732089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[3\] " "Destination node tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[3\]" {  } { { "db/cntr_u5k.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_u5k.tdf" 55 17 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tick_generator:inst|lpm_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457532732089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[2\] " "Destination node tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_u5k.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_u5k.tdf" 55 17 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tick_generator:inst|lpm_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457532732089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[1\] " "Destination node tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[1\]" {  } { { "db/cntr_u5k.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_u5k.tdf" 55 17 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tick_generator:inst|lpm_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457532732089 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1457532732089 ""}  } { { "db/cmpr_tpi.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cmpr_tpi.tdf" 29 18 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tick_generator:inst|lpm_compare2:inst2|lpm_compare:LPM_COMPARE_component|cmpr_tpi:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457532732089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tick_generator:inst\|lpm_compare2:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_tpi:auto_generated\|aneb_result_wire\[0\]  " "Automatically promoted node tick_generator:inst\|lpm_compare2:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_tpi:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457532732094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[3\] " "Destination node tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[3\]" {  } { { "db/cntr_u5k.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_u5k.tdf" 55 17 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tick_generator:inst|lpm_counter0:inst11|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457532732094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[2\] " "Destination node tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_u5k.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_u5k.tdf" 55 17 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tick_generator:inst|lpm_counter0:inst11|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457532732094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[1\] " "Destination node tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[1\]" {  } { { "db/cntr_u5k.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cntr_u5k.tdf" 55 17 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tick_generator:inst|lpm_counter0:inst11|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457532732094 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1457532732094 ""}  } { { "db/cmpr_tpi.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cmpr_tpi.tdf" 29 18 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tick_generator:inst|lpm_compare2:inst4|lpm_compare:LPM_COMPARE_component|cmpr_tpi:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457532732094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tick_generator:inst\|lpm_compare2:inst7\|lpm_compare:LPM_COMPARE_component\|cmpr_tpi:auto_generated\|aneb_result_wire\[0\]  " "Automatically promoted node tick_generator:inst\|lpm_compare2:inst7\|lpm_compare:LPM_COMPARE_component\|cmpr_tpi:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457532732098 ""}  } { { "db/cmpr_tpi.tdf" "" { Text "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/db/cmpr_tpi.tdf" 29 18 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tick_generator:inst|lpm_compare2:inst7|lpm_compare:LPM_COMPARE_component|cmpr_tpi:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457532732098 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1457532734198 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1457532734216 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1457532734249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1457532734286 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1457532734322 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1457532734341 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1457532734358 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1457532734374 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1457532734416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1457532734453 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1457532734453 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457532734519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1457532736561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457532736674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1457532736695 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1457532737049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457532737103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1457532739311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/stopwatch2works/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1457532740983 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1457532740983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457532741910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1457532741955 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1457532741955 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1457532742002 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1457532742087 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1457532743351 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1457532743409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1457532744457 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457532746457 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/FPGA Lab/stopwatch2works/output_files/stopwatch.fit.smsg " "Generated suppressed messages file /Desktop/FPGA Lab/stopwatch2works/output_files/stopwatch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1457532747199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1129 " "Peak virtual memory: 1129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457532748585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 14:12:28 2016 " "Processing ended: Wed Mar 09 14:12:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457532748585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457532748585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457532748585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1457532748585 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1457532751812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457532751816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 14:12:31 2016 " "Processing started: Wed Mar 09 14:12:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457532751816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1457532751816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1457532751817 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1457532753229 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1457532753259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457532753808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 14:12:33 2016 " "Processing ended: Wed Mar 09 14:12:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457532753808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457532753808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457532753808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1457532753808 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1457532754688 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "output_files/output_files/lpm_counter0.qip " "Tcl Script File output_files/output_files/lpm_counter0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE output_files/output_files/lpm_counter0.qip " "set_global_assignment -name QIP_FILE output_files/output_files/lpm_counter0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1457532756292 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1457532756292 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_compare0.qip " "Tcl Script File lpm_compare0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_compare0.qip " "set_global_assignment -name QIP_FILE lpm_compare0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1457532756297 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1457532756297 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1457532756337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457532756411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 14:12:34 2016 " "Processing started: Wed Mar 09 14:12:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457532756411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457532756411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta stopwatch -c stopwatch " "Command: quartus_sta stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457532756430 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1457532756511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1457532757419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1457532757439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1457532757506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1457532757506 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1457532758688 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1457532758891 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1457532758915 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\] tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\] tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457532758942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_PIN_ clk_PIN_ " "create_clock -period 1.000 -name clk_PIN_ clk_PIN_" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457532758942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name START_B1_G3 START_B1_G3 " "create_clock -period 1.000 -name START_B1_G3 START_B1_G3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457532758942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457532758942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457532758942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457532758942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BUTTON_2_F1 BUTTON_2_F1 " "create_clock -period 1.000 -name BUTTON_2_F1 BUTTON_2_F1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457532758942 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457532758942 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1457532759084 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759103 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1457532759215 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1457532759281 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1457532759450 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1457532759450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.352 " "Worst-case setup slack is -2.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.352       -31.858 BUTTON_2_F1  " "   -2.352       -31.858 BUTTON_2_F1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.914       -14.060 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.914       -14.060 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.901        -7.604 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.901        -7.604 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.900       -13.876 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.900       -13.876 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.895       -13.953 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\]  " "   -1.895       -13.953 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.533       -25.086 clk_PIN_  " "   -1.533       -25.086 clk_PIN_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457532759584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.166 " "Worst-case hold slack is -1.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166       -11.681 clk_PIN_  " "   -1.166       -11.681 clk_PIN_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.041        -3.193 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\]  " "   -1.041        -3.193 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.645        -1.498 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -0.645        -1.498 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.556        -1.514 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -0.556        -1.514 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578         0.000 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "    0.578         0.000 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.226         0.000 BUTTON_2_F1  " "    1.226         0.000 BUTTON_2_F1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457532759627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.178 " "Worst-case recovery slack is -3.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.178       -57.254 clk_PIN_  " "   -3.178       -57.254 clk_PIN_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457532759646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.840 " "Worst-case removal slack is -0.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.840       -13.230 clk_PIN_  " "   -0.840       -13.230 clk_PIN_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457532759664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -22.000 clk_PIN_  " "   -3.000       -22.000 clk_PIN_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.000 START_B1_G3  " "   -3.000        -4.000 START_B1_G3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 BUTTON_2_F1  " "   -3.000        -3.000 BUTTON_2_F1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -8.000 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -8.000 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -8.000 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -4.000 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532759681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457532759681 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1457532760802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1457532760873 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1457532762270 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762411 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1457532762440 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1457532762440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.907 " "Worst-case setup slack is -1.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.907       -25.599 BUTTON_2_F1  " "   -1.907       -25.599 BUTTON_2_F1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.738       -12.089 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.738       -12.089 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.593        -6.372 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.593        -6.372 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592       -11.533 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.592       -11.533 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.588       -11.606 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\]  " "   -1.588       -11.606 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.238       -21.546 clk_PIN_  " "   -1.238       -21.546 clk_PIN_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457532762477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.096 " "Worst-case hold slack is -1.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.096       -11.805 clk_PIN_  " "   -1.096       -11.805 clk_PIN_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.973        -2.994 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\]  " "   -0.973        -2.994 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.600        -1.394 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -0.600        -1.394 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.530        -1.439 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -0.530        -1.439 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518         0.000 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "    0.518         0.000 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.016         0.000 BUTTON_2_F1  " "    1.016         0.000 BUTTON_2_F1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457532762513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.747 " "Worst-case recovery slack is -2.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.747       -49.362 clk_PIN_  " "   -2.747       -49.362 clk_PIN_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457532762537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.832 " "Worst-case removal slack is -0.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.832       -13.388 clk_PIN_  " "   -0.832       -13.388 clk_PIN_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457532762557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -22.000 clk_PIN_  " "   -3.000       -22.000 clk_PIN_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.000 START_B1_G3  " "   -3.000        -4.000 START_B1_G3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 BUTTON_2_F1  " "   -3.000        -3.000 BUTTON_2_F1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -8.000 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -8.000 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -8.000 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -4.000 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532762579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457532762579 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1457532763220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764719 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1457532764731 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1457532764731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.046 " "Worst-case setup slack is -1.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.046        -5.519 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.046        -5.519 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.898       -15.262 clk_PIN_  " "   -0.898       -15.262 clk_PIN_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.792        -4.876 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -0.792        -4.876 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.734        -4.730 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\]  " "   -0.734        -4.730 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.600        -2.400 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -0.600        -2.400 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.594        -5.953 BUTTON_2_F1  " "   -0.594        -5.953 BUTTON_2_F1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457532764776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.742 " "Worst-case hold slack is -0.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -8.098 clk_PIN_  " "   -0.742        -8.098 clk_PIN_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571        -1.777 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\]  " "   -0.571        -1.777 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.363        -0.826 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -0.363        -0.826 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309        -0.849 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -0.309        -0.849 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "    0.310         0.000 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361         0.000 BUTTON_2_F1  " "    0.361         0.000 BUTTON_2_F1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457532764823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.353 " "Worst-case recovery slack is -1.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.353       -24.003 clk_PIN_  " "   -1.353       -24.003 clk_PIN_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457532764855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.558 " "Worst-case removal slack is -0.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.558        -8.882 clk_PIN_  " "   -0.558        -8.882 clk_PIN_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532764911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457532764911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532765043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532765043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -22.000 clk_PIN_  " "   -3.000       -22.000 clk_PIN_ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532765043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.196 START_B1_G3  " "   -3.000        -4.196 START_B1_G3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532765043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.022 BUTTON_2_F1  " "   -3.000        -3.022 BUTTON_2_F1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532765043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -8.000 tick_generator:inst\|bigcounter1:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_5si:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532765043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -8.000 tick_generator:inst\|lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532765043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -8.000 tick_generator:inst\|lpm_counter0:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532765043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -4.000 tick_generator:inst\|lpm_counter0:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457532765043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457532765043 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1457532766267 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1457532766268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457532767144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 14:12:47 2016 " "Processing ended: Wed Mar 09 14:12:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457532767144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457532767144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457532767144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457532767144 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457532775063 ""}
