INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/comparetor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparetor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/filpflop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/shift_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Project/baud_rate_generator/baud_rate_generator.srcs/sim_1/new/tb_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_tb
