Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/Vitis/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.branch_determining_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mux_pc
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
