from capstone import Cs, CS_ARCH_X86, CS_MODE_64, x86_const
import datetime

# ============================================================================
# ì¶œë ¥ ê´€ë¦¬ í´ë˜ìŠ¤
# ============================================================================
class OutputWriter:
    """ë¶„ì„ ê²°ê³¼ë¥¼ íŒŒì¼ê³¼ ì½˜ì†”ì— ì¶œë ¥í•©ë‹ˆë‹¤."""
    
    def __init__(self, mode: str = None):
        self.mode = mode
        self.file_handle = None
        self.filename = None
        self.file_enabled = True
        
        if mode:
            self._setup_output_file()
    
    def _setup_output_file(self):
        """ë¶„ì„ ëª¨ë“œì— ë”°ë¼ ì¶œë ¥ íŒŒì¼ì„ ì„¤ì •í•©ë‹ˆë‹¤."""
        try:
            timestamp = datetime.datetime.now().strftime("%Y%m%d_%H%M%S")
            
            if self.mode == "1":
                self.filename = "tail_call_analysis.txt"
            elif self.mode == "2":
                self.filename = "vm_pattern_analysis.txt"
            elif self.mode == "3":
                self.filename = "execution_simulation.txt"
            else:
                self.filename = f"vm_analysis_{timestamp}.txt"
            
            # íŒŒì¼ì„ ì“°ê¸° ëª¨ë“œë¡œ ì—´ê¸° (ê¸°ì¡´ íŒŒì¼ ë®ì–´ì“°ê¸°)
            self.file_handle = open(self.filename, 'w', encoding='utf-8')
            self.write(f"=== VM ë¶„ì„ ê²°ê³¼ ===")
            self.write(f"ìƒì„± ì‹œê°„: {datetime.datetime.now().strftime('%Y-%m-%d %H:%M:%S')}")
            self.write(f"ë¶„ì„ ëª¨ë“œ: {self._get_mode_name()}")
            self.write("=" * 60)
            print(f"[*] ê²°ê³¼ê°€ '{self.filename}' íŒŒì¼ì— ì €ì¥ë©ë‹ˆë‹¤.")
            
        except Exception as e:
            print(f"[!] íŒŒì¼ ìƒì„± ì‹¤íŒ¨: {e}")
            print(f"[!] íŒŒì¼ëª…: {self.filename}")
            print(f"[*] ì½˜ì†” ì¶œë ¥ë§Œ ì‚¬ìš©í•©ë‹ˆë‹¤.")
            self.file_enabled = False
            self.file_handle = None
    
    def _get_mode_name(self) -> str:
        """ëª¨ë“œ ë²ˆí˜¸ë¥¼ ì´ë¦„ìœ¼ë¡œ ë³€í™˜í•©ë‹ˆë‹¤."""
        mode_names = {
            "1": "ìƒì„¸ tail-call ì¶”ì ",
            "2": "ê³ ìˆ˜ì¤€ VM íŒ¨í„´ ë¶„ì„",
            "3": "ì‹¤í–‰ ì‹œë®¬ë ˆì´ì…˜"
        }
        return mode_names.get(self.mode, "ì•Œ ìˆ˜ ì—†ìŒ")
    
    def write(self, text: str):
        """í…ìŠ¤íŠ¸ë¥¼ íŒŒì¼ê³¼ ì½˜ì†”ì— ì¶œë ¥í•©ë‹ˆë‹¤."""
        print(text)  # ì½˜ì†”ì—ëŠ” í•­ìƒ ì¶œë ¥
        
        if self.file_enabled and self.file_handle:
            try:
                self.file_handle.write(text + '\n')
                self.file_handle.flush()  # ì¦‰ì‹œ íŒŒì¼ì— ì“°ê¸°
            except Exception as e:
                if self.file_enabled:  # ì²« ë²ˆì§¸ ì—ëŸ¬ì—ì„œë§Œ ë©”ì‹œì§€ ì¶œë ¥
                    print(f"[!] íŒŒì¼ ì“°ê¸° ì‹¤íŒ¨: {e}")
                    print(f"[*] ì½˜ì†” ì¶œë ¥ë§Œ ê³„ì† ì‚¬ìš©í•©ë‹ˆë‹¤.")
                    self.file_enabled = False
    
    def close(self):
        """íŒŒì¼ í•¸ë“¤ì„ ë‹«ìŠµë‹ˆë‹¤."""
        if self.file_handle:
            try:
                self.write("\n=== ë¶„ì„ ì™„ë£Œ ===")
                self.file_handle.close()
                if self.file_enabled:
                    print(f"[*] ê²°ê³¼ê°€ '{self.filename}' íŒŒì¼ì— ì €ì¥ë˜ì—ˆìŠµë‹ˆë‹¤.")
            except Exception as e:
                print(f"[!] íŒŒì¼ ë‹«ê¸° ì‹¤íŒ¨: {e}")
            finally:
                self.file_handle = None

# ============================================================================
# ë©”ëª¨ë¦¬ ë° ë ˆì§€ìŠ¤í„° ê´€ë¦¬ í´ë˜ìŠ¤
# ============================================================================
class VMState:
    """VMì˜ ë ˆì§€ìŠ¤í„°ì™€ ë©”ëª¨ë¦¬ ìƒíƒœë¥¼ ê´€ë¦¬í•©ë‹ˆë‹¤."""
    
    def __init__(self, output_writer: OutputWriter = None, initial_rbp: int = None, initial_rsp: int = None, 
                 code_bytes: bytes = None, base_address: int = None):
        # ê¸°ë³¸ê°’ì€ ì¼ë°˜ì ì¸ ìŠ¤íƒ ì˜ì—­ ì£¼ì†Œë¥¼ ì‚¬ìš©í•˜ë˜, ì„¤ì • ê°€ëŠ¥í•˜ê²Œ í•¨
        default_stack_addr = 0x7fff12340000
        
        # ë°”ì´ë„ˆë¦¬ ë°ì´í„° ì ‘ê·¼ì„ ìœ„í•œ ì†ì„± ì¶”ê°€
        self.code_bytes = code_bytes
        self.base_address = base_address
        
        self.registers = {
            'rax': 0x7ff66f81bbd9, 'rbx': 0x158, 
            'rcx': 0x7ff66f610000, 'rdx':0x7ff66f81ba81,
            'rsi': 0x7ff66f70186a, 'rdi': 0, 'rbp': 0x7ff66f70186a,
            'rsp': 0x7f5ab1f7c8,  
            'r8': 0xf, 'r9': 0x122d0, 'r10': 0x1f669e80000,
            'r11': 0x3dac5bfa40, 'r12': 0, 'r13': 0, 'r14': 0x7ff66f610000, 'r15': 0

            # 'rax': 0x7ff7bc12c059, 'rbx': 0x5d8, 'rcx': 0x7ff7bbf20000, 'rdx':0x20ba81,
            # 'rsi': 0x7ff7bc054c32, 'rdi': 0x49,             
            # 'rbp': 0x7ff7bc01186a,
            # 'rsp': 0xdce09dfb50,  
            # 'r8': 0x7ff7bbf20000, 'r9': 0x122d0, 'r10': 0xdce09df7d9,
            # 'r11': 0xdce09df3a0, 'r12': 0, 'r13': 0, 'r14': 0, 'r15': 0


            # 'rax': 0, 'rbx': 0, 'rcx': 0, 'rdx': 0,
            # 'rsi': 0, 'rdi': 0, 
            # 'rbp': initial_rbp if initial_rbp is not None else default_stack_addr,
            # 'rsp': initial_rsp if initial_rsp is not None else default_stack_addr, 
            # 'r8': 0, 'r9': 0, 'r10': 0,
            # 'r11': 0, 'r12': 0, 'r13': 0, 'r14': 0, 'r15': 0
        }
        self.memory = {
            0x7f5ab1f7c8: (0x000000000000000a, False),
            # 0x7ff6af24bbd9: (0x7ff6af11c69d, False),
            # 0x7ff6af131956: (0x15883e9700450a00, False),
            # 0x7ff6af131962: (0x45bb, False),
            # 0x7ff6af13189d: (0x240000, False),
            # 0x7ff6af1318cb: (0x7ff6af1feb32, False),
            # 0x7ff6af1319da: (0x699bbd22bc8bbcab, False),
            # 0x7ff6af1feb34: (0x0128fff1c3ab0005, False),
            # 0x7ff6af1feb36: (0x050128fff1c3ab, False),
            # 0x7ff6af1318e7: (0x7ff6af24ba, False),
            # 0x7ff6af1feb32: (0xfff1c3ab00050128, False),

            # 0x7ff7bc0118e7: (0x7ff7bc12ba81, False),
            # 0x7ff7bc0118c6: (0x02bf1cbe91c11b55, False),
            # 0x7ff7bc0119aa: (0x90ddd9f6f000, False),
            # 0x7ff7bc011937: (0x097030000000008f, False),
            # 0x7ff7bc01d45c: (0x497fdc9cbbf58149, False),
            # 0x7ff7bc0118cb: (0x7ff7bc02bf1c, False),
            # 0x7ff7bc02bf1c: (0x0e97c6570003842f, False),
            # 0x7ff7bc02bf24: (0xd01bd3f57a012866, False),
            # 0x7ff7bc01199a: (0x0, False),
            # 0x7ff7bc01187c: (0x0fdf, False),
            # 0x7ff7bc02bf20: (0x7a0128660e97c657, False),
            # 0x7ff7bc02bf25: (0x09d01bd3f57a0128, False),
            # 0x7ff7bc02bf27: (0x085509d01bd3f57a, False),
            # 0x7ff7bc130ec9: (0xe9000003ece9e889, False),
            # 0x7ff7bc0216ab: (0xf62949000003b1e9, False),
            # 0x7ff7bc12bad9: (0x7ff7bc01f053, False),
            # 0x7ff7bc06434f: (0x6801286f3aa14df8, False),
            # 0x7ff7bc064353: (0xffd633516801286f, False),
            # 0x7ff7bc064358: (0x0f0128ffffffd633, False),
            # 0x7ff7bc064354: (0xffffd63351680128, False),
            # 0x7ff7bc064356: (0x28ffffffd6335168, False),
            # 0x7ff7bc0119c5: (0x3fe9, False),
            # 0x7ff7bc154401: (0x0000006e00000000, False),
            # 0x7ff7bc06434b: (0x3aa14df80000000e, False),
            # 0x7ff7bc12bae9: (0x7ff7bbff43df, False),
            # 0x7ff7bc011956: (0xe7db3efd7fcf793f, False),


            # 0x7ff7bc01189d: (0, False),
            # 0x7ff7bc0119da: (0, False),
            # 0x7ff7bc0118cb: (0x7ff7bc0d8749, False),
            # 0x7ff7bc0118e7: (0x7ff7bc12ba81, False),
            # 0x7ff7bc12ba81: (0x7ff7bc03e17e, False),
            # 0x7ff7bc0118c7: (0, False),
            # 0x7ff7bc42b8f8: (0x75731d754bdc69c3, False),
            # 0x9bdd2ff748: (0x68745f5f00746e63, False),
            # 0x9bdd2ff6c0: (0x6e6f636c5f5f0065, False),
            # 0x9bdd2ff6e8: (0x696f69785f5f0063, False),


            # 0x7ff67597189d: (0x0, False),
            # 0x7ff6759718c7: (0xa34f7a7a, False),
            # 0x7ff675971962: (0x0, False),
            # 0x7ff6759719da: (0x0, False),
            # 0x7ff6759718cb: (0x75a38749, False),
            # 0x7ff6759718e7: (0x7ff675a8ba81, False),
            # 0x7ff675a8ba81: (0x7ff67599e17e, False),
            # ìŠ¤íƒ ë©”ëª¨ë¦¬: í˜„ì¬ RSP ìœ„ì¹˜ì— í…ŒìŠ¤íŠ¸ìš© ë°˜í™˜ ì£¼ì†Œ ì„¤ì •
            # 0x39587cf840: (0x7ff67597186a, False),  # í˜„ì¬ RSPì— ë°˜í™˜ ì£¼ì†Œ ì„¤ì • (ì„ì‹œ)
            #0x7ff67599e17e: (0x7ff67597186a, False),
            }  # {address: (value, is_estimated)}
        self.flags = {
            'ZF': False,  # Zero Flag
            'CF': False,  # Carry Flag  
            'SF': False,  # Sign Flag
            'DF': False   # Direction Flag
        }
        self.use_real_values = False
        self.output = output_writer or OutputWriter()
        
        # ì´ˆê¸° rbp/rsp ê°’ì´ ì„¤ì •ëœ ê²½ìš° ì•Œë¦¼
        if initial_rbp is not None or initial_rsp is not None:
            self.output.write("[*] ì´ˆê¸° ë ˆì§€ìŠ¤í„° ê°’ ì„¤ì •:")
            if initial_rbp is not None:
                self.output.write(f"    rbp = 0x{initial_rbp:x}")
            if initial_rsp is not None:
                self.output.write(f"    rsp = 0x{initial_rsp:x}")

    def set_real_memory_values(self, memory_values: dict):
        """ì‹¤ì œ ë©”ëª¨ë¦¬ ê°’ë“¤ì„ ì„¤ì •í•©ë‹ˆë‹¤."""
        for addr, val in memory_values.items():
            self.memory[addr] = (val, False)  # ì‹¤ì œê°’ìœ¼ë¡œ ì €ì¥
        self.use_real_values = True
        self.output.write(f"[*] ì‹¤ì œ ë©”ëª¨ë¦¬ ê°’ {len(memory_values)}ê°œ ì„¤ì •ë¨:")
        for addr, val in memory_values.items():
            self.output.write(f"    [0x{addr:x}] = 0x{val:x}")

    def set_real_registers(self, register_values: dict):
        """ì‹¤ì œ ë ˆì§€ìŠ¤í„° ê°’ë“¤ì„ ì„¤ì •í•©ë‹ˆë‹¤."""
        self.registers.update(register_values)
        self.output.write(f"[*] ì‹¤ì œ ë ˆì§€ìŠ¤í„° ê°’ {len(register_values)}ê°œ ì„¤ì •ë¨:")
        for reg, val in register_values.items():
            self.output.write(f"    {reg} = 0x{val:x}")

    def get_register(self, reg_name: str) -> int:
        return self.registers.get(reg_name, 0)

    def set_register(self, reg_name: str, value: int):
        self.registers[reg_name] = value

    def get_memory(self, address: int) -> tuple[int, bool]:
        """ë©”ëª¨ë¦¬ ê°’ì„ ê°€ì ¸ì˜µë‹ˆë‹¤. (ê°’, ì¶”ì •ê°’ì—¬ë¶€) ë°˜í™˜"""
        if address in self.memory:
            value, is_estimated = self.memory[address]
            return value, is_estimated
        else:
            # 1ë‹¨ê³„: ë°”ì´ë„ˆë¦¬ íŒŒì¼ì—ì„œ ê°’ ì°¾ê¸° ì‹œë„
            binary_value = self._get_value_from_binary(address)
            if binary_value is not None:
                self.memory[address] = (binary_value, False)  # ì‹¤ì œê°’ìœ¼ë¡œ ì €ì¥
                self.output.write(f"        ğŸ“– [ë°”ì´ë„ˆë¦¬ì—ì„œ ì½ìŒ] 0x{address:x} = 0x{binary_value:x}")
                return binary_value, False
            
            # 2ë‹¨ê³„: ë°”ì´ë„ˆë¦¬ì—ì„œë„ ì°¾ì„ ìˆ˜ ì—†ìœ¼ë©´ ì¶”ì •ê°’ ì‚¬ìš©
            estimated_value = self._estimate_memory_value(address)
            self.memory[address] = (estimated_value, True)  # ì¶”ì •ê°’ìœ¼ë¡œ ì €ì¥
            return estimated_value, True

    def set_memory(self, address: int, value: int):
        """ë©”ëª¨ë¦¬ ê°’ì„ ì„¤ì •í•©ë‹ˆë‹¤. (í•­ìƒ ì‹¤ì œê°’ìœ¼ë¡œ ì²˜ë¦¬)"""
        self.memory[address] = (value, False)  # ìƒˆë¡œ ì„¤ì •ëœ ê°’ì€ ì‹¤ì œê°’

    def _get_value_from_binary(self, address: int) -> int:
        """ë°”ì´ë„ˆë¦¬ íŒŒì¼ì—ì„œ ì£¼ì†Œì— í•´ë‹¹í•˜ëŠ” ê°’ì„ ì½ì–´ì˜µë‹ˆë‹¤."""
        if not self.code_bytes or not self.base_address:
            return None
        
        # ì£¼ì†Œê°€ ë°”ì´ë„ˆë¦¬ ë²”ìœ„ ë‚´ì— ìˆëŠ”ì§€ í™•ì¸
        if address < self.base_address or address >= self.base_address + len(self.code_bytes):
            return None
        
        try:
            offset = address - self.base_address
            # 8ë°”ì´íŠ¸ ì½ê¸° (Little Endian)
            if offset + 8 <= len(self.code_bytes):
                value_bytes = self.code_bytes[offset:offset + 8]
                value = int.from_bytes(value_bytes, byteorder='little')
                return value
            # 8ë°”ì´íŠ¸ë¥¼ ì½ì„ ìˆ˜ ì—†ìœ¼ë©´ 4ë°”ì´íŠ¸ ì‹œë„
            elif offset + 4 <= len(self.code_bytes):
                value_bytes = self.code_bytes[offset:offset + 4]
                value = int.from_bytes(value_bytes, byteorder='little')
                return value
            # 4ë°”ì´íŠ¸ë„ ì•ˆë˜ë©´ ë‚¨ì€ ë°”ì´íŠ¸ë§Œ ì½ê¸°
            else:
                remaining = len(self.code_bytes) - offset
                if remaining > 0:
                    value_bytes = self.code_bytes[offset:offset + remaining]
                    # ë¶€ì¡±í•œ ë°”ì´íŠ¸ëŠ” 0ìœ¼ë¡œ íŒ¨ë”©
                    value_bytes += b'\x00' * (8 - len(value_bytes))
                    value = int.from_bytes(value_bytes, byteorder='little')
                    return value
                else:
                    return None
        except Exception as e:
            self.output.write(f"        âŒ [ë°”ì´ë„ˆë¦¬ ì½ê¸° ì˜¤ë¥˜] 0x{address:x}: {e}")
            return None

    def _estimate_memory_value(self, address: int) -> int:
        """VM ì´ˆê¸° ë©”ëª¨ë¦¬ ìƒíƒœ ì¶”ì •"""
        if self.use_real_values:
            return 0x0
        
        # ìŠ¤íƒ ì˜ì—­ ê°ì§€ (RSP ê¸°ì¤€)
        rsp = self.registers['rsp']
        if abs(address - rsp) < 0x1000:  # RSP ê·¼ì²˜ 4KB ë²”ìœ„
            return 0x0  # ìŠ¤íƒì€ ê¸°ë³¸ì ìœ¼ë¡œ 0ìœ¼ë¡œ ì´ˆê¸°í™”
        
        rbp = self.registers['rbp']
        offset = address - rbp
        
        if offset == 0xf8: return 0x2
        elif offset == 0x33: return 0x1000
        elif offset == 0x61: return 0x5
        elif offset == 0x170: return 0x8
        elif offset == 0x7d: return 0xa
        else: return 0x0

    def print_registers(self):
        """ë ˆì§€ìŠ¤í„° ìƒíƒœë¥¼ ì¶œë ¥í•©ë‹ˆë‹¤."""
        important_regs = ['rax', 'rbx', 'rcx', 'rdx', 'rsi', 'rdi', 
                         'r8', 'r9', 'r10', 'r11', 'r12', 'r13', 'r14', 'r15']
        changed = {reg: val for reg in important_regs 
                  if (val := self.registers.get(reg, 0)) != 0}
        
        if changed:
            reg_str = ', '.join([f'{k}=0x{v:x}' for k, v in changed.items()])
            self.output.write(f"        ë ˆì§€ìŠ¤í„°: {reg_str}")


# ============================================================================
# ë””ìŠ¤ì–´ì…ˆë¸”ë¦¬ ì—”ì§„
# ============================================================================
class DisassemblyEngine:
    """ì½”ë“œ ë””ìŠ¤ì–´ì…ˆë¸”ë¦¬ë¥¼ ë‹´ë‹¹í•©ë‹ˆë‹¤."""
    
    def __init__(self, code_bytes: bytes, base_address: int, output_writer: OutputWriter = None):
        self.code_bytes = code_bytes
        self.base_address = base_address
        self.md = Cs(CS_ARCH_X86, CS_MODE_64)
        self.md.detail = True
        self.output = output_writer or OutputWriter()

    def get_code_slice(self, address: int, size: int) -> bytes:
        offset = address - self.base_address
        
        # ë””ë²„ê¹… ì •ë³´ ì¶”ê°€
        if offset < 0 or offset >= len(self.code_bytes):
            self.output.write(f"[!] ì˜¤ë¥˜: ì£¼ì†Œ 0x{address:x}ê°€ ë²”ìœ„ë¥¼ ë²—ì–´ë‚¬ìŠµë‹ˆë‹¤.")
            self.output.write(f"    ìš”ì²­ ì£¼ì†Œ: 0x{address:x}")
            self.output.write(f"    ë² ì´ìŠ¤ ì£¼ì†Œ: 0x{self.base_address:x}")
            self.output.write(f"    ê³„ì‚°ëœ ì˜¤í”„ì…‹: 0x{offset:x} ({offset} ë°”ì´íŠ¸)")
            self.output.write(f"    íŒŒì¼ í¬ê¸°: {len(self.code_bytes)} ë°”ì´íŠ¸")
            return b''
        
        actual_size = min(size, len(self.code_bytes) - offset)
        return self.code_bytes[offset : offset + actual_size]

    def disassemble_at(self, address: int, size: int = 0x40) -> list:
        code_slice = self.get_code_slice(address, size)
        if not code_slice:
            return []
        return list(self.md.disasm(code_slice, address))

    def is_address_valid(self, address: int) -> bool:
        offset = address - self.base_address
        return 0 <= offset < len(self.code_bytes)


# ============================================================================
# Tail-Call ì¶”ì ê¸°
# ============================================================================
class TailCallTracker:
    """Tail-call ì²´ì¸ì„ ì¶”ì í•©ë‹ˆë‹¤."""
    
    def __init__(self, disasm_engine: DisassemblyEngine, output_writer: OutputWriter = None):
        self.disasm = disasm_engine
        self.output = output_writer or OutputWriter()

    def trace(self, entry_address: int, max_instructions_per_block: int = 50, max_revisits: int = 3):
        visited_addresses = {}
        addresses_to_visit = [entry_address]
        tail_call_count = 0

        self.output.write(f"[*] 0x{entry_address:x}ì—ì„œ tail-call ì¶”ì ì„ ì‹œì‘í•©ë‹ˆë‹¤\n")

        while addresses_to_visit:
            current_address = addresses_to_visit.pop(0)
            
            visit_count = visited_addresses.get(current_address, 0)
            if visit_count >= max_revisits:
                self.output.write(f"[!] 0x{current_address:x} ìµœëŒ€ ì¬ë°©ë¬¸ íšŸìˆ˜ ë„ë‹¬. ê±´ë„ˆëœë‹ˆë‹¤.")
                continue
            
            visited_addresses[current_address] = visit_count + 1
            
            if visit_count > 0:
                self.output.write(f"[-] ì¬ë°©ë¬¸: 0x{current_address:x} (ë°©ë¬¸ íšŸìˆ˜: {visit_count + 1})")
            
            self.output.write(f"--- 0x{current_address:x}ì—ì„œ ë¸”ë¡ ì¶”ì  ì¤‘ ---")
            
            instructions = self.disasm.disassemble_at(current_address, 
                                                    size=max_instructions_per_block * 8)
            if not instructions:
                self.output.write(f"[!] 0x{current_address:x}ì—ì„œ ëª…ë ¹ì–´ë¥¼ ì°¾ì„ ìˆ˜ ì—†ìŠµë‹ˆë‹¤.")
                continue

            instruction_count = 0
            for insn in instructions:
                self.output.write(f"0x{insn.address:x}:\t{insn.mnemonic}\t{insn.op_str}")
                instruction_count += 1

                if insn.mnemonic == "jmp":
                    if insn.operands and insn.operands[0].type == x86_const.X86_OP_IMM:
                        target_address = insn.operands[0].imm
                        tail_call_count += 1
                        self.output.write(f"\n[+] Tail call #{tail_call_count} â†’ 0x{target_address:x}\n")
                        
                        target_visit_count = visited_addresses.get(target_address, 0)
                        if target_visit_count < max_revisits:
                            addresses_to_visit.append(target_address)
                        break
                    else:
                        self.output.write(f"[*] ê°„ì ‘ ì í”„: {insn.mnemonic} {insn.op_str}. ì¶”ì  ê³„ì† ì§„í–‰.")
                        # ê°„ì ‘ ì í”„ì—ì„œë„ ì¶”ì ì„ ê³„ì† ì§„í–‰
                elif insn.mnemonic == "ret":
                    self.output.write(f"\n[-] ë°˜í™˜. ì¶”ì  ì¤‘ë‹¨.\n")
                    break
                
                if instruction_count >= max_instructions_per_block:
                    self.output.write(f"[!] ìµœëŒ€ ëª…ë ¹ì–´ ìˆ˜({max_instructions_per_block})ì— ë„ë‹¬. ì¶”ì  ì¤‘ë‹¨.")
                    break


# ============================================================================
# íŒ¨í„´ ë¶„ì„ê¸°
# ============================================================================
class PatternAnalyzer:
    """VM íŒ¨í„´ì„ ë¶„ì„í•©ë‹ˆë‹¤."""
    
    def __init__(self, disasm_engine: DisassemblyEngine, output_writer: OutputWriter = None):
        self.disasm = disasm_engine
        self.output = output_writer or OutputWriter()

    def analyze(self, entry_address: int, max_chains: int = 10):
        self.output.write(f"[*] VM íŒ¨í„´ ë¶„ì„ ì‹œì‘ (ì£¼ì†Œ: 0x{entry_address:x})")
        self.output.write("=" * 60)
        
        dispatcher_targets = self._detect_dispatcher_table(entry_address)
        
        if dispatcher_targets:
            self._analyze_dispatcher_handlers(dispatcher_targets, max_chains)
        else:
            self.output.write("ë””ìŠ¤íŒ¨ì²˜ í…Œì´ë¸”ì„ ì°¾ì„ ìˆ˜ ì—†ìŠµë‹ˆë‹¤.")

    def _detect_dispatcher_table(self, address: int) -> list:
        instructions = self.disasm.disassemble_at(address, size=0x100)
        jump_targets = []
        consecutive_jumps = 0
        
        for insn in instructions:
            if (insn.mnemonic == 'jmp' and insn.operands and 
                insn.operands[0].type == x86_const.X86_OP_IMM):
                target_addr = insn.operands[0].imm
                jump_targets.append(target_addr)
                consecutive_jumps += 1
            else:
                break
                
        if consecutive_jumps >= 3:
            self.output.write(f"[ê°ì§€] {consecutive_jumps}ê°œì˜ ì—°ì† ì í”„ â†’ VM ë””ìŠ¤íŒ¨ì²˜")
            return jump_targets
        return []

    def _analyze_dispatcher_handlers(self, dispatcher_targets: list, max_chains: int):
        valid_handlers = [addr for addr in dispatcher_targets 
                         if self.disasm.is_address_valid(addr)]
        
        self.output.write(f"[*] ì´ {len(dispatcher_targets)}ê°œ í•¸ë“¤ëŸ¬ ì¤‘ {len(valid_handlers)}ê°œ ìœ íš¨")
        self.output.write("-" * 40)
        
        for i, target_addr in enumerate(valid_handlers[:max_chains]):
            self.output.write(f"\n[í•¸ë“¤ëŸ¬ #{i}] 0x{target_addr:x}")
            result = self._analyze_single_handler(target_addr)
            self.output.write(f"[ê²°ê³¼] {result}")
            
        self.output.write(f"\n[ì™„ë£Œ] {len(valid_handlers)}ê°œ í•¸ë“¤ëŸ¬ ë¶„ì„ ì™„ë£Œ")

    def _analyze_single_handler(self, start_address: int) -> str:
        instructions = self.disasm.disassemble_at(start_address, size=0x200)
        
        memory_count = 0
        arithmetic_count = 0
        data_move_count = 0
        
        for i, insn in enumerate(instructions[:20]):
            if any(kw in insn.op_str for kw in ['ptr [']):
                memory_count += 1
            if insn.mnemonic in ['add', 'sub', 'mul', 'div', 'xor', 'and', 'or']:
                arithmetic_count += 1
            if insn.mnemonic in ['mov', 'movzx', 'movsx']:
                data_move_count += 1
        
        parts = []
        if memory_count > 0: parts.append(f"ë©”ëª¨ë¦¬({memory_count})")
        if arithmetic_count > 0: parts.append(f"ì‚°ìˆ ({arithmetic_count})")
        if data_move_count > 0: parts.append(f"ì´ë™({data_move_count})")
        
        return " + ".join(parts) if parts else "ë¯¸ë¶„ë¥˜"


# ============================================================================
# ì‹¤í–‰ ì‹œë®¬ë ˆì´í„°
# ============================================================================
class ExecutionSimulator:
    """ëª…ë ¹ì–´ ì‹¤í–‰ì„ ì‹œë®¬ë ˆì´ì…˜í•©ë‹ˆë‹¤."""
    
    def __init__(self, disasm_engine: DisassemblyEngine, vm_state: VMState, output_writer: OutputWriter = None):
        self.disasm_engine = disasm_engine
        self.vm_state = vm_state
        self.output = output_writer or OutputWriter()
        self.jump_counts = {}  # ì í”„ ëŒ€ìƒ ì£¼ì†Œë³„ ë°©ë¬¸ íšŸìˆ˜ ì¶”ì 
        self.memory_changes = {}  # ë©”ëª¨ë¦¬ ë³€í™” ì¶”ì 
        self.initial_registers = {}  # ì´ˆê¸° ë ˆì§€ìŠ¤í„° ê°’
        self.final_registers = {}  # ìµœì¢… ë ˆì§€ìŠ¤í„° ê°’

    def simulate(self, entry_address: int, max_instructions: int = 200):
        """ëª…ë ¹ì–´ ì‹¤í–‰ì„ ì‹œë®¬ë ˆì´ì…˜í•©ë‹ˆë‹¤."""
        self.output.write(f"[*] ì‹¤í–‰ ì‹œë®¬ë ˆì´ì…˜ì„ ì‹œì‘í•©ë‹ˆë‹¤...")
        self.output.write(f"[*] ì„¤ì •: ìµœëŒ€ {max_instructions}ê°œ ëª…ë ¹ì–´")
        self.output.write(f"[*] ì‹¤í–‰ ì‹œë®¬ë ˆì´ì…˜ ì‹œì‘: 0x{entry_address:x}")
        self.output.write("=" * 60)
        
        # ì´ˆê¸° ìƒíƒœ ì €ì¥
        self.initial_registers = self.vm_state.registers.copy()
        
        current_address = entry_address
        instruction_count = 0
        
        try:
            while instruction_count < max_instructions and current_address is not None:
                instruction_count += 1
                
                # ë””ìŠ¤ì–´ì…ˆë¸”ë¦¬
                instructions = self.disasm_engine.disassemble_at(current_address, 16)
                if not instructions:
                    self.output.write(f"[!] ì£¼ì†Œ 0x{current_address:x}ì—ì„œ ë””ìŠ¤ì–´ì…ˆë¸”ë¦¬ ì‹¤íŒ¨")
                    break
                
                insn = instructions[0]
                
                # ëª…ë ¹ì–´ ì‹¤í–‰
                self.output.write(f"{instruction_count:3d}. 0x{insn.address:x}: {insn.mnemonic} {insn.op_str}")
                
                try:
                    # ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰
                    next_address = self._simulate_instruction(insn)
                    
                    # CALL ëª…ë ¹ì–´ì¸ ê²½ìš° ë°˜í™˜ ì£¼ì†Œë¥¼ ì˜¬ë°”ë¥´ê²Œ ì„¤ì •
                    if insn.mnemonic.lower() == 'call' and next_address is not None:
                        return_address = current_address + insn.size
                        # ìŠ¤íƒì— ì˜¬ë°”ë¥¸ ë°˜í™˜ ì£¼ì†Œ ì„¤ì •
                        current_rsp = self.vm_state.get_register('rsp')
                        self.vm_state.set_memory(current_rsp, return_address)
                        self.output.write(f"        ğŸ“ [CALL ìˆ˜ì •] ì˜¬ë°”ë¥¸ ë°˜í™˜ì£¼ì†Œ 0x{return_address:x} ì„¤ì •")
                    
                    # ë ˆì§€ìŠ¤í„° ìƒíƒœ ì¶œë ¥
                    self.vm_state.print_registers()
                    
                    if next_address is not None and next_address != current_address + insn.size:
                        # ì í”„ê°€ ë°œìƒí•œ ê²½ìš°
                        visit_info = ""
                        if next_address in self.jump_counts:
                            visit_info = f" (#{self.jump_counts[next_address]}ë²ˆì§¸ ë°©ë¬¸)"
                        self.output.write(f"        ğŸ”„ ì í”„: 0x{current_address:x} â†’ 0x{next_address:x}{visit_info}")
                        current_address = next_address
                    else:
                        # ë‹¤ìŒ ëª…ë ¹ì–´ë¡œ ì´ë™
                        current_address += insn.size
                    
                    self.output.write("-" * 40)
                    
                except Exception as e:
                    self.output.write(f"        âŒ [ì‹¤í–‰ ì˜¤ë¥˜] {e}")
                    break
                    
        except KeyboardInterrupt:
            self.output.write("\n[!] ì‚¬ìš©ìì— ì˜í•´ ì¤‘ë‹¨ë¨")
        
        # ìµœì¢… ìƒíƒœ ì €ì¥ ë° ë¶„ì„
        self.final_registers = self.vm_state.registers.copy()
        self._analyze_execution_results(instruction_count)
        
        self.output.write(f"\n[*] ì‹œë®¬ë ˆì´ì…˜ ì™„ë£Œ - ì´ {instruction_count}ê°œ ëª…ë ¹ì–´ ì‹¤í–‰")

    def _analyze_execution_results(self, instruction_count: int):
        """VM ì‹¤í–‰ ê²°ê³¼ë¥¼ ë¶„ì„í•©ë‹ˆë‹¤."""
        self.output.write("\n" + "=" * 60)
        self.output.write("ğŸ“Š **VM ì‹¤í–‰ ê²°ê³¼ ë¶„ì„**")
        self.output.write("=" * 60)
        
        # 1. ë ˆì§€ìŠ¤í„° ë³€í™” ë¶„ì„
        self.output.write("\nğŸ”„ **ë ˆì§€ìŠ¤í„° ë³€í™” ë¶„ì„:**")
        changed_regs = []
        for reg in self.initial_registers:
            initial = self.initial_registers.get(reg, 0)
            final = self.final_registers.get(reg, 0)
            if initial != final:
                changed_regs.append((reg, initial, final))
        
        if changed_regs:
            for reg, initial, final in changed_regs:
                self.output.write(f"  {reg}: 0x{initial:x} â†’ 0x{final:x}")
        else:
            self.output.write("  ë³€í™”ëœ ë ˆì§€ìŠ¤í„° ì—†ìŒ")
        
        # 2. ë©”ëª¨ë¦¬ ë³€í™” ë¶„ì„
        self.output.write("\nğŸ’¾ **ë©”ëª¨ë¦¬ ë³€í™” ë¶„ì„:**")
        if self.vm_state.memory:
            for addr, (value, is_estimated) in self.vm_state.memory.items():
                status = "ì¶”ì •ê°’" if is_estimated else "ì„¤ì •ê°’"
                self.output.write(f"  [0x{addr:x}] = 0x{value:x} ({status})")
        else:
            self.output.write("  ë©”ëª¨ë¦¬ ë³€í™” ì—†ìŒ")
        
        # 3. ì‹¤í–‰ íŒ¨í„´ ë¶„ì„
        self.output.write(f"\nğŸ“ˆ **ì‹¤í–‰ í†µê³„:**")
        self.output.write(f"  ì´ ì‹¤í–‰ ëª…ë ¹ì–´: {instruction_count}ê°œ")
        self.output.write(f"  ë©”ëª¨ë¦¬ ì ‘ê·¼: {len(self.memory_changes)}ê°œ ì£¼ì†Œ")

        # ì í”„ íšŸìˆ˜ í†µê³„ ì¶”ê°€
        if self.jump_counts:
            self.output.write(f"")
            self.output.write(f"ğŸ”„ **ì í”„ íšŸìˆ˜ í†µê³„:**")
            # ë°©ë¬¸ íšŸìˆ˜ë³„ë¡œ ì •ë ¬
            sorted_jumps = sorted(self.jump_counts.items(), key=lambda x: x[1], reverse=True)
            for addr, count in sorted_jumps[:10]:  # ìƒìœ„ 10ê°œë§Œ í‘œì‹œ
                self.output.write(f"  0x{addr:x}: {count}íšŒ ë°©ë¬¸")
            
            if len(sorted_jumps) > 10:
                self.output.write(f"  ... ë° {len(sorted_jumps) - 10}ê°œ ì£¼ì†Œ ë”")

        self.output.write(f"")

        # 4. VM ëª©ì  ì¶”ì •
        self.output.write(f"\nğŸ¯ **VM ëª©ì  ì¶”ì •:**")
        self._estimate_vm_purpose(changed_regs)

    def _simulate_instruction(self, insn):
        """ê°œë³„ ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜"""
        mnemonic = insn.mnemonic
        op_str = insn.op_str
        
        if mnemonic == 'mov':
            return self._simulate_mov(op_str)
        elif mnemonic == 'movzx':
            return self._simulate_movzx(op_str)
        elif mnemonic == 'movabs':
            return self._simulate_movabs(op_str)
        elif mnemonic == 'movsxd':
            return self._simulate_movsxd(op_str)
        elif mnemonic == 'add':
            return self._simulate_add(op_str)
        elif mnemonic == 'sub':
            return self._simulate_sub(op_str)
        elif mnemonic == 'xor':
            return self._simulate_xor(op_str)
        elif mnemonic == 'and':
            return self._simulate_and(op_str)
        elif mnemonic == 'or':
            return self._simulate_or(op_str)
        elif mnemonic == 'shl':
            return self._simulate_shl(op_str)
        elif mnemonic == 'shr':
            return self._simulate_shr(op_str)
        elif mnemonic == 'cmp':
            return self._simulate_cmp(op_str)
        elif mnemonic == 'test':
            return self._simulate_test(op_str)
        elif mnemonic == 'je':
            return self._simulate_je(op_str)
        elif mnemonic == 'jns':
            return self._simulate_jns(op_str)
        elif mnemonic == 'jne':
            return self._simulate_jne(op_str)
        elif mnemonic == 'jz':
            return self._simulate_jz(op_str)
        elif mnemonic == 'jnz':
            return self._simulate_jnz(op_str)
        elif mnemonic == 'jmp':
            return self._simulate_jmp(op_str)
        elif mnemonic == 'push':
            return self._simulate_push(op_str)
        elif mnemonic == 'pushfq':
            return self._simulate_pushfq(op_str)
        elif mnemonic == 'pop':
            return self._simulate_pop(op_str)
        elif mnemonic == 'popfq':
            return self._simulate_popfq(op_str)
        elif mnemonic == 'xchg':
            return self._simulate_xchg(op_str)
        elif mnemonic == 'ret':
            return self._simulate_ret(op_str)
        elif mnemonic == 'neg':
            return self._simulate_neg(op_str)
        elif mnemonic.startswith('lock'):
            # lock ì ‘ë‘ì‚¬ê°€ ìˆëŠ” ëª…ë ¹ì–´ ì²˜ë¦¬
            if 'sub' in mnemonic:
                return self._simulate_lock_sub(op_str)
            else:
                actual_mnemonic = mnemonic.split()[1] if len(mnemonic.split()) > 1 else mnemonic[4:]
                self.output.write(f"        â†’ ì§€ì›í•˜ì§€ ì•ŠëŠ” lock ëª…ë ¹ì–´: {mnemonic}")
                return None
        elif mnemonic == 'jb':
            return self._simulate_jb(op_str)
        elif mnemonic == 'call':
            return self._simulate_call(op_str)
        elif mnemonic == 'lea':
            return self._simulate_lea(op_str)
        elif mnemonic == 'stc':
            return self._simulate_stc(op_str)
        elif mnemonic == 'clc':
            return self._simulate_clc(op_str)
        elif mnemonic == 'std':
            return self._simulate_std(op_str)
        elif mnemonic == 'cld':
            return self._simulate_cld(op_str)
        elif mnemonic == 'out':
            return self._simulate_out(op_str)
        elif mnemonic == 'in':
            return self._simulate_in(op_str)
        else:
            self.output.write(f"        â†’ ì§€ì›í•˜ì§€ ì•ŠëŠ” ëª…ë ¹ì–´: {mnemonic}")
            return None

    def _simulate_mov(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        src_val = self._get_operand_value(src)
        self._set_operand_value(dst, src_val)
        
        self.output.write(f"        â†’ {dst} = 0x{src_val:x}")
        return None

    def _simulate_movzx(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        src_val = self._get_operand_value(src)
        self._set_operand_value(dst, src_val)
        
        self.output.write(f"        â†’ {dst} = 0x{src_val:x}")
        return None

    def _simulate_movabs(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        src_val = self._get_operand_value(src)
        self._set_operand_value(dst, src_val)
        
        self.output.write(f"        â†’ {dst} = 0x{src_val:x}")
        return None

    def _simulate_movsxd(self, op_str: str):
        """MOVSXD ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ - 32ë¹„íŠ¸ë¥¼ 64ë¹„íŠ¸ë¡œ ë¶€í˜¸ í™•ì¥"""
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        src_val = self._get_operand_value(src) & 0xFFFFFFFF  # 32ë¹„íŠ¸ë¡œ ë§ˆìŠ¤í¬
        
        # ë¶€í˜¸ í™•ì¥: 32ë¹„íŠ¸ MSBê°€ 1ì´ë©´ ìƒìœ„ 32ë¹„íŠ¸ë¥¼ 1ë¡œ ì±„ì›€
        if src_val & 0x80000000:
            extended_val = src_val | 0xFFFFFFFF00000000
        else:
            extended_val = src_val
        
        self._set_operand_value(dst, extended_val)
        
        self.output.write(f"        â†’ {dst} = ë¶€í˜¸í™•ì¥(0x{src_val:x}) = 0x{extended_val:x}")
        return None

    def _simulate_add(self, op_str: str):
        """ADD ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜"""
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        
        # 64ë¹„íŠ¸ ê²°ê³¼ì™€ ì˜¤ë²„í”Œë¡œìš° ì²´í¬
        result_full = dst_val + src_val
        result = result_full & 0xFFFFFFFFFFFFFFFF
        
        # CF í”Œë˜ê·¸: 64ë¹„íŠ¸ ì˜¤ë²„í”Œë¡œìš° ë°œìƒ ì‹œ ì„¤ì •
        self.vm_state.flags['CF'] = (result_full > 0xFFFFFFFFFFFFFFFF)
        # ZFì™€ SF í”Œë˜ê·¸ ì„¤ì •
        self.vm_state.flags['ZF'] = (result == 0)
        self.vm_state.flags['SF'] = (result & 0x8000000000000000) != 0
        
        self._set_operand_value(dst, result)
        
        # í”Œë˜ê·¸ ìƒíƒœ í‘œì‹œ
        flag_str = []
        if self.vm_state.flags['ZF']: flag_str.append('ZF')
        if self.vm_state.flags['SF']: flag_str.append('SF')
        if self.vm_state.flags['CF']: flag_str.append('CF')
        
        flag_info = f" ({', '.join(flag_str)})" if flag_str else ""
        
        # ìŠ¤íƒ í¬ì¸í„° íŠ¹ë³„ ì²˜ë¦¬
        if dst.lower() == 'rsp':
            self.output.write(f"        â†’ rsp = 0x{dst_val:x} + 0x{src_val:x} = 0x{result:x}{flag_info}")
        else:
            self.output.write(f"        â†’ {dst} = 0x{dst_val:x} + 0x{src_val:x} = 0x{result:x}{flag_info}")
        return None

    def _simulate_sub(self, op_str: str):
        """SUB ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜"""
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val - src_val) & 0xFFFFFFFFFFFFFFFF
        
        # í”Œë˜ê·¸ ì„¤ì •
        self.vm_state.flags['ZF'] = (result == 0)
        self.vm_state.flags['SF'] = (result & 0x8000000000000000) != 0
        # CF í”Œë˜ê·¸: dst < src (ë¶€í˜¸ ì—†ëŠ” ë¹„êµ)ì¼ ë•Œ ì„¤ì • (ì–¸ë”í”Œë¡œìš°)
        self.vm_state.flags['CF'] = (dst_val < src_val)
        
        self._set_operand_value(dst, result)
        
        # í”Œë˜ê·¸ ìƒíƒœ í‘œì‹œ
        flag_str = []
        if self.vm_state.flags['ZF']: flag_str.append('ZF')
        if self.vm_state.flags['SF']: flag_str.append('SF')
        if self.vm_state.flags['CF']: flag_str.append('CF')
        
        flag_info = f" ({', '.join(flag_str)})" if flag_str else ""
        
        # ìŠ¤íƒ í¬ì¸í„° íŠ¹ë³„ ì²˜ë¦¬
        if dst.lower() == 'rsp':
            self.output.write(f"        â†’ rsp = 0x{dst_val:x} - 0x{src_val:x} = 0x{result:x}{flag_info}")
        else:
            self.output.write(f"        â†’ {dst} = 0x{dst_val:x} - 0x{src_val:x} = 0x{result:x}{flag_info}")
        return None

    def _simulate_xor(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val ^ src_val) & 0xFFFFFFFFFFFFFFFF
        
        self._set_operand_value(dst, result)
        self.output.write(f"        â†’ {dst} = 0x{dst_val:x} ^ 0x{src_val:x} = 0x{result:x}")
        return None

    def _simulate_and(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val & src_val) & 0xFFFFFFFFFFFFFFFF
        
        self._set_operand_value(dst, result)
        self.output.write(f"        â†’ {dst} = 0x{dst_val:x} & 0x{src_val:x} = 0x{result:x}")
        return None

    def _simulate_or(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val | src_val) & 0xFFFFFFFFFFFFFFFF
        
        self._set_operand_value(dst, result)
        self.output.write(f"        â†’ {dst} = 0x{dst_val:x} | 0x{src_val:x} = 0x{result:x}")
        return None

    def _simulate_shl(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val << src_val) & 0xFFFFFFFFFFFFFFFF
        
        self._set_operand_value(dst, result)
        self.output.write(f"        â†’ {dst} = 0x{dst_val:x} << 0x{src_val:x} = 0x{result:x}")
        return None

    def _simulate_shr(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val >> src_val) & 0xFFFFFFFFFFFFFFFF
        
        self._set_operand_value(dst, result)
        self.output.write(f"        â†’ {dst} = 0x{dst_val:x} >> 0x{src_val:x} = 0x{result:x}")
        return None

    def _simulate_cmp(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val - src_val) & 0xFFFFFFFFFFFFFFFF
        
        # í”Œë˜ê·¸ ì„¤ì •
        self.vm_state.flags['ZF'] = (result == 0)
        self.vm_state.flags['SF'] = (result & 0x8000000000000000) != 0
        # CF í”Œë˜ê·¸: dst < src (ë¶€í˜¸ ì—†ëŠ” ë¹„êµ)ì¼ ë•Œ ì„¤ì •
        self.vm_state.flags['CF'] = (dst_val < src_val)
        
        # í”Œë˜ê·¸ ìƒíƒœ í‘œì‹œ
        flag_str = []
        if self.vm_state.flags['ZF']: flag_str.append('ZF')
        if self.vm_state.flags['SF']: flag_str.append('SF')
        if self.vm_state.flags['CF']: flag_str.append('CF')
        
        flag_info = f" ({', '.join(flag_str)})" if flag_str else ""
        self.output.write(f"        â†’ {dst} - {src} = 0x{result:x}{flag_info}")
        return None

    def _simulate_test(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val & src_val) & 0xFFFFFFFFFFFFFFFF
        
        # í”Œë˜ê·¸ ì„¤ì •
        self.vm_state.flags['ZF'] = (result == 0)
        self.vm_state.flags['SF'] = (result & 0x8000000000000000) != 0
        # TEST ëª…ë ¹ì–´ëŠ” CFë¥¼ í•­ìƒ 0ìœ¼ë¡œ ì„¤ì •
        self.vm_state.flags['CF'] = False
        
        # í”Œë˜ê·¸ ìƒíƒœ í‘œì‹œ
        flag_str = []
        if self.vm_state.flags['ZF']: flag_str.append('ZF')
        if self.vm_state.flags['SF']: flag_str.append('SF')
        if self.vm_state.flags['CF']: flag_str.append('CF')
        
        flag_info = f" ({', '.join(flag_str)})" if flag_str else ""
        self.output.write(f"        â†’ {dst} & {src} = 0x{result:x}{flag_info}")
        return None

    def _track_jump(self, target_address: int) -> str:
        """ì í”„ íšŸìˆ˜ë¥¼ ì¶”ì í•˜ê³  ë°©ë¬¸ ì •ë³´ë¥¼ ë°˜í™˜í•©ë‹ˆë‹¤"""
        if target_address in self.jump_counts:
            self.jump_counts[target_address] += 1
            visit_info = f"(#{self.jump_counts[target_address]}ë²ˆì§¸ ë°©ë¬¸)"
        else:
            self.jump_counts[target_address] = 1
            visit_info = "(ì²« ë°©ë¬¸)"
        return visit_info

    def _simulate_je(self, op_str: str):
        """JE (Jump if Equal) - ZFê°€ ì„¤ì •ë˜ì–´ ìˆìœ¼ë©´ ì í”„"""
        if self.vm_state.flags['ZF']:
            if op_str.startswith('0x'):
                target = int(op_str, 16)
                self.output.write(f"        â†’ ì¡°ê±´ ì í”„ ì‹¤í–‰ (ZF=1): 0x{target:x} {self._track_jump(target)}")
                return target
            else:
                self.output.write(f"        â†’ ì§€ì›í•˜ì§€ ì•ŠëŠ” ì í”„ ëŒ€ìƒ: {op_str}")
                return None
        else:
            self.output.write(f"        â†’ ì¡°ê±´ ì í”„ ê±´ë„ˆëœ€ (ZF=0)")
            return None

    def _simulate_jns(self, op_str: str):
        """JNS (Jump if Not Sign) - SFê°€ ì„¤ì •ë˜ì–´ ìˆì§€ ì•Šìœ¼ë©´ ì í”„"""
        if not self.vm_state.flags['SF']:
            if op_str.startswith('0x'):
                target = int(op_str, 16)
                self.output.write(f"        â†’ ì¡°ê±´ ì í”„ ì‹¤í–‰ (SF=0): 0x{target:x} {self._track_jump(target)}")
                return target
            else:
                self.output.write(f"        â†’ ì§€ì›í•˜ì§€ ì•ŠëŠ” ì í”„ ëŒ€ìƒ: {op_str}")
                return None
        else:
            self.output.write(f"        â†’ ì¡°ê±´ ì í”„ ê±´ë„ˆëœ€ (SF=1)")
            return None

    def _simulate_jne(self, op_str: str):
        """JNE (Jump if Not Equal) - ZFê°€ ì„¤ì •ë˜ì–´ ìˆì§€ ì•Šìœ¼ë©´ ì í”„"""
        if not self.vm_state.flags['ZF']:
            if op_str.startswith('0x'):
                target = int(op_str, 16)
                self.output.write(f"        â†’ ì¡°ê±´ ì í”„ ì‹¤í–‰ (ZF=0): 0x{target:x} {self._track_jump(target)}")
                return target
            else:
                self.output.write(f"        â†’ ì§€ì›í•˜ì§€ ì•ŠëŠ” ì í”„ ëŒ€ìƒ: {op_str}")
                return None
        else:
            self.output.write(f"        â†’ ì¡°ê±´ ì í”„ ê±´ë„ˆëœ€ (ZF=1)")
            return None

    def _simulate_jz(self, op_str: str):
        """JZ (Jump if Zero) - ZFê°€ ì„¤ì •ë˜ì–´ ìˆìœ¼ë©´ ì í”„"""
        if self.vm_state.flags['ZF']:
            if op_str.startswith('0x'):
                target = int(op_str, 16)
                self.output.write(f"        â†’ ì¡°ê±´ ì í”„ ì‹¤í–‰ (ZF=1): 0x{target:x} {self._track_jump(target)}")
                return target
            else:
                self.output.write(f"        â†’ ì§€ì›í•˜ì§€ ì•ŠëŠ” ì í”„ ëŒ€ìƒ: {op_str}")
                return None
        else:
            self.output.write(f"        â†’ ì¡°ê±´ ì í”„ ê±´ë„ˆëœ€ (ZF=0)")
            return None

    def _simulate_jnz(self, op_str: str):
        """JNZ (Jump if Not Zero) - ZFê°€ ì„¤ì •ë˜ì–´ ìˆì§€ ì•Šìœ¼ë©´ ì í”„"""
        if not self.vm_state.flags['ZF']:
            if op_str.startswith('0x'):
                target = int(op_str, 16)
                self.output.write(f"        â†’ ì¡°ê±´ ì í”„ ì‹¤í–‰ (ZF=0): 0x{target:x} {self._track_jump(target)}")
                return target
            else:
                self.output.write(f"        â†’ ì§€ì›í•˜ì§€ ì•ŠëŠ” ì í”„ ëŒ€ìƒ: {op_str}")
                return None
        else:
            self.output.write(f"        â†’ ì¡°ê±´ ì í”„ ê±´ë„ˆëœ€ (ZF=1)")
            return None

    def _simulate_jmp(self, op_str: str):
        if op_str.startswith('0x'):
            target = int(op_str, 16)
            self.output.write(f"        â†’ ì í”„: 0x{target:x} {self._track_jump(target)}")
            return target
        elif op_str in self.vm_state.registers:
            target = self.vm_state.get_register(op_str)
            self.output.write(f"        â†’ ê°„ì ‘ ì í”„: {op_str} (0x{target:x}) {self._track_jump(target)}")
            return target
        elif 'ptr [' in op_str:
            # ë©”ëª¨ë¦¬ ì°¸ì¡° ì í”„: jmp qword ptr [rax]
            self.output.write(f"        ğŸ” [ë©”ëª¨ë¦¬ ì í”„] {op_str} ë¶„ì„ ì¤‘...")
            target_value = self._get_operand_value(op_str)
            if target_value is not None:
                self.output.write(f"        â†’ ë©”ëª¨ë¦¬ ì í”„: {op_str} â†’ 0x{target_value:x} {self._track_jump(target_value)}")
                return target_value
            else:
                self.output.write(f"        âŒ [ì í”„ ì‹¤íŒ¨] ë©”ëª¨ë¦¬ ê°’ ì½ê¸° ì‹¤íŒ¨: {op_str}")
                return None
        else:
            self.output.write(f"        â“ [ì•Œ ìˆ˜ ì—†ëŠ” ì í”„] {op_str}")
            return None

    def _simulate_jb(self, op_str: str):
        """JB (Jump if Below) - CFê°€ ì„¤ì •ë˜ì–´ ìˆìœ¼ë©´ ì í”„"""
        if self.vm_state.flags['CF']:
            if op_str.startswith('0x'):
                target = int(op_str, 16)
                self.output.write(f"        â†’ ì¡°ê±´ ì í”„ ì‹¤í–‰ (CF=1): 0x{target:x} {self._track_jump(target)}")
                return target
            else:
                self.output.write(f"        â†’ ì¡°ê±´ ì í”„ ê±´ë„ˆëœ€ (CF=0)")
                return None
        else:
            self.output.write(f"        â†’ ì¡°ê±´ ì í”„ ê±´ë„ˆëœ€ (CF=0)")
            return None

    def _simulate_push(self, op_str: str):
        """PUSH ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ - ìŠ¤íƒì— ê°’ í‘¸ì‹œ"""
        src_val = self._get_operand_value(op_str.strip())
        
        # RSP ê°ì†Œ í›„ ë©”ëª¨ë¦¬ì— ê°’ ì €ì¥
        rsp = self.vm_state.get_register('rsp')
        rsp -= 8
        self.vm_state.set_register('rsp', rsp)
        self.vm_state.set_memory(rsp, src_val)
        
        self.output.write(f"        â†’ push {op_str} (0x{src_val:x}) to [0x{rsp:x}]")
        return None

    def _simulate_pushfq(self, op_str: str):
        """PUSHFQ ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ - í”Œë˜ê·¸ ë ˆì§€ìŠ¤í„° í‘¸ì‹œ"""
        # í”Œë˜ê·¸ ê°’ ê³„ì‚° (ê°„ë‹¨í•œ ì˜ˆì‹œ)
        flags_val = 0
        if self.vm_state.flags.get('ZF', False): flags_val |= 0x40
        if self.vm_state.flags.get('SF', False): flags_val |= 0x80
        if self.vm_state.flags.get('CF', False): flags_val |= 0x1
        
        # RSP ê°ì†Œ í›„ í”Œë˜ê·¸ ì €ì¥
        rsp = self.vm_state.get_register('rsp')
        rsp -= 8
        self.vm_state.set_register('rsp', rsp)
        self.vm_state.set_memory(rsp, flags_val)
        
        self.output.write(f"        â†’ pushfq (0x{flags_val:x}) to [0x{rsp:x}]")
        return None

    def _simulate_pop(self, op_str: str):
        """POP ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ - ìŠ¤íƒì—ì„œ ê°’ íŒ"""
        # ìŠ¤íƒì—ì„œ ê°’ ì½ê¸°
        rsp = self.vm_state.get_register('rsp')
        val, _ = self.vm_state.get_memory(rsp)
        
        # ëŒ€ìƒ ì˜¤í¼ëœë“œì— ê°’ ì €ì¥
        self._set_operand_value(op_str.strip(), val)
        
        # RSP ì¦ê°€
        rsp += 8
        self.vm_state.set_register('rsp', rsp)
        
        self.output.write(f"        â†’ pop {op_str} (0x{val:x}) from [0x{rsp-8:x}]")
        return None

    def _simulate_popfq(self, op_str: str):
        """POPFQ ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ - ìŠ¤íƒì—ì„œ í”Œë˜ê·¸ íŒ"""
        # ìŠ¤íƒì—ì„œ í”Œë˜ê·¸ ê°’ ì½ê¸°
        rsp = self.vm_state.get_register('rsp')
        flags_val, _ = self.vm_state.get_memory(rsp)
        
        # í”Œë˜ê·¸ ë ˆì§€ìŠ¤í„° ì„¤ì •
        self.vm_state.flags['ZF'] = bool(flags_val & 0x40)
        self.vm_state.flags['SF'] = bool(flags_val & 0x80)
        self.vm_state.flags['CF'] = bool(flags_val & 0x1)
        
        # RSP ì¦ê°€
        rsp += 8
        self.vm_state.set_register('rsp', rsp)
        
        # ë””ë²„ê·¸ ì •ë³´ ì¶œë ¥
        flag_str = []
        if self.vm_state.flags['ZF']: flag_str.append('ZF')
        if self.vm_state.flags['SF']: flag_str.append('SF')
        if self.vm_state.flags['CF']: flag_str.append('CF')
        
        self.output.write(f"        â†’ popfq (0x{flags_val:x}) from [0x{rsp-8:x}]")
        if flag_str:
            self.output.write(f"        â†’ ì„¤ì •ëœ í”Œë˜ê·¸: {', '.join(flag_str)}")
        return None

    def _simulate_xchg(self, op_str: str):
        """XCHG ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ - ë‘ ì˜¤í¼ëœë“œ ê°’ êµí™˜"""
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        
        # ê°’ êµí™˜
        self._set_operand_value(dst, src_val)
        self._set_operand_value(src, dst_val)
        
        self.output.write(f"        â†’ xchg {dst}, {src} (0x{dst_val:x} â†” 0x{src_val:x})")
        return None

    def _simulate_ret(self, op_str: str):
        """RET ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜"""
        # ìŠ¤íƒ ì¡°ì •ê°’ íŒŒì‹±
        stack_adjust = 0
        if op_str.strip():
            try:
                stack_adjust = int(op_str.strip(), 16) if op_str.strip().startswith('0x') else int(op_str.strip())
            except ValueError:
                self.output.write(f"        [RET ê²½ê³ ] ìŠ¤íƒ ì¡°ì •ê°’ íŒŒì‹± ì‹¤íŒ¨: {op_str}")
        
        # ìŠ¤íƒì—ì„œ ë°˜í™˜ ì£¼ì†Œ ì½ê¸°
        rsp = self.vm_state.get_register('rsp')
        ret_addr, is_estimated = self.vm_state.get_memory(rsp)
        
        # RSP ì¡°ì • (ë°˜í™˜ ì£¼ì†Œ pop + ì¶”ê°€ ì¡°ì •)
        self.vm_state.set_register('rsp', rsp + 8 + stack_adjust)
        
        self.output.write(f"        â†’ ret {stack_adjust} (0x{ret_addr:x}) + stack adjust 0x{stack_adjust:x}")
        
        # VM í™˜ê²½ì—ì„œì˜ RET ì²˜ë¦¬
        if ret_addr == 0 or ret_addr is None:
            self.output.write(f"        ğŸ” [VM RET] ë°˜í™˜ ì£¼ì†Œ 0x0 ê°ì§€ - VM ì¢…ë£Œ ì§€ì ì¼ ìˆ˜ ìˆìŒ")
            self.output.write(f"        ğŸ’¡ VMì—ì„œ ret 0ì€ ì¢…ë£Œ ë˜ëŠ” ë””ìŠ¤íŒ¨ì²˜ ë³µê·€ë¥¼ ì˜ë¯¸í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤")
            
            # VM ì»¨í…ìŠ¤íŠ¸ì—ì„œ ëŒ€ì•ˆì  ì²˜ë¦¬ ì‹œë„
            # 1. VM ìƒíƒœì—ì„œ ë‹¤ìŒ ì‹¤í–‰ ì£¼ì†Œ ì°¾ê¸°
            possible_next = self._find_vm_next_address()
            if possible_next:
                self.output.write(f"        ğŸ¯ [VM ì¶”ì •] ë‹¤ìŒ ì‹¤í–‰ ê°€ëŠ¥ ì£¼ì†Œ: 0x{possible_next:x} {self._track_jump(possible_next)}")
                return possible_next
            
            # 2. ìŠ¤íƒì˜ ë‹¤ë¥¸ ìœ„ì¹˜ì—ì„œ ì£¼ì†Œ ì°¾ê¸°
            alt_addr = self._find_alternative_return_address(rsp)
            if alt_addr:
                self.output.write(f"        ğŸ”„ [VM ëŒ€ì•ˆ] ëŒ€ì²´ ì‹¤í–‰ ì£¼ì†Œ: 0x{alt_addr:x} {self._track_jump(alt_addr)}")
                return alt_addr
            
            # 3. ê·¸ë˜ë„ ì—†ìœ¼ë©´ ë¶„ì„ ì¢…ë£Œ
            self.output.write(f"        ğŸ›‘ [VM ì¢…ë£Œ] ë” ì´ìƒ ì‹¤í–‰í•  ì£¼ì†Œë¥¼ ì°¾ì„ ìˆ˜ ì—†ìŒ")
            self.output.write(f"        ğŸ“Š ì´ ì§€ì ì—ì„œ VM ë¶„ì„ì„ ì •ìƒ ì¢…ë£Œí•©ë‹ˆë‹¤")
            return None
        else:
            # ìœ íš¨í•œ ë°˜í™˜ ì£¼ì†Œê°€ ìˆëŠ” ê²½ìš°
            if is_estimated:
                self.output.write(f"        âš ï¸  [RET ê²½ê³ ] ì¶”ì •ëœ ë°˜í™˜ ì£¼ì†Œ: 0x{ret_addr:x} {self._track_jump(ret_addr)}")
            
            # ì£¼ì†Œ ìœ íš¨ì„± ê²€ì‚¬
            if not self.disasm_engine.is_address_valid(ret_addr):
                self.output.write(f"        âŒ [RET ì˜¤ë¥˜] ì˜ëª»ëœ ì£¼ì†Œ ë²”ìœ„: 0x{ret_addr:x}")
                return None
            
            self.output.write(f"        âœ… [RET ì„±ê³µ] ë°˜í™˜ ì£¼ì†Œë¡œ ì í”„: 0x{ret_addr:x} {self._track_jump(ret_addr)}")
            return ret_addr

    def _find_vm_next_address(self) -> int:
        """VM ìƒíƒœì—ì„œ ë‹¤ìŒ ì‹¤í–‰ ì£¼ì†Œë¥¼ ì¶”ì •í•©ë‹ˆë‹¤"""
        # VMì˜ ì¼ë°˜ì ì¸ íŒ¨í„´ë“¤ í™•ì¸
        # 1. ë ˆì§€ìŠ¤í„°ì— ì €ì¥ëœ ì½”ë“œ í¬ì¸í„° í™•ì¸
        code_regs = ['r14', 'r15', 'rbx', 'rsi', 'rdi']  # VMì—ì„œ ìì£¼ ì‚¬ìš©ë˜ëŠ” ë ˆì§€ìŠ¤í„°ë“¤
        
        for reg in code_regs:
            addr = self.vm_state.get_register(reg)
            if addr and self.disasm_engine.is_address_valid(addr):
                self.output.write(f"        ğŸ” [VM íŒíŠ¸] {reg}ì—ì„œ ìœ íš¨í•œ ì£¼ì†Œ ë°œê²¬: 0x{addr:x} {self._track_jump(addr)}")
                return addr
        
        return None

    def _find_alternative_return_address(self, current_rsp: int) -> int:
        """ìŠ¤íƒì˜ ë‹¤ë¥¸ ìœ„ì¹˜ì—ì„œ ìœ íš¨í•œ ì£¼ì†Œë¥¼ ì°¾ìŠµë‹ˆë‹¤"""
        # ìŠ¤íƒì˜ ì¸ê·¼ ìœ„ì¹˜ë“¤ì„ í™•ì¸ (8ë°”ì´íŠ¸ì”© ì¦ê°€)
        for offset in [8, 16, 24, 32, 40]:
            alt_rsp = current_rsp + offset
            addr, _ = self.vm_state.get_memory(alt_rsp)
            if addr and addr != 0 and self.disasm_engine.is_address_valid(addr):
                self.output.write(f"        ğŸ” [ìŠ¤íƒ ê²€ìƒ‰] 0x{alt_rsp:x}ì—ì„œ ìœ íš¨í•œ ì£¼ì†Œ: 0x{addr:x} {self._track_jump(addr)}")
                return addr
        
        return None

    def _simulate_neg(self, op_str: str):
        parts = [p.strip() for p in op_str.split(',')]
        dst = parts[0]
        
        dst_val = self._get_operand_value(dst)
        result = -dst_val & 0xFFFFFFFFFFFFFFFF
        
        self._set_operand_value(dst, result)
        self.output.write(f"        â†’ {dst} = -0x{dst_val:x} = 0x{result:x}")
        return None

    def _simulate_lock_sub(self, op_str: str):
        """LOCK SUB ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ - ì›ìì  ê°ì‚°"""
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        dst_val = self._get_operand_value(dst)
        src_val = self._get_operand_value(src)
        result = (dst_val - src_val) & 0xFFFFFFFFFFFFFFFF
        
        self._set_operand_value(dst, result)
        self.output.write(f"        â†’ lock {dst} = 0x{dst_val:x} - 0x{src_val:x} = 0x{result:x}")
        return None

    def _get_operand_value(self, operand: str) -> int:
        operand = operand.strip()
        if operand in self.vm_state.registers:
            return self.vm_state.get_register(operand)
        elif self._is_32bit_register(operand):
            # 32ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ì˜ ê²½ìš° í•˜ìœ„ 32ë¹„íŠ¸ë§Œ ë°˜í™˜
            reg_64 = self._map_32bit_to_64bit(operand)
            return self.vm_state.get_register(reg_64) & 0xFFFFFFFF
        elif self._is_16bit_register(operand):
            # 16ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ì˜ ê²½ìš° í•˜ìœ„ 16ë¹„íŠ¸ë§Œ ë°˜í™˜
            reg_64 = self._map_16bit_to_64bit(operand)
            return self.vm_state.get_register(reg_64) & 0xFFFF
        elif self._is_8bit_register(operand):
            # 8ë¹„íŠ¸ ë ˆì§€ìŠ¤í„° ê°’ ì½ê¸°
            reg_64 = self._map_8bit_to_64bit(operand)
            reg_value = self.vm_state.get_register(reg_64)
            if operand in ['ah', 'bh', 'ch', 'dh']:
                # ìƒìœ„ 8ë¹„íŠ¸ ë ˆì§€ìŠ¤í„° (ë¹„íŠ¸ 8-15)
                return (reg_value >> 8) & 0xFF
            else:
                # í•˜ìœ„ 8ë¹„íŠ¸ ë ˆì§€ìŠ¤í„° (ë¹„íŠ¸ 0-7)
                return reg_value & 0xFF
        elif operand.startswith('0x'):
            return int(operand, 16)
        elif operand.isdigit():
            return int(operand)
        elif 'ptr [' in operand:
            # ë©”ëª¨ë¦¬ ì°¸ì¡° íŒŒì‹±
            address = self._parse_memory_reference(operand)
            if address is not None:
                value, is_estimated = self.vm_state.get_memory(address)
                
                # ì¶”ì •ê°’ ì—¬ë¶€ë¥¼ ëª…í™•íˆ í‘œì‹œ
                if is_estimated:
                    self.output.write(f"        ğŸ”® [ì¶”ì •ê°’] 0x{address:x} = 0x{value:x} â† L2.binì—ì„œë„ ì°¾ì„ ìˆ˜ ì—†ìŒ")
                else:
                    self.output.write(f"        ğŸ“– [ì‹¤ì œê°’] 0x{address:x} = 0x{value:x}")
                
                # ë©”ëª¨ë¦¬ í¬ê¸°ì— ë”°ë¥¸ ê°’ ë°˜í™˜
                if 'qword ptr' in operand:
                    return value & 0xFFFFFFFFFFFFFFFF
                elif 'dword ptr' in operand:
                    return value & 0xFFFFFFFF
                elif 'word ptr' in operand:
                    return value & 0xFFFF
                elif 'byte ptr' in operand:
                    return value & 0xFF
                else:
                    # ê¸°ë³¸ì ìœ¼ë¡œ qwordë¡œ ì²˜ë¦¬
                    return value
        else:
            return 0

    def _set_operand_value(self, operand: str, value: int):
        operand = operand.strip()
        if operand in self.vm_state.registers:
            self.vm_state.set_register(operand, value)
        elif self._is_32bit_register(operand):
            # 32ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ì˜ ê²½ìš° ìƒìœ„ 32ë¹„íŠ¸ëŠ” 0ìœ¼ë¡œ í´ë¦¬ì–´
            reg_64 = self._map_32bit_to_64bit(operand)
            self.vm_state.set_register(reg_64, value & 0xFFFFFFFF)
        elif self._is_16bit_register(operand):
            # 16ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ì˜ ê²½ìš° í•˜ìœ„ 16ë¹„íŠ¸ë§Œ ë³€ê²½, ìƒìœ„ 48ë¹„íŠ¸ëŠ” ë³´ì¡´
            reg_64 = self._map_16bit_to_64bit(operand)
            current_value = self.vm_state.get_register(reg_64)
            new_value = (current_value & 0xFFFFFFFFFFFF0000) | (value & 0xFFFF)
            self.vm_state.set_register(reg_64, new_value)
        elif self._is_8bit_register(operand):
            # 8ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ì˜ ê²½ìš° í•˜ìœ„ 8ë¹„íŠ¸ë§Œ ë³€ê²½, ìƒìœ„ 56ë¹„íŠ¸ëŠ” ë³´ì¡´
            reg_64 = self._map_8bit_to_64bit(operand)
            current_value = self.vm_state.get_register(reg_64)
            if operand in ['ah', 'bh', 'ch', 'dh']:
                # ìƒìœ„ 8ë¹„íŠ¸ ë ˆì§€ìŠ¤í„° (ë¹„íŠ¸ 8-15) ë³€ê²½
                new_value = (current_value & 0xFFFFFFFFFFFF00FF) | ((value & 0xFF) << 8)
            else:
                # í•˜ìœ„ 8ë¹„íŠ¸ ë ˆì§€ìŠ¤í„° (ë¹„íŠ¸ 0-7) ë³€ê²½
                new_value = (current_value & 0xFFFFFFFFFFFFFF00) | (value & 0xFF)
            self.vm_state.set_register(reg_64, new_value)
        elif 'ptr [' in operand:
            # ë©”ëª¨ë¦¬ ì°¸ì¡° íŒŒì‹±
            address = self._parse_memory_reference(operand)
            if address is not None:
                self.vm_state.set_memory(address, value)
                self.output.write(f"        [ë©”ëª¨ë¦¬] 0x{address:x} â† 0x{value:x} (ì €ì¥)")

    def _is_32bit_register(self, operand: str) -> bool:
        """32ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ì¸ì§€ í™•ì¸"""
        return operand in ['eax', 'ebx', 'ecx', 'edx', 'esi', 'edi', 'esp', 'ebp',
                          'r8d', 'r9d', 'r10d', 'r11d', 'r12d', 'r13d', 'r14d', 'r15d']

    def _is_16bit_register(self, operand: str) -> bool:
        """16ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ì¸ì§€ í™•ì¸"""
        return operand in ['ax', 'bx', 'cx', 'dx', 'si', 'di', 'sp', 'bp',
                          'r8w', 'r9w', 'r10w', 'r11w', 'r12w', 'r13w', 'r14w', 'r15w']

    def _is_8bit_register(self, operand: str) -> bool:
        """8ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ì¸ì§€ í™•ì¸"""
        return operand in ['al', 'bl', 'cl', 'dl', 'sil', 'dil', 'spl', 'bpl',
                          'r8b', 'r9b', 'r10b', 'r11b', 'r12b', 'r13b', 'r14b', 'r15b',
                          'ah', 'bh', 'ch', 'dh']  # ìƒìœ„ 8ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ë„ í¬í•¨

    def _map_32bit_to_64bit(self, reg_32: str) -> str:
        """32ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ë¥¼ 64ë¹„íŠ¸ë¡œ ë§¤í•‘"""
        mapping = {
            'eax': 'rax', 'ebx': 'rbx', 'ecx': 'rcx', 'edx': 'rdx',
            'esi': 'rsi', 'edi': 'rdi', 'esp': 'rsp', 'ebp': 'rbp',
            'r8d': 'r8', 'r9d': 'r9', 'r10d': 'r10', 'r11d': 'r11',
            'r12d': 'r12', 'r13d': 'r13', 'r14d': 'r14', 'r15d': 'r15'
        }
        return mapping.get(reg_32, reg_32)

    def _map_16bit_to_64bit(self, reg_16: str) -> str:
        """16ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ë¥¼ 64ë¹„íŠ¸ë¡œ ë§¤í•‘"""
        mapping = {
            'ax': 'rax', 'bx': 'rbx', 'cx': 'rcx', 'dx': 'rdx',
            'si': 'rsi', 'di': 'rdi', 'sp': 'rsp', 'bp': 'rbp',
            'r8w': 'r8', 'r9w': 'r9', 'r10w': 'r10', 'r11w': 'r11',
            'r12w': 'r12', 'r13w': 'r13', 'r14w': 'r14', 'r15w': 'r15'
        }
        return mapping.get(reg_16, reg_16)

    def _map_8bit_to_64bit(self, reg_8: str) -> str:
        """8ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ë¥¼ 64ë¹„íŠ¸ë¡œ ë§¤í•‘"""
        mapping = {
            'al': 'rax', 'bl': 'rbx', 'cl': 'rcx', 'dl': 'rdx',
            'sil': 'rsi', 'dil': 'rdi', 'spl': 'rsp', 'bpl': 'rbp',
            'r8b': 'r8', 'r9b': 'r9', 'r10b': 'r10', 'r11b': 'r11',
            'r12b': 'r12', 'r13b': 'r13', 'r14b': 'r14', 'r15b': 'r15',
            # ìƒìœ„ 8ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°ë“¤
            'ah': 'rax', 'bh': 'rbx', 'ch': 'rcx', 'dh': 'rdx'
        }
        return mapping.get(reg_8, reg_8)

    def _parse_memory_reference(self, operand: str) -> int:
        """ë©”ëª¨ë¦¬ ì°¸ì¡°ë¥¼ íŒŒì‹±í•˜ì—¬ ì£¼ì†Œë¥¼ ê³„ì‚°í•©ë‹ˆë‹¤."""
        try:
            # "qword ptr [rax]" â†’ "rax"
            # "dword ptr [rbp + 0xf8]" â†’ "rbp + 0xf8"
            # "word ptr [rsp + rax*2 + 0x20]" â†’ "rsp + rax*2 + 0x20"
            start = operand.find('[') + 1
            end = operand.find(']')
            expr = operand[start:end].strip()
            
            # ë³µì¡í•œ SIB í˜•íƒœ íŒŒì‹±: [base + index*scale + displacement]
            # ì˜ˆ: rsp + rax*2 + 0x20
            
            base_addr = 0
            index_addr = 0
            scale = 1
            displacement = 0
            
            # '+' ê¸°ì¤€ìœ¼ë¡œ ë¶„í• í•˜ì—¬ ê° ë¶€ë¶„ íŒŒì‹±
            parts = [part.strip() for part in expr.replace('-', '+-').split('+')]
            
            for part in parts:
                part = part.strip()
                if not part:
                    continue
                    
                if '*' in part:
                    # index*scale í˜•íƒœ íŒŒì‹±
                    index_part, scale_part = part.split('*')
                    index_reg = index_part.strip()
                    scale = int(scale_part.strip())
                    index_addr = self.vm_state.get_register(index_reg) * scale
                    self.output.write(f"        [SIB] index: {index_reg}*{scale} = 0x{index_addr:x}")
                    
                elif part.startswith('0x') or (part.startswith('-0x')):
                    # displacement íŒŒì‹±
                    displacement = int(part, 16)
                    self.output.write(f"        [SIB] displacement: {part} = 0x{displacement:x}")
                    
                elif part.isdigit() or (part.startswith('-') and part[1:].isdigit()):
                    # 10ì§„ìˆ˜ displacement
                    displacement = int(part)
                    self.output.write(f"        [SIB] displacement: {part} = 0x{displacement:x}")
                    
                elif self._is_displacement(part):
                    # ê°œì„ ëœ displacement íŒŒì‹± (ê³µë°± ì²˜ë¦¬ í¬í•¨)
                    displacement = self._parse_displacement(part)
                    self.output.write(f"        [SIB] displacement: {part} = 0x{displacement:x}")
                    
                elif part in self.vm_state.registers:
                    # base register
                    base_addr = self.vm_state.get_register(part)
                    self.output.write(f"        [SIB] base: {part} = 0x{base_addr:x}")
                    
                else:
                    self.output.write(f"        [SIB ê²½ê³ ] ì•Œ ìˆ˜ ì—†ëŠ” ë¶€ë¶„: '{part}'")
            
            final_addr = base_addr + index_addr + displacement
            self.output.write(f"        [SIB] ìµœì¢… ì£¼ì†Œ: 0x{base_addr:x} + 0x{index_addr:x} + 0x{displacement:x} = 0x{final_addr:x}")
            return final_addr
            
        except (ValueError, IndexError, KeyError) as e:
            self.output.write(f"        [!] ë©”ëª¨ë¦¬ ì°¸ì¡° íŒŒì‹± ì‹¤íŒ¨: {operand} (ì˜¤ë¥˜: {e})")
            return None

    def _is_displacement(self, part: str) -> bool:
        """displacementì¸ì§€ í™•ì¸í•©ë‹ˆë‹¤ (ê³µë°± ì²˜ë¦¬ í¬í•¨)"""
        # ê³µë°± ì œê±° í›„ í™•ì¸
        clean_part = part.replace(' ', '')
        
        # 16ì§„ìˆ˜ í˜•íƒœ: -0x1c, 0x20 ë“±
        if clean_part.startswith('0x') or clean_part.startswith('-0x'):
            return True
            
        # 10ì§„ìˆ˜ í˜•íƒœ: -28, 32 ë“±
        if clean_part.isdigit() or (clean_part.startswith('-') and clean_part[1:].isdigit()):
            return True
            
        return False

    def _parse_displacement(self, part: str) -> int:
        """displacement ê°’ì„ íŒŒì‹±í•©ë‹ˆë‹¤"""
        # ê³µë°± ì œê±°
        clean_part = part.replace(' ', '')
        
        # 16ì§„ìˆ˜ íŒŒì‹±
        if '0x' in clean_part:
            return int(clean_part, 16)
        # 10ì§„ìˆ˜ íŒŒì‹±
        else:
            return int(clean_part)

    def _estimate_vm_purpose(self, changed_regs):
        """VMì˜ ëª©ì ì„ ì¶”ì •í•©ë‹ˆë‹¤."""
        if not changed_regs:
            self.output.write("  ë ˆì§€ìŠ¤í„° ë³€í™”ê°€ ì—†ì–´ ëª©ì  ì¶”ì • ì–´ë ¤ì›€")
            return
        
        # ë³€í™”ëœ ë ˆì§€ìŠ¤í„° ë¶„ì„
        has_arithmetic = any(reg in ['rax', 'rdx', 'rcx'] for reg, _, _ in changed_regs)
        has_data_movement = any(reg in ['rsi', 'rdi'] for reg, _, _ in changed_regs)
        has_complex_calc = len(changed_regs) > 5
        
        purposes = []
        if has_arithmetic:
            purposes.append("ì‚°ìˆ  ì—°ì‚°/ê³„ì‚°")
        if has_data_movement:
            purposes.append("ë°ì´í„° ì´ë™/ë³µì‚¬")
        if has_complex_calc:
            purposes.append("ë³µì¡í•œ ì•Œê³ ë¦¬ì¦˜ ì‹¤í–‰")
        
        if purposes:
            self.output.write(f"  ì¶”ì • ëª©ì : {', '.join(purposes)}")
        else:
            self.output.write("  ëª©ì  ë¶ˆëª… - ì¶”ê°€ ë¶„ì„ í•„ìš”")
        
        # ë©”ëª¨ë¦¬ íŒ¨í„´ ë¶„ì„
        memory_pattern = self._analyze_memory_pattern()
        if memory_pattern:
            self.output.write(f"  ë©”ëª¨ë¦¬ íŒ¨í„´: {memory_pattern}")

    def _analyze_memory_pattern(self):
        """ë©”ëª¨ë¦¬ ì ‘ê·¼ íŒ¨í„´ì„ ë¶„ì„í•©ë‹ˆë‹¤"""
        if not self.memory_changes:
            return "ë©”ëª¨ë¦¬ ì ‘ê·¼ ì—†ìŒ"
        
        addresses = list(self.memory_changes.keys())
        addresses.sort()
        
        # ì—°ì†ì ì¸ ë©”ëª¨ë¦¬ ì ‘ê·¼ í™•ì¸
        gaps = []
        for i in range(1, len(addresses)):
            gap = addresses[i] - addresses[i-1]
            gaps.append(gap)
        
        if not gaps:
            return "ë‹¨ì¼ ë©”ëª¨ë¦¬ ì ‘ê·¼"
        elif all(gap <= 8 for gap in gaps):
            return "ì—°ì†ì  ë©”ëª¨ë¦¬ ì ‘ê·¼ (ìŠ¤íƒ/ë°°ì—´)"
        elif any(gap > 0x1000 for gap in gaps):
            return "ë¶„ì‚°ì  ë©”ëª¨ë¦¬ ì ‘ê·¼ (í¬ì¸í„° ì¶”ì )"
        else:
            return "ë¶ˆê·œì¹™ì  ë©”ëª¨ë¦¬ ì ‘ê·¼"

    def _simulate_jb(self, op_str: str):
        """JB (Jump if Below) - CFê°€ ì„¤ì •ë˜ì–´ ìˆìœ¼ë©´ ì í”„"""
        if self.vm_state.flags['CF']:
            if op_str.startswith('0x'):
                target = int(op_str, 16)
                self.output.write(f"        â†’ ì¡°ê±´ ì í”„ ì‹¤í–‰ (CF=1): 0x{target:x} {self._track_jump(target)}")
                return target
            else:
                self.output.write(f"        â†’ ì¡°ê±´ ì í”„ ê±´ë„ˆëœ€ (CF=0)")
                return None
        else:
            self.output.write(f"        â†’ ì¡°ê±´ ì í”„ ê±´ë„ˆëœ€ (CF=0)")
            return None

    def _simulate_call(self, op_str: str):
        """CALL ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ - ë°˜í™˜ ì£¼ì†Œë¥¼ ìŠ¤íƒì— pushí•˜ê³  ëŒ€ìƒ ì£¼ì†Œë¡œ ì í”„"""
        current_rsp = self.vm_state.get_register('rsp')
        
        # ë°˜í™˜ ì£¼ì†ŒëŠ” í˜„ì¬ ëª…ë ¹ì–´ì˜ ë‹¤ìŒ ì£¼ì†Œì—¬ì•¼ í•˜ì§€ë§Œ, 
        # ì—¬ê¸°ì„œëŠ” 0ìœ¼ë¡œ ì„¤ì • (ì‹¤ì œë¡œëŠ” ì‹œë®¬ë ˆì´ì…˜ ë£¨í”„ì—ì„œ ì„¤ì •í•´ì•¼ í•¨)
        return_address = 0x0  # ì„ì‹œê°’
        
        # ë°˜í™˜ ì£¼ì†Œë¥¼ ìŠ¤íƒì— push (RSPë¥¼ 8ë°”ì´íŠ¸ ê°ì†Œì‹œí‚¤ê³  ê°’ ì €ì¥)
        new_rsp = current_rsp - 8
        self.vm_state.set_register('rsp', new_rsp)
        self.vm_state.set_memory(new_rsp, return_address)
        
        # í˜¸ì¶œ ëŒ€ìƒ ì£¼ì†Œ ê³„ì‚° ë° ì í”„
        if op_str.startswith('0x'):
            target = int(op_str, 16)
            visit_info = self._track_jump(target)
            self.output.write(f"        â†’ call 0x{target:x} {visit_info}")
            self.output.write(f"        ğŸ“ [CALL] ë°˜í™˜ì£¼ì†Œ 0x{return_address:x}ë¥¼ ìŠ¤íƒì— push")
            self.output.write(f"        ğŸ“ [CALL] RSP: 0x{current_rsp:x} â†’ 0x{new_rsp:x}")
            return target
        elif op_str in self.vm_state.registers:
            target = self.vm_state.get_register(op_str)
            visit_info = self._track_jump(target)
            self.output.write(f"        â†’ call {op_str} (0x{target:x}) {visit_info}")
            self.output.write(f"        ğŸ“ [CALL] ë°˜í™˜ì£¼ì†Œ 0x{return_address:x}ë¥¼ ìŠ¤íƒì— push")
            self.output.write(f"        ğŸ“ [CALL] RSP: 0x{current_rsp:x} â†’ 0x{new_rsp:x}")
            return target
        else:
            # ë©”ëª¨ë¦¬ ì°¸ì¡°ë‚˜ ë³µì¡í•œ í‘œí˜„ì‹
            try:
                target = self._parse_memory_reference(op_str)
                if target is not None:
                    visit_info = self._track_jump(target)
                    self.output.write(f"        â†’ call {op_str} (0x{target:x}) {visit_info}")
                    self.output.write(f"        ğŸ“ [CALL] ë°˜í™˜ì£¼ì†Œ 0x{return_address:x}ë¥¼ ìŠ¤íƒì— push")
                    self.output.write(f"        ğŸ“ [CALL] RSP: 0x{current_rsp:x} â†’ 0x{new_rsp:x}")
                    return target
                else:
                    self.output.write(f"        â†’ call {op_str} (ì£¼ì†Œ ê³„ì‚° ì‹¤íŒ¨)")
                    return None
            except:
                self.output.write(f"        â†’ call {op_str} (ë³µì¡í•œ ì£¼ì†Œ - VM ë‚´ë¶€ í˜¸ì¶œ)")
                return None

    def _simulate_push(self, op_str: str):
        """PUSH ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ - ìŠ¤íƒì— ê°’ í‘¸ì‹œ"""
        src_val = self._get_operand_value(op_str.strip())
        
        # RSP ê°ì†Œ í›„ ë©”ëª¨ë¦¬ì— ê°’ ì €ì¥
        rsp = self.vm_state.get_register('rsp')
        rsp -= 8
        self.vm_state.set_register('rsp', rsp)
        self.vm_state.set_memory(rsp, src_val)
        
        self.output.write(f"        â†’ push {op_str} (0x{src_val:x}) to [0x{rsp:x}]")
        return None

    def _simulate_lea(self, op_str: str):
        """LEA (Load Effective Address) ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ - ì£¼ì†Œ ê³„ì‚°ë§Œ ìˆ˜í–‰, ë©”ëª¨ë¦¬ ì ‘ê·¼ ì—†ìŒ"""
        parts = [p.strip() for p in op_str.split(',')]
        dst, src = parts[0], parts[1]
        
        # LEAëŠ” ë©”ëª¨ë¦¬ ì£¼ì†Œë¥¼ ê³„ì‚°í•˜ì§€ë§Œ ì‹¤ì œ ë©”ëª¨ë¦¬ì— ì ‘ê·¼í•˜ì§€ëŠ” ì•ŠìŒ
        # srcëŠ” í•­ìƒ ë©”ëª¨ë¦¬ ì°¸ì¡° í˜•íƒœì—¬ì•¼ í•¨ (ì˜ˆ: [rbp + 0x10])
        if 'ptr [' in src or '[' in src:
            # ë©”ëª¨ë¦¬ ì°¸ì¡°ì—ì„œ ì£¼ì†Œë§Œ ê³„ì‚° (ì‹¤ì œ ë©”ëª¨ë¦¬ ê°’ ì½ì§€ ì•ŠìŒ)
            effective_address = self._parse_memory_reference(src)
            if effective_address is not None:
                self._set_operand_value(dst, effective_address)
                self.output.write(f"        â†’ lea {dst}, {src} = 0x{effective_address:x} (ì£¼ì†Œ ê³„ì‚°ë§Œ)")
            else:
                self.output.write(f"        â†’ lea {dst}, {src} (ì£¼ì†Œ ê³„ì‚° ì‹¤íŒ¨)")
        else:
            self.output.write(f"        â†’ lea {dst}, {src} (ì˜ëª»ëœ í˜•íƒœ - ë©”ëª¨ë¦¬ ì°¸ì¡°ê°€ ì•„ë‹˜)")
        
        return None

    def _simulate_stc(self, op_str: str):
        """STC (Set Carry Flag) ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ - CFë¥¼ 1ë¡œ ì„¤ì •"""
        self.vm_state.flags['CF'] = True
        self.output.write(f"        â†’ stc (CF=1 ì„¤ì •)")
        return None

    def _simulate_clc(self, op_str: str):
        """CLC (Clear Carry Flag) ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ - CFë¥¼ 0ìœ¼ë¡œ í´ë¦¬ì–´"""
        self.vm_state.flags['CF'] = False
        self.output.write(f"        â†’ clc (CF=0 ì„¤ì •)")
        return None

    def _simulate_std(self, op_str: str):
        """STD (Set Direction Flag) ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ - DFë¥¼ 1ë¡œ ì„¤ì •"""
        self.vm_state.flags['DF'] = True
        self.output.write(f"        â†’ std (DF=1 ì„¤ì •, ë¬¸ìì—´ ì—°ì‚° ê°ì†Œ ë°©í–¥)")
        return None

    def _simulate_cld(self, op_str: str):
        """CLD (Clear Direction Flag) ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ - DFë¥¼ 0ìœ¼ë¡œ í´ë¦¬ì–´"""
        self.vm_state.flags['DF'] = False
        self.output.write(f"        â†’ cld (DF=0 ì„¤ì •, ë¬¸ìì—´ ì—°ì‚° ì¦ê°€ ë°©í–¥)")
        return None

    def _simulate_out(self, op_str: str):
        """OUT ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ - í¬íŠ¸ë¡œ ë°ì´í„° ì¶œë ¥"""
        parts = [p.strip() for p in op_str.split(',')]
        
        if len(parts) == 2:
            port, data_reg = parts[0], parts[1]
            
            # í¬íŠ¸ ë²ˆí˜¸ íŒŒì‹±
            if port.startswith('0x'):
                port_num = int(port, 16)
            elif port.isdigit():
                port_num = int(port)
            elif port == 'dx':
                port_num = self.vm_state.get_register('dx') & 0xFFFF
            else:
                port_num = 0
            
            # ë°ì´í„° ê°’ ê°€ì ¸ì˜¤ê¸°
            data_val = self._get_operand_value(data_reg)
            
            self.output.write(f"        â†’ out í¬íŠ¸(0x{port_num:x}), {data_reg}(0x{data_val:x}) [I/O ì¶œë ¥ ì‹œë®¬ë ˆì´ì…˜]")
        else:
            self.output.write(f"        â†’ out {op_str} [I/O ì¶œë ¥ - í˜•ì‹ ë¯¸ì§€ì›]")
        
        return None

    def _simulate_in(self, op_str: str):
        """IN ëª…ë ¹ì–´ ì‹œë®¬ë ˆì´ì…˜ - í¬íŠ¸ì—ì„œ ë°ì´í„° ì…ë ¥"""
        parts = [p.strip() for p in op_str.split(',')]
        
        if len(parts) == 2:
            data_reg, port = parts[0], parts[1]
            
            # í¬íŠ¸ ë²ˆí˜¸ íŒŒì‹±
            if port.startswith('0x'):
                port_num = int(port, 16)
            elif port.isdigit():
                port_num = int(port)
            elif port == 'dx':
                port_num = self.vm_state.get_register('dx') & 0xFFFF
            else:
                port_num = 0
            
            # ê°€ìƒì˜ ì…ë ¥ ê°’ (ì‹¤ì œ í•˜ë“œì›¨ì–´ê°€ ì—†ìœ¼ë¯€ë¡œ)
            input_val = 0x0  # ê¸°ë³¸ê°’ìœ¼ë¡œ 0 ë°˜í™˜
            
            self._set_operand_value(data_reg, input_val)
            self.output.write(f"        â†’ in {data_reg}, í¬íŠ¸(0x{port_num:x}) = 0x{input_val:x} [I/O ì…ë ¥ ì‹œë®¬ë ˆì´ì…˜]")
        else:
            self.output.write(f"        â†’ in {op_str} [I/O ì…ë ¥ - í˜•ì‹ ë¯¸ì§€ì›]")
        
        return None


# ============================================================================
# ë©”ì¸ VM ë¶„ì„ê¸°
# ============================================================================
class VMAnalyzer:
    """í†µí•© VM ë¶„ì„ê¸°"""
    
    def __init__(self, code_bytes: bytes, base_address: int, output_writer: OutputWriter = None, 
                 initial_rbp: int = None, initial_rsp: int = None):
        self.output = output_writer or OutputWriter()
        self.disasm = DisassemblyEngine(code_bytes, base_address, self.output)
        self.vm_state = VMState(self.output, initial_rbp, initial_rsp, code_bytes, base_address)
        self.tail_tracker = TailCallTracker(self.disasm, self.output)
        self.pattern_analyzer = PatternAnalyzer(self.disasm, self.output)
        self.simulator = ExecutionSimulator(self.disasm, self.vm_state, self.output)

    def set_real_memory_values(self, memory_values: dict):
        self.vm_state.set_real_memory_values(memory_values)

    def set_real_registers(self, register_values: dict):
        self.vm_state.set_real_registers(register_values)

    def trace_tail_calls(self, entry_address: int, max_instructions_per_block: int = 50, max_revisits: int = 3):
        self.tail_tracker.trace(entry_address, max_instructions_per_block, max_revisits)

    def analyze_vm_patterns(self, entry_address: int, max_chains: int = 10):
        self.pattern_analyzer.analyze(entry_address, max_chains)

    def simulate_execution(self, entry_address: int, max_instructions: int = 200):
        self.simulator.simulate(entry_address, max_instructions)

    def close_output(self):
        """ì¶œë ¥ íŒŒì¼ì„ ë‹«ìŠµë‹ˆë‹¤."""
        self.output.close()


# ============================================================================
# ë©”ì¸ ì‹¤í–‰ë¶€
# ============================================================================
def get_user_choice():
    """ì‚¬ìš©ì ì…ë ¥ì„ ë°›ì•„ ë¶„ì„ ëª¨ë“œë¥¼ ì„ íƒí•©ë‹ˆë‹¤."""
    print("[*] ë¶„ì„ ëª¨ë“œë¥¼ ì„ íƒí•˜ì„¸ìš”:")
    print("1. ìƒì„¸ tail-call ì¶”ì ")
    print("2. ê³ ìˆ˜ì¤€ VM íŒ¨í„´ ë¶„ì„") 
    print("3. ì‹¤í–‰ ì‹œë®¬ë ˆì´ì…˜")
    
    try:
        mode = input("ëª¨ë“œ ì„ íƒ (1/2/3): ").strip()
        if mode not in ['1', '2', '3']:
            print("ì˜ëª»ëœ ì…ë ¥. ê¸°ë³¸ê°’ 1ë²ˆ ì‚¬ìš©.")
            return '1'
        return mode
    except:
        print("ì…ë ¥ ì˜¤ë¥˜. ê¸°ë³¸ê°’ 1ë²ˆ ì‚¬ìš©.")
        return '1'

def get_trace_settings():
    """Tail-call ì¶”ì  ì„¤ì •ì„ ë°›ìŠµë‹ˆë‹¤."""
    try:
        max_block = input("ë¸”ë¡ë‹¹ ìµœëŒ€ ëª…ë ¹ì–´ ìˆ˜ (ê¸°ë³¸ê°’ 50): ").strip()
        max_block = int(max_block) if max_block else 50
        
        max_revisits = input("ì¬ë°©ë¬¸ í—ˆìš© íšŸìˆ˜ (ê¸°ë³¸ê°’ 3): ").strip()
        max_revisits = int(max_revisits) if max_revisits else 3
        
        return max_block, max_revisits
    except:
        return 50, 3

def get_simulation_settings():
    """ì‹œë®¬ë ˆì´ì…˜ ì„¤ì •ì„ ë°›ìŠµë‹ˆë‹¤."""
    try:
        max_insns = input("ìµœëŒ€ ëª…ë ¹ì–´ ê°œìˆ˜ (ê¸°ë³¸ê°’ 200): ").strip()
        return int(max_insns) if max_insns else 200
    except:
        return 200

if __name__ == "__main__":
    # ì„¤ì •
    binary_file_path = "L2.bin"
    BASE_ADDRESS = 0x7ff66f610400
    ENTRY_ADDRESS = 0x7ff66f74f031
    #0x7ff7bbf21000
    #0x7ff7bc43a788

    # *** ì´ˆê¸° ìŠ¤íƒ ë ˆì§€ìŠ¤í„° ê°’ ì„¤ì • (ë””ë²„ê±°ì—ì„œ í™•ì¸í•œ ì‹¤ì œ ê°’ ì‚¬ìš©) ***
    # rbpì™€ rspëŠ” ë…ë¦½ì ìœ¼ë¡œ ì„¤ì • ê°€ëŠ¥í•©ë‹ˆë‹¤ (ì„œë¡œ ë‹¤ë¥¸ ê°’ ê°€ëŠ¥)
    # Noneìœ¼ë¡œ ë‘ë©´ ê¸°ë³¸ê°’(0x7fff12340000) ì‚¬ìš©
    INITIAL_RBP = None  # ì˜ˆ: 0x00007ffe12345678 (ì‹¤ì œ rbp ê°’)
    INITIAL_RSP = None  # ì˜ˆ: 0x00007ffe12345650 (ì‹¤ì œ rsp ê°’, rbpì™€ ë‹¤ë¥¼ ìˆ˜ ìˆìŒ)
    
    # ë°”ì´ë„ˆë¦¬ ë¡œë“œ
    try:
        with open(binary_file_path, "rb") as f:
            code = f.read()
        print(f"[*] {binary_file_path}ì—ì„œ {len(code)} ë°”ì´íŠ¸ ë¡œë“œ ì„±ê³µ\n")
    except FileNotFoundError:
        print(f"[!] íŒŒì¼ì„ ì°¾ì„ ìˆ˜ ì—†ìŠµë‹ˆë‹¤: {binary_file_path}")
        exit(1)

    # ì‚¬ìš©ì ì„ íƒ
    analysis_mode = get_user_choice()
    
    # ì¶œë ¥ Writer ìƒì„± (ëª¨ë“œì— ë”°ë¼ ë‹¤ë¥¸ íŒŒì¼ëª…)
    output_writer = OutputWriter(analysis_mode)
    
    # ë¶„ì„ê¸° ì´ˆê¸°í™” (ì´ˆê¸° rbp/rsp ê°’ ì „ë‹¬)
    analyzer = VMAnalyzer(code, BASE_ADDRESS, output_writer, INITIAL_RBP, INITIAL_RSP)
    
    # ì‹¤ì œ ë©”ëª¨ë¦¬ ê°’ ì„¤ì • (Binary Ninjaë‚˜ ë””ë²„ê±°ì—ì„œ í™•ì¸í•œ ê°’ë“¤)
    # ì¶”ì •ê°’ì´ ë‚˜ì˜¤ë©´ ì•„ë˜ì— ì‹¤ì œê°’ì„ ì¶”ê°€í•˜ì„¸ìš”
    memory_values = {
        # ì˜ˆì‹œ: 0x7fff123400f8: 0xì‹¤ì œê°’,
        # ì˜ˆì‹œ: 0x7fff12340170: 0xì‹¤ì œê°’,
    }
    if memory_values:
        analyzer.set_real_memory_values(memory_values)
    
    # ì‹¤ì œ ë ˆì§€ìŠ¤í„° ê°’ ì„¤ì • (í•„ìš”ì‹œ)
    register_values = {
        # ì˜ˆì‹œ: 'r13': 0xì‹¤ì œê°’,
        # ì˜ˆì‹œ: 'rax': 0xì‹¤ì œê°’,
        # rbp, rspë„ ì—¬ê¸°ì„œ ë‚˜ì¤‘ì— ë®ì–´ì“¸ ìˆ˜ ìˆìŒ
    }
    if register_values:
        analyzer.set_real_registers(register_values)
    
    # ë¶„ì„ ì‹¤í–‰
    try:
        if analysis_mode == "1":
            output_writer.write("\n[*] ìƒì„¸ tail-call ì¶”ì ì„ ì‹œì‘í•©ë‹ˆë‹¤...")
            max_block, max_revisits = get_trace_settings()
            output_writer.write(f"[*] ì„¤ì •: ë¸”ë¡ë‹¹ {max_block}ê°œ, ì¬ë°©ë¬¸ {max_revisits}íšŒ")
            analyzer.trace_tail_calls(ENTRY_ADDRESS, max_block, max_revisits)
            
        elif analysis_mode == "2":
            output_writer.write("\n[*] ê³ ìˆ˜ì¤€ VM íŒ¨í„´ ë¶„ì„ì„ ì‹œì‘í•©ë‹ˆë‹¤...")
            analyzer.analyze_vm_patterns(ENTRY_ADDRESS, max_chains=5)
            
        elif analysis_mode == "3":
            output_writer.write("\n[*] ì‹¤í–‰ ì‹œë®¬ë ˆì´ì…˜ì„ ì‹œì‘í•©ë‹ˆë‹¤...")
            max_insns = get_simulation_settings()
            output_writer.write(f"[*] ì„¤ì •: ìµœëŒ€ {max_insns}ê°œ ëª…ë ¹ì–´")
            analyzer.simulate_execution(ENTRY_ADDRESS, max_insns)
            
    finally:
        # ë¶„ì„ ì™„ë£Œ í›„ íŒŒì¼ ë‹«ê¸°
        analyzer.close_output()
        output_writer.write("\n[*] ë¶„ì„ì´ ì™„ë£Œë˜ì—ˆìŠµë‹ˆë‹¤.") 