<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4804" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4804{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4804{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4804{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4804{left:81px;bottom:979px;letter-spacing:-0.16px;}
#t5_4804{left:138px;bottom:979px;letter-spacing:-0.16px;}
#t6_4804{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t7_4804{left:431px;bottom:979px;letter-spacing:-0.13px;}
#t8_4804{left:524px;bottom:979px;letter-spacing:-0.12px;}
#t9_4804{left:707px;bottom:979px;}
#ta_4804{left:710px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_4804{left:524px;bottom:962px;letter-spacing:-0.12px;}
#tc_4804{left:682px;bottom:962px;}
#td_4804{left:685px;bottom:962px;letter-spacing:-0.12px;}
#te_4804{left:524px;bottom:941px;letter-spacing:-0.11px;}
#tf_4804{left:524px;bottom:924px;letter-spacing:-0.12px;}
#tg_4804{left:81px;bottom:955px;letter-spacing:-0.17px;}
#th_4804{left:138px;bottom:955px;letter-spacing:-0.16px;}
#ti_4804{left:189px;bottom:955px;letter-spacing:-0.14px;}
#tj_4804{left:431px;bottom:955px;letter-spacing:-0.13px;}
#tk_4804{left:81px;bottom:930px;letter-spacing:-0.15px;}
#tl_4804{left:138px;bottom:930px;letter-spacing:-0.17px;}
#tm_4804{left:189px;bottom:930px;letter-spacing:-0.15px;}
#tn_4804{left:431px;bottom:930px;letter-spacing:-0.13px;}
#to_4804{left:81px;bottom:906px;letter-spacing:-0.16px;}
#tp_4804{left:138px;bottom:906px;letter-spacing:-0.16px;}
#tq_4804{left:189px;bottom:906px;letter-spacing:-0.14px;}
#tr_4804{left:431px;bottom:906px;letter-spacing:-0.12px;}
#ts_4804{left:81px;bottom:878px;letter-spacing:-0.16px;}
#tt_4804{left:138px;bottom:878px;letter-spacing:-0.16px;}
#tu_4804{left:189px;bottom:878px;letter-spacing:-0.14px;}
#tv_4804{left:431px;bottom:878px;letter-spacing:-0.13px;}
#tw_4804{left:524px;bottom:878px;letter-spacing:-0.12px;}
#tx_4804{left:707px;bottom:878px;}
#ty_4804{left:710px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_4804{left:524px;bottom:862px;letter-spacing:-0.12px;}
#t10_4804{left:682px;bottom:862px;}
#t11_4804{left:685px;bottom:862px;letter-spacing:-0.12px;}
#t12_4804{left:524px;bottom:840px;letter-spacing:-0.12px;}
#t13_4804{left:524px;bottom:823px;letter-spacing:-0.07px;}
#t14_4804{left:81px;bottom:854px;letter-spacing:-0.17px;}
#t15_4804{left:138px;bottom:854px;letter-spacing:-0.16px;}
#t16_4804{left:189px;bottom:854px;letter-spacing:-0.14px;}
#t17_4804{left:431px;bottom:854px;letter-spacing:-0.13px;}
#t18_4804{left:81px;bottom:830px;letter-spacing:-0.16px;}
#t19_4804{left:138px;bottom:830px;letter-spacing:-0.17px;}
#t1a_4804{left:189px;bottom:830px;letter-spacing:-0.15px;}
#t1b_4804{left:431px;bottom:830px;letter-spacing:-0.13px;}
#t1c_4804{left:81px;bottom:805px;letter-spacing:-0.16px;}
#t1d_4804{left:138px;bottom:805px;letter-spacing:-0.16px;}
#t1e_4804{left:189px;bottom:805px;letter-spacing:-0.14px;}
#t1f_4804{left:431px;bottom:805px;letter-spacing:-0.12px;}
#t1g_4804{left:81px;bottom:778px;letter-spacing:-0.16px;}
#t1h_4804{left:138px;bottom:778px;letter-spacing:-0.16px;}
#t1i_4804{left:189px;bottom:778px;letter-spacing:-0.14px;}
#t1j_4804{left:431px;bottom:778px;letter-spacing:-0.13px;}
#t1k_4804{left:524px;bottom:778px;letter-spacing:-0.12px;}
#t1l_4804{left:707px;bottom:778px;}
#t1m_4804{left:710px;bottom:778px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_4804{left:524px;bottom:761px;letter-spacing:-0.12px;}
#t1o_4804{left:682px;bottom:761px;}
#t1p_4804{left:685px;bottom:761px;letter-spacing:-0.12px;}
#t1q_4804{left:524px;bottom:739px;letter-spacing:-0.12px;}
#t1r_4804{left:524px;bottom:723px;letter-spacing:-0.07px;}
#t1s_4804{left:81px;bottom:753px;letter-spacing:-0.17px;}
#t1t_4804{left:138px;bottom:753px;letter-spacing:-0.16px;}
#t1u_4804{left:189px;bottom:753px;letter-spacing:-0.14px;}
#t1v_4804{left:431px;bottom:753px;letter-spacing:-0.13px;}
#t1w_4804{left:81px;bottom:729px;letter-spacing:-0.17px;}
#t1x_4804{left:138px;bottom:729px;letter-spacing:-0.16px;}
#t1y_4804{left:188px;bottom:729px;letter-spacing:-0.15px;}
#t1z_4804{left:431px;bottom:729px;letter-spacing:-0.13px;}
#t20_4804{left:81px;bottom:704px;letter-spacing:-0.16px;}
#t21_4804{left:138px;bottom:704px;letter-spacing:-0.16px;}
#t22_4804{left:189px;bottom:704px;letter-spacing:-0.14px;}
#t23_4804{left:431px;bottom:704px;letter-spacing:-0.12px;}
#t24_4804{left:81px;bottom:677px;letter-spacing:-0.16px;}
#t25_4804{left:138px;bottom:677px;letter-spacing:-0.16px;}
#t26_4804{left:189px;bottom:677px;letter-spacing:-0.14px;}
#t27_4804{left:431px;bottom:677px;letter-spacing:-0.13px;}
#t28_4804{left:524px;bottom:677px;letter-spacing:-0.12px;}
#t29_4804{left:707px;bottom:677px;}
#t2a_4804{left:710px;bottom:677px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_4804{left:524px;bottom:660px;letter-spacing:-0.12px;}
#t2c_4804{left:682px;bottom:660px;}
#t2d_4804{left:685px;bottom:660px;letter-spacing:-0.12px;}
#t2e_4804{left:524px;bottom:639px;letter-spacing:-0.12px;}
#t2f_4804{left:524px;bottom:622px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2g_4804{left:81px;bottom:652px;letter-spacing:-0.17px;}
#t2h_4804{left:138px;bottom:652px;letter-spacing:-0.16px;}
#t2i_4804{left:189px;bottom:652px;letter-spacing:-0.14px;}
#t2j_4804{left:431px;bottom:652px;letter-spacing:-0.13px;}
#t2k_4804{left:81px;bottom:628px;letter-spacing:-0.17px;}
#t2l_4804{left:138px;bottom:628px;letter-spacing:-0.16px;}
#t2m_4804{left:188px;bottom:628px;letter-spacing:-0.15px;}
#t2n_4804{left:431px;bottom:628px;letter-spacing:-0.13px;}
#t2o_4804{left:81px;bottom:603px;letter-spacing:-0.16px;}
#t2p_4804{left:138px;bottom:603px;letter-spacing:-0.16px;}
#t2q_4804{left:189px;bottom:603px;letter-spacing:-0.14px;}
#t2r_4804{left:431px;bottom:603px;letter-spacing:-0.12px;}
#t2s_4804{left:81px;bottom:576px;letter-spacing:-0.16px;}
#t2t_4804{left:138px;bottom:576px;letter-spacing:-0.16px;}
#t2u_4804{left:189px;bottom:576px;letter-spacing:-0.14px;}
#t2v_4804{left:431px;bottom:576px;letter-spacing:-0.13px;}
#t2w_4804{left:525px;bottom:576px;letter-spacing:-0.12px;}
#t2x_4804{left:707px;bottom:576px;}
#t2y_4804{left:710px;bottom:576px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2z_4804{left:524px;bottom:559px;letter-spacing:-0.12px;}
#t30_4804{left:682px;bottom:559px;}
#t31_4804{left:685px;bottom:559px;letter-spacing:-0.12px;}
#t32_4804{left:524px;bottom:538px;letter-spacing:-0.12px;}
#t33_4804{left:524px;bottom:521px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t34_4804{left:81px;bottom:551px;letter-spacing:-0.16px;}
#t35_4804{left:138px;bottom:551px;letter-spacing:-0.16px;}
#t36_4804{left:189px;bottom:551px;letter-spacing:-0.15px;}
#t37_4804{left:431px;bottom:551px;letter-spacing:-0.12px;}
#t38_4804{left:81px;bottom:527px;letter-spacing:-0.14px;}
#t39_4804{left:138px;bottom:527px;letter-spacing:-0.16px;}
#t3a_4804{left:189px;bottom:527px;letter-spacing:-0.15px;}
#t3b_4804{left:431px;bottom:527px;letter-spacing:-0.13px;}
#t3c_4804{left:81px;bottom:503px;letter-spacing:-0.16px;}
#t3d_4804{left:138px;bottom:503px;letter-spacing:-0.16px;}
#t3e_4804{left:189px;bottom:503px;letter-spacing:-0.14px;}
#t3f_4804{left:431px;bottom:503px;letter-spacing:-0.12px;}
#t3g_4804{left:81px;bottom:475px;letter-spacing:-0.16px;}
#t3h_4804{left:138px;bottom:475px;letter-spacing:-0.16px;}
#t3i_4804{left:189px;bottom:475px;letter-spacing:-0.14px;}
#t3j_4804{left:431px;bottom:475px;letter-spacing:-0.13px;}
#t3k_4804{left:525px;bottom:475px;letter-spacing:-0.12px;}
#t3l_4804{left:707px;bottom:475px;}
#t3m_4804{left:710px;bottom:475px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3n_4804{left:524px;bottom:458px;letter-spacing:-0.12px;}
#t3o_4804{left:682px;bottom:458px;}
#t3p_4804{left:685px;bottom:458px;letter-spacing:-0.12px;}
#t3q_4804{left:524px;bottom:437px;letter-spacing:-0.12px;}
#t3r_4804{left:524px;bottom:420px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3s_4804{left:81px;bottom:451px;letter-spacing:-0.17px;}
#t3t_4804{left:138px;bottom:451px;letter-spacing:-0.16px;}
#t3u_4804{left:189px;bottom:451px;letter-spacing:-0.15px;}
#t3v_4804{left:431px;bottom:451px;letter-spacing:-0.13px;}
#t3w_4804{left:81px;bottom:426px;letter-spacing:-0.16px;}
#t3x_4804{left:138px;bottom:426px;letter-spacing:-0.16px;}
#t3y_4804{left:189px;bottom:426px;letter-spacing:-0.15px;}
#t3z_4804{left:431px;bottom:426px;letter-spacing:-0.13px;}
#t40_4804{left:81px;bottom:402px;letter-spacing:-0.16px;}
#t41_4804{left:138px;bottom:402px;letter-spacing:-0.16px;}
#t42_4804{left:189px;bottom:402px;letter-spacing:-0.14px;}
#t43_4804{left:431px;bottom:402px;letter-spacing:-0.12px;}
#t44_4804{left:81px;bottom:374px;letter-spacing:-0.16px;}
#t45_4804{left:138px;bottom:374px;letter-spacing:-0.16px;}
#t46_4804{left:189px;bottom:374px;letter-spacing:-0.14px;}
#t47_4804{left:431px;bottom:374px;letter-spacing:-0.13px;}
#t48_4804{left:525px;bottom:374px;letter-spacing:-0.12px;}
#t49_4804{left:707px;bottom:374px;}
#t4a_4804{left:710px;bottom:374px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4b_4804{left:524px;bottom:357px;letter-spacing:-0.12px;}
#t4c_4804{left:682px;bottom:357px;}
#t4d_4804{left:685px;bottom:357px;letter-spacing:-0.12px;}
#t4e_4804{left:524px;bottom:336px;letter-spacing:-0.12px;}
#t4f_4804{left:524px;bottom:319px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4g_4804{left:81px;bottom:350px;letter-spacing:-0.16px;}
#t4h_4804{left:138px;bottom:350px;letter-spacing:-0.16px;}
#t4i_4804{left:189px;bottom:350px;letter-spacing:-0.15px;}
#t4j_4804{left:431px;bottom:350px;letter-spacing:-0.12px;}
#t4k_4804{left:81px;bottom:325px;letter-spacing:-0.16px;}
#t4l_4804{left:138px;bottom:325px;letter-spacing:-0.16px;}
#t4m_4804{left:189px;bottom:325px;letter-spacing:-0.15px;}
#t4n_4804{left:431px;bottom:325px;letter-spacing:-0.13px;}
#t4o_4804{left:81px;bottom:301px;letter-spacing:-0.16px;}
#t4p_4804{left:138px;bottom:301px;letter-spacing:-0.16px;}
#t4q_4804{left:189px;bottom:301px;letter-spacing:-0.14px;}
#t4r_4804{left:431px;bottom:301px;letter-spacing:-0.12px;}
#t4s_4804{left:81px;bottom:273px;letter-spacing:-0.16px;}
#t4t_4804{left:138px;bottom:273px;letter-spacing:-0.16px;}
#t4u_4804{left:189px;bottom:273px;letter-spacing:-0.14px;}
#t4v_4804{left:431px;bottom:273px;letter-spacing:-0.13px;}
#t4w_4804{left:525px;bottom:273px;letter-spacing:-0.12px;}
#t4x_4804{left:707px;bottom:273px;}
#t4y_4804{left:710px;bottom:273px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4z_4804{left:524px;bottom:257px;letter-spacing:-0.12px;}
#t50_4804{left:682px;bottom:256px;}
#t51_4804{left:685px;bottom:257px;letter-spacing:-0.12px;}
#t52_4804{left:524px;bottom:235px;letter-spacing:-0.12px;}
#t53_4804{left:524px;bottom:218px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t54_4804{left:81px;bottom:249px;letter-spacing:-0.16px;}
#t55_4804{left:138px;bottom:249px;letter-spacing:-0.16px;}
#t56_4804{left:189px;bottom:249px;letter-spacing:-0.15px;}
#t57_4804{left:431px;bottom:249px;letter-spacing:-0.12px;}
#t58_4804{left:81px;bottom:224px;letter-spacing:-0.16px;}
#t59_4804{left:138px;bottom:224px;letter-spacing:-0.16px;}
#t5a_4804{left:189px;bottom:224px;letter-spacing:-0.15px;}
#t5b_4804{left:431px;bottom:224px;letter-spacing:-0.13px;}
#t5c_4804{left:81px;bottom:200px;letter-spacing:-0.16px;}
#t5d_4804{left:138px;bottom:200px;letter-spacing:-0.16px;}
#t5e_4804{left:189px;bottom:200px;letter-spacing:-0.14px;}
#t5f_4804{left:431px;bottom:200px;letter-spacing:-0.12px;}
#t5g_4804{left:149px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t5h_4804{left:235px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t5i_4804{left:302px;bottom:1068px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t5j_4804{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t5k_4804{left:101px;bottom:1028px;letter-spacing:-0.13px;}
#t5l_4804{left:223px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t5m_4804{left:453px;bottom:1028px;letter-spacing:-0.16px;}
#t5n_4804{left:639px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t5o_4804{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t5p_4804{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4804{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4804{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4804{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4804{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4804{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4804{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4804" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4804Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4804" style="-webkit-user-select: none;"><object width="935" height="1210" data="4804/4804.svg" type="image/svg+xml" id="pdf4804" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4804" class="t s1_4804">2-282 </span><span id="t2_4804" class="t s1_4804">Vol. 4 </span>
<span id="t3_4804" class="t s2_4804">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4804" class="t s3_4804">418H </span><span id="t5_4804" class="t s3_4804">1048 </span><span id="t6_4804" class="t s3_4804">IA32_MC6_CTL </span><span id="t7_4804" class="t s3_4804">Package </span><span id="t8_4804" class="t s3_4804">See Section 16.3.2.1, “IA32_MC</span><span id="t9_4804" class="t s4_4804">i</span><span id="ta_4804" class="t s3_4804">_CTL MSRs,” through </span>
<span id="tb_4804" class="t s3_4804">Section 16.3.2.4, “IA32_MC</span><span id="tc_4804" class="t s4_4804">i</span><span id="td_4804" class="t s3_4804">_MISC MSRs.” </span>
<span id="te_4804" class="t s3_4804">Bank MC6 reports MC errors from the integrated I/O </span>
<span id="tf_4804" class="t s3_4804">module. </span>
<span id="tg_4804" class="t s3_4804">419H </span><span id="th_4804" class="t s3_4804">1049 </span><span id="ti_4804" class="t s3_4804">IA32_MC6_STATUS </span><span id="tj_4804" class="t s3_4804">Package </span>
<span id="tk_4804" class="t s3_4804">41AH </span><span id="tl_4804" class="t s3_4804">1050 </span><span id="tm_4804" class="t s3_4804">IA32_MC6_ADDR </span><span id="tn_4804" class="t s3_4804">Package </span>
<span id="to_4804" class="t s3_4804">41BH </span><span id="tp_4804" class="t s3_4804">1051 </span><span id="tq_4804" class="t s3_4804">IA32_MC6_MISC </span><span id="tr_4804" class="t s3_4804">Package </span>
<span id="ts_4804" class="t s3_4804">41CH </span><span id="tt_4804" class="t s3_4804">1052 </span><span id="tu_4804" class="t s3_4804">IA32_MC7_CTL </span><span id="tv_4804" class="t s3_4804">Package </span><span id="tw_4804" class="t s3_4804">See Section 16.3.2.1, “IA32_MC</span><span id="tx_4804" class="t s4_4804">i</span><span id="ty_4804" class="t s3_4804">_CTL MSRs,” through </span>
<span id="tz_4804" class="t s3_4804">Section 16.3.2.4, “IA32_MC</span><span id="t10_4804" class="t s4_4804">i</span><span id="t11_4804" class="t s3_4804">_MISC MSRs.” </span>
<span id="t12_4804" class="t s3_4804">Bank MC7 reports MC errors from the home agent HA </span>
<span id="t13_4804" class="t s3_4804">0. </span>
<span id="t14_4804" class="t s3_4804">41DH </span><span id="t15_4804" class="t s3_4804">1053 </span><span id="t16_4804" class="t s3_4804">IA32_MC7_STATUS </span><span id="t17_4804" class="t s3_4804">Package </span>
<span id="t18_4804" class="t s3_4804">41EH </span><span id="t19_4804" class="t s3_4804">1054 </span><span id="t1a_4804" class="t s3_4804">IA32_MC7_ADDR </span><span id="t1b_4804" class="t s3_4804">Package </span>
<span id="t1c_4804" class="t s3_4804">41FH </span><span id="t1d_4804" class="t s3_4804">1055 </span><span id="t1e_4804" class="t s3_4804">IA32_MC7_MISC </span><span id="t1f_4804" class="t s3_4804">Package </span>
<span id="t1g_4804" class="t s3_4804">420H </span><span id="t1h_4804" class="t s3_4804">1056 </span><span id="t1i_4804" class="t s3_4804">IA32_MC8_CTL </span><span id="t1j_4804" class="t s3_4804">Package </span><span id="t1k_4804" class="t s3_4804">See Section 16.3.2.1, “IA32_MC</span><span id="t1l_4804" class="t s4_4804">i</span><span id="t1m_4804" class="t s3_4804">_CTL MSRs,” through </span>
<span id="t1n_4804" class="t s3_4804">Section 16.3.2.4, “IA32_MC</span><span id="t1o_4804" class="t s4_4804">i</span><span id="t1p_4804" class="t s3_4804">_MISC MSRs.” </span>
<span id="t1q_4804" class="t s3_4804">Bank MC8 reports MC errors from the home agent HA </span>
<span id="t1r_4804" class="t s3_4804">1. </span>
<span id="t1s_4804" class="t s3_4804">421H </span><span id="t1t_4804" class="t s3_4804">1057 </span><span id="t1u_4804" class="t s3_4804">IA32_MC8_STATUS </span><span id="t1v_4804" class="t s3_4804">Package </span>
<span id="t1w_4804" class="t s3_4804">422H </span><span id="t1x_4804" class="t s3_4804">1058 </span><span id="t1y_4804" class="t s3_4804">IA32_MC8_ADDR </span><span id="t1z_4804" class="t s3_4804">Package </span>
<span id="t20_4804" class="t s3_4804">423H </span><span id="t21_4804" class="t s3_4804">1059 </span><span id="t22_4804" class="t s3_4804">IA32_MC8_MISC </span><span id="t23_4804" class="t s3_4804">Package </span>
<span id="t24_4804" class="t s3_4804">424H </span><span id="t25_4804" class="t s3_4804">1060 </span><span id="t26_4804" class="t s3_4804">IA32_MC9_CTL </span><span id="t27_4804" class="t s3_4804">Package </span><span id="t28_4804" class="t s3_4804">See Section 16.3.2.1, “IA32_MC</span><span id="t29_4804" class="t s4_4804">i</span><span id="t2a_4804" class="t s3_4804">_CTL MSRs,” through </span>
<span id="t2b_4804" class="t s3_4804">Section 16.3.2.4, “IA32_MC</span><span id="t2c_4804" class="t s4_4804">i</span><span id="t2d_4804" class="t s3_4804">_MISC MSRs.” </span>
<span id="t2e_4804" class="t s3_4804">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t2f_4804" class="t s3_4804">channel of the integrated memory controllers. </span>
<span id="t2g_4804" class="t s3_4804">425H </span><span id="t2h_4804" class="t s3_4804">1061 </span><span id="t2i_4804" class="t s3_4804">IA32_MC9_STATUS </span><span id="t2j_4804" class="t s3_4804">Package </span>
<span id="t2k_4804" class="t s3_4804">426H </span><span id="t2l_4804" class="t s3_4804">1062 </span><span id="t2m_4804" class="t s3_4804">IA32_MC9_ADDR </span><span id="t2n_4804" class="t s3_4804">Package </span>
<span id="t2o_4804" class="t s3_4804">427H </span><span id="t2p_4804" class="t s3_4804">1063 </span><span id="t2q_4804" class="t s3_4804">IA32_MC9_MISC </span><span id="t2r_4804" class="t s3_4804">Package </span>
<span id="t2s_4804" class="t s3_4804">428H </span><span id="t2t_4804" class="t s3_4804">1064 </span><span id="t2u_4804" class="t s3_4804">IA32_MC10_CTL </span><span id="t2v_4804" class="t s3_4804">Package </span><span id="t2w_4804" class="t s3_4804">See Section 16.3.2.1, “IA32_MC</span><span id="t2x_4804" class="t s4_4804">i</span><span id="t2y_4804" class="t s3_4804">_CTL MSRs,” through </span>
<span id="t2z_4804" class="t s3_4804">Section 16.3.2.4, “IA32_MC</span><span id="t30_4804" class="t s4_4804">i</span><span id="t31_4804" class="t s3_4804">_MISC MSRs.” </span>
<span id="t32_4804" class="t s3_4804">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t33_4804" class="t s3_4804">channel of the integrated memory controllers. </span>
<span id="t34_4804" class="t s3_4804">429H </span><span id="t35_4804" class="t s3_4804">1065 </span><span id="t36_4804" class="t s3_4804">IA32_MC10_STATUS </span><span id="t37_4804" class="t s3_4804">Package </span>
<span id="t38_4804" class="t s3_4804">42AH </span><span id="t39_4804" class="t s3_4804">1066 </span><span id="t3a_4804" class="t s3_4804">IA32_MC10_ADDR </span><span id="t3b_4804" class="t s3_4804">Package </span>
<span id="t3c_4804" class="t s3_4804">42BH </span><span id="t3d_4804" class="t s3_4804">1067 </span><span id="t3e_4804" class="t s3_4804">IA32_MC10_MISC </span><span id="t3f_4804" class="t s3_4804">Package </span>
<span id="t3g_4804" class="t s3_4804">42CH </span><span id="t3h_4804" class="t s3_4804">1068 </span><span id="t3i_4804" class="t s3_4804">IA32_MC11_CTL </span><span id="t3j_4804" class="t s3_4804">Package </span><span id="t3k_4804" class="t s3_4804">See Section 16.3.2.1, “IA32_MC</span><span id="t3l_4804" class="t s4_4804">i</span><span id="t3m_4804" class="t s3_4804">_CTL MSRs,” through </span>
<span id="t3n_4804" class="t s3_4804">Section 16.3.2.4, “IA32_MC</span><span id="t3o_4804" class="t s4_4804">i</span><span id="t3p_4804" class="t s3_4804">_MISC MSRs.” </span>
<span id="t3q_4804" class="t s3_4804">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t3r_4804" class="t s3_4804">channel of the integrated memory controllers. </span>
<span id="t3s_4804" class="t s3_4804">42DH </span><span id="t3t_4804" class="t s3_4804">1069 </span><span id="t3u_4804" class="t s3_4804">IA32_MC11_STATUS </span><span id="t3v_4804" class="t s3_4804">Package </span>
<span id="t3w_4804" class="t s3_4804">42EH </span><span id="t3x_4804" class="t s3_4804">1070 </span><span id="t3y_4804" class="t s3_4804">IA32_MC11_ADDR </span><span id="t3z_4804" class="t s3_4804">Package </span>
<span id="t40_4804" class="t s3_4804">42FH </span><span id="t41_4804" class="t s3_4804">1071 </span><span id="t42_4804" class="t s3_4804">IA32_MC11_MISC </span><span id="t43_4804" class="t s3_4804">Package </span>
<span id="t44_4804" class="t s3_4804">430H </span><span id="t45_4804" class="t s3_4804">1072 </span><span id="t46_4804" class="t s3_4804">IA32_MC12_CTL </span><span id="t47_4804" class="t s3_4804">Package </span><span id="t48_4804" class="t s3_4804">See Section 16.3.2.1, “IA32_MC</span><span id="t49_4804" class="t s4_4804">i</span><span id="t4a_4804" class="t s3_4804">_CTL MSRs,” through </span>
<span id="t4b_4804" class="t s3_4804">Section 16.3.2.4, “IA32_MC</span><span id="t4c_4804" class="t s4_4804">i</span><span id="t4d_4804" class="t s3_4804">_MISC MSRs.” </span>
<span id="t4e_4804" class="t s3_4804">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t4f_4804" class="t s3_4804">channel of the integrated memory controllers. </span>
<span id="t4g_4804" class="t s3_4804">431H </span><span id="t4h_4804" class="t s3_4804">1073 </span><span id="t4i_4804" class="t s3_4804">IA32_MC12_STATUS </span><span id="t4j_4804" class="t s3_4804">Package </span>
<span id="t4k_4804" class="t s3_4804">432H </span><span id="t4l_4804" class="t s3_4804">1074 </span><span id="t4m_4804" class="t s3_4804">IA32_MC12_ADDR </span><span id="t4n_4804" class="t s3_4804">Package </span>
<span id="t4o_4804" class="t s3_4804">433H </span><span id="t4p_4804" class="t s3_4804">1075 </span><span id="t4q_4804" class="t s3_4804">IA32_MC12_MISC </span><span id="t4r_4804" class="t s3_4804">Package </span>
<span id="t4s_4804" class="t s3_4804">434H </span><span id="t4t_4804" class="t s3_4804">1076 </span><span id="t4u_4804" class="t s3_4804">IA32_MC13_CTL </span><span id="t4v_4804" class="t s3_4804">Package </span><span id="t4w_4804" class="t s3_4804">See Section 16.3.2.1, “IA32_MC</span><span id="t4x_4804" class="t s4_4804">i</span><span id="t4y_4804" class="t s3_4804">_CTL MSRs,” through </span>
<span id="t4z_4804" class="t s3_4804">Section 16.3.2.4, “IA32_MC</span><span id="t50_4804" class="t s4_4804">i</span><span id="t51_4804" class="t s3_4804">_MISC MSRs.” </span>
<span id="t52_4804" class="t s3_4804">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t53_4804" class="t s3_4804">channel of the integrated memory controllers. </span>
<span id="t54_4804" class="t s3_4804">435H </span><span id="t55_4804" class="t s3_4804">1077 </span><span id="t56_4804" class="t s3_4804">IA32_MC13_STATUS </span><span id="t57_4804" class="t s3_4804">Package </span>
<span id="t58_4804" class="t s3_4804">436H </span><span id="t59_4804" class="t s3_4804">1078 </span><span id="t5a_4804" class="t s3_4804">IA32_MC13_ADDR </span><span id="t5b_4804" class="t s3_4804">Package </span>
<span id="t5c_4804" class="t s3_4804">437H </span><span id="t5d_4804" class="t s3_4804">1079 </span><span id="t5e_4804" class="t s3_4804">IA32_MC13_MISC </span><span id="t5f_4804" class="t s3_4804">Package </span>
<span id="t5g_4804" class="t s5_4804">Table 2-38. </span><span id="t5h_4804" class="t s5_4804">Additional MSRs Supported by Intel® Xeon® Processors with a CPUID Signature </span>
<span id="t5i_4804" class="t s5_4804">DisplayFamily_DisplayModel Value of 06_4FH </span>
<span id="t5j_4804" class="t s6_4804">Register </span>
<span id="t5k_4804" class="t s6_4804">Address </span><span id="t5l_4804" class="t s6_4804">Register Name / Bit Fields </span><span id="t5m_4804" class="t s6_4804">Scope </span><span id="t5n_4804" class="t s6_4804">Bit Description </span>
<span id="t5o_4804" class="t s6_4804">Hex </span><span id="t5p_4804" class="t s6_4804">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
