# -RISC-V-Vector-implementation-of-Descrambling-in-5g-PUSCH-on-CVA6-RISC-V-core
:RISC-V Vector implementation of Descrambling (in 5g PUSCH) on CVA6 RISC-V core
