Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Procesador_Intel_Core_i_7_6700k.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Procesador_Intel_Core_i_7_6700k.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Procesador_Intel_Core_i_7_6700k"
Output Format                      : NGC
Target Device                      : xc3s100e-4-vq100

---- Source Options
Top Module Name                    : Procesador_Intel_Core_i_7_6700k
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Biblioteca/Documents/Procesador/Procesador32/Sumador.vhd" in Library work.
Architecture behavioral of Entity sumador is up to date.
Compiling vhdl file "D:/Biblioteca/Documents/Procesador/Procesador32/NPC.vhd" in Library work.
Architecture behavioral of Entity npc is up to date.
Compiling vhdl file "D:/Biblioteca/Documents/Procesador/Procesador32/PC.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "D:/Biblioteca/Documents/Procesador/Procesador32/instructionMemory.vhd" in Library work.
Architecture arqinstructionmemory of Entity instructionmemory is up to date.
Compiling vhdl file "D:/Biblioteca/Documents/Procesador/Procesador32/UC.vhd" in Library work.
Architecture behavioral of Entity uc is up to date.
Compiling vhdl file "D:/Biblioteca/Documents/Procesador/Procesador32/RF.vhd" in Library work.
Architecture behavioral of Entity rf is up to date.
Compiling vhdl file "D:/Biblioteca/Documents/Procesador/Procesador32/MUX.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "D:/Biblioteca/Documents/Procesador/Procesador32/SEU.vhd" in Library work.
Architecture behavioral of Entity seu is up to date.
Compiling vhdl file "D:/Biblioteca/Documents/Procesador/Procesador32/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "D:/Biblioteca/Documents/Procesador/Procesador32/Procesador_Intel_Core_i_7_6700k.vhd" in Library work.
Architecture behavioral of Entity procesador_intel_core_i_7_6700k is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Procesador_Intel_Core_i_7_6700k> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sumador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <NPC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <instructionMemory> in library <work> (architecture <arqinstructionmemory>).

Analyzing hierarchy for entity <UC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SEU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Procesador_Intel_Core_i_7_6700k> in library <work> (Architecture <behavioral>).
Entity <Procesador_Intel_Core_i_7_6700k> analyzed. Unit <Procesador_Intel_Core_i_7_6700k> generated.

Analyzing Entity <Sumador> in library <work> (Architecture <behavioral>).
Entity <Sumador> analyzed. Unit <Sumador> generated.

Analyzing Entity <NPC> in library <work> (Architecture <behavioral>).
Entity <NPC> analyzed. Unit <NPC> generated.

Analyzing Entity <PC> in library <work> (Architecture <behavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <instructionMemory> in library <work> (Architecture <arqinstructionmemory>).
Entity <instructionMemory> analyzed. Unit <instructionMemory> generated.

Analyzing Entity <UC> in library <work> (Architecture <behavioral>).
Entity <UC> analyzed. Unit <UC> generated.

Analyzing Entity <RF> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "D:/Biblioteca/Documents/Procesador/Procesador32/RF.vhd" line 54: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registro> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "D:/Biblioteca/Documents/Procesador/Procesador32/RF.vhd" line 55: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registro> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "D:/Biblioteca/Documents/Procesador/Procesador32/RF.vhd" line 57: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registro> may be accessed with an index that does not cover the full array size.
WARNING:Xst:819 - "D:/Biblioteca/Documents/Procesador/Procesador32/RF.vhd" line 47: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <registro>
Entity <RF> analyzed. Unit <RF> generated.

Analyzing Entity <MUX> in library <work> (Architecture <behavioral>).
Entity <MUX> analyzed. Unit <MUX> generated.

Analyzing Entity <SEU> in library <work> (Architecture <behavioral>).
Entity <SEU> analyzed. Unit <SEU> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <registro<32>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<33>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<34>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<35>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<36>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<37>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<38>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registro<39>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Sumador>.
    Related source file is "D:/Biblioteca/Documents/Procesador/Procesador32/Sumador.vhd".
    Found 32-bit adder for signal <NuevaDireccion>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Sumador> synthesized.


Synthesizing Unit <NPC>.
    Related source file is "D:/Biblioteca/Documents/Procesador/Procesador32/NPC.vhd".
    Found 32-bit register for signal <NuevaDireccion>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <NPC> synthesized.


Synthesizing Unit <PC>.
    Related source file is "D:/Biblioteca/Documents/Procesador/Procesador32/PC.vhd".
    Found 32-bit register for signal <NuevaDireccion>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <instructionMemory>.
    Related source file is "D:/Biblioteca/Documents/Procesador/Procesador32/instructionMemory.vhd".
WARNING:Xst:647 - Input <address<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <$varindex0000> created at line 61.
    Summary:
	inferred   1 ROM(s).
Unit <instructionMemory> synthesized.


Synthesizing Unit <UC>.
    Related source file is "D:/Biblioteca/Documents/Procesador/Procesador32/UC.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <ALU_OP>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <UC> synthesized.


Synthesizing Unit <RF>.
    Related source file is "D:/Biblioteca/Documents/Procesador/Procesador32/RF.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <registro_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 54.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 55.
    Summary:
	inferred  64 Multiplexer(s).
Unit <RF> synthesized.


Synthesizing Unit <MUX>.
    Related source file is "D:/Biblioteca/Documents/Procesador/Procesador32/MUX.vhd".
Unit <MUX> synthesized.


Synthesizing Unit <SEU>.
    Related source file is "D:/Biblioteca/Documents/Procesador/Procesador32/SEU.vhd".
Unit <SEU> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "D:/Biblioteca/Documents/Procesador/Procesador32/ALU.vhd".
    Found 32-bit addsub for signal <ALU_Out$addsub0000>.
    Found 32-bit xor2 for signal <ALU_Out$xor0000> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <Procesador_Intel_Core_i_7_6700k>.
    Related source file is "D:/Biblioteca/Documents/Procesador/Procesador32/Procesador_Intel_Core_i_7_6700k.vhd".
Unit <Procesador_Intel_Core_i_7_6700k> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 2
 32-bit register                                       : 2
# Latches                                              : 33
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <NuevaDireccion_5> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_6> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_7> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_8> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_9> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_10> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_11> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_12> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_13> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_14> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_15> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_16> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_17> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_18> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_19> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_20> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_21> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_22> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_23> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_24> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_25> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_26> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_27> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_28> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_29> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_30> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <NuevaDireccion_31> of sequential type is unconnected in block <Inst_PC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Latches                                              : 33
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <ALU_OP_3> in Unit <UC> is equivalent to the following 2 FFs/Latches, which will be removed : <ALU_OP_4> <ALU_OP_5> 

Optimizing unit <Procesador_Intel_Core_i_7_6700k> ...

Optimizing unit <NPC> ...

Optimizing unit <PC> ...

Optimizing unit <ALU> ...

Optimizing unit <UC> ...

Optimizing unit <RF> ...
WARNING:Xst:1293 - FF/Latch <Inst_RF/registro_28_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_28_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_29_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_4_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_26_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_31_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_27_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_8_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_9_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_10_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_5_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_6_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_7_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_14_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_15_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_20_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_11_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_12_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_13_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_24_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_25_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_30_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_21_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_23> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_22> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_21> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_20> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_19> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_18> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_17> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_16> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_15> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_14> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_13> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_12> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_11> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_10> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_9> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_8> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_7> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_6> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_5> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_4> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_3> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_2> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_1> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_22_0> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_31> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_30> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_29> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_28> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_27> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_26> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_25> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/registro_23_24> has a constant value of 0 in block <Procesador_Intel_Core_i_7_6700k>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_31> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_30> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_29> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_28> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_27> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_26> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_25> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_24> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_23> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_22> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_21> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_20> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_19> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_18> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_17> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_16> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_15> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_14> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_13> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_12> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_11> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_10> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_9> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_8> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_7> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_6> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_NPC/NuevaDireccion_5> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_31> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_30> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_29> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_28> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_27> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_26> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_25> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_24> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_23> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_22> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_21> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_20> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_19> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_18> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_17> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_16> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_15> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_14> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_13> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_12> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_11> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_10> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_9> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_8> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_7> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_6> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.
WARNING:Xst:2677 - Node <Inst_PC/NuevaDireccion_5> of sequential type is unconnected in block <Procesador_Intel_Core_i_7_6700k>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Inst_UC/ALU_OP_3> in Unit <Procesador_Intel_Core_i_7_6700k> is equivalent to the following FF/Latch, which will be removed : <Inst_UC/ALU_OP_0> 
Found area constraint ratio of 100 (+ 5) on block Procesador_Intel_Core_i_7_6700k, actual ratio is 49.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Procesador_Intel_Core_i_7_6700k.ngr
Top Level Output File Name         : Procesador_Intel_Core_i_7_6700k
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 1259
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 260
#      LUT2                        : 13
#      LUT2_L                      : 1
#      LUT3                        : 261
#      LUT4                        : 197
#      LUT4_D                      : 27
#      LUT4_L                      : 11
#      MUXCY                       : 35
#      MUXF5                       : 281
#      MUXF6                       : 128
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 269
#      FDC                         : 10
#      LD                          : 3
#      LDCE                        : 256
# Clock Buffers                    : 9
#      BUFG                        : 8
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-4 

 Number of Slices:                      484  out of    960    50%  
 Number of Slice Flip Flops:            269  out of   1920    14%  
 Number of 4 input LUTs:                771  out of   1920    40%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of     66    51%  
 Number of GCLKs:                         9  out of     24    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                      | Clock buffer(FF name)          | Load  |
------------------------------------------------------------------+--------------------------------+-------+
Clock                                                             | BUFGP                          | 10    |
IMToURS<29>(IMToURS<29>1:O)                                       | NONE(*)(Inst_UC/ALU_OP_3)      | 3     |
Inst_RF/registro_16_cmp_eq00001(Inst_RF/registro_16_cmp_eq00001:O)| BUFG(*)(Inst_RF/registro_16_31)| 32    |
Inst_RF/registro_17_cmp_eq00001(Inst_RF/registro_17_cmp_eq00001:O)| BUFG(*)(Inst_RF/registro_17_31)| 32    |
Inst_RF/registro_18_cmp_eq00001(Inst_RF/registro_18_cmp_eq00001:O)| BUFG(*)(Inst_RF/registro_18_31)| 32    |
Inst_RF/registro_19_cmp_eq00001(Inst_RF/registro_19_cmp_eq00001:O)| BUFG(*)(Inst_RF/registro_19_31)| 32    |
Inst_RF/registro_0_cmp_eq00001(Inst_RF/registro_0_cmp_eq00001:O)  | BUFG(*)(Inst_RF/registro_0_31) | 32    |
Inst_RF/registro_1_cmp_eq00001(Inst_RF/registro_1_cmp_eq00001:O)  | BUFG(*)(Inst_RF/registro_1_31) | 32    |
Inst_RF/registro_2_cmp_eq00001(Inst_RF/registro_2_cmp_eq00001:O)  | BUFG(*)(Inst_RF/registro_2_31) | 32    |
Inst_RF/registro_3_cmp_eq00001(Inst_RF/registro_3_cmp_eq00001:O)  | BUFG(*)(Inst_RF/registro_3_31) | 32    |
------------------------------------------------------------------+--------------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 266   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.128ns (Maximum Frequency: 98.736MHz)
   Minimum input arrival time before clock: 15.796ns
   Maximum output required time after clock: 19.172ns
   Maximum combinational path delay: 19.580ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 3.611ns (frequency: 276.932MHz)
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Delay:               3.611ns (Levels of Logic = 5)
  Source:            Inst_NPC/NuevaDireccion_1 (FF)
  Destination:       Inst_NPC/NuevaDireccion_4 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: Inst_NPC/NuevaDireccion_1 to Inst_NPC/NuevaDireccion_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  Inst_NPC/NuevaDireccion_1 (Inst_NPC/NuevaDireccion_1)
     LUT1:I0->O            1   0.704   0.000  Inst_Sumador/Madd_NuevaDireccion_cy<1>_rt (Inst_Sumador/Madd_NuevaDireccion_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_Sumador/Madd_NuevaDireccion_cy<1> (Inst_Sumador/Madd_NuevaDireccion_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Sumador/Madd_NuevaDireccion_cy<2> (Inst_Sumador/Madd_NuevaDireccion_cy<2>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Sumador/Madd_NuevaDireccion_cy<3> (Inst_Sumador/Madd_NuevaDireccion_cy<3>)
     XORCY:CI->O           1   0.804   0.000  Inst_Sumador/Madd_NuevaDireccion_xor<4> (SumadorToNPC<4>)
     FDC:D                     0.308          Inst_NPC/NuevaDireccion_4
    ----------------------------------------
    Total                      3.611ns (2.989ns logic, 0.622ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/registro_16_cmp_eq00001'
  Clock period: 10.128ns (frequency: 98.736MHz)
  Total number of paths / destination ports: 1637 / 32
-------------------------------------------------------------------------
Delay:               10.128ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_16_0 (LATCH)
  Destination:       Inst_RF/registro_16_31 (LATCH)
  Source Clock:      Inst_RF/registro_16_cmp_eq00001 falling
  Destination Clock: Inst_RF/registro_16_cmp_eq00001 falling

  Data Path: Inst_RF/registro_16_0 to Inst_RF/registro_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_16_0 (Inst_RF/registro_16_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_16_31
    ----------------------------------------
    Total                     10.128ns (8.236ns logic, 1.892ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/registro_17_cmp_eq00001'
  Clock period: 10.128ns (frequency: 98.736MHz)
  Total number of paths / destination ports: 1637 / 32
-------------------------------------------------------------------------
Delay:               10.128ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_17_0 (LATCH)
  Destination:       Inst_RF/registro_17_31 (LATCH)
  Source Clock:      Inst_RF/registro_17_cmp_eq00001 falling
  Destination Clock: Inst_RF/registro_17_cmp_eq00001 falling

  Data Path: Inst_RF/registro_17_0 to Inst_RF/registro_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_17_0 (Inst_RF/registro_17_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_85 (Inst_RF/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_7_f5_1 (Inst_RF/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_17_31
    ----------------------------------------
    Total                     10.128ns (8.236ns logic, 1.892ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/registro_18_cmp_eq00001'
  Clock period: 10.128ns (frequency: 98.736MHz)
  Total number of paths / destination ports: 1637 / 32
-------------------------------------------------------------------------
Delay:               10.128ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_18_0 (LATCH)
  Destination:       Inst_RF/registro_18_31 (LATCH)
  Source Clock:      Inst_RF/registro_18_cmp_eq00001 falling
  Destination Clock: Inst_RF/registro_18_cmp_eq00001 falling

  Data Path: Inst_RF/registro_18_0 to Inst_RF/registro_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_18_0 (Inst_RF/registro_18_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_84 (Inst_RF/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_7_f5_0 (Inst_RF/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_18_31
    ----------------------------------------
    Total                     10.128ns (8.236ns logic, 1.892ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/registro_19_cmp_eq00001'
  Clock period: 10.128ns (frequency: 98.736MHz)
  Total number of paths / destination ports: 1637 / 32
-------------------------------------------------------------------------
Delay:               10.128ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_19_0 (LATCH)
  Destination:       Inst_RF/registro_19_31 (LATCH)
  Source Clock:      Inst_RF/registro_19_cmp_eq00001 falling
  Destination Clock: Inst_RF/registro_19_cmp_eq00001 falling

  Data Path: Inst_RF/registro_19_0 to Inst_RF/registro_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_19_0 (Inst_RF/registro_19_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_73 (Inst_RF/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_19_31
    ----------------------------------------
    Total                     10.128ns (8.236ns logic, 1.892ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/registro_0_cmp_eq00001'
  Clock period: 10.128ns (frequency: 98.736MHz)
  Total number of paths / destination ports: 1637 / 32
-------------------------------------------------------------------------
Delay:               10.128ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_0_0 (LATCH)
  Destination:       Inst_RF/registro_0_31 (LATCH)
  Source Clock:      Inst_RF/registro_0_cmp_eq00001 falling
  Destination Clock: Inst_RF/registro_0_cmp_eq00001 falling

  Data Path: Inst_RF/registro_0_0 to Inst_RF/registro_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_0_0 (Inst_RF/registro_0_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_10 (Inst_RF/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_0_31
    ----------------------------------------
    Total                     10.128ns (8.236ns logic, 1.892ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/registro_1_cmp_eq00001'
  Clock period: 10.128ns (frequency: 98.736MHz)
  Total number of paths / destination ports: 1637 / 32
-------------------------------------------------------------------------
Delay:               10.128ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_1_0 (LATCH)
  Destination:       Inst_RF/registro_1_31 (LATCH)
  Source Clock:      Inst_RF/registro_1_cmp_eq00001 falling
  Destination Clock: Inst_RF/registro_1_cmp_eq00001 falling

  Data Path: Inst_RF/registro_1_0 to Inst_RF/registro_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_1_0 (Inst_RF/registro_1_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_92 (Inst_RF/Mmux__varindex0001_92)
     MUXF5:I0->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_7_f5_1 (Inst_RF/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_1_31
    ----------------------------------------
    Total                     10.128ns (8.236ns logic, 1.892ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/registro_2_cmp_eq00001'
  Clock period: 10.128ns (frequency: 98.736MHz)
  Total number of paths / destination ports: 1637 / 32
-------------------------------------------------------------------------
Delay:               10.128ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_2_0 (LATCH)
  Destination:       Inst_RF/registro_2_31 (LATCH)
  Source Clock:      Inst_RF/registro_2_cmp_eq00001 falling
  Destination Clock: Inst_RF/registro_2_cmp_eq00001 falling

  Data Path: Inst_RF/registro_2_0 to Inst_RF/registro_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_2_0 (Inst_RF/registro_2_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_91 (Inst_RF/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_7_f5_0 (Inst_RF/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_2_31
    ----------------------------------------
    Total                     10.128ns (8.236ns logic, 1.892ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/registro_3_cmp_eq00001'
  Clock period: 10.128ns (frequency: 98.736MHz)
  Total number of paths / destination ports: 1637 / 32
-------------------------------------------------------------------------
Delay:               10.128ns (Levels of Logic = 39)
  Source:            Inst_RF/registro_3_0 (LATCH)
  Destination:       Inst_RF/registro_3_31 (LATCH)
  Source Clock:      Inst_RF/registro_3_cmp_eq00001 falling
  Destination Clock: Inst_RF/registro_3_cmp_eq00001 falling

  Data Path: Inst_RF/registro_3_0 to Inst_RF/registro_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_3_0 (Inst_RF/registro_3_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_83 (Inst_RF/Mmux__varindex0001_83)
     MUXF5:I0->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_3_31
    ----------------------------------------
    Total                     10.128ns (8.236ns logic, 1.892ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IMToURS<29>'
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Offset:              5.651ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       Inst_UC/ALU_OP_1 (LATCH)
  Destination Clock: IMToURS<29> falling

  Data Path: Reset to Inst_UC/ALU_OP_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           316   1.218   1.356  Reset_IBUF (Reset_IBUF)
     LUT4:I3->O           96   0.704   1.361  Inst_MUX/MuxToAlu<0>21 (N5)
     LUT4:I1->O            1   0.704   0.000  Inst_UC/ALU_OP_mux0001<4>1 (Inst_UC/ALU_OP_mux0001<4>)
     LD:D                      0.308          Inst_UC/ALU_OP_1
    ----------------------------------------
    Total                      5.651ns (2.934ns logic, 2.717ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_16_cmp_eq00001'
  Total number of paths / destination ports: 28041 / 64
-------------------------------------------------------------------------
Offset:              15.796ns (Levels of Logic = 42)
  Source:            Reset (PAD)
  Destination:       Inst_RF/registro_16_31 (LATCH)
  Destination Clock: Inst_RF/registro_16_cmp_eq00001 falling

  Data Path: Reset to Inst_RF/registro_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           316   1.218   1.356  Reset_IBUF (Reset_IBUF)
     LUT4:I3->O           96   0.704   1.457  Inst_MUX/MuxToAlu<0>21 (N5)
     LUT3:I0->O          176   0.704   1.387  Inst_MUX/MuxToAlu<0>_SW1 (IMToURS<3>)
     LUT3:I1->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_73 (Inst_RF/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_16_31
    ----------------------------------------
    Total                     15.796ns (10.186ns logic, 5.610ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_17_cmp_eq00001'
  Total number of paths / destination ports: 28041 / 64
-------------------------------------------------------------------------
Offset:              15.796ns (Levels of Logic = 42)
  Source:            Reset (PAD)
  Destination:       Inst_RF/registro_17_31 (LATCH)
  Destination Clock: Inst_RF/registro_17_cmp_eq00001 falling

  Data Path: Reset to Inst_RF/registro_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           316   1.218   1.356  Reset_IBUF (Reset_IBUF)
     LUT4:I3->O           96   0.704   1.457  Inst_MUX/MuxToAlu<0>21 (N5)
     LUT3:I0->O          176   0.704   1.387  Inst_MUX/MuxToAlu<0>_SW1 (IMToURS<3>)
     LUT3:I1->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_73 (Inst_RF/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_17_31
    ----------------------------------------
    Total                     15.796ns (10.186ns logic, 5.610ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_18_cmp_eq00001'
  Total number of paths / destination ports: 28041 / 64
-------------------------------------------------------------------------
Offset:              15.796ns (Levels of Logic = 42)
  Source:            Reset (PAD)
  Destination:       Inst_RF/registro_18_31 (LATCH)
  Destination Clock: Inst_RF/registro_18_cmp_eq00001 falling

  Data Path: Reset to Inst_RF/registro_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           316   1.218   1.356  Reset_IBUF (Reset_IBUF)
     LUT4:I3->O           96   0.704   1.457  Inst_MUX/MuxToAlu<0>21 (N5)
     LUT3:I0->O          176   0.704   1.387  Inst_MUX/MuxToAlu<0>_SW1 (IMToURS<3>)
     LUT3:I1->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_73 (Inst_RF/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_18_31
    ----------------------------------------
    Total                     15.796ns (10.186ns logic, 5.610ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_19_cmp_eq00001'
  Total number of paths / destination ports: 28041 / 64
-------------------------------------------------------------------------
Offset:              15.796ns (Levels of Logic = 42)
  Source:            Reset (PAD)
  Destination:       Inst_RF/registro_19_31 (LATCH)
  Destination Clock: Inst_RF/registro_19_cmp_eq00001 falling

  Data Path: Reset to Inst_RF/registro_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           316   1.218   1.356  Reset_IBUF (Reset_IBUF)
     LUT4:I3->O           96   0.704   1.457  Inst_MUX/MuxToAlu<0>21 (N5)
     LUT3:I0->O          176   0.704   1.387  Inst_MUX/MuxToAlu<0>_SW1 (IMToURS<3>)
     LUT3:I1->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_73 (Inst_RF/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_19_31
    ----------------------------------------
    Total                     15.796ns (10.186ns logic, 5.610ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_0_cmp_eq00001'
  Total number of paths / destination ports: 28041 / 64
-------------------------------------------------------------------------
Offset:              15.796ns (Levels of Logic = 42)
  Source:            Reset (PAD)
  Destination:       Inst_RF/registro_0_31 (LATCH)
  Destination Clock: Inst_RF/registro_0_cmp_eq00001 falling

  Data Path: Reset to Inst_RF/registro_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           316   1.218   1.356  Reset_IBUF (Reset_IBUF)
     LUT4:I3->O           96   0.704   1.457  Inst_MUX/MuxToAlu<0>21 (N5)
     LUT3:I0->O          176   0.704   1.387  Inst_MUX/MuxToAlu<0>_SW1 (IMToURS<3>)
     LUT3:I1->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_73 (Inst_RF/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_0_31
    ----------------------------------------
    Total                     15.796ns (10.186ns logic, 5.610ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_1_cmp_eq00001'
  Total number of paths / destination ports: 28041 / 64
-------------------------------------------------------------------------
Offset:              15.796ns (Levels of Logic = 42)
  Source:            Reset (PAD)
  Destination:       Inst_RF/registro_1_31 (LATCH)
  Destination Clock: Inst_RF/registro_1_cmp_eq00001 falling

  Data Path: Reset to Inst_RF/registro_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           316   1.218   1.356  Reset_IBUF (Reset_IBUF)
     LUT4:I3->O           96   0.704   1.457  Inst_MUX/MuxToAlu<0>21 (N5)
     LUT3:I0->O          176   0.704   1.387  Inst_MUX/MuxToAlu<0>_SW1 (IMToURS<3>)
     LUT3:I1->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_73 (Inst_RF/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_1_31
    ----------------------------------------
    Total                     15.796ns (10.186ns logic, 5.610ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_2_cmp_eq00001'
  Total number of paths / destination ports: 28041 / 64
-------------------------------------------------------------------------
Offset:              15.796ns (Levels of Logic = 42)
  Source:            Reset (PAD)
  Destination:       Inst_RF/registro_2_31 (LATCH)
  Destination Clock: Inst_RF/registro_2_cmp_eq00001 falling

  Data Path: Reset to Inst_RF/registro_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           316   1.218   1.356  Reset_IBUF (Reset_IBUF)
     LUT4:I3->O           96   0.704   1.457  Inst_MUX/MuxToAlu<0>21 (N5)
     LUT3:I0->O          176   0.704   1.387  Inst_MUX/MuxToAlu<0>_SW1 (IMToURS<3>)
     LUT3:I1->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_73 (Inst_RF/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_2_31
    ----------------------------------------
    Total                     15.796ns (10.186ns logic, 5.610ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/registro_3_cmp_eq00001'
  Total number of paths / destination ports: 28041 / 64
-------------------------------------------------------------------------
Offset:              15.796ns (Levels of Logic = 42)
  Source:            Reset (PAD)
  Destination:       Inst_RF/registro_3_31 (LATCH)
  Destination Clock: Inst_RF/registro_3_cmp_eq00001 falling

  Data Path: Reset to Inst_RF/registro_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           316   1.218   1.356  Reset_IBUF (Reset_IBUF)
     LUT4:I3->O           96   0.704   1.457  Inst_MUX/MuxToAlu<0>21 (N5)
     LUT3:I0->O          176   0.704   1.387  Inst_MUX/MuxToAlu<0>_SW1 (IMToURS<3>)
     LUT3:I1->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_73 (Inst_RF/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     LDCE:D                    0.308          Inst_RF/registro_3_31
    ----------------------------------------
    Total                     15.796ns (10.186ns logic, 5.610ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IMToURS<29>'
  Total number of paths / destination ports: 2190 / 32
-------------------------------------------------------------------------
Offset:              14.378ns (Levels of Logic = 36)
  Source:            Inst_UC/ALU_OP_3 (LATCH)
  Destination:       OutProcesador<31> (PAD)
  Source Clock:      IMToURS<29> falling

  Data Path: Inst_UC/ALU_OP_3 to OutProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              85   0.676   1.454  Inst_UC/ALU_OP_3 (Inst_UC/ALU_OP_3)
     LUT3:I0->O           36   0.704   1.342  Inst_ALU/ALU_Out_mux000021 (Inst_ALU/ALU_Out_mux0000)
     LUT4:I1->O            1   0.704   0.595  Inst_MUX/MuxToAlu<1>1_SW0 (N37)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.820  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     OBUF:I->O                 3.272          OutProcesador_31_OBUF (OutProcesador<31>)
    ----------------------------------------
    Total                     14.378ns (9.743ns logic, 4.635ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_0_cmp_eq00001'
  Total number of paths / destination ports: 1637 / 32
-------------------------------------------------------------------------
Offset:              13.912ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_0_0 (LATCH)
  Destination:       OutProcesador<31> (PAD)
  Source Clock:      Inst_RF/registro_0_cmp_eq00001 falling

  Data Path: Inst_RF/registro_0_0 to OutProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_0_0 (Inst_RF/registro_0_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_10 (Inst_RF/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.820  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     OBUF:I->O                 3.272          OutProcesador_31_OBUF (OutProcesador<31>)
    ----------------------------------------
    Total                     13.912ns (11.200ns logic, 2.712ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_16_cmp_eq00001'
  Total number of paths / destination ports: 1637 / 32
-------------------------------------------------------------------------
Offset:              13.912ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_16_0 (LATCH)
  Destination:       OutProcesador<31> (PAD)
  Source Clock:      Inst_RF/registro_16_cmp_eq00001 falling

  Data Path: Inst_RF/registro_16_0 to OutProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_16_0 (Inst_RF/registro_16_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_93 (Inst_RF/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_8_f5 (Inst_RF/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.820  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     OBUF:I->O                 3.272          OutProcesador_31_OBUF (OutProcesador<31>)
    ----------------------------------------
    Total                     13.912ns (11.200ns logic, 2.712ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 121683 / 32
-------------------------------------------------------------------------
Offset:              19.172ns (Levels of Logic = 42)
  Source:            Inst_PC/NuevaDireccion_1 (FF)
  Destination:       OutProcesador<31> (PAD)
  Source Clock:      Clock rising

  Data Path: Inst_PC/NuevaDireccion_1 to OutProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            103   0.591   1.460  Inst_PC/NuevaDireccion_1 (Inst_PC/NuevaDireccion_1)
     LUT2:I0->O            3   0.704   0.535  Inst_instructionMemory/outInstruction<26>11 (N4)
     LUT4:I3->O            6   0.704   0.673  Inst_instructionMemory/outInstruction<15>21 (N8)
     LUT4:I3->O          256   0.704   1.333  IMToURS<18> (IMToURS<18>)
     MUXF5:S->O            1   0.739   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.820  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     OBUF:I->O                 3.272          OutProcesador_31_OBUF (OutProcesador<31>)
    ----------------------------------------
    Total                     19.172ns (12.941ns logic, 6.231ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_1_cmp_eq00001'
  Total number of paths / destination ports: 1637 / 32
-------------------------------------------------------------------------
Offset:              13.912ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_1_0 (LATCH)
  Destination:       OutProcesador<31> (PAD)
  Source Clock:      Inst_RF/registro_1_cmp_eq00001 falling

  Data Path: Inst_RF/registro_1_0 to OutProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_1_0 (Inst_RF/registro_1_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_92 (Inst_RF/Mmux__varindex0001_92)
     MUXF5:I0->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_7_f5_1 (Inst_RF/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.820  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     OBUF:I->O                 3.272          OutProcesador_31_OBUF (OutProcesador<31>)
    ----------------------------------------
    Total                     13.912ns (11.200ns logic, 2.712ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_17_cmp_eq00001'
  Total number of paths / destination ports: 1637 / 32
-------------------------------------------------------------------------
Offset:              13.912ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_17_0 (LATCH)
  Destination:       OutProcesador<31> (PAD)
  Source Clock:      Inst_RF/registro_17_cmp_eq00001 falling

  Data Path: Inst_RF/registro_17_0 to OutProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_17_0 (Inst_RF/registro_17_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_85 (Inst_RF/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_7_f5_1 (Inst_RF/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_6_f6 (Inst_RF/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.820  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     OBUF:I->O                 3.272          OutProcesador_31_OBUF (OutProcesador<31>)
    ----------------------------------------
    Total                     13.912ns (11.200ns logic, 2.712ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_2_cmp_eq00001'
  Total number of paths / destination ports: 1637 / 32
-------------------------------------------------------------------------
Offset:              13.912ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_2_0 (LATCH)
  Destination:       OutProcesador<31> (PAD)
  Source Clock:      Inst_RF/registro_2_cmp_eq00001 falling

  Data Path: Inst_RF/registro_2_0 to OutProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_2_0 (Inst_RF/registro_2_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_91 (Inst_RF/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_7_f5_0 (Inst_RF/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.820  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     OBUF:I->O                 3.272          OutProcesador_31_OBUF (OutProcesador<31>)
    ----------------------------------------
    Total                     13.912ns (11.200ns logic, 2.712ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_18_cmp_eq00001'
  Total number of paths / destination ports: 1637 / 32
-------------------------------------------------------------------------
Offset:              13.912ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_18_0 (LATCH)
  Destination:       OutProcesador<31> (PAD)
  Source Clock:      Inst_RF/registro_18_cmp_eq00001 falling

  Data Path: Inst_RF/registro_18_0 to OutProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_18_0 (Inst_RF/registro_18_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_84 (Inst_RF/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_7_f5_0 (Inst_RF/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.820  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     OBUF:I->O                 3.272          OutProcesador_31_OBUF (OutProcesador<31>)
    ----------------------------------------
    Total                     13.912ns (11.200ns logic, 2.712ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_3_cmp_eq00001'
  Total number of paths / destination ports: 1637 / 32
-------------------------------------------------------------------------
Offset:              13.912ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_3_0 (LATCH)
  Destination:       OutProcesador<31> (PAD)
  Source Clock:      Inst_RF/registro_3_cmp_eq00001 falling

  Data Path: Inst_RF/registro_3_0 to OutProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_3_0 (Inst_RF/registro_3_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_83 (Inst_RF/Mmux__varindex0001_83)
     MUXF5:I0->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.820  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     OBUF:I->O                 3.272          OutProcesador_31_OBUF (OutProcesador<31>)
    ----------------------------------------
    Total                     13.912ns (11.200ns logic, 2.712ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/registro_19_cmp_eq00001'
  Total number of paths / destination ports: 1637 / 32
-------------------------------------------------------------------------
Offset:              13.912ns (Levels of Logic = 40)
  Source:            Inst_RF/registro_19_0 (LATCH)
  Destination:       OutProcesador<31> (PAD)
  Source Clock:      Inst_RF/registro_19_cmp_eq00001 falling

  Data Path: Inst_RF/registro_19_0 to OutProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Inst_RF/registro_19_0 (Inst_RF/registro_19_0)
     LUT3:I2->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_73 (Inst_RF/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.820  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     OBUF:I->O                 3.272          OutProcesador_31_OBUF (OutProcesador<31>)
    ----------------------------------------
    Total                     13.912ns (11.200ns logic, 2.712ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 27849 / 32
-------------------------------------------------------------------------
Delay:               19.580ns (Levels of Logic = 43)
  Source:            Reset (PAD)
  Destination:       OutProcesador<31> (PAD)

  Data Path: Reset to OutProcesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           316   1.218   1.356  Reset_IBUF (Reset_IBUF)
     LUT4:I3->O           96   0.704   1.457  Inst_MUX/MuxToAlu<0>21 (N5)
     LUT3:I0->O          176   0.704   1.387  Inst_MUX/MuxToAlu<0>_SW1 (IMToURS<3>)
     LUT3:I1->O            1   0.704   0.000  Inst_RF/Mmux__varindex0001_73 (Inst_RF/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.321   0.000  Inst_RF/Mmux__varindex0001_6_f5_1 (Inst_RF/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_RF/Mmux__varindex0001_5_f6_0 (Inst_RF/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.420  Inst_RF/Mmux__varindex0001_4_f7 (Inst_RF/Mmux__varindex0001_4_f7)
     MUXF5:S->O            3   0.739   0.566  Inst_MUX/MuxToAlu<0> (MUXToALU<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30> (Inst_ALU/Maddsub_ALU_Out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_ALU_Out_addsub0000_xor<31> (Inst_ALU/ALU_Out_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.820  Inst_ALU/ALU_Out<31>62 (OutProcesador_31_OBUF)
     OBUF:I->O                 3.272          OutProcesador_31_OBUF (OutProcesador<31>)
    ----------------------------------------
    Total                     19.580ns (13.150ns logic, 6.430ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================


Total REAL time to Xst completion: 37.00 secs
Total CPU time to Xst completion: 37.01 secs
 
--> 

Total memory usage is 487892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  888 (   0 filtered)
Number of infos    :   15 (   0 filtered)

