module partsel_00112(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire signed [24:6] x4;
  wire signed [31:4] x5;
  wire signed [1:27] x6;
  wire [5:24] x7;
  wire [27:3] x8;
  wire signed [2:29] x9;
  wire [31:6] x10;
  wire [28:5] x11;
  wire [26:2] x12;
  wire [2:28] x13;
  wire signed [25:5] x14;
  wire [27:7] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [26:0] p0 = 29544872;
  localparam signed [26:0] p1 = 280465;
  localparam [4:27] p2 = 690593401;
  localparam signed [26:0] p3 = 256533869;
  assign x4 = {x1[2 + s0 -: 4], {2{x3}}};
  assign x5 = {2{x2[15]}};
  assign x6 = ((ctrl[0] || ctrl[0] && !ctrl[2] ? (x5[17 -: 3] - {2{p0[16]}}) : (!ctrl[0] || !ctrl[3] || !ctrl[3] ? (ctrl[0] && !ctrl[0] && ctrl[2] ? p0 : p1[12 -: 2]) : {{2{x2[16 + s1]}}, {2{x2[15 +: 3]}}})) ^ (ctrl[1] || ctrl[3] || !ctrl[3] ? (x1[17] | {(p2[8 +: 4] ^ p1[17 +: 3]), (p2[26 + s2 -: 6] | p0[11 + s3 -: 5])}) : (x5[18 + s1 -: 7] | (ctrl[0] && ctrl[3] || ctrl[2] ? x4 : {p2, p1}))));
  assign x7 = p1[17 +: 1];
  assign x8 = x3[30 + s1 +: 4];
  assign x9 = p0[16 + s1 +: 3];
  assign x10 = (((ctrl[1] || !ctrl[2] || !ctrl[3] ? p0[23 -: 4] : (ctrl[2] || ctrl[1] && !ctrl[0] ? (x2[13 +: 3] & p3[12]) : ((x1[27 + s3 +: 7] - ((p1[17 +: 2] | x4[8 + s2 +: 4]) - x3)) & x3))) ^ {2{p0[19 + s3]}}) | p2[5 + s0]);
  assign x11 = {2{(x0[10 +: 3] + (!ctrl[0] || ctrl[2] || !ctrl[0] ? {x3, p1[20]} : (x4[22 -: 1] - p0)))}};
  assign x12 = p0[19 + s2 -: 8];
  assign x13 = p0;
  assign x14 = {p1[23 -: 3], x1};
  assign x15 = {2{((x2[17] ^ p0[19 +: 2]) | (p2[9 +: 3] & {2{((p1[21 + s2 -: 8] - x4[17 + s3]) - x10[2 + s1 -: 7])}}))}};
  assign y0 = x9[17 + s0];
  assign y1 = p1[9];
  assign y2 = {2{x12[21]}};
  assign y3 = {p3[11 +: 1], x12[1 + s2 +: 7]};
endmodule
