[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MC33202DR2G production of ON SEMICONDUCTOR from the text:© Semiconductor Components Industries, LLC, 2014\nOctober, 2021 − Rev. 191 Publication Order Number:\nMC33201/DDATA SHEET\nwww. onsemi.com\nLow Voltage, Rail-to-Rail\nOperational Amplifiers\nMC33201, MC33202,\nMC33204, NCV33201,NCV33202, NCV33204\nThe MC33201/2/4 family of operational amplifiers provide\nrail−to−rail operation on both the input and output. The inputs can be\ndriven as high as 200 mV beyond the supply rails without phasereversal on the outputs, and the output can swing within 50 mV of each\nrail. This rail−to−rail operation enables the user to make full use of the\nsupply voltage range available. It is designed to work at very lowsupply voltages ( ±0.9 V) yet can operate with a supply of up to +12 V\nand ground. Output current boosting techniques provide a high outputcurrent capability while keeping the drain current of the amplifier to aminimum. Also, the combination of low noise and distortion with ahigh slew rate and drive capability make this an ideal amplifier foraudio applications.\nFeatures\n•Low V oltage, Single Supply Operation\n(+1.8 V and Ground to +12 V and Ground)\n•Input V oltage Range Includes both Supply Rails\n•Output V oltage Swings within 50 mV of both Rails\n•No Phase Reversal on the Output for Over −driven Input Signals\n•High Output Current (I SC = 80 mA, Typ)\n•Low Supply Current (I D = 0.9 mA, Typ)\n•600 /C0087 Output Drive Capability\n•Extended Operating Temperature Ranges\n(−40° to +105 °C and −55° to +125 °C)\n•Typical Gain Bandwidth Product = 2.2 MHz\n•NCV Prefix for Automotive and Other Applications Requiring\nUnique Site and Control Change Requirements; AEC −Q100\nQualified and PPAP Capable\n•These Devices are Pb −Free and are RoHS CompliantSee detailed ordering and shipping information in the package\ndimensions section on page 10 of this data sheet.ORDERING INFORMATIONSOIC−8\nD, VD SUFFIX\nCASE 751\nSOIC−14\nD, VD SUFFIX\nCASE 751A 141\nTSSOP−14\nDTB SUFFIX\nCASE 948G14\n1Micro8\nDM SUFFIX\nCASE 846A8\n1\nSee general marking information in the device marking\nsection on page 10 of this data sheet.DEVICE MARKING INFORMATION18\nMC33201, MC33202, MC33204, NCV33201, NCV33202, NCV33204\nwww. onsemi.com\n21214MC33204\nAll Case Styles\n1321PIN CONNECTIONS\n78\n53\n4NC\nInputs\nVEENC\nVCC\nNCOutput\n(Top View)MC33201\nAll Case Styles\nMC33202\nAll Case Styles\nOutput 1\nInputs 1\nVEEVCC\nOutput 2\nInputs 21\n2678\n5321\n4\n(Top View)(Top View)Output 1\nInputs 1\nVCCOutput 4\nInputs 41\n11321\n4\n10 5\n9 6\nOutput 2 8 7Inputs 2 24\nVEE\nInputs 3\nOutput 36\n3\nVin/C8201-Vout\nFigure 1. Circuit Schematic\n(Each Amplifier)VEE\nVCCVCCVCCVCC\nVin/C8201+\nVEE\nThis device contains 70 active transistors (each amplifier).\nMC33201, MC33202, MC33204, NCV33201, NCV33202, NCV33204\nwww. onsemi.com\n3MAXIMUM RATINGS\nRating Symbol Value Unit\nSupply Voltage (V CC to V EE) VS +13 V\nInput Differential Voltage Range VIDR Note 1 V\nCommon Mode Input Voltage Range (Note 2) VCM VCC + 0.5 V to\nVEE −0.5 VV\nOutput Short Circuit Duration ts Note 3 sec\nMaximum Junction Temperature TJ +150 °C\nStorage Temperature Tstg −65 to +150 °C\nMaximum Power Dissipation PD Note 3 mW\nDC ELECTRICAL CHARACTERISTICS (TA =  25 °C)\nCharacteristic VCC = 2.0 V VCC = 3.3 V VCC = 5.0 V Unit\nInput Offset Voltage\nVIO (max)\nMC33201, NCV33201V\nMC33202, NCV33202, VMC33204, NCV33204, V±8.0\n±10\n±12±8.0\n±10\n±12±6.0\n±8.0\n±10mV\nOutput Voltage Swing\nVOH (RL = 10 k /C0087)\nVOL (RL = 10 k /C0087)1.9\n0.103.150.15 4.850.15 Vmin\nVmax\nPower Supply Current\nper Amplifier (I D) 1.125 1.125 1.125mA\nSpecifications at V CC = 3.3 V are guaranteed by the 2.0 V and 5.0 V tests. V EE = GND.\nDC ELECTRICAL CHARACTERISTICS  (VCC = + 5.0 V, V EE = Ground, T A = 25 °C,  unless otherwise noted.)\nCharacteristic Figure Symbol Min Typ Max Unit\nInput Offset Voltage (V CM 0 V to 0.5 V, V CM 1.0 V to 5.0 V)\nMC33201/NCV33201V: T A = + 25 °C\nMC33201: T A = −40° to +105 °C\nMC33201V/NCV33201V: T A = −55° to +125 °C\nMC33202/NCV33202, V: T A = + 25 °C\nMC33202/NCV33202: T A = −40° to +105 °C\nMC33202V/NCV33202V: T A = −55° to +125 °C (Note 4)\nMC33204/NCV33204V: T A = + 25 °C\nMC33204: T A = −40° to +105 °C\nMC33204V/NCV33204V: T A = −55° to +125 °C (Note 4)3 ⎮VIO⎮\n−\n−\n−−−−\n−\n−−−\n−\n−−−−\n−\n−−6.0\n9.0\n13\n8.0\n11\n14\n10\n1317mV\nInput Offset Voltage Temperature Coefficient (R S = 50 /C0087)\nTA = −40° to +105 °C\nTA = −55° to +125 °C4 /C0068VIO//C0068T\n−\n−2.02.0 −−/C0109V/°C\nInput Bias Current (V CM = 0 V to 0.5 V, V CM = 1.0 V to 5.0 V)\nTA = + 25 °C\nTA = −40° to +105 °C\nTA = −55° to +125 °C5, 6 ⎮IIB⎮\n−\n−\n−80\n100\n−200\n250\n500nA\nStresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device function ality\nshould not be assumed, damage may occur and reliability may be affected.1. The differential input voltage of each amplifier is limited by two internal parallel back −to−back diodes. For additional differential input voltage\nrange, use current limiting resistors in series with the input pins.\n2. The input common mode voltage range is limited by internal diodes connected from the inputs to both supply rails. Therefore, the voltage\non either input must not exceed either supply rail by more than 500 mV.\n3. Power dissipation must be considered to ensure maximum junction temperature (T\nJ) is not exceeded. (See Figure 2)\n4.All NCV devices are qualified for Automotive use.\nMC33201, MC33202, MC33204, NCV33201, NCV33202, NCV33204\nwww. onsemi.com\n4DC ELECTRICAL CHARACTERISTICS (cont.)  (VCC = + 5.0 V, V EE = Ground, T A = 25 °C,  unless otherwise noted.)\nCharacteristic Figure Symbol Min Typ Max Unit\nInput Offset Current (V CM = 0 V to 0.5 V, V CM = 1.0 V to 5.0 V)\nTA = + 25 °C\nTA = −40° to +105 °C\nTA = −55° to +125 °C− ⎮IIO⎮\n−\n−\n−5.0\n10\n−50\n100\n200nA\nCommon Mode Input Voltage Range − VICR VEE − VCC V\nLarge Signal Voltage Gain (V CC = + 5.0 V, V EE = −5.0 V)\nRL = 10 k /C0087\nRL = 600 /C00877 AVOL\n50\n25300250 −−kV/V\nOutput Voltage Swing (V ID = ±0.2 V)\nRL = 10 k /C0087\nRL = 10 k /C0087\nRL = 600 /C0087\nRL = 600 /C00878, 9, 10\nVOH\nVOL\nVOH\nVOL4.85\n−\n4.75\n−4.95\n0.05\n4.850.15−\n0.15\n−\n0.25V\nCommon Mode Rejection (V in = 0 V to 5.0 V) 11 CMR 60 90 − dB\nPower Supply Rejection Ratio\nVCC/VEE = 5.0 V/GND to 3.0 V/GND12 PSRR\n500 25 −/C0109V/V\nOutput Short Circuit Current (Source and Sink) 13, 14 ISC 50 80 − mA\nPower Supply Current per Amplifier (V O = 0 V)\nTA = −40° to +105 °C\nTA = −55° to +125 °C15 ID\n−\n−0.90.9 1.1251.125mA\nAC ELECTRICAL CHARACTERISTICS   (VCC = + 5.0 V, V EE = Ground, T A = 25 °C,  unless otherwise noted.)\nCharacteristic Figure Symbol Min Typ Max Unit\nSlew Rate\n(VS = ±2.5 V, V O = −2.0 V to + 2.0 V, R L = 2.0 k /C0087, AV = +1.0)16, 26 SR\n0.5 1.0 −V//C0109s\nGain Bandwidth Product (f = 100 kHz) 17 GBW − 2.2 − MHz\nGain Margin (R L = 600 /C0087, CL = 0 pF) 20, 21, 22 AM − 12 − dB\nPhase Margin (R L = 600 /C0087, CL = 0 pF) 20, 21, 22 /C0079M − 65 − Deg\nChannel Separation (f = 1.0 Hz to 20 kHz, A V = 100) 23 CS − 90 − dB\nPower Bandwidth (V O = 4.0 V pp, RL = 600 /C0087, THD ≤ 1 %) BWP − 28 − kHz\nTotal Harmonic Distortion (R L = 600 /C0087, VO = 1.0 V pp, AV = 1.0)\nf = 1.0 kHz\nf = 10 kHz24 THD\n−\n−0.0020.008 −−%\nOpen Loop Output Impedance\n(VO = 0 V, f = 2.0 MHz, A V = 10)⎮ZO⎮\n− 100 −/C0087\nDifferential Input Resistance (V CM = 0 V) Rin − 200 − k/C0087\nDifferential Input Capacitance (V CM = 0 V) Cin − 8.0 − pF\nEquivalent Input Noise Voltage (R S = 100 /C0087)\nf = 10 Hz\nf = 1.0 kHz25 en\n−\n−2520 −−HznV/\nEquivalent Input Noise Current\nf = 10 Hz\nf = 1.0 kHz25 in\n−\n−0.80.2 −−pA/\nHz\nMC33201, MC33202, MC33204, NCV33201, NCV33202, NCV33204\nwww. onsemi.com\n5300\n260\n220\n180\nTA, AMBIENT TEMPERATURE ( °C)100140PERCENTAGE OF AMPLIFIERS (%)TCVIO, INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT (/C0109V/°C)50\n30\n040\n1020\nAVOL, OPEN LOOP VOLTAGE GAIN (kV/V)Figure 2. Maximum Power Dissipation \nversus TemperatureFigure 3. Input Offset Voltage DistributionPERCENTAGE OF AMPLIFIERS (%)40\n35\nVIO, INPUT OFFSET VOLTAGE (mV)30\n25\n15\n020\nFigure 4. Input Offset Voltage \n Temperature Coefficient Distribution2500\n2000\n1000\n500\n0\nTA, AMBIENT TEMPERATURE ( °C)\nFigure 5. Input Bias Current \nversus Temperature\nFigure 6. Input Bias Current \nversus Common Mode VoltageFigure 7. Open Loop Voltage Gain versus\nTemperature150\n50\n0\n-/C820150\nVCM, INPUT COMMON MODE VOLTAGE (V)1500PD(max), MAXIMUM POWER DISSIPATION (mW)\n200\n160\n120\n80\nTA, AMBIENT TEMPERATURE ( °C)0IIB, INPUT BIAS CURRENT (nA)\n405.010\nVCC = +/C82015.0 V\nVEE = Gnd\nVCM > 1.0 VVCM = 0 V to 0.5 VIIB, INPUT BIAS CURRENT (nA)100\n-100\n-150\n-/C8201200-/C8201250\n-/C820155 -/C820140 -/C820125 0 25 70 85 125-/C820150 0 20 40 50 -10 10 30 -/C820130 -/C820140 -/C820120-10 0 4.0 8.0 10 -/C820155 -/C820140 -/C820125 0 25 50 85 125\n2.0 4.0-/C82012.0 2.0 6.0 -/C82016.0 -/C82018.0 -/C82014.0\n-/C820155 -/C820140 -/C820125 0 25 70 85 125\n0 6.0 8.0 10 12 1058 and 14 Pin DIP Pkg\nSO-14 Pkg\nSOIC-8\nPkg360 amplifiers tested  from3 (MC33204) wafer lots/C8195V\nCC = +/C82015.0 V\n/C8195V EE = Gnd\n/C8195T A = 25°C\n/C8195DIP Package\n360 amplifiers tested from3 (MC33204) wafer lots/C8195V\nCC = +/C82015.0 V\n/C8195V EE = Gnd\n/C8195T A = 25°C\n/C8195DIP Package\nVCC = +/C82015.0 V\nVEE = Gnd\nRL = 600 /C0087\n/C0068VO = 0.5 V to 4.5 VVCC = 12 V\nVEE = Gnd\nTA = 25°CTSSOP-14 Pkg\nMC33201, MC33202, MC33204, NCV33201, NCV33202, NCV33204\nwww. onsemi.com\n6VO, OUTPUT VOLTAGE (V ) pp VO, OUTPUT VOLTAGE (V ) pp\n40\n20100\n80\n60\n⎮Vout⎮, OUTPUT VOLTAGE (V)0f, FREQUENCY (Hz)12\n09.0\n3.06.0\nVCC = +/C82016.0 V\nVEE = -/C82016.0 V\nRL = 600 /C0087\nAV = +1.0\nTA = 25°CFigure 8. Output Voltage Swing\nversus Supply VoltageFigure 9. Output Saturation Voltage\nversus Load CurrentV\nIL, LOAD CURRENT (mA)VEE\nFigure 10. Output Voltage\nversus Frequency12\n10\n6.0\n2.0\n0\nVCC,⎮VEE⎮ SUPPLY VOLTAGE (V)\nFigure 11. Common Mode Rejection\nversus Frequency\nFigure 12. Power Supply Rejection\nversus FrequencyFigure 13. Output Short Circuit Current\nversus Output Voltage120\n80\n60\nf, FREQUENCY (Hz)8.0\n100\n80\n60\n40\nf, FREQUENCY (Hz)0CMR, COMMON MODE REJECTION (dB)20VCC = +/C82016.0 V\nVEE = -/C82016.0 V\nTA = -/C820155 ° to +125 °CPSR, POWER SUPPLY REJECTION (dB)100\n40\n20\n0VCC = +/C82016.0 V\nVEE = -/C82016.0 V\nTA = -/C820155 ° to +125 °CVCC = +/C82016.0 V\nVEE = -/C82016.0 V\nTA = 25°C4.0\nSAT, OUTPUT SATURATION VOLTAGE (V)TA = 25°C\nTA = -/C820155 °C\nPSR+\nPSR-\nISC, OUTPUT SHORT CIRCUIT CURRENT (mA)Source\nSinkVCC = +/C82015.0 V\nVEE = -/C82015.0 V\nTA = 125 °CTA = 125 °CTA = -/C820155 °C\nTA = 25°C\n10 100 1.0 k 10 k 100 k 1.0 M 0 1.0 2.0 3.0 4.0 5.0 6.01.0 k 100 k 1.0 M 10 k01 5 2 0 ±1.0 ±/C82012.0 10 5.0\n10 100 1.0 k 10 k 100 k 1.0 M±/C82013.0 ±/C82014.0 ±/C82015.0 ±/C82016.0RL = 600 /C0087\nTA = 25°CVCC\nVCC - 0.2 V\nVCC - 0.4 V\nVEE + 0.4 V\nVEE + 0.2 V\nMC33201, MC33202, MC33204, NCV33201, NCV33202, NCV33204\nwww. onsemi.com\n7\n, EXCESS PHASE (DEGREES)VCC, ⎮VEE⎮, SUPPLY VOLTAGE (V)ISC, OUTPUT SHORT CIRCUIT CURRENT (mA) SR, SLEW RATE (V/   s) μ\nTA, AMBIENT TEMPERATURE ( °C)VCC = +/C82012.5 V\nVEE = -/C82012.5 V\nVO = ±/C82012.0 VFigure 14. Output Short Circuit Current\nversus TemperatureFigure 15. Supply Current per Amplifier\nversus Supply Voltage with No LoadI\nFigure 16. Slew Rate\nversus TemperatureTA, AMBIENT TEMPERATURE ( °C)\nFigure 17. Gain Bandwidth Product\nversus Temperature\nFigure 18. Voltage Gain and Phase\nversus FrequencyFigure 19. Voltage Gain and Phase\nversus Frequencyf, FREQUENCY (Hz)\nGBW, GAIN BANDWIDTH PRODUCT (MHz)A       , OPEN LOOP VOLTAGE GAIN (dB)VCC = +/C82015.0 V\nVEE = Gnd\nCC, SUPPLY CURRENT PER AMPLIFIER (mA)TA = 125 °C\nTA = -/C820155 °CSource\nSinkTA = 25°C\n+Slew Rate\n-Slew Rate\nTA, AMBIENT TEMPERATURE ( °C)VCC = +/C82012.5 V\nVEE = -/C82012.5 V\nf = 100 kHzVOL\n, EXCESS PHASE (DEGREES)\nf, FREQUENCY (Hz)/C0079\n/C007970\n50\n30\n10\n-10\n-/C8201302.0\n01.5\n0.51.02.0\n1.6\n0150\n125\n75\n25\n0\n70\n50\n30100\n4.0\n3.0\n2.0\n01.0\n10\n-10\n-/C820130501.2\n0.8\n0.4\n±1.0 ±/C82012.0 ±/C82013.0 ±/C82014.0 ±/C82015.0 ±/C82016.0\n10 k 100 k 1.0 M 10 M-/C820155 -/C820140 -/C820125 25 70 125 0 85 105 ±/C82010\n-/C820155 -/C820140 -/C820125 25 70 125 0 85 105 -/C820155 -/C820140 -/C820125 25 70 125 0 85 105\n10 k 100 k 1.0 M 10 M24040\n80\n120\n160\n20040\n80\n120\n160\n200\n240A       , OPEN LOOP VOLTAGE GAIN (dB)VOL1A - Phase, C L = 0 pF\n1B - Gain, C L = 0 pF\n2A - Phase, C L = 300 pF\n2B - Gain, C L = 300 pF1A - Phase, V S = ±/C82016.0 V\n1B - Gain, V S = ±/C82016.0 V\n2A - Phase, V S = ±/C82011.0 V\n2B - Gain, V S = ±/C82011.0 VVS = ±/C82016.0 V\nTA = 25°C\nRL = 600 /C0087CL = 0 pF\nTA = 25°C\nRL = 600 /C0087\n1A\n2A\n2B\n1B1A\n2A\n2B1B\nMC33201, MC33202, MC33204, NCV33201, NCV33202, NCV33204\nwww. onsemi.com\n8\nM, PHASE MARGIN (DEGREES)\ni   , INPUT REFERRED NOISE CURRENT (pA/   Hz)n50\n40\n30e   , EQUIVALENT INPUT NOISE VOLTAGE (nV/    Hz)20\n10\n0nRT, DIFFERENTIAL SOURCE RESISTANCE ( /C0087)\nCL, CAPACITIVE LOAD (pF)80\n070\n40Figure 20. Gain and Phase Margin\nversus TemperatureFigure 21. Gain and Phase Margin\nversus Differential Source Resistance75\n60\n0\nFigure 22. Gain and Phase Margin\nversus Capacitive Load70\n60\n40\n10\n0\nTA, AMBIENT TEMPERATURE ( °C)\nFigure 23. Channel Separation\nversus Frequency\nFigure 24. Total Harmonic Distortion\nversus FrequencyFigure 25. Equivalent Input Noise Voltage\nand Current versus Frequency10\n1.0\n0.1\nf, FREQUENCY (Hz)50\n150\n90\n60\n0CS, CHANNEL SEPARATION (dB)30THD, TOTAL HARMONIC DISTORTION (%)0.01\n0.0012045\n30\n15Phase Margin\nGain Margin\nf, FREQUENCY (Hz)\nf, FREQUENCY (Hz)M, PHASE MARGIN (DEGREES)30\nAM, GAIN MARGIN (dB)\nAM, GAIN MARGIN (dB)\n60\n10203050\nAM, GAIN MARGIN (dB)AV = 10120\nAV = 100\nAV = 10\nAV = 1.0AV = 100M, PHASE MARGIN (DEGREES) /C0079\n/C0079/C0079100 1.0 k 10 k 100 k\n10 100 1.0 k 100 k-/C820155 -/C820140 -/C820125 25 70 125 0 85 105 10\n10 100 1.0 k 100 1.0 k 10 k\n10 100 10 k 100 k 10 k 1.0 k5.0\n4.0\n3.0\n2.01.0\n070\n60\n40\n10\n050\n203075\n60\n045\n30\n15\n16\n014\n8.012\n2.04.06.010VCC = +/C82016.0 V\nVEE = -/C82016.0 V\nRL = 600 /C0087\nCL = 100 pFVCC = +/C82016.0 V\nVEE = -/C82016.0 V\nTA = 25°CPhase Margin\nPhase Margin\nGain MarginVCC = +/C82016.0 V\nVEE = -/C82016.0 V\nRL = 600 /C0087\nAV = 100\nTA = 25°CGain Margin\nVCC = +/C82016.0 V\nVEE = -/C82016.0 V\nVO = 8.0 V pp\nTA = 25°C\nVCC = +/C82015.0 V\nTA = 25°C\nVO = 2.0 V ppVEE = -/C82015.0 V\nRL = 600 /C0087VCC = +/C82016.0 V\nVEE = -/C82016.0 V\nTA = 25°C\nNoise Voltage\nNoise CurrentAV = 1000\nMC33201, MC33202, MC33204, NCV33201, NCV33202, NCV33204\nwww. onsemi.com\n9DETAILED OPERATING DESCRIPTION\nGeneral Information\nThe MC33201/2/4 family of operational amplifiers are\nunique in their ability to swing rail −to−rail on both the input\nand the output with a completely  bipolar de sign. This offers\nlow noise, high output current capability and a widecommon mode input voltage range even with low supplyvoltages. Operation is guaranteed over an extendedtemperature range and at supply voltages of 2.0 V , 3.3 V and\n5.0 V and ground.\nSince the common mode input voltage range extends from\nV\nCC to V EE, it can be operated with either single or split\nvoltage supplies. The MC33201/2/4 are guaranteed not tolatch or phase reverse over the entire common mode range,\nhowever, the inputs should not be allowed to exceedmaximum ratings.Circuit Information\nRail−to−rail performance is achieved at the input of the\namplifiers by using parallel NPN −PNP differential input\nstages. When the inputs are within 800 mV of the negativerail, the PNP stage is on. When the inputs are more than 800mV greater than V\nEE, the NPN stage is on. This switching of\ninput pairs will cause a revers al of input bias currents (see\nFigure 6). Also, slight differences in offset voltage may benoted between the NPN and PNP pairs. Cross −coupling\ntechniques have been used to keep this change to a minimum.\nIn addition to its rail−to−rail performance, the output stage\nis current boosted to provide 80 mA of output current,\nenabling the op amp to drive 600 /C0087 loads. Because of this\nhigh output current capability, care should be taken not toexceed the 150 °C maximum junction temperature.\nO, OUTPUT VOLTAGE (50 mV/DIV)V\nt, TIME (10 /C0109s/DIV)Figure 26. Noninverting Amplifier Slew Rate Figure 27. Small Signal Transient Responset, TIME (5.0 /C0109s/DIV)\nFigure 28. Large Signal Transient ResponseVCC = +/C82016.0 V\nVEE = -/C82016.0 V\nRL = 600 /C0087\nCL = 100 pF\nTA = 25°CO, OUTPUT VOLTAGE (2.0 mV/DIV)\nVCC = +/C82016.0 V\nVEE = -/C82016.0 V\nRL = 600 /C0087\nCL = 100 pF\nAV = 1.0\nTA = 25°CVVCC = +/C82016.0 V\nVEE = -/C82016.0 V\nRL = 600 /C0087\nCL = 100 pF\nTA = 25°C\nt, TIME (10 /C0109s/DIV)O, OUTPUT VOLTAGE (2.0 V/DIV)V\nSurface mount board layout is a critical portion of the total\ndesign. The footprint for the semiconductor packages must bethe correct size to ensure proper solder connection interfacebetween the board and the package. With the correct pad\ngeometry, the packages will self −align when subjected to a\nsolder reflow process.\nMC33201, MC33202, MC33204, NCV33201, NCV33202, NCV33204\nwww. onsemi.com\n10ORDERING INFORMATION\nOperational\nAmplifier FunctionDevice Operating\nTemperature RangePackageShipping†\nSingleMC33201DR2G TA= −40° to +105 °C SOIC−8 (Pb−Free) 2500 / Tape & Reel\nMC33201VDR2G TA = −55° to 125 °C 2500 / Tape & Reel\nNCV33201VDR2G 2500 / Tape & Reel\nDualMC33202DR2G TA= −40 ° to +105 °C SOIC−8 (Pb−Free) 2500 / Tape & Reel\nMC33202DMR2G Micro−8 (Pb−Free) 4000 / Tape & Reel\nNCV33202DMR2G*\nMC33202VDR2G TA = −55° to 125 °C SOIC−8 (Pb−Free) 2500 / Tape & Reel\nNCV33202VDR2G*\nQuadMC33204DR2G TA= −40 ° to +105 °C SO−14 (Pb−Free) 2500 Units / Tape & Reel\nMC33204DTBR2G TSSOP−14 (Pb−Free) 2500 Units / Tape & Reel\nNCV33204DR2G* TA = −55° to 125 °C SO−14 (Pb−Free) 2500 Units / Tape & Reel\nNCV33204DTBR2G* TSSOP−14 (Pb−Free) 2500 Units / Tape & Reel\n†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging\nSpecifications Brochure, BRD8011/D .\n*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC −Q100 Qualified and PPAP\nCapable.\nSOIC−8\nD SUFFIX\nCASE 751SOIC−8\nVD SUFFIX\nCASE 751\nx =  1 or 2\nA = Assembly Location\nWL, L = Wafer LotYY, Y = YearWW, W = Work Week\nG = Pb −Free Package\n/C0071 = Pb−Free Package\n(Note: Microdot may be in either location)SO−14\nD SUFFIX\nCASE 751ATSSOP−14\nDTB SUFFIX\nCASE 948G\nSO−14\nVD SUFFIX\nCASE 751AMARKING DIAGRAMS\nMicro−8\nDM SUFFIX\nCASE 846A\n114\nMC33204DG\nAWLYWW\n114\nMC33204VDG\nAWLYWW114\nMC33\n204\nALYW /C0071\n/C0071\n*\n*This marking diagram applies to NCV3320xV\n**This marking diagram applies to NCV33202DMR2G*\n*3320x\nALYW\n /C0071\n18\n320xV\nALYW\n /C0071\n18\n3202\nAYW /C0071\n/C0071\n18\n114\nMC33\n204V\nALYW /C0071\n/C0071**\nSOIC−8 NB\nCASE 751 −07\nISSUE AK\nDATE 16 FEB 2011\nSEATING\nPLANE1\n45 8\nN\nJX 45/C0095KNOTES:\n1. DIMENSIONING AND TOLERANCING PER\nANSI Y14.5M, 1982.\n2. CONTROLLING DIMENSION: MILLIMETER.3. DIMENSION A AND B DO NOT INCLUDE\nMOLD PROTRUSION.\n4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)\nPER SIDE.\n5. DIMENSION D DOES NOT INCLUDE DAMBAR\nPROTRUSION. ALLOWABLE DAMBARPROTRUSION SHALL BE 0.127 (0.005) TOTAL\nIN EXCESS OF THE D DIMENSION AT\nMAXIMUM MATERIAL CONDITION.\n6. 751−01 THRU 751 −06 ARE OBSOLETE. NEW\nSTANDARD IS 751 −07.A\nB S\nD HC\n0.10 (0.004)SCALE 1:1\nSTYLES ON PAGE 2DIM\nAMIN MAX MIN MAXINCHES\n4.80 5.00 0.189 0.197MILLIMETERS\nB 3.80 4.00 0.150 0.157\nC 1.35 1.75 0.053 0.069\nD 0.33 0.51 0.013 0.020\nG 1.27 BSC 0.050 BSC\nH 0.10 0.25 0.004 0.010\nJ 0.19 0.25 0.007 0.010\nK 0.40 1.27 0.016 0.050\nM 0  8  0  8  \nN 0.25 0.50 0.010 0.020\nS 5.80 6.20 0.228 0.244−X−\n−Y−\nGMY M 0.25 (0.010)\n−Z−\nY M 0.25 (0.010) Z SXSM\n/C0095/C0095/C0095/C0095\nXXXXX = Specific Device Code\nA = Assembly Location\nL = Wafer LotY = YearW = Work Week\n/C0071 = Pb−Free PackageGENERIC\nMARKING DIAGRAM*18\nXXXXX\nALYWX\n18\nIC DiscreteXXXXXX\nAYWW\n /C0071\n18\n1.52\n0.060\n7.0\n0.275\n0.6\n0.0241.2700.0504.0\n0.155\n/C0466mm\ninches/C0467 SCALE 6:1\n*For additional information on our Pb −Free strategy and soldering\ndetails, please download the ON Semiconductor Soldering and\nMounting Techniques Reference Manual, SOLDERRM/D.SOLDERING FOOTPRINT*\nDiscreteXXXXXX\nAYWW\n18\n(Pb−Free)XXXXX\nALYWX\n /C0071\n18\nIC\n(Pb−Free)\nXXXXXX = Specific Device Code\nA = Assembly Location\nY = YearWW = Work Week\n/C0071 = Pb−Free Package\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator , “G” or microdot “ /C0071”, may\nor may not be present. Some products maynot follow the Generic Marking.MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASB42564B DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 2 SOIC−8 NB\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nSOIC−8 NB\nCASE 751 −07\nISSUE AK\nDATE 16 FEB 2011\nSTYLE 4:\nPIN 1. ANODE\n2. ANODE3. ANODE4. ANODE\n5. ANODE\n6. ANODE7. ANODE8. COMMON CATHODESTYLE 1:\nPIN 1. EMITTER\n2. COLLECTOR3. COLLECTOR4. EMITTER\n5. EMITTER\n6. BASE7. BASE8. EMITTERSTYLE 2:\nPIN 1. COLLECTOR, DIE, #1\n2. COLLECTOR, #13. COLLECTOR, #24. COLLECTOR, #2\n5. BASE, #2\n6. EMITTER, #27. BASE, #18. EMITTER, #1STYLE 3:\nPIN 1. DRAIN, DIE #1\n2. DRAIN, #13. DRAIN, #24. DRAIN, #2\n5. GATE, #2\n6. SOURCE, #27. GATE, #18. SOURCE, #1\nSTYLE 6:\nPIN 1. SOURCE\n2. DRAIN3. DRAIN4. SOURCE\n5. SOURCE\n6. GATE7. GATE8. SOURCESTYLE 5:\nPIN 1. DRAIN\n2. DRAIN3. DRAIN4. DRAIN\n5. GATE\n6. GATE7. SOURCE8. SOURCESTYLE 7:\nPIN 1. INPUT\n2. EXTERNAL  BYPASS3. THIRD STAGE SOURCE4. GROUND\n5. DRAIN\n6. GATE 37. SECOND STAGE Vd8. FIRST STAGE VdSTYLE 8:\nPIN 1. COLLECTOR, DIE #1\n2. BASE, #13. BASE, #24. COLLECTOR, #2\n5. COLLECTOR, #2\n6. EMITTER, #27. EMITTER, #18. COLLECTOR, #1\nSTYLE 9:\nPIN 1. EMITTER,  COMMON\n2. COLLECTOR, DIE #13. COLLECTOR, DIE #24. EMITTER, COMMON\n5. EMITTER, COMMON\n6. BASE, DIE #27. BASE, DIE #18. EMITTER, COMMONSTYLE 10:\nPIN 1. GROUND\n2. BIAS 13. OUTPUT4. GROUND\n5. GROUND\n6. BIAS 27. INPUT8. GROUNDSTYLE 11:\nPIN 1. SOURCE 1\n2. GATE 13. SOURCE 24. GATE 2\n5. DRAIN 2\n6. DRAIN 27. DRAIN 18. DRAIN 1STYLE 12:\nPIN 1. SOURCE\n2. SOURCE3. SOURCE4. GATE\n5. DRAIN\n6. DRAIN7. DRAIN8. DRAIN\nSTYLE 14:\nPIN 1. N −SOURCE\n2. N−GATE\n3. P−SOURCE\n4. P−GATE\n5. P−DRAIN\n6. P−DRAIN\n7. N−DRAIN\n8. N−DRAINSTYLE 13:\nPIN 1. N.C.\n2. SOURCE3. SOURCE4. GATE\n5. DRAIN\n6. DRAIN7. DRAIN8. DRAINSTYLE 15:\nPIN 1. ANODE 1\n2. ANODE 13. ANODE 14. ANODE 1\n5. CATHODE, COMMON\n6. CATHODE, COMMON7. CATHODE, COMMON8. CATHODE, COMMONSTYLE 16:\nPIN 1. EMITTER, DIE #1\n2. BASE, DIE #13. EMITTER, DIE #24. BASE, DIE #2\n5. COLLECTOR, DIE #2\n6. COLLECTOR, DIE #27. COLLECTOR, DIE #18. COLLECTOR, DIE #1\nSTYLE 17:\nPIN 1. VCC\n2. V2OUT3. V1OUT4. TXE\n5. RXE\n6. VEE7. GND8. ACCSTYLE 18:\nPIN 1. ANODE\n2. ANODE3. SOURCE4. GATE\n5. DRAIN\n6. DRAIN7. CATHODE8. CATHODESTYLE 19:\nPIN 1. SOURCE 1\n2. GATE 13. SOURCE 24. GATE 2\n5. DRAIN 2\n6. MIRROR 27. DRAIN 18. MIRROR 1STYLE 20:\nPIN 1. SOURCE (N)\n2. GATE (N)3. SOURCE (P)4. GATE (P)\n5. DRAIN\n6. DRAIN7. DRAIN8. DRAIN\nSTYLE 21:\nPIN 1. CATHODE 1\n2. CATHODE 23. CATHODE 34. CATHODE 4\n5. CATHODE 5\n6. COMMON ANODE7. COMMON ANODE8. CATHODE 6STYLE 22:\nPIN 1. I/O LINE 1\n2. COMMON CATHODE/VCC3. COMMON CATHODE/VCC4. I/O LINE 3\n5. COMMON ANODE/GND\n6. I/O LINE 47. I/O LINE 58. COMMON ANODE/GNDSTYLE 23:\nPIN 1. LINE 1 IN\n2. COMMON ANODE/GND3. COMMON ANODE/GND4. LINE 2 IN\n5. LINE 2 OUT\n6. COMMON ANODE/GND7. COMMON ANODE/GND8. LINE 1 OUTSTYLE 24:\nPIN 1. BASE\n2. EMITTER3. COLLECTOR/ANODE4. COLLECTOR/ANODE\n5. CATHODE\n6. CATHODE7. COLLECTOR/ANODE8. COLLECTOR/ANODE\nSTYLE 25:\nPIN 1. VIN\n2. N/C3. REXT4. GND\n5. IOUT\n6. IOUT7. IOUT8. IOUTSTYLE 26:\nPIN 1. GND\n2. dv/dt3. ENABLE4. ILIMIT\n5. SOURCE\n6. SOURCE7. SOURCE8. VCCSTYLE 27:\nPIN 1. ILIMIT\n2. OVLO3. UVLO4. INPUT+\n5. SOURCE\n6. SOURCE7. SOURCE8. DRAINSTYLE 28:\nPIN 1. SW_TO_GND\n2. DASIC_OFF3. DASIC_SW_DET4. GND\n5. V_MON\n6. VBULK7. VBULK8. VIN\nSTYLE 29:\nPIN 1. BASE, DIE #1\n2. EMITTER, #13. BASE, #24. EMITTER, #2\n5. COLLECTOR, #2\n6. COLLECTOR, #27. COLLECTOR, #18. COLLECTOR, #1STYLE 30:\nPIN 1. DRAIN 1\n2. DRAIN 13. GATE 24. SOURCE 2\n5. SOURCE 1/DRAIN 2\n6. SOURCE 1/DRAIN 27. SOURCE 1/DRAIN 28. GATE 1\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASB42564B DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 2 OF 2 SOIC−8 NB\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nSOIC−14 NB\nCASE 751A −03\nISSUE L\nDATE 03 FEB 2016SCALE 1:1114\nGENERIC\nMARKING DIAGRAM*\nXXXXXXXXXG\nAWLYWW\n114\nXXXXX = Specific Device Code\nA = Assembly Location\nWL = Wafer LotY = YearWW = Work Week\nG = Pb −Free Package\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator, “G” or microdot “ /C0071”,\nmay or may not be present.\nSTYLES ON PAGE 2NOTES:\n1. DIMENSIONING AND TOLERANCING PER\nASME Y14.5M, 1994.\n2. CONTROLLING DIMENSION: MILLIMETERS.3. DIMENSION b DOES NOT INCLUDE DAMBAR\nPROTRUSION. ALLOWABLE PROTRUSIONSHALL BE 0.13 TOTAL IN EXCESS OF ATMAXIMUM MATERIAL CONDITION.\n4. DIMENSIONS D AND E DO NOT INCLUDE\nMOLD PROTRUSIONS.\n5. MAXIMUM MOLD PROTRUSION 0.15 PER\nSIDE. H14 8\n7 1\nM 0.25 B M\nCh\nX 45\nSEATING\nPLANEA1A\nM/C0095SA M 0.25 B S Cb 13XBA\nED\neDETAIL ALA3\nDETAIL A\nDIM MIN MAX MIN MAXINCHES MILLIMETERS\nD 8.55 8.75 0.337 0.344\nE 3.80 4.00 0.150 0.157A 1.35 1.75 0.054 0.068\nb 0.35 0.49 0.014 0.019\nL 0.40 1.25 0.016 0.049e 1.27 BSC 0.050 BSCA3 0.19 0.25 0.008 0.010A1 0.10 0.25 0.004 0.010\nM 0  7  0  7  H 5.80 6.20 0.228 0.244\nh 0.25 0.50 0.010 0.019\n/C0095/C0095/C0095/C0095\n6.50\n14X\n0.5814X\n1.18\n1.27\nDIMENSIONS: MILLIMETERS1\nPITCHSOLDERING FOOTPRINT*\n*For additional information on our Pb −Free strategy and soldering\ndetails, please download the ON Semiconductor Soldering and\nMounting Techniques Reference Manual, SOLDERRM/D.0.10MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASB42565B DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 2 SOIC−14 NB\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nSOIC−14\nCASE 751A −03\nISSUE L\nDATE 03 FEB 2016\nSTYLE 7:\nPIN 1. ANODE/CATHODE\n2. COMMON ANODE3. COMMON CATHODE\n4. ANODE/CATHODE\n5. ANODE/CATHODE6. ANODE/CATHODE7. ANODE/CATHODE\n8. ANODE/CATHODE\n9. ANODE/CATHODE\n10. ANODE/CATHODE\n11. COMMON CATHODE\n12. COMMON ANODE\n13. ANODE/CATHODE14. ANODE/CATHODESTYLE 5:\nPIN 1. COMMON CATHODE\n2. ANODE/CATHODE3. ANODE/CATHODE\n4. ANODE/CATHODE\n5. ANODE/CATHODE6. NO CONNECTION7. COMMON ANODE\n8. COMMON CATHODE\n9. ANODE/CATHODE\n10. ANODE/CATHODE\n11. ANODE/CATHODE\n12. ANODE/CATHODE\n13. NO CONNECTION14. COMMON ANODESTYLE 6:\nPIN 1. CATHODE\n2. CATHODE3. CATHODE\n4. CATHODE\n5. CATHODE6. CATHODE7. CATHODE\n8. ANODE\n9. ANODE\n10. ANODE\n11. ANODE\n12. ANODE\n13. ANODE14. ANODESTYLE 1:\nPIN 1. COMMON CATHODE\n2. ANODE/CATHODE3. ANODE/CATHODE\n4. NO CONNECTION\n5. ANODE/CATHODE6. NO CONNECTION7. ANODE/CATHODE\n8. ANODE/CATHODE\n9. ANODE/CATHODE\n10. NO CONNECTION\n11. ANODE/CATHODE\n12. ANODE/CATHODE\n13. NO CONNECTION14. COMMON ANODESTYLE 3:\nPIN 1. NO CONNECTION\n2. ANODE3. ANODE\n4. NO CONNECTION\n5. ANODE6. NO CONNECTION7. ANODE\n8. ANODE\n9. ANODE\n10. NO CONNECTION\n11. ANODE\n12. ANODE\n13. NO CONNECTION14. COMMON CATHODESTYLE 4:\nPIN 1. NO CONNECTION\n2. CATHODE3. CATHODE\n4. NO CONNECTION\n5. CATHODE6. NO CONNECTION7. CATHODE\n8. CATHODE\n9. CATHODE\n10. NO CONNECTION\n11. CATHODE\n12. CATHODE\n13. NO CONNECTION14. COMMON ANODE\nSTYLE 8:\nPIN 1. COMMON CATHODE\n2. ANODE/CATHODE3. ANODE/CATHODE\n4. NO CONNECTION\n5. ANODE/CATHODE6. ANODE/CATHODE7. COMMON ANODE\n8. COMMON ANODE\n9. ANODE/CATHODE\n10. ANODE/CATHODE\n11. NO CONNECTION\n12. ANODE/CATHODE\n13. ANODE/CATHODE14. COMMON CATHODESTYLE 2:\nCANCELLED\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASB42565B DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 2 OF 2 SOIC−14 NB\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nMicro8\nCASE 846A −02\nISSUE K\nDATE 16 JUL 2020SCALE 2:1\nSTYLE 1:\nPIN 1. SOURCE\n 2. SOURCE 3. SOURCE\n 4. GATE\n 5. DRAIN 6. DRAIN 7. DRAIN\n 8. DRAINSTYLE 2:\nPIN 1. SOURCE 1\n 2. GATE 1 3. SOURCE 2\n 4. GATE 2\n 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1\n 8. DRAIN 1STYLE 3:\nPIN 1. N-SOURCE\n 2. N-GATE 3. P-SOURCE\n 4. P-GATE\n 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN\n 8. N-DRAINGENERIC\nMARKING DIAGRAM*\nXXXX = Specific Device Code\nA = Assembly Location\nY = YearW = Work Week\n/C0071 = Pb−Free PackageXXXX\nAYW /C0071\n/C0071\n18\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator , “G” or microdot “ /C0071”, may\nor may not be present. Some products maynot follow the Generic Marking.(Note: Microdot may be in either location)MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASB14087C DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 1 MICRO8\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nTSSOP−14 WB\nCASE 948G\nISSUE C\nDATE 17 FEB 2016\nSCALE 2:1114\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator, “G” or microdot “ /C0071”,\nmay or may not be present.DIM MIN MAX MIN MAXINCHES MILLIMETERS\nA 4.90 5.10 0.193 0.200\nB 4.30 4.50 0.169 0.177\nC−−− 1.20 −−− 0.047\nD 0.05 0.15 0.002 0.006\nF 0.50 0.75 0.020 0.030\nG 0.65 BSC 0.026 BSC\nH 0.50 0.60 0.020 0.024\nJ 0.09 0.20 0.004 0.008\nJ1 0.09 0.16 0.004 0.006\nK 0.19 0.30 0.007 0.012\nK1 0.19 0.25 0.007 0.010\nL 6.40 BSC 0.252 BSC\nM 0   8   0   8   NOTES:\n1. DIMENSIONING AND TOLERANCING PER\nANSI Y14.5M, 1982.\n2. CONTROLLING DIMENSION: MILLIMETER.\n3. DIMENSION A DOES NOT INCLUDE MOLD\nFLASH,  PROTRUSIONS OR GATE BURRS.MOLD FLASH OR GATE BURRS SHALL NOTEXCEED 0.15 (0.006) PER SIDE.\n4. DIMENSION B DOES NOT INCLUDE\nINTERLEAD FLASH OR PROTRUSION.INTERLEAD FLASH OR PROTRUSION SHALLNOT EXCEED 0.25 (0.010) PER SIDE.\n5. DIMENSION K DOES NOT INCLUDE DAMBAR\nPROTRUSION. ALLOWABLE DAMBARPROTRUSION SHALL BE 0.08 (0.003) TOTALIN EXCESS OF THE K DIMENSION ATMAXIMUM MATERIAL CONDITION.\n6. TERMINAL NUMBERS ARE SHOWN FOR\nREFERENCE ONLY.\n7. DIMENSION A AND B ARE TO BE\nDETERMINED AT DATUM PLANE −W−.\n/C0095/C0095/C0095/C0095SU 0.15 (0.006) T2XL/2SU M 0.10 (0.004) V S T\nL−U−\nSEATING\nPLANE0.10 (0.004)\n−T−\nÇÇÇÇÇÇSECTION N −N\nDETAIL EJJ1K\nK1ÉÉÉÉÉÉDETAIL EFM\n−W−0.25 (0.010)\n8 14\n7 1PIN 1\nIDENT.\nH GA\nDCBSU 0.15 (0.006) T\n−V−14X      REFK\nNN\nGENERIC\nMARKING DIAGRAM*\nXXXX\nXXXX\nALYW /C0071\n/C0071\n114\nA = Assembly Location\nL = Wafer Lot\nY = YearW = Work Week\n/C0071 = Pb−Free Package7.06\n14X\n0.3614X\n1.260.65\nDIMENSIONS: MILLIMETERS1\nPITCHSOLDERING FOOTPRINT\n(Note: Microdot may be in either location)MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASH70246A DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 1 TSSOP−14 WB\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nonsemi ,  , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC  dba “ onsemi ” or its af filiates\nand/or subsidiaries in the United States and/or other countries. onsemi  owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property.\nA listing of onsemi ’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent −Marking.pdf . onsemi  reserves the right to make changes at any time to any\nproducts or information herein, without notice. The information herein is provided “as −is” and onsemi  makes no warranty, representation or guarantee regarding the accuracy of the\ninformation, product features, availability, functionality, or suitability of its products for any particular purpose, nor does  onsemi  assume any liability arising out of the application or use\nof any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequentia l or incidental damages. Buyer is responsible for its products\nand applications using onsemi  products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or a pplications information\nprovided by onsemi . “Typical” parameters which may be provided in onsemi  data sheets and/or specifications can and do vary in different applications and actual performance may\nvary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s te chnical experts. onsemi  does not convey any license\nunder any of its intellectual property rights nor the rights of others. onsemi  products are not designed, intended, or authorized for use as a critical component in life support systems\nor any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any de vices intended for implantation in the human body. Should\nBuyer purchase or use onsemi  products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi  and its of ficers, employees, subsidiaries, affiliates,\nand distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, direct ly or indirectly, any claim of personal injury or death\nassociated with such unintended or unauthorized use, even if such claim alleges that onsemi  was negligent regarding the design or manufacture of the part. onsemi  is an Equal\nOpportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in a ny manner.\nPUBLICATION ORDERING INFORMATION\nTECHNICAL SUPPORT\nNorth American Technical Support:\nVoice Mail: 1 800 −282−9855 Toll Free USA/Canada\nPhone: 011 421 33 790 2910LITERATURE FULFILLMENT :\nEmail Requests to:  orderlit@onsemi.com\nonsemi Website:  www.onsemi.comEurope, Middle East and Africa Technical Support:\nPhone: 00421 33 790 2910\nFor additional information, please contact your local Sales Representative\n◊\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n onsemi:   \n\xa0 NCV33202VDR2\xa0 NCV33202VDR2G\xa0 NCV33204DR2\xa0 NCV33204DR2G\xa0 NCV33204DTBR2\xa0 NCV33204DTBR2G\xa0\nMC33201D\xa0 MC33201DG\xa0 MC33201DR2\xa0 MC33201DR2G\xa0 MC33201P\xa0 MC33201PG\xa0 MC33201VD\xa0 MC33201VDG\xa0\nMC33201VDR2\xa0 MC33201VDR2G\xa0 MC33202D\xa0 MC33202DG\xa0 MC33202DMR2\xa0 MC33202DMR2G\xa0 MC33202DR2\xa0\nMC33202DR2G\xa0 MC33202P\xa0 MC33202PG\xa0 MC33202VD\xa0 MC33202VDG\xa0 MC33202VDR2\xa0 MC33202VDR2G\xa0\nMC33202VP\xa0 MC33202VPG\xa0 MC33204D\xa0 MC33204DG\xa0 MC33204DR2\xa0 MC33204DR2G\xa0 MC33204DTB\xa0\nMC33204DTBG\xa0 MC33204DTBR2\xa0 MC33204DTBR2G\xa0 MC33204P\xa0 MC33204PG\xa0 MC33204VD\xa0 MC33204VDG\xa0\nMC33204VDR2\xa0 MC33204VDR2G\xa0 MC33204VP\xa0 MC33204VPG\xa0 NCV33202DMR2G\xa0 SCY33202DR2G\xa0\nSCY33201DR2G\xa0 TCA80122W\n'}]
!==============================================================================!
### Component Summary: MC33202DR2G

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (V_CC to V_EE): Up to +13 V
  - Operating Supply Voltage: +1.8 V to +12 V (single supply)

- **Current Ratings:**
  - Output Short Circuit Current (I_SC): 80 mA (typical)
  - Supply Current (I_D): 0.9 mA (typical)

- **Power Consumption:**
  - Low supply current of 0.9 mA per amplifier

- **Operating Temperature Range:**
  - -40°C to +105°C (standard)
  - -55°C to +125°C (for variants with 'V' suffix)

- **Package Type:**
  - SOIC-8 (D suffix) or Micro8 (DM suffix)

- **Special Features or Notes:**
  - Rail-to-rail input and output operation
  - No phase reversal on overdriven input signals
  - AEC-Q100 qualified for automotive applications (NCV prefix)
  - Pb-Free and RoHS compliant

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

**Description:**
The MC33202DR2G is a dual low-voltage operational amplifier designed for rail-to-rail operation on both the input and output. This feature allows the amplifier to utilize the full supply voltage range effectively, making it suitable for applications requiring high precision and low noise. The device is capable of handling input signals that exceed the supply rails by up to 200 mV without causing phase reversal, ensuring reliable performance in various conditions.

**Typical Applications:**
The MC33202 is commonly used in:
- Audio applications due to its low noise and distortion characteristics
- Signal conditioning and processing
- Data acquisition systems
- Automotive applications, particularly where AEC-Q100 compliance is necessary
- Any application requiring precise amplification with low power consumption and a wide operating voltage range.

This operational amplifier is ideal for engineers looking for a versatile and reliable component for low-voltage applications, particularly in automotive and audio systems.