Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Educatie/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bf49dfbd00f3401a92d7e59be7c921f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'in0' [D:/Educatie/Aplicatii_cid/pregatire test 2/Model_drive_greu/Model_drive_greu.srcs/sources_1/new/top.sv:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.comp_min_max
Compiling module xil_defaultlib.registru_8b
Compiling module xil_defaultlib.substract
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.comp_eq
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
