{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743259228857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743259228857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 29 15:40:28 2025 " "Processing started: Sat Mar 29 15:40:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743259228857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743259228857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_3_2 -c signedAdder16bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_3_2 -c signedAdder16bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743259228858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743259229588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743259229588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signedadder16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signedadder16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signedAdder16bit-structural " "Found design unit 1: signedAdder16bit-structural" {  } { { "signedAdder16bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/signedAdder16bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239548 ""} { "Info" "ISGN_ENTITY_NAME" "1 signedAdder16bit " "Found entity 1: signedAdder16bit" {  } { { "signedAdder16bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/signedAdder16bit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743259239548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryadder4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripplecarryadder4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rippleCarryAdder4bit-Behavior " "Found design unit 1: rippleCarryAdder4bit-Behavior" {  } { { "rippleCarryAdder4bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/rippleCarryAdder4bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239568 ""} { "Info" "ISGN_ENTITY_NAME" "1 rippleCarryAdder4bit " "Found entity 1: rippleCarryAdder4bit" {  } { { "rippleCarryAdder4bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/rippleCarryAdder4bit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743259239568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-Behavior " "Found design unit 1: regn-Behavior" {  } { { "regn.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/regn.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239584 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/regn.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743259239584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovfdetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ovfdetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ovfdetector-dataflow " "Found design unit 1: ovfdetector-dataflow" {  } { { "ovfdetector.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/ovfdetector.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239603 ""} { "Info" "ISGN_ENTITY_NAME" "1 ovfdetector " "Found entity 1: ovfdetector" {  } { { "ovfdetector.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/ovfdetector.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743259239603 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/mux.vhd" 10 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1743259239622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-dataflow " "Found design unit 1: mux-dataflow" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239623 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743259239623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-structural " "Found design unit 1: fullAdder-structural" {  } { { "fullAdder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/fullAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239638 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/fullAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743259239638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-Behavior " "Found design unit 1: flipflop-Behavior" {  } { { "flipflop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/flipflop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239657 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/flipflop.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743259239657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrypropagation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carrypropagation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carryPropagation-dataflow " "Found design unit 1: carryPropagation-dataflow" {  } { { "carryPropagation.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/carryPropagation.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239677 ""} { "Info" "ISGN_ENTITY_NAME" "1 carryPropagation " "Found entity 1: carryPropagation" {  } { { "carryPropagation.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/carryPropagation.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743259239677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrybypassadder_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carrybypassadder_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carryBypassAdder_16bit-structure " "Found design unit 1: carryBypassAdder_16bit-structure" {  } { { "carryBypassAdder_16bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/carryBypassAdder_16bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239702 ""} { "Info" "ISGN_ENTITY_NAME" "1 carryBypassAdder_16bit " "Found entity 1: carryBypassAdder_16bit" {  } { { "carryBypassAdder_16bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/carryBypassAdder_16bit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743259239702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743259239702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "signedAdder16bit " "Elaborating entity \"signedAdder16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743259239781 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_OUT signedAdder16bit.vhd(58) " "Verilog HDL or VHDL warning at signedAdder16bit.vhd(58): object \"C_OUT\" assigned a value but never read" {  } { { "signedAdder16bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/signedAdder16bit.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743259239789 "|signedAdder16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:REG0 " "Elaborating entity \"regn\" for hierarchy \"regn:REG0\"" {  } { { "signedAdder16bit.vhd" "REG0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/signedAdder16bit.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743259239811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carryBypassAdder_16bit carryBypassAdder_16bit:RCA0 " "Elaborating entity \"carryBypassAdder_16bit\" for hierarchy \"carryBypassAdder_16bit:RCA0\"" {  } { { "signedAdder16bit.vhd" "RCA0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/signedAdder16bit.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743259239825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rippleCarryAdder4bit carryBypassAdder_16bit:RCA0\|rippleCarryAdder4bit:\\gen_block:0:RCA_4BIT " "Elaborating entity \"rippleCarryAdder4bit\" for hierarchy \"carryBypassAdder_16bit:RCA0\|rippleCarryAdder4bit:\\gen_block:0:RCA_4BIT\"" {  } { { "carryBypassAdder_16bit.vhd" "\\gen_block:0:RCA_4BIT" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/carryBypassAdder_16bit.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743259239836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder carryBypassAdder_16bit:RCA0\|rippleCarryAdder4bit:\\gen_block:0:RCA_4BIT\|fullAdder:FA0 " "Elaborating entity \"fullAdder\" for hierarchy \"carryBypassAdder_16bit:RCA0\|rippleCarryAdder4bit:\\gen_block:0:RCA_4BIT\|fullAdder:FA0\"" {  } { { "rippleCarryAdder4bit.vhd" "FA0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/rippleCarryAdder4bit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743259239842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux carryBypassAdder_16bit:RCA0\|rippleCarryAdder4bit:\\gen_block:0:RCA_4BIT\|fullAdder:FA0\|mux:MUX0 " "Elaborating entity \"mux\" for hierarchy \"carryBypassAdder_16bit:RCA0\|rippleCarryAdder4bit:\\gen_block:0:RCA_4BIT\|fullAdder:FA0\|mux:MUX0\"" {  } { { "fullAdder.vhd" "MUX0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/fullAdder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743259239852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carryPropagation carryBypassAdder_16bit:RCA0\|carryPropagation:\\gen_block:0:PGEN " "Elaborating entity \"carryPropagation\" for hierarchy \"carryBypassAdder_16bit:RCA0\|carryPropagation:\\gen_block:0:PGEN\"" {  } { { "carryBypassAdder_16bit.vhd" "\\gen_block:0:PGEN" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/carryBypassAdder_16bit.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743259239870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:DFF0 " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:DFF0\"" {  } { { "signedAdder16bit.vhd" "DFF0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/signedAdder16bit.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743259239891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ovfdetector ovfdetector:OVFD " "Elaborating entity \"ovfdetector\" for hierarchy \"ovfdetector:OVFD\"" {  } { { "signedAdder16bit.vhd" "OVFD" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.3/Lab3.3.2/Synthesis/signedAdder16bit.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743259239903 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743259240842 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743259241684 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743259241684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743259241804 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743259241804 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743259241804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743259241804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4955 " "Peak virtual memory: 4955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743259241858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 29 15:40:41 2025 " "Processing ended: Sat Mar 29 15:40:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743259241858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743259241858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743259241858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743259241858 ""}
