/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module MuxAndDFF1(clk, L, r_in, q_in, Q);
  input clk;
  wire clk;
  input L;
  wire L;
  input r_in;
  wire r_in;
  input q_in;
  wire q_in;
  output Q;
  reg Q;
  wire _0_;
  always @(posedge clk)
    Q <= _0_;
  assign _0_ = L ? r_in : q_in;
endmodule
