Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 02:14:23 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_24_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 Delay1No9_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.977ns (30.446%)  route 2.232ns (69.554%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.599 - 4.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.245ns (routing 1.131ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.952ns (routing 1.026ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=5138, routed)        2.245     3.182    Delay1No9_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X134Y202       FDCE                                         r  Delay1No9_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y202       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.261 r  Delay1No9_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.422     3.683    Delay1No8_instance/Y_reg[33]_0[2]
    SLICE_X131Y213       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     3.773 r  Delay1No8_instance/geqOp_carry_i_15__1/O
                         net (fo=1, routed)           0.009     3.782    Sum13_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X131Y213       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.968 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.994    Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X131Y214       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.009 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.035    Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X131Y215       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.087 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.219     4.306    Delay1No8_instance/CO[0]
    SLICE_X131Y216       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.372 r  Delay1No8_instance/shiftedFracY_d1[32]_i_16__1/O
                         net (fo=2, routed)           0.232     4.604    Delay1No8_instance/Sum13_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X131Y217       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.728 r  Delay1No8_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.098     4.826    Delay1No8_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X131Y216       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     4.916 r  Delay1No8_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=34, routed)          0.323     5.239    Delay1No9_instance/shiftVal__5[0]
    SLICE_X128Y212       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     5.362 r  Delay1No9_instance/shiftedFracY_d1[45]_i_2__1/O
                         net (fo=4, routed)           0.367     5.729    Delay1No8_instance/level2[12]
    SLICE_X126Y210       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     5.881 r  Delay1No8_instance/shiftedFracY_d1[45]_i_1__1/O
                         net (fo=2, routed)           0.510     6.391    Sum13_1_impl_instance/FPAddSubOp_instance/Y_reg[33]_3
    SLICE_X128Y210       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=5138, routed)        1.952     6.599    Sum13_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X128Y210       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[45]/C
                         clock pessimism              0.451     7.049    
                         clock uncertainty           -0.035     7.014    
    SLICE_X128Y210       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     7.039    Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[45]
  -------------------------------------------------------------------
                         required time                          7.039    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                  0.648    




