# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"testbench_time_impl.v" \
"../../../../../Midterm.srcs/sim_1/new/testbench.v" \
"../../../../../Midterm.srcs/sources_1/new/imem.v" \
"../../../../../Midterm.srcs/sources_1/new/dmem.v" \
"../../../../../Midterm.srcs/sources_1/new/top.v" \

# Do not sort compile order
nosort
