{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734932383885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734932383886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 14:39:43 2024 " "Processing started: Mon Dec 23 14:39:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734932383886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932383886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932383886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734932384275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734932384275 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_write_object_char.v(64) " "Verilog HDL information at lcd_write_object_char.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "lcd_write_object_char.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_write_object_char.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734932391911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_write_object_char.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_write_object_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_write_object_char " "Found entity 1: lcd_write_object_char" {  } { { "lcd_write_object_char.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_write_object_char.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391913 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "start_LCD.v(61) " "Verilog HDL information at start_LCD.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734932391916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file start_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_LCD " "Found entity 1: start_LCD" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_game.v 1 1 " "Found 1 design units, including 1 entities, in source file start_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_game " "Found entity 1: start_game" {  } { { "start_game.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391918 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "motor.v(20) " "Verilog HDL information at motor.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "motor.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/motor.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734932391919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor.v 1 1 " "Found 1 design units, including 1 entities, in source file motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor " "Found entity 1: motor" {  } { { "motor.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/motor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391920 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hit_COLORLED.v(21) " "Verilog HDL information at hit_COLORLED.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "hit_COLORLED.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/hit_COLORLED.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734932391921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hit_colorled.v 1 1 " "Found 1 design units, including 1 entities, in source file hit_colorled.v" { { "Info" "ISGN_ENTITY_NAME" "1 hit_COLORLED " "Found entity 1: hit_COLORLED" {  } { { "hit_COLORLED.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/hit_COLORLED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391921 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gameover.v(100) " "Verilog HDL information at gameover.v(100): always construct contains both blocking and non-blocking assignments" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734932391923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover.v 1 1 " "Found 1 design units, including 1 entities, in source file gameover.v" { { "Info" "ISGN_ENTITY_NAME" "1 gamemover " "Found entity 1: gamemover" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391923 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "super_mario_music.v(342) " "Verilog HDL information at super_mario_music.v(342): always construct contains both blocking and non-blocking assignments" {  } { { "super_mario_music.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 342 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734932391925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_mario_music.v 1 1 " "Found 1 design units, including 1 entities, in source file super_mario_music.v" { { "Info" "ISGN_ENTITY_NAME" "1 super_mario_music " "Found entity 1: super_mario_music" {  } { { "super_mario_music.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391926 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "life_count_LED.v(13) " "Verilog HDL information at life_count_LED.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "life_count_LED.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/life_count_LED.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734932391927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "life_count_led.v 1 1 " "Found 1 design units, including 1 entities, in source file life_count_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 life_count_LED " "Found entity 1: life_count_LED" {  } { { "life_count_LED.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/life_count_LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391928 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_speed.v(23) " "Verilog HDL information at clk_speed.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "clk_speed.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/clk_speed.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734932391929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_speed.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_speed " "Found entity 1: clk_speed" {  } { { "clk_speed.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/clk_speed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391929 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "array8_segment.v(44) " "Verilog HDL information at array8_segment.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "array8_segment.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/array8_segment.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734932391931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array8_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file array8_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 array8_segment " "Found entity 1: array8_segment" {  } { { "array8_segment.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/array8_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_test " "Found entity 1: main_test" {  } { { "main_test.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toggle_keep.v 1 1 " "Found 1 design units, including 1 entities, in source file toggle_keep.v" { { "Info" "ISGN_ENTITY_NAME" "1 toggle_keep " "Found entity 1: toggle_keep" {  } { { "toggle_keep.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/toggle_keep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_8bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_8bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_8bit_2x1 " "Found entity 1: mx_8bit_2x1" {  } { { "mx_8bit_2x1.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/mx_8bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "mx_2x1.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391937 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mx_4bit_2x1.bdf " "Can't analyze file -- file mx_4bit_2x1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1734932391939 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_custom_object_init.v(33) " "Verilog HDL information at lcd_custom_object_init.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "lcd_custom_object_init.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_custom_object_init.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734932391941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_custom_object_init.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_custom_object_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_custom_object_init " "Found entity 1: lcd_custom_object_init" {  } { { "lcd_custom_object_init.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_custom_object_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pnu_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file pnu_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 PNU_CLK_DIV " "Found entity 1: PNU_CLK_DIV" {  } { { "PNU_CLK_DIV.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/PNU_CLK_DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_random.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_random.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_random " "Found entity 1: lfsr_random" {  } { { "lfsr_random.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lfsr_random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file write_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 write_test " "Found entity 1: write_test" {  } { { "write_test.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/write_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391946 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "charactor_test.bdf " "Can't analyze file -- file charactor_test.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1734932391949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_char_obj_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file write_char_obj_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 write_char_obj_test " "Found entity 1: write_char_obj_test" {  } { { "write_char_obj_test.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/write_char_obj_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file music_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 music_test " "Found entity 1: music_test" {  } { { "music_test.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/music_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932391951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932391951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_test " "Elaborating entity \"main_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734932392042 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "mx_2x1 inst " "Block or symbol \"mx_2x1\" of instance \"inst\" overlaps another block or symbol" {  } { { "main_test.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { -72 -72 40 24 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1734932392044 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "trigger inst1 " "Block or symbol \"trigger\" of instance \"inst1\" overlaps another block or symbol" {  } { { "main_test.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 112 -144 -32 208 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1734932392044 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "PNU_CLK_DIV inst17 " "Block or symbol \"PNU_CLK_DIV\" of instance \"inst17\" overlaps another block or symbol" {  } { { "main_test.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { -160 392 544 -48 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1734932392044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_2x1 mx_2x1:inst32 " "Elaborating entity \"mx_2x1\" for hierarchy \"mx_2x1:inst32\"" {  } { { "main_test.bdf" "inst32" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { -200 1896 2008 -104 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamemover gamemover:inst43 " "Elaborating entity \"gamemover\" for hierarchy \"gamemover:inst43\"" {  } { { "main_test.bdf" "inst43" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 752 1712 1904 960 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392045 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "divisions gameover.v(24) " "Verilog HDL or VHDL warning at gameover.v(24): object \"divisions\" assigned a value but never read" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameover.v(164) " "Verilog HDL assignment warning at gameover.v(164): truncated value with size 32 to match size of target (16)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameover.v(175) " "Verilog HDL assignment warning at gameover.v(175): truncated value with size 32 to match size of target (16)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameover.v(188) " "Verilog HDL assignment warning at gameover.v(188): truncated value with size 32 to match size of target (16)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameover.v(199) " "Verilog HDL assignment warning at gameover.v(199): truncated value with size 32 to match size of target (16)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gameover.v(204) " "Verilog HDL assignment warning at gameover.v(204): truncated value with size 32 to match size of target (4)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameover.v(220) " "Verilog HDL assignment warning at gameover.v(220): truncated value with size 32 to match size of target (16)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameover.v(231) " "Verilog HDL assignment warning at gameover.v(231): truncated value with size 32 to match size of target (16)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameover.v(244) " "Verilog HDL assignment warning at gameover.v(244): truncated value with size 32 to match size of target (16)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameover.v(255) " "Verilog HDL assignment warning at gameover.v(255): truncated value with size 32 to match size of target (16)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gameover.v(259) " "Verilog HDL assignment warning at gameover.v(259): truncated value with size 32 to match size of target (4)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "gameover.v(300) " "Verilog HDL Case Statement warning at gameover.v(300): can't check case statement for completeness because the case expression has too many possible states" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 300 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "gameover.v(156) " "Verilog HDL Case Statement information at gameover.v(156): all case item expressions in this case statement are onehot" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 156 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempo gameover.v(100) " "Verilog HDL Always Construct warning at gameover.v(100): inferring latch(es) for variable \"tempo\", which holds its previous value in one or more paths through the always construct" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "notes.data_a 0 gameover.v(21) " "Net \"notes.data_a\" at gameover.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "notes.waddr_a 0 gameover.v(21) " "Net \"notes.waddr_a\" at gameover.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "durations.data_a 0 gameover.v(23) " "Net \"durations.data_a\" at gameover.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "durations.waddr_a 0 gameover.v(23) " "Net \"durations.waddr_a\" at gameover.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "notes.we_a 0 gameover.v(21) " "Net \"notes.we_a\" at gameover.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "durations.we_a 0 gameover.v(23) " "Net \"durations.we_a\" at gameover.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734932392053 "|main_test|gamemover:inst43"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_rw gameover.v(15) " "Output port \"lcd_rw\" at gameover.v(15) has no driver" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[0\]\[0\] gameover.v(148) " "Inferred latch for \"line2_data\[0\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[0\]\[1\] gameover.v(148) " "Inferred latch for \"line2_data\[0\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[0\]\[2\] gameover.v(148) " "Inferred latch for \"line2_data\[0\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[0\]\[3\] gameover.v(148) " "Inferred latch for \"line2_data\[0\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[0\]\[4\] gameover.v(148) " "Inferred latch for \"line2_data\[0\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[0\]\[5\] gameover.v(148) " "Inferred latch for \"line2_data\[0\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[0\]\[6\] gameover.v(148) " "Inferred latch for \"line2_data\[0\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[0\]\[7\] gameover.v(148) " "Inferred latch for \"line2_data\[0\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[1\]\[0\] gameover.v(148) " "Inferred latch for \"line2_data\[1\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[1\]\[1\] gameover.v(148) " "Inferred latch for \"line2_data\[1\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[1\]\[2\] gameover.v(148) " "Inferred latch for \"line2_data\[1\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[1\]\[3\] gameover.v(148) " "Inferred latch for \"line2_data\[1\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[1\]\[4\] gameover.v(148) " "Inferred latch for \"line2_data\[1\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[1\]\[5\] gameover.v(148) " "Inferred latch for \"line2_data\[1\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[1\]\[6\] gameover.v(148) " "Inferred latch for \"line2_data\[1\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[1\]\[7\] gameover.v(148) " "Inferred latch for \"line2_data\[1\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[2\]\[0\] gameover.v(148) " "Inferred latch for \"line2_data\[2\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[2\]\[1\] gameover.v(148) " "Inferred latch for \"line2_data\[2\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[2\]\[2\] gameover.v(148) " "Inferred latch for \"line2_data\[2\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[2\]\[3\] gameover.v(148) " "Inferred latch for \"line2_data\[2\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[2\]\[4\] gameover.v(148) " "Inferred latch for \"line2_data\[2\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[2\]\[5\] gameover.v(148) " "Inferred latch for \"line2_data\[2\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[2\]\[6\] gameover.v(148) " "Inferred latch for \"line2_data\[2\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[2\]\[7\] gameover.v(148) " "Inferred latch for \"line2_data\[2\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[3\]\[0\] gameover.v(148) " "Inferred latch for \"line2_data\[3\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[3\]\[1\] gameover.v(148) " "Inferred latch for \"line2_data\[3\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[3\]\[2\] gameover.v(148) " "Inferred latch for \"line2_data\[3\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[3\]\[3\] gameover.v(148) " "Inferred latch for \"line2_data\[3\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[3\]\[4\] gameover.v(148) " "Inferred latch for \"line2_data\[3\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[3\]\[5\] gameover.v(148) " "Inferred latch for \"line2_data\[3\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[3\]\[6\] gameover.v(148) " "Inferred latch for \"line2_data\[3\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[3\]\[7\] gameover.v(148) " "Inferred latch for \"line2_data\[3\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[4\]\[0\] gameover.v(148) " "Inferred latch for \"line2_data\[4\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[4\]\[1\] gameover.v(148) " "Inferred latch for \"line2_data\[4\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[4\]\[2\] gameover.v(148) " "Inferred latch for \"line2_data\[4\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[4\]\[3\] gameover.v(148) " "Inferred latch for \"line2_data\[4\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[4\]\[4\] gameover.v(148) " "Inferred latch for \"line2_data\[4\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[4\]\[5\] gameover.v(148) " "Inferred latch for \"line2_data\[4\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[4\]\[6\] gameover.v(148) " "Inferred latch for \"line2_data\[4\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[4\]\[7\] gameover.v(148) " "Inferred latch for \"line2_data\[4\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392054 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[5\]\[0\] gameover.v(148) " "Inferred latch for \"line2_data\[5\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[5\]\[1\] gameover.v(148) " "Inferred latch for \"line2_data\[5\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[5\]\[2\] gameover.v(148) " "Inferred latch for \"line2_data\[5\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[5\]\[3\] gameover.v(148) " "Inferred latch for \"line2_data\[5\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[5\]\[4\] gameover.v(148) " "Inferred latch for \"line2_data\[5\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[5\]\[5\] gameover.v(148) " "Inferred latch for \"line2_data\[5\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[5\]\[6\] gameover.v(148) " "Inferred latch for \"line2_data\[5\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[5\]\[7\] gameover.v(148) " "Inferred latch for \"line2_data\[5\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[6\]\[0\] gameover.v(148) " "Inferred latch for \"line2_data\[6\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[6\]\[1\] gameover.v(148) " "Inferred latch for \"line2_data\[6\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[6\]\[2\] gameover.v(148) " "Inferred latch for \"line2_data\[6\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[6\]\[3\] gameover.v(148) " "Inferred latch for \"line2_data\[6\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[6\]\[4\] gameover.v(148) " "Inferred latch for \"line2_data\[6\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[6\]\[5\] gameover.v(148) " "Inferred latch for \"line2_data\[6\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[6\]\[6\] gameover.v(148) " "Inferred latch for \"line2_data\[6\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[6\]\[7\] gameover.v(148) " "Inferred latch for \"line2_data\[6\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[15\]\[0\] gameover.v(148) " "Inferred latch for \"line2_data\[15\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[15\]\[1\] gameover.v(148) " "Inferred latch for \"line2_data\[15\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[15\]\[2\] gameover.v(148) " "Inferred latch for \"line2_data\[15\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[15\]\[3\] gameover.v(148) " "Inferred latch for \"line2_data\[15\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[15\]\[4\] gameover.v(148) " "Inferred latch for \"line2_data\[15\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[15\]\[5\] gameover.v(148) " "Inferred latch for \"line2_data\[15\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[15\]\[6\] gameover.v(148) " "Inferred latch for \"line2_data\[15\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392055 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[15\]\[7\] gameover.v(148) " "Inferred latch for \"line2_data\[15\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[0\]\[0\] gameover.v(148) " "Inferred latch for \"line1_data\[0\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[0\]\[1\] gameover.v(148) " "Inferred latch for \"line1_data\[0\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[0\]\[2\] gameover.v(148) " "Inferred latch for \"line1_data\[0\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[0\]\[3\] gameover.v(148) " "Inferred latch for \"line1_data\[0\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[0\]\[4\] gameover.v(148) " "Inferred latch for \"line1_data\[0\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[0\]\[5\] gameover.v(148) " "Inferred latch for \"line1_data\[0\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[0\]\[6\] gameover.v(148) " "Inferred latch for \"line1_data\[0\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[0\]\[7\] gameover.v(148) " "Inferred latch for \"line1_data\[0\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[1\]\[0\] gameover.v(148) " "Inferred latch for \"line1_data\[1\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[1\]\[1\] gameover.v(148) " "Inferred latch for \"line1_data\[1\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[1\]\[2\] gameover.v(148) " "Inferred latch for \"line1_data\[1\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[1\]\[3\] gameover.v(148) " "Inferred latch for \"line1_data\[1\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[1\]\[4\] gameover.v(148) " "Inferred latch for \"line1_data\[1\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[1\]\[5\] gameover.v(148) " "Inferred latch for \"line1_data\[1\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[1\]\[6\] gameover.v(148) " "Inferred latch for \"line1_data\[1\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[1\]\[7\] gameover.v(148) " "Inferred latch for \"line1_data\[1\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[2\]\[0\] gameover.v(148) " "Inferred latch for \"line1_data\[2\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[2\]\[1\] gameover.v(148) " "Inferred latch for \"line1_data\[2\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[2\]\[2\] gameover.v(148) " "Inferred latch for \"line1_data\[2\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[2\]\[3\] gameover.v(148) " "Inferred latch for \"line1_data\[2\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[2\]\[4\] gameover.v(148) " "Inferred latch for \"line1_data\[2\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[2\]\[5\] gameover.v(148) " "Inferred latch for \"line1_data\[2\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[2\]\[6\] gameover.v(148) " "Inferred latch for \"line1_data\[2\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[2\]\[7\] gameover.v(148) " "Inferred latch for \"line1_data\[2\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[3\]\[0\] gameover.v(148) " "Inferred latch for \"line1_data\[3\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[3\]\[1\] gameover.v(148) " "Inferred latch for \"line1_data\[3\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[3\]\[2\] gameover.v(148) " "Inferred latch for \"line1_data\[3\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[3\]\[3\] gameover.v(148) " "Inferred latch for \"line1_data\[3\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[3\]\[4\] gameover.v(148) " "Inferred latch for \"line1_data\[3\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392056 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[3\]\[5\] gameover.v(148) " "Inferred latch for \"line1_data\[3\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[3\]\[6\] gameover.v(148) " "Inferred latch for \"line1_data\[3\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[3\]\[7\] gameover.v(148) " "Inferred latch for \"line1_data\[3\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[4\]\[0\] gameover.v(148) " "Inferred latch for \"line1_data\[4\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[4\]\[1\] gameover.v(148) " "Inferred latch for \"line1_data\[4\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[4\]\[2\] gameover.v(148) " "Inferred latch for \"line1_data\[4\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[4\]\[3\] gameover.v(148) " "Inferred latch for \"line1_data\[4\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[4\]\[4\] gameover.v(148) " "Inferred latch for \"line1_data\[4\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[4\]\[5\] gameover.v(148) " "Inferred latch for \"line1_data\[4\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[4\]\[6\] gameover.v(148) " "Inferred latch for \"line1_data\[4\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[4\]\[7\] gameover.v(148) " "Inferred latch for \"line1_data\[4\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[5\]\[0\] gameover.v(148) " "Inferred latch for \"line1_data\[5\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[5\]\[1\] gameover.v(148) " "Inferred latch for \"line1_data\[5\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[5\]\[2\] gameover.v(148) " "Inferred latch for \"line1_data\[5\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[5\]\[3\] gameover.v(148) " "Inferred latch for \"line1_data\[5\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[5\]\[4\] gameover.v(148) " "Inferred latch for \"line1_data\[5\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[5\]\[5\] gameover.v(148) " "Inferred latch for \"line1_data\[5\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[5\]\[6\] gameover.v(148) " "Inferred latch for \"line1_data\[5\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[5\]\[7\] gameover.v(148) " "Inferred latch for \"line1_data\[5\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[6\]\[0\] gameover.v(148) " "Inferred latch for \"line1_data\[6\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[6\]\[1\] gameover.v(148) " "Inferred latch for \"line1_data\[6\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[6\]\[2\] gameover.v(148) " "Inferred latch for \"line1_data\[6\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[6\]\[3\] gameover.v(148) " "Inferred latch for \"line1_data\[6\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[6\]\[4\] gameover.v(148) " "Inferred latch for \"line1_data\[6\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[6\]\[5\] gameover.v(148) " "Inferred latch for \"line1_data\[6\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[6\]\[6\] gameover.v(148) " "Inferred latch for \"line1_data\[6\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[6\]\[7\] gameover.v(148) " "Inferred latch for \"line1_data\[6\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[7\]\[0\] gameover.v(148) " "Inferred latch for \"line1_data\[7\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[7\]\[1\] gameover.v(148) " "Inferred latch for \"line1_data\[7\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[7\]\[2\] gameover.v(148) " "Inferred latch for \"line1_data\[7\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392057 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[7\]\[3\] gameover.v(148) " "Inferred latch for \"line1_data\[7\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[7\]\[4\] gameover.v(148) " "Inferred latch for \"line1_data\[7\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[7\]\[5\] gameover.v(148) " "Inferred latch for \"line1_data\[7\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[7\]\[6\] gameover.v(148) " "Inferred latch for \"line1_data\[7\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[7\]\[7\] gameover.v(148) " "Inferred latch for \"line1_data\[7\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[8\]\[0\] gameover.v(148) " "Inferred latch for \"line1_data\[8\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[8\]\[1\] gameover.v(148) " "Inferred latch for \"line1_data\[8\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[8\]\[2\] gameover.v(148) " "Inferred latch for \"line1_data\[8\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[8\]\[3\] gameover.v(148) " "Inferred latch for \"line1_data\[8\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[8\]\[4\] gameover.v(148) " "Inferred latch for \"line1_data\[8\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[8\]\[5\] gameover.v(148) " "Inferred latch for \"line1_data\[8\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[8\]\[6\] gameover.v(148) " "Inferred latch for \"line1_data\[8\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[8\]\[7\] gameover.v(148) " "Inferred latch for \"line1_data\[8\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[9\]\[0\] gameover.v(148) " "Inferred latch for \"line1_data\[9\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[9\]\[1\] gameover.v(148) " "Inferred latch for \"line1_data\[9\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[9\]\[2\] gameover.v(148) " "Inferred latch for \"line1_data\[9\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[9\]\[3\] gameover.v(148) " "Inferred latch for \"line1_data\[9\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[9\]\[4\] gameover.v(148) " "Inferred latch for \"line1_data\[9\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[9\]\[5\] gameover.v(148) " "Inferred latch for \"line1_data\[9\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[9\]\[6\] gameover.v(148) " "Inferred latch for \"line1_data\[9\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[9\]\[7\] gameover.v(148) " "Inferred latch for \"line1_data\[9\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[10\]\[0\] gameover.v(148) " "Inferred latch for \"line1_data\[10\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[10\]\[1\] gameover.v(148) " "Inferred latch for \"line1_data\[10\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[10\]\[2\] gameover.v(148) " "Inferred latch for \"line1_data\[10\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[10\]\[3\] gameover.v(148) " "Inferred latch for \"line1_data\[10\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[10\]\[4\] gameover.v(148) " "Inferred latch for \"line1_data\[10\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[10\]\[5\] gameover.v(148) " "Inferred latch for \"line1_data\[10\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[10\]\[6\] gameover.v(148) " "Inferred latch for \"line1_data\[10\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[10\]\[7\] gameover.v(148) " "Inferred latch for \"line1_data\[10\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[11\]\[0\] gameover.v(148) " "Inferred latch for \"line1_data\[11\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[11\]\[1\] gameover.v(148) " "Inferred latch for \"line1_data\[11\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[11\]\[2\] gameover.v(148) " "Inferred latch for \"line1_data\[11\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392058 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[11\]\[3\] gameover.v(148) " "Inferred latch for \"line1_data\[11\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[11\]\[4\] gameover.v(148) " "Inferred latch for \"line1_data\[11\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[11\]\[5\] gameover.v(148) " "Inferred latch for \"line1_data\[11\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[11\]\[6\] gameover.v(148) " "Inferred latch for \"line1_data\[11\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[11\]\[7\] gameover.v(148) " "Inferred latch for \"line1_data\[11\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[12\]\[0\] gameover.v(148) " "Inferred latch for \"line1_data\[12\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[12\]\[1\] gameover.v(148) " "Inferred latch for \"line1_data\[12\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[12\]\[2\] gameover.v(148) " "Inferred latch for \"line1_data\[12\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[12\]\[3\] gameover.v(148) " "Inferred latch for \"line1_data\[12\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[12\]\[4\] gameover.v(148) " "Inferred latch for \"line1_data\[12\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[12\]\[5\] gameover.v(148) " "Inferred latch for \"line1_data\[12\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[12\]\[6\] gameover.v(148) " "Inferred latch for \"line1_data\[12\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[12\]\[7\] gameover.v(148) " "Inferred latch for \"line1_data\[12\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[13\]\[0\] gameover.v(148) " "Inferred latch for \"line1_data\[13\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[13\]\[1\] gameover.v(148) " "Inferred latch for \"line1_data\[13\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[13\]\[2\] gameover.v(148) " "Inferred latch for \"line1_data\[13\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[13\]\[3\] gameover.v(148) " "Inferred latch for \"line1_data\[13\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[13\]\[4\] gameover.v(148) " "Inferred latch for \"line1_data\[13\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[13\]\[5\] gameover.v(148) " "Inferred latch for \"line1_data\[13\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[13\]\[6\] gameover.v(148) " "Inferred latch for \"line1_data\[13\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[13\]\[7\] gameover.v(148) " "Inferred latch for \"line1_data\[13\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[14\]\[0\] gameover.v(148) " "Inferred latch for \"line1_data\[14\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[14\]\[1\] gameover.v(148) " "Inferred latch for \"line1_data\[14\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[14\]\[2\] gameover.v(148) " "Inferred latch for \"line1_data\[14\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[14\]\[3\] gameover.v(148) " "Inferred latch for \"line1_data\[14\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[14\]\[4\] gameover.v(148) " "Inferred latch for \"line1_data\[14\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[14\]\[5\] gameover.v(148) " "Inferred latch for \"line1_data\[14\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[14\]\[6\] gameover.v(148) " "Inferred latch for \"line1_data\[14\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[14\]\[7\] gameover.v(148) " "Inferred latch for \"line1_data\[14\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[15\]\[0\] gameover.v(148) " "Inferred latch for \"line1_data\[15\]\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392059 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[15\]\[1\] gameover.v(148) " "Inferred latch for \"line1_data\[15\]\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[15\]\[2\] gameover.v(148) " "Inferred latch for \"line1_data\[15\]\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[15\]\[3\] gameover.v(148) " "Inferred latch for \"line1_data\[15\]\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[15\]\[4\] gameover.v(148) " "Inferred latch for \"line1_data\[15\]\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[15\]\[5\] gameover.v(148) " "Inferred latch for \"line1_data\[15\]\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[15\]\[6\] gameover.v(148) " "Inferred latch for \"line1_data\[15\]\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[15\]\[7\] gameover.v(148) " "Inferred latch for \"line1_data\[15\]\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo\[0\] gameover.v(148) " "Inferred latch for \"tempo\[0\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo\[1\] gameover.v(148) " "Inferred latch for \"tempo\[1\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo\[2\] gameover.v(148) " "Inferred latch for \"tempo\[2\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo\[3\] gameover.v(148) " "Inferred latch for \"tempo\[3\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo\[4\] gameover.v(148) " "Inferred latch for \"tempo\[4\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo\[5\] gameover.v(148) " "Inferred latch for \"tempo\[5\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo\[6\] gameover.v(148) " "Inferred latch for \"tempo\[6\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo\[7\] gameover.v(148) " "Inferred latch for \"tempo\[7\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo\[8\] gameover.v(148) " "Inferred latch for \"tempo\[8\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo\[9\] gameover.v(148) " "Inferred latch for \"tempo\[9\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo\[10\] gameover.v(148) " "Inferred latch for \"tempo\[10\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo\[11\] gameover.v(148) " "Inferred latch for \"tempo\[11\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo\[12\] gameover.v(148) " "Inferred latch for \"tempo\[12\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo\[13\] gameover.v(148) " "Inferred latch for \"tempo\[13\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo\[14\] gameover.v(148) " "Inferred latch for \"tempo\[14\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo\[15\] gameover.v(148) " "Inferred latch for \"tempo\[15\]\" at gameover.v(148)" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392060 "|main_test|gamemover:inst43"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "life_count_LED life_count_LED:inst10 " "Elaborating entity \"life_count_LED\" for hierarchy \"life_count_LED:inst10\"" {  } { { "main_test.bdf" "inst10" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 344 1352 1488 456 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 life_count_LED.v(22) " "Verilog HDL assignment warning at life_count_LED.v(22): truncated value with size 32 to match size of target (4)" {  } { { "life_count_LED.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/life_count_LED.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392062 "|main_test|life_count_LED:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:inst6 " "Elaborating entity \"trigger\" for hierarchy \"trigger:inst6\"" {  } { { "main_test.bdf" "inst6" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 344 1208 1320 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_write_object_char lcd_write_object_char:inst4 " "Elaborating entity \"lcd_write_object_char\" for hierarchy \"lcd_write_object_char:inst4\"" {  } { { "main_test.bdf" "inst4" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 80 600 864 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392064 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt lcd_write_object_char.v(18) " "Verilog HDL or VHDL warning at lcd_write_object_char.v(18): object \"cnt\" assigned a value but never read" {  } { { "lcd_write_object_char.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_write_object_char.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734932392067 "|main_test|lcd_write_object_char:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_write_object_char.v(164) " "Verilog HDL assignment warning at lcd_write_object_char.v(164): truncated value with size 32 to match size of target (8)" {  } { { "lcd_write_object_char.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_write_object_char.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392067 "|main_test|lcd_write_object_char:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_write_object_char.v(210) " "Verilog HDL assignment warning at lcd_write_object_char.v(210): truncated value with size 32 to match size of target (8)" {  } { { "lcd_write_object_char.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_write_object_char.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392067 "|main_test|lcd_write_object_char:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_write_object_char.v(218) " "Verilog HDL assignment warning at lcd_write_object_char.v(218): truncated value with size 32 to match size of target (8)" {  } { { "lcd_write_object_char.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_write_object_char.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392067 "|main_test|lcd_write_object_char:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_write_object_char.v(251) " "Verilog HDL assignment warning at lcd_write_object_char.v(251): truncated value with size 32 to match size of target (8)" {  } { { "lcd_write_object_char.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_write_object_char.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392067 "|main_test|lcd_write_object_char:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_write_object_char.v(287) " "Verilog HDL assignment warning at lcd_write_object_char.v(287): truncated value with size 32 to match size of target (8)" {  } { { "lcd_write_object_char.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_write_object_char.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392067 "|main_test|lcd_write_object_char:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_write_object_char.v(295) " "Verilog HDL assignment warning at lcd_write_object_char.v(295): truncated value with size 32 to match size of target (8)" {  } { { "lcd_write_object_char.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_write_object_char.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392067 "|main_test|lcd_write_object_char:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_write_object_char.v(328) " "Verilog HDL assignment warning at lcd_write_object_char.v(328): truncated value with size 32 to match size of target (8)" {  } { { "lcd_write_object_char.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_write_object_char.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392067 "|main_test|lcd_write_object_char:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_write_object_char.v(379) " "Verilog HDL assignment warning at lcd_write_object_char.v(379): truncated value with size 32 to match size of target (8)" {  } { { "lcd_write_object_char.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_write_object_char.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392067 "|main_test|lcd_write_object_char:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_write_object_char.v(513) " "Verilog HDL assignment warning at lcd_write_object_char.v(513): truncated value with size 32 to match size of target (4)" {  } { { "lcd_write_object_char.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_write_object_char.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392067 "|main_test|lcd_write_object_char:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lcd_write_object_char.v(514) " "Verilog HDL assignment warning at lcd_write_object_char.v(514): truncated value with size 32 to match size of target (7)" {  } { { "lcd_write_object_char.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_write_object_char.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392067 "|main_test|lcd_write_object_char:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_speed clk_speed:inst21 " "Elaborating entity \"clk_speed\" for hierarchy \"clk_speed:inst21\"" {  } { { "main_test.bdf" "inst21" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { -72 400 552 8 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_custom_object_init lcd_custom_object_init:inst8 " "Elaborating entity \"lcd_custom_object_init\" for hierarchy \"lcd_custom_object_init:inst8\"" {  } { { "main_test.bdf" "inst8" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { -160 760 928 -16 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_custom_object_init.v(102) " "Verilog HDL assignment warning at lcd_custom_object_init.v(102): truncated value with size 32 to match size of target (6)" {  } { { "lcd_custom_object_init.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_custom_object_init.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392073 "|main_test|lcd_custom_object_init:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd_custom_object_init.v(110) " "Verilog HDL assignment warning at lcd_custom_object_init.v(110): truncated value with size 32 to match size of target (3)" {  } { { "lcd_custom_object_init.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lcd_custom_object_init.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392073 "|main_test|lcd_custom_object_init:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst17 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst17\"" {  } { { "main_test.bdf" "inst17" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { -160 392 544 -48 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "PNU_CLK_DIV.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392074 "|test|PNU_CLK_DIV:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_game start_game:inst38 " "Elaborating entity \"start_game\" for hierarchy \"start_game:inst38\"" {  } { { "main_test.bdf" "inst38" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 24 -64 96 136 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_random lfsr_random:inst9 " "Elaborating entity \"lfsr_random\" for hierarchy \"lfsr_random:inst9\"" {  } { { "main_test.bdf" "inst9" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 384 184 360 464 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toggle_keep toggle_keep:inst5 " "Elaborating entity \"toggle_keep\" for hierarchy \"toggle_keep:inst5\"" {  } { { "main_test.bdf" "inst5" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 112 160 280 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array8_segment array8_segment:inst3 " "Elaborating entity \"array8_segment\" for hierarchy \"array8_segment:inst3\"" {  } { { "main_test.bdf" "inst3" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 544 1320 1520 752 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 array8_segment.v(72) " "Verilog HDL assignment warning at array8_segment.v(72): truncated value with size 32 to match size of target (4)" {  } { { "array8_segment.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/array8_segment.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392080 "|main_test|array8_segment:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 array8_segment.v(75) " "Verilog HDL assignment warning at array8_segment.v(75): truncated value with size 32 to match size of target (4)" {  } { { "array8_segment.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/array8_segment.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392080 "|main_test|array8_segment:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 array8_segment.v(78) " "Verilog HDL assignment warning at array8_segment.v(78): truncated value with size 32 to match size of target (4)" {  } { { "array8_segment.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/array8_segment.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392080 "|main_test|array8_segment:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 array8_segment.v(81) " "Verilog HDL assignment warning at array8_segment.v(81): truncated value with size 32 to match size of target (4)" {  } { { "array8_segment.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/array8_segment.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392080 "|main_test|array8_segment:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 array8_segment.v(84) " "Verilog HDL assignment warning at array8_segment.v(84): truncated value with size 32 to match size of target (4)" {  } { { "array8_segment.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/array8_segment.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392080 "|main_test|array8_segment:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 array8_segment.v(87) " "Verilog HDL assignment warning at array8_segment.v(87): truncated value with size 32 to match size of target (4)" {  } { { "array8_segment.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/array8_segment.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392080 "|main_test|array8_segment:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 array8_segment.v(90) " "Verilog HDL assignment warning at array8_segment.v(90): truncated value with size 32 to match size of target (4)" {  } { { "array8_segment.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/array8_segment.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392080 "|main_test|array8_segment:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 array8_segment.v(93) " "Verilog HDL assignment warning at array8_segment.v(93): truncated value with size 32 to match size of target (4)" {  } { { "array8_segment.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/array8_segment.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392080 "|main_test|array8_segment:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 array8_segment.v(177) " "Verilog HDL assignment warning at array8_segment.v(177): truncated value with size 32 to match size of target (4)" {  } { { "array8_segment.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/array8_segment.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392080 "|main_test|array8_segment:inst3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "segment_num.data_a 0 array8_segment.v(17) " "Net \"segment_num.data_a\" at array8_segment.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "array8_segment.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/array8_segment.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734932392080 "|main_test|array8_segment:inst3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "segment_num.waddr_a 0 array8_segment.v(17) " "Net \"segment_num.waddr_a\" at array8_segment.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "array8_segment.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/array8_segment.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734932392080 "|main_test|array8_segment:inst3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "segment_num.we_a 0 array8_segment.v(17) " "Net \"segment_num.we_a\" at array8_segment.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "array8_segment.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/array8_segment.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734932392080 "|main_test|array8_segment:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_LCD start_LCD:inst28 " "Elaborating entity \"start_LCD\" for hierarchy \"start_LCD:inst28\"" {  } { { "main_test.bdf" "inst28" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { -384 144 336 -272 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 start_LCD.v(110) " "Verilog HDL assignment warning at start_LCD.v(110): truncated value with size 32 to match size of target (16)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 start_LCD.v(120) " "Verilog HDL assignment warning at start_LCD.v(120): truncated value with size 32 to match size of target (16)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 start_LCD.v(131) " "Verilog HDL assignment warning at start_LCD.v(131): truncated value with size 32 to match size of target (16)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 start_LCD.v(141) " "Verilog HDL assignment warning at start_LCD.v(141): truncated value with size 32 to match size of target (16)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 start_LCD.v(157) " "Verilog HDL assignment warning at start_LCD.v(157): truncated value with size 32 to match size of target (16)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 start_LCD.v(168) " "Verilog HDL assignment warning at start_LCD.v(168): truncated value with size 32 to match size of target (16)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 start_LCD.v(181) " "Verilog HDL assignment warning at start_LCD.v(181): truncated value with size 32 to match size of target (16)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 start_LCD.v(192) " "Verilog HDL assignment warning at start_LCD.v(192): truncated value with size 32 to match size of target (16)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 start_LCD.v(197) " "Verilog HDL assignment warning at start_LCD.v(197): truncated value with size 32 to match size of target (4)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 start_LCD.v(213) " "Verilog HDL assignment warning at start_LCD.v(213): truncated value with size 32 to match size of target (16)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 start_LCD.v(224) " "Verilog HDL assignment warning at start_LCD.v(224): truncated value with size 32 to match size of target (16)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 start_LCD.v(237) " "Verilog HDL assignment warning at start_LCD.v(237): truncated value with size 32 to match size of target (16)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 start_LCD.v(248) " "Verilog HDL assignment warning at start_LCD.v(248): truncated value with size 32 to match size of target (16)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 start_LCD.v(252) " "Verilog HDL assignment warning at start_LCD.v(252): truncated value with size 32 to match size of target (4)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "start_LCD.v(105) " "Verilog HDL Case Statement information at start_LCD.v(105): all case item expressions in this case statement are onehot" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[0\]\[0\] start_LCD.v(105) " "Inferred latch for \"line2_data\[0\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[0\]\[1\] start_LCD.v(105) " "Inferred latch for \"line2_data\[0\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[0\]\[2\] start_LCD.v(105) " "Inferred latch for \"line2_data\[0\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[0\]\[3\] start_LCD.v(105) " "Inferred latch for \"line2_data\[0\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[0\]\[4\] start_LCD.v(105) " "Inferred latch for \"line2_data\[0\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[0\]\[5\] start_LCD.v(105) " "Inferred latch for \"line2_data\[0\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[0\]\[6\] start_LCD.v(105) " "Inferred latch for \"line2_data\[0\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[0\]\[7\] start_LCD.v(105) " "Inferred latch for \"line2_data\[0\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[1\]\[0\] start_LCD.v(105) " "Inferred latch for \"line2_data\[1\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[1\]\[1\] start_LCD.v(105) " "Inferred latch for \"line2_data\[1\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[1\]\[2\] start_LCD.v(105) " "Inferred latch for \"line2_data\[1\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[1\]\[3\] start_LCD.v(105) " "Inferred latch for \"line2_data\[1\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[1\]\[4\] start_LCD.v(105) " "Inferred latch for \"line2_data\[1\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[1\]\[5\] start_LCD.v(105) " "Inferred latch for \"line2_data\[1\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[1\]\[6\] start_LCD.v(105) " "Inferred latch for \"line2_data\[1\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[1\]\[7\] start_LCD.v(105) " "Inferred latch for \"line2_data\[1\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[2\]\[0\] start_LCD.v(105) " "Inferred latch for \"line2_data\[2\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[2\]\[1\] start_LCD.v(105) " "Inferred latch for \"line2_data\[2\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[2\]\[2\] start_LCD.v(105) " "Inferred latch for \"line2_data\[2\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[2\]\[3\] start_LCD.v(105) " "Inferred latch for \"line2_data\[2\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[2\]\[4\] start_LCD.v(105) " "Inferred latch for \"line2_data\[2\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[2\]\[5\] start_LCD.v(105) " "Inferred latch for \"line2_data\[2\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[2\]\[6\] start_LCD.v(105) " "Inferred latch for \"line2_data\[2\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[2\]\[7\] start_LCD.v(105) " "Inferred latch for \"line2_data\[2\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[3\]\[0\] start_LCD.v(105) " "Inferred latch for \"line2_data\[3\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[3\]\[1\] start_LCD.v(105) " "Inferred latch for \"line2_data\[3\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[3\]\[2\] start_LCD.v(105) " "Inferred latch for \"line2_data\[3\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[3\]\[3\] start_LCD.v(105) " "Inferred latch for \"line2_data\[3\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[3\]\[4\] start_LCD.v(105) " "Inferred latch for \"line2_data\[3\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[3\]\[5\] start_LCD.v(105) " "Inferred latch for \"line2_data\[3\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[3\]\[6\] start_LCD.v(105) " "Inferred latch for \"line2_data\[3\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[3\]\[7\] start_LCD.v(105) " "Inferred latch for \"line2_data\[3\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[4\]\[0\] start_LCD.v(105) " "Inferred latch for \"line2_data\[4\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392085 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[4\]\[1\] start_LCD.v(105) " "Inferred latch for \"line2_data\[4\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[4\]\[2\] start_LCD.v(105) " "Inferred latch for \"line2_data\[4\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[4\]\[3\] start_LCD.v(105) " "Inferred latch for \"line2_data\[4\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[4\]\[4\] start_LCD.v(105) " "Inferred latch for \"line2_data\[4\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[4\]\[5\] start_LCD.v(105) " "Inferred latch for \"line2_data\[4\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[4\]\[6\] start_LCD.v(105) " "Inferred latch for \"line2_data\[4\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[4\]\[7\] start_LCD.v(105) " "Inferred latch for \"line2_data\[4\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[5\]\[0\] start_LCD.v(105) " "Inferred latch for \"line2_data\[5\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[5\]\[1\] start_LCD.v(105) " "Inferred latch for \"line2_data\[5\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[5\]\[2\] start_LCD.v(105) " "Inferred latch for \"line2_data\[5\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[5\]\[3\] start_LCD.v(105) " "Inferred latch for \"line2_data\[5\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[5\]\[4\] start_LCD.v(105) " "Inferred latch for \"line2_data\[5\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[5\]\[5\] start_LCD.v(105) " "Inferred latch for \"line2_data\[5\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[5\]\[6\] start_LCD.v(105) " "Inferred latch for \"line2_data\[5\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[5\]\[7\] start_LCD.v(105) " "Inferred latch for \"line2_data\[5\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[6\]\[0\] start_LCD.v(105) " "Inferred latch for \"line2_data\[6\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[6\]\[1\] start_LCD.v(105) " "Inferred latch for \"line2_data\[6\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[6\]\[2\] start_LCD.v(105) " "Inferred latch for \"line2_data\[6\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[6\]\[3\] start_LCD.v(105) " "Inferred latch for \"line2_data\[6\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[6\]\[4\] start_LCD.v(105) " "Inferred latch for \"line2_data\[6\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[6\]\[5\] start_LCD.v(105) " "Inferred latch for \"line2_data\[6\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[6\]\[6\] start_LCD.v(105) " "Inferred latch for \"line2_data\[6\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392086 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[6\]\[7\] start_LCD.v(105) " "Inferred latch for \"line2_data\[6\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[7\]\[0\] start_LCD.v(105) " "Inferred latch for \"line2_data\[7\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[7\]\[1\] start_LCD.v(105) " "Inferred latch for \"line2_data\[7\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[7\]\[2\] start_LCD.v(105) " "Inferred latch for \"line2_data\[7\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[7\]\[3\] start_LCD.v(105) " "Inferred latch for \"line2_data\[7\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[7\]\[4\] start_LCD.v(105) " "Inferred latch for \"line2_data\[7\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[7\]\[5\] start_LCD.v(105) " "Inferred latch for \"line2_data\[7\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[7\]\[6\] start_LCD.v(105) " "Inferred latch for \"line2_data\[7\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[7\]\[7\] start_LCD.v(105) " "Inferred latch for \"line2_data\[7\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[8\]\[0\] start_LCD.v(105) " "Inferred latch for \"line2_data\[8\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[8\]\[1\] start_LCD.v(105) " "Inferred latch for \"line2_data\[8\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[8\]\[2\] start_LCD.v(105) " "Inferred latch for \"line2_data\[8\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[8\]\[3\] start_LCD.v(105) " "Inferred latch for \"line2_data\[8\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[8\]\[4\] start_LCD.v(105) " "Inferred latch for \"line2_data\[8\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[8\]\[5\] start_LCD.v(105) " "Inferred latch for \"line2_data\[8\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[8\]\[6\] start_LCD.v(105) " "Inferred latch for \"line2_data\[8\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[8\]\[7\] start_LCD.v(105) " "Inferred latch for \"line2_data\[8\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[9\]\[0\] start_LCD.v(105) " "Inferred latch for \"line2_data\[9\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[9\]\[1\] start_LCD.v(105) " "Inferred latch for \"line2_data\[9\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[9\]\[2\] start_LCD.v(105) " "Inferred latch for \"line2_data\[9\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[9\]\[3\] start_LCD.v(105) " "Inferred latch for \"line2_data\[9\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[9\]\[4\] start_LCD.v(105) " "Inferred latch for \"line2_data\[9\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[9\]\[5\] start_LCD.v(105) " "Inferred latch for \"line2_data\[9\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[9\]\[6\] start_LCD.v(105) " "Inferred latch for \"line2_data\[9\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[9\]\[7\] start_LCD.v(105) " "Inferred latch for \"line2_data\[9\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[10\]\[0\] start_LCD.v(105) " "Inferred latch for \"line2_data\[10\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[10\]\[1\] start_LCD.v(105) " "Inferred latch for \"line2_data\[10\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[10\]\[2\] start_LCD.v(105) " "Inferred latch for \"line2_data\[10\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[10\]\[3\] start_LCD.v(105) " "Inferred latch for \"line2_data\[10\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[10\]\[4\] start_LCD.v(105) " "Inferred latch for \"line2_data\[10\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[10\]\[5\] start_LCD.v(105) " "Inferred latch for \"line2_data\[10\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[10\]\[6\] start_LCD.v(105) " "Inferred latch for \"line2_data\[10\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[10\]\[7\] start_LCD.v(105) " "Inferred latch for \"line2_data\[10\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[11\]\[0\] start_LCD.v(105) " "Inferred latch for \"line2_data\[11\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[11\]\[1\] start_LCD.v(105) " "Inferred latch for \"line2_data\[11\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392087 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[11\]\[2\] start_LCD.v(105) " "Inferred latch for \"line2_data\[11\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[11\]\[3\] start_LCD.v(105) " "Inferred latch for \"line2_data\[11\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[11\]\[4\] start_LCD.v(105) " "Inferred latch for \"line2_data\[11\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[11\]\[5\] start_LCD.v(105) " "Inferred latch for \"line2_data\[11\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[11\]\[6\] start_LCD.v(105) " "Inferred latch for \"line2_data\[11\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[11\]\[7\] start_LCD.v(105) " "Inferred latch for \"line2_data\[11\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[12\]\[0\] start_LCD.v(105) " "Inferred latch for \"line2_data\[12\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[12\]\[1\] start_LCD.v(105) " "Inferred latch for \"line2_data\[12\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[12\]\[2\] start_LCD.v(105) " "Inferred latch for \"line2_data\[12\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[12\]\[3\] start_LCD.v(105) " "Inferred latch for \"line2_data\[12\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[12\]\[4\] start_LCD.v(105) " "Inferred latch for \"line2_data\[12\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[12\]\[5\] start_LCD.v(105) " "Inferred latch for \"line2_data\[12\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[12\]\[6\] start_LCD.v(105) " "Inferred latch for \"line2_data\[12\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[12\]\[7\] start_LCD.v(105) " "Inferred latch for \"line2_data\[12\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[13\]\[0\] start_LCD.v(105) " "Inferred latch for \"line2_data\[13\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[13\]\[1\] start_LCD.v(105) " "Inferred latch for \"line2_data\[13\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[13\]\[2\] start_LCD.v(105) " "Inferred latch for \"line2_data\[13\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[13\]\[3\] start_LCD.v(105) " "Inferred latch for \"line2_data\[13\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[13\]\[4\] start_LCD.v(105) " "Inferred latch for \"line2_data\[13\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[13\]\[5\] start_LCD.v(105) " "Inferred latch for \"line2_data\[13\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[13\]\[6\] start_LCD.v(105) " "Inferred latch for \"line2_data\[13\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[13\]\[7\] start_LCD.v(105) " "Inferred latch for \"line2_data\[13\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[14\]\[0\] start_LCD.v(105) " "Inferred latch for \"line2_data\[14\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[14\]\[1\] start_LCD.v(105) " "Inferred latch for \"line2_data\[14\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[14\]\[2\] start_LCD.v(105) " "Inferred latch for \"line2_data\[14\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[14\]\[3\] start_LCD.v(105) " "Inferred latch for \"line2_data\[14\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[14\]\[4\] start_LCD.v(105) " "Inferred latch for \"line2_data\[14\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[14\]\[5\] start_LCD.v(105) " "Inferred latch for \"line2_data\[14\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[14\]\[6\] start_LCD.v(105) " "Inferred latch for \"line2_data\[14\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[14\]\[7\] start_LCD.v(105) " "Inferred latch for \"line2_data\[14\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[15\]\[0\] start_LCD.v(105) " "Inferred latch for \"line2_data\[15\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[15\]\[1\] start_LCD.v(105) " "Inferred latch for \"line2_data\[15\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[15\]\[2\] start_LCD.v(105) " "Inferred latch for \"line2_data\[15\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[15\]\[3\] start_LCD.v(105) " "Inferred latch for \"line2_data\[15\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[15\]\[4\] start_LCD.v(105) " "Inferred latch for \"line2_data\[15\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392089 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[15\]\[5\] start_LCD.v(105) " "Inferred latch for \"line2_data\[15\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[15\]\[6\] start_LCD.v(105) " "Inferred latch for \"line2_data\[15\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_data\[15\]\[7\] start_LCD.v(105) " "Inferred latch for \"line2_data\[15\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[0\]\[0\] start_LCD.v(105) " "Inferred latch for \"line1_data\[0\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[0\]\[1\] start_LCD.v(105) " "Inferred latch for \"line1_data\[0\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[0\]\[2\] start_LCD.v(105) " "Inferred latch for \"line1_data\[0\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[0\]\[3\] start_LCD.v(105) " "Inferred latch for \"line1_data\[0\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[0\]\[4\] start_LCD.v(105) " "Inferred latch for \"line1_data\[0\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[0\]\[5\] start_LCD.v(105) " "Inferred latch for \"line1_data\[0\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[0\]\[6\] start_LCD.v(105) " "Inferred latch for \"line1_data\[0\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[0\]\[7\] start_LCD.v(105) " "Inferred latch for \"line1_data\[0\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[1\]\[0\] start_LCD.v(105) " "Inferred latch for \"line1_data\[1\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[1\]\[1\] start_LCD.v(105) " "Inferred latch for \"line1_data\[1\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[1\]\[2\] start_LCD.v(105) " "Inferred latch for \"line1_data\[1\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[1\]\[3\] start_LCD.v(105) " "Inferred latch for \"line1_data\[1\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[1\]\[4\] start_LCD.v(105) " "Inferred latch for \"line1_data\[1\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[1\]\[5\] start_LCD.v(105) " "Inferred latch for \"line1_data\[1\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[1\]\[6\] start_LCD.v(105) " "Inferred latch for \"line1_data\[1\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[1\]\[7\] start_LCD.v(105) " "Inferred latch for \"line1_data\[1\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[2\]\[0\] start_LCD.v(105) " "Inferred latch for \"line1_data\[2\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[2\]\[1\] start_LCD.v(105) " "Inferred latch for \"line1_data\[2\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[2\]\[2\] start_LCD.v(105) " "Inferred latch for \"line1_data\[2\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[2\]\[3\] start_LCD.v(105) " "Inferred latch for \"line1_data\[2\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[2\]\[4\] start_LCD.v(105) " "Inferred latch for \"line1_data\[2\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[2\]\[5\] start_LCD.v(105) " "Inferred latch for \"line1_data\[2\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[2\]\[6\] start_LCD.v(105) " "Inferred latch for \"line1_data\[2\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[2\]\[7\] start_LCD.v(105) " "Inferred latch for \"line1_data\[2\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[3\]\[0\] start_LCD.v(105) " "Inferred latch for \"line1_data\[3\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[3\]\[1\] start_LCD.v(105) " "Inferred latch for \"line1_data\[3\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[3\]\[2\] start_LCD.v(105) " "Inferred latch for \"line1_data\[3\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[3\]\[3\] start_LCD.v(105) " "Inferred latch for \"line1_data\[3\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[3\]\[4\] start_LCD.v(105) " "Inferred latch for \"line1_data\[3\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[3\]\[5\] start_LCD.v(105) " "Inferred latch for \"line1_data\[3\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392090 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[3\]\[6\] start_LCD.v(105) " "Inferred latch for \"line1_data\[3\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[3\]\[7\] start_LCD.v(105) " "Inferred latch for \"line1_data\[3\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[4\]\[0\] start_LCD.v(105) " "Inferred latch for \"line1_data\[4\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[4\]\[1\] start_LCD.v(105) " "Inferred latch for \"line1_data\[4\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[4\]\[2\] start_LCD.v(105) " "Inferred latch for \"line1_data\[4\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[4\]\[3\] start_LCD.v(105) " "Inferred latch for \"line1_data\[4\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[4\]\[4\] start_LCD.v(105) " "Inferred latch for \"line1_data\[4\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[4\]\[5\] start_LCD.v(105) " "Inferred latch for \"line1_data\[4\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[4\]\[6\] start_LCD.v(105) " "Inferred latch for \"line1_data\[4\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[4\]\[7\] start_LCD.v(105) " "Inferred latch for \"line1_data\[4\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[5\]\[0\] start_LCD.v(105) " "Inferred latch for \"line1_data\[5\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[5\]\[1\] start_LCD.v(105) " "Inferred latch for \"line1_data\[5\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[5\]\[2\] start_LCD.v(105) " "Inferred latch for \"line1_data\[5\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[5\]\[3\] start_LCD.v(105) " "Inferred latch for \"line1_data\[5\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[5\]\[4\] start_LCD.v(105) " "Inferred latch for \"line1_data\[5\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[5\]\[5\] start_LCD.v(105) " "Inferred latch for \"line1_data\[5\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[5\]\[6\] start_LCD.v(105) " "Inferred latch for \"line1_data\[5\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[5\]\[7\] start_LCD.v(105) " "Inferred latch for \"line1_data\[5\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[6\]\[0\] start_LCD.v(105) " "Inferred latch for \"line1_data\[6\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[6\]\[1\] start_LCD.v(105) " "Inferred latch for \"line1_data\[6\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[6\]\[2\] start_LCD.v(105) " "Inferred latch for \"line1_data\[6\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[6\]\[3\] start_LCD.v(105) " "Inferred latch for \"line1_data\[6\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[6\]\[4\] start_LCD.v(105) " "Inferred latch for \"line1_data\[6\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[6\]\[5\] start_LCD.v(105) " "Inferred latch for \"line1_data\[6\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[6\]\[6\] start_LCD.v(105) " "Inferred latch for \"line1_data\[6\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[6\]\[7\] start_LCD.v(105) " "Inferred latch for \"line1_data\[6\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[7\]\[0\] start_LCD.v(105) " "Inferred latch for \"line1_data\[7\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[7\]\[1\] start_LCD.v(105) " "Inferred latch for \"line1_data\[7\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[7\]\[2\] start_LCD.v(105) " "Inferred latch for \"line1_data\[7\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[7\]\[3\] start_LCD.v(105) " "Inferred latch for \"line1_data\[7\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[7\]\[4\] start_LCD.v(105) " "Inferred latch for \"line1_data\[7\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[7\]\[5\] start_LCD.v(105) " "Inferred latch for \"line1_data\[7\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392091 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[7\]\[6\] start_LCD.v(105) " "Inferred latch for \"line1_data\[7\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[7\]\[7\] start_LCD.v(105) " "Inferred latch for \"line1_data\[7\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[8\]\[0\] start_LCD.v(105) " "Inferred latch for \"line1_data\[8\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[8\]\[1\] start_LCD.v(105) " "Inferred latch for \"line1_data\[8\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[8\]\[2\] start_LCD.v(105) " "Inferred latch for \"line1_data\[8\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[8\]\[3\] start_LCD.v(105) " "Inferred latch for \"line1_data\[8\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[8\]\[4\] start_LCD.v(105) " "Inferred latch for \"line1_data\[8\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[8\]\[5\] start_LCD.v(105) " "Inferred latch for \"line1_data\[8\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[8\]\[6\] start_LCD.v(105) " "Inferred latch for \"line1_data\[8\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[8\]\[7\] start_LCD.v(105) " "Inferred latch for \"line1_data\[8\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[9\]\[0\] start_LCD.v(105) " "Inferred latch for \"line1_data\[9\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[9\]\[1\] start_LCD.v(105) " "Inferred latch for \"line1_data\[9\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[9\]\[2\] start_LCD.v(105) " "Inferred latch for \"line1_data\[9\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[9\]\[3\] start_LCD.v(105) " "Inferred latch for \"line1_data\[9\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[9\]\[4\] start_LCD.v(105) " "Inferred latch for \"line1_data\[9\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[9\]\[5\] start_LCD.v(105) " "Inferred latch for \"line1_data\[9\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[9\]\[6\] start_LCD.v(105) " "Inferred latch for \"line1_data\[9\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[9\]\[7\] start_LCD.v(105) " "Inferred latch for \"line1_data\[9\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[10\]\[0\] start_LCD.v(105) " "Inferred latch for \"line1_data\[10\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[10\]\[1\] start_LCD.v(105) " "Inferred latch for \"line1_data\[10\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[10\]\[2\] start_LCD.v(105) " "Inferred latch for \"line1_data\[10\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[10\]\[3\] start_LCD.v(105) " "Inferred latch for \"line1_data\[10\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[10\]\[4\] start_LCD.v(105) " "Inferred latch for \"line1_data\[10\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[10\]\[5\] start_LCD.v(105) " "Inferred latch for \"line1_data\[10\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[10\]\[6\] start_LCD.v(105) " "Inferred latch for \"line1_data\[10\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[10\]\[7\] start_LCD.v(105) " "Inferred latch for \"line1_data\[10\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[11\]\[0\] start_LCD.v(105) " "Inferred latch for \"line1_data\[11\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[11\]\[1\] start_LCD.v(105) " "Inferred latch for \"line1_data\[11\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[11\]\[2\] start_LCD.v(105) " "Inferred latch for \"line1_data\[11\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[11\]\[3\] start_LCD.v(105) " "Inferred latch for \"line1_data\[11\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[11\]\[4\] start_LCD.v(105) " "Inferred latch for \"line1_data\[11\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[11\]\[5\] start_LCD.v(105) " "Inferred latch for \"line1_data\[11\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[11\]\[6\] start_LCD.v(105) " "Inferred latch for \"line1_data\[11\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[11\]\[7\] start_LCD.v(105) " "Inferred latch for \"line1_data\[11\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[12\]\[0\] start_LCD.v(105) " "Inferred latch for \"line1_data\[12\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[12\]\[1\] start_LCD.v(105) " "Inferred latch for \"line1_data\[12\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[12\]\[2\] start_LCD.v(105) " "Inferred latch for \"line1_data\[12\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392092 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[12\]\[3\] start_LCD.v(105) " "Inferred latch for \"line1_data\[12\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[12\]\[4\] start_LCD.v(105) " "Inferred latch for \"line1_data\[12\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[12\]\[5\] start_LCD.v(105) " "Inferred latch for \"line1_data\[12\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[12\]\[6\] start_LCD.v(105) " "Inferred latch for \"line1_data\[12\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[12\]\[7\] start_LCD.v(105) " "Inferred latch for \"line1_data\[12\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[13\]\[0\] start_LCD.v(105) " "Inferred latch for \"line1_data\[13\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[13\]\[1\] start_LCD.v(105) " "Inferred latch for \"line1_data\[13\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[13\]\[2\] start_LCD.v(105) " "Inferred latch for \"line1_data\[13\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[13\]\[3\] start_LCD.v(105) " "Inferred latch for \"line1_data\[13\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[13\]\[4\] start_LCD.v(105) " "Inferred latch for \"line1_data\[13\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[13\]\[5\] start_LCD.v(105) " "Inferred latch for \"line1_data\[13\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[13\]\[6\] start_LCD.v(105) " "Inferred latch for \"line1_data\[13\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[13\]\[7\] start_LCD.v(105) " "Inferred latch for \"line1_data\[13\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[14\]\[0\] start_LCD.v(105) " "Inferred latch for \"line1_data\[14\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[14\]\[1\] start_LCD.v(105) " "Inferred latch for \"line1_data\[14\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[14\]\[2\] start_LCD.v(105) " "Inferred latch for \"line1_data\[14\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[14\]\[3\] start_LCD.v(105) " "Inferred latch for \"line1_data\[14\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[14\]\[4\] start_LCD.v(105) " "Inferred latch for \"line1_data\[14\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[14\]\[5\] start_LCD.v(105) " "Inferred latch for \"line1_data\[14\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[14\]\[6\] start_LCD.v(105) " "Inferred latch for \"line1_data\[14\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[14\]\[7\] start_LCD.v(105) " "Inferred latch for \"line1_data\[14\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[15\]\[0\] start_LCD.v(105) " "Inferred latch for \"line1_data\[15\]\[0\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[15\]\[1\] start_LCD.v(105) " "Inferred latch for \"line1_data\[15\]\[1\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[15\]\[2\] start_LCD.v(105) " "Inferred latch for \"line1_data\[15\]\[2\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[15\]\[3\] start_LCD.v(105) " "Inferred latch for \"line1_data\[15\]\[3\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[15\]\[4\] start_LCD.v(105) " "Inferred latch for \"line1_data\[15\]\[4\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392093 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[15\]\[5\] start_LCD.v(105) " "Inferred latch for \"line1_data\[15\]\[5\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392094 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[15\]\[6\] start_LCD.v(105) " "Inferred latch for \"line1_data\[15\]\[6\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392094 "|main_test|start_LCD:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_data\[15\]\[7\] start_LCD.v(105) " "Inferred latch for \"line1_data\[15\]\[7\]\" at start_LCD.v(105)" {  } { { "start_LCD.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/start_LCD.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392094 "|main_test|start_LCD:inst28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "super_mario_music super_mario_music:inst25 " "Elaborating entity \"super_mario_music\" for hierarchy \"super_mario_music:inst25\"" {  } { { "main_test.bdf" "inst25" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 264 792 952 344 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392095 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "divisions super_mario_music.v(13) " "Verilog HDL or VHDL warning at super_mario_music.v(13): object \"divisions\" assigned a value but never read" {  } { { "super_mario_music.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734932392100 "|main_test|super_mario_music:inst25"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "super_mario_music.v(386) " "Verilog HDL Case Statement warning at super_mario_music.v(386): can't check case statement for completeness because the case expression has too many possible states" {  } { { "super_mario_music.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 386 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1734932392101 "|main_test|super_mario_music:inst25"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_mario_music.v(374) " "Verilog HDL assignment warning at super_mario_music.v(374): truncated value with size 32 to match size of target (16)" {  } { { "super_mario_music.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392101 "|main_test|super_mario_music:inst25"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "notes.data_a 0 super_mario_music.v(10) " "Net \"notes.data_a\" at super_mario_music.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "super_mario_music.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734932392101 "|main_test|super_mario_music:inst25"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "notes.waddr_a 0 super_mario_music.v(10) " "Net \"notes.waddr_a\" at super_mario_music.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "super_mario_music.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734932392101 "|main_test|super_mario_music:inst25"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "durations.data_a 0 super_mario_music.v(12) " "Net \"durations.data_a\" at super_mario_music.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "super_mario_music.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734932392101 "|main_test|super_mario_music:inst25"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "durations.waddr_a 0 super_mario_music.v(12) " "Net \"durations.waddr_a\" at super_mario_music.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "super_mario_music.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734932392101 "|main_test|super_mario_music:inst25"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "notes.we_a 0 super_mario_music.v(10) " "Net \"notes.we_a\" at super_mario_music.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "super_mario_music.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734932392101 "|main_test|super_mario_music:inst25"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "durations.we_a 0 super_mario_music.v(12) " "Net \"durations.we_a\" at super_mario_music.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "super_mario_music.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734932392101 "|main_test|super_mario_music:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor motor:inst7 " "Elaborating entity \"motor\" for hierarchy \"motor:inst7\"" {  } { { "main_test.bdf" "inst7" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 680 632 752 792 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 motor.v(25) " "Verilog HDL assignment warning at motor.v(25): truncated value with size 32 to match size of target (16)" {  } { { "motor.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/motor.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734932392102 "|main_test|motor:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_8bit_2x1 mx_8bit_2x1:inst35 " "Elaborating entity \"mx_8bit_2x1\" for hierarchy \"mx_8bit_2x1:inst35\"" {  } { { "main_test.bdf" "inst35" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 128 1896 2064 224 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392103 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst5 " "Block or symbol \"AND2\" of instance \"inst5\" overlaps another block or symbol" {  } { { "mx_8bit_2x1.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/mx_8bit_2x1.bdf" { { 488 1056 1120 536 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1734932392104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hit_COLORLED hit_COLORLED:inst11 " "Elaborating entity \"hit_COLORLED\" for hierarchy \"hit_COLORLED:inst11\"" {  } { { "main_test.bdf" "inst11" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 448 1728 1896 560 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932392104 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BLUE hit_COLORLED.v(21) " "Verilog HDL Always Construct warning at hit_COLORLED.v(21): inferring latch(es) for variable \"BLUE\", which holds its previous value in one or more paths through the always construct" {  } { { "hit_COLORLED.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/hit_COLORLED.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734932392105 "|main_test|hit_COLORLED:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLUE\[0\] hit_COLORLED.v(21) " "Inferred latch for \"BLUE\[0\]\" at hit_COLORLED.v(21)" {  } { { "hit_COLORLED.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/hit_COLORLED.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392105 "|main_test|hit_COLORLED:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLUE\[1\] hit_COLORLED.v(21) " "Inferred latch for \"BLUE\[1\]\" at hit_COLORLED.v(21)" {  } { { "hit_COLORLED.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/hit_COLORLED.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392105 "|main_test|hit_COLORLED:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLUE\[2\] hit_COLORLED.v(21) " "Inferred latch for \"BLUE\[2\]\" at hit_COLORLED.v(21)" {  } { { "hit_COLORLED.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/hit_COLORLED.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392105 "|main_test|hit_COLORLED:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLUE\[3\] hit_COLORLED.v(21) " "Inferred latch for \"BLUE\[3\]\" at hit_COLORLED.v(21)" {  } { { "hit_COLORLED.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/hit_COLORLED.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932392105 "|main_test|hit_COLORLED:inst11"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "super_mario_music:inst25\|notes " "RAM logic \"super_mario_music:inst25\|notes\" is uninferred due to asynchronous read logic" {  } { { "super_mario_music.v" "notes" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1734932392838 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "super_mario_music:inst25\|durations " "RAM logic \"super_mario_music:inst25\|durations\" is uninferred due to asynchronous read logic" {  } { { "super_mario_music.v" "durations" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1734932392838 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "array8_segment:inst3\|segment_num " "RAM logic \"array8_segment:inst3\|segment_num\" is uninferred due to inappropriate RAM size" {  } { { "array8_segment.v" "segment_num" { Text "C:/Users/tmdal/Documents/Quartus/project/array8_segment.v" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734932392838 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "gamemover:inst43\|notes " "RAM logic \"gamemover:inst43\|notes\" is uninferred due to inappropriate RAM size" {  } { { "gameover.v" "notes" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734932392838 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "gamemover:inst43\|durations " "RAM logic \"gamemover:inst43\|durations\" is uninferred due to inappropriate RAM size" {  } { { "gameover.v" "durations" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734932392838 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1734932392838 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 613 C:/Users/tmdal/Documents/Quartus/project/db/project.ram1_super_mario_music_cead9f11.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (613) in the Memory Initialization File \"C:/Users/tmdal/Documents/Quartus/project/db/project.ram1_super_mario_music_cead9f11.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1734932392845 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/tmdal/Documents/Quartus/project/db/project.ram1_super_mario_music_cead9f11.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/tmdal/Documents/Quartus/project/db/project.ram1_super_mario_music_cead9f11.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734932392856 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/Users/tmdal/Documents/Quartus/project/db/project.ram0_array8_segment_bc4d346e.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Users/tmdal/Documents/Quartus/project/db/project.ram0_array8_segment_bc4d346e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1734932392860 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 13 C:/Users/tmdal/Documents/Quartus/project/db/project.ram1_gamemover_3a95351e.hdl.mif " "Memory depth (16) in the design file differs from memory depth (13) in the Memory Initialization File \"C:/Users/tmdal/Documents/Quartus/project/db/project.ram1_gamemover_3a95351e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1734932392861 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 613 C:/Users/tmdal/Documents/Quartus/project/db/project.ram0_super_mario_music_cead9f11.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (613) in the Memory Initialization File \"C:/Users/tmdal/Documents/Quartus/project/db/project.ram0_super_mario_music_cead9f11.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1734932396344 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/tmdal/Documents/Quartus/project/db/project.ram0_super_mario_music_cead9f11.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/tmdal/Documents/Quartus/project/db/project.ram0_super_mario_music_cead9f11.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734932396350 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 13 C:/Users/tmdal/Documents/Quartus/project/db/project.ram0_gamemover_3a95351e.hdl.mif " "Memory depth (16) in the design file differs from memory depth (13) in the Memory Initialization File \"C:/Users/tmdal/Documents/Quartus/project/db/project.ram0_gamemover_3a95351e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1734932396487 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "super_mario_music:inst25\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"super_mario_music:inst25\|Div0\"" {  } { { "super_mario_music.v" "Div0" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 355 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734932400791 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gamemover:inst43\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gamemover:inst43\|Div0\"" {  } { { "gameover.v" "Div0" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 276 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734932400791 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gamemover:inst43\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gamemover:inst43\|Div1\"" {  } { { "gameover.v" "Div1" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 283 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734932400791 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "super_mario_music:inst25\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"super_mario_music:inst25\|Div1\"" {  } { { "super_mario_music.v" "Div1" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 362 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734932400791 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1734932400791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "super_mario_music:inst25\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"super_mario_music:inst25\|lpm_divide:Div0\"" {  } { { "super_mario_music.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 355 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932400828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "super_mario_music:inst25\|lpm_divide:Div0 " "Instantiated megafunction \"super_mario_music:inst25\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734932400828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734932400828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734932400828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734932400828 ""}  } { { "super_mario_music.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/super_mario_music.v" 355 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734932400828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/tmdal/Documents/Quartus/project/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932400860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932400860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/tmdal/Documents/Quartus/project/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932400868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932400868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/tmdal/Documents/Quartus/project/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932400895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932400895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gamemover:inst43\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"gamemover:inst43\|lpm_divide:Div1\"" {  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 283 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932400913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gamemover:inst43\|lpm_divide:Div1 " "Instantiated megafunction \"gamemover:inst43\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 28 " "Parameter \"LPM_WIDTHN\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734932400913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734932400913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734932400913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734932400913 ""}  } { { "gameover.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/gameover.v" 283 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734932400913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8dm " "Found entity 1: lpm_divide_8dm" {  } { { "db/lpm_divide_8dm.tdf" "" { Text "C:/Users/tmdal/Documents/Quartus/project/db/lpm_divide_8dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932400943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932400943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/tmdal/Documents/Quartus/project/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932400951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932400951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "C:/Users/tmdal/Documents/Quartus/project/db/alt_u_div_p2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734932401008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932401008 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "main_test.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { -72 2008 2184 -56 "rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734932403429 "|main_test|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B\[3\] GND " "Pin \"LED_B\[3\]\" is stuck at GND" {  } { { "main_test.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 504 1896 2072 520 "LED_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734932403429 "|main_test|LED_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B\[2\] GND " "Pin \"LED_B\[2\]\" is stuck at GND" {  } { { "main_test.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 504 1896 2072 520 "LED_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734932403429 "|main_test|LED_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B\[1\] GND " "Pin \"LED_B\[1\]\" is stuck at GND" {  } { { "main_test.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 504 1896 2072 520 "LED_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734932403429 "|main_test|LED_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B\[0\] GND " "Pin \"LED_B\[0\]\" is stuck at GND" {  } { { "main_test.bdf" "" { Schematic "C:/Users/tmdal/Documents/Quartus/project/main_test.bdf" { { 504 1896 2072 520 "LED_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734932403429 "|main_test|LED_B[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734932403429 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734932403618 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lfsr_random:inst9\|random\[4\] Low " "Register lfsr_random:inst9\|random\[4\] will power up to Low" {  } { { "lfsr_random.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lfsr_random.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734932403857 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lfsr_random:inst9\|random\[3\] Low " "Register lfsr_random:inst9\|random\[3\] will power up to Low" {  } { { "lfsr_random.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lfsr_random.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734932403857 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lfsr_random:inst9\|random\[2\] Low " "Register lfsr_random:inst9\|random\[2\] will power up to Low" {  } { { "lfsr_random.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lfsr_random.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734932403857 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lfsr_random:inst9\|random\[1\] Low " "Register lfsr_random:inst9\|random\[1\] will power up to Low" {  } { { "lfsr_random.v" "" { Text "C:/Users/tmdal/Documents/Quartus/project/lfsr_random.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734932403857 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1734932403857 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734932407704 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tmdal/Documents/Quartus/project/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/tmdal/Documents/Quartus/project/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932408133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734932408510 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734932408510 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4635 " "Implemented 4635 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734932409196 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734932409196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4578 " "Implemented 4578 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734932409196 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1734932409196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734932409196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4931 " "Peak virtual memory: 4931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734932409256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 14:40:09 2024 " "Processing ended: Mon Dec 23 14:40:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734932409256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734932409256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734932409256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734932409256 ""}
