Line number: 
[464, 465]
Comment: 
This block acts as a register for storing the end address input (`end_addr_i`). The sample and update of this register happen at the positive edge of the input clock signal (`clk_i`).