@W: MT529 :"c:\users\andre\documents\university\noveno semestre\arquitectura de computadoras\procesador\contadorprogramareal\cp00.vhd":26:2:26:3|Found inferred clock top|clk which controls 8 sequential elements including cto1.DOUT[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
