name: INPUTMUX
description: LPC5411x Input multiplexing (INPUT MUX)
groupName: INPUTMUX
source: LPC54S018/LPC54S018.xml v1.0 (MCUX_2.16.100)
registers:
  - dim: 7
    dimIncrement: 4
    name: SCT0_INMUX[%s]
    description: Trigger select register for DMA channel
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 31
    resetMask: 31
    fields:
      - name: INP_N
        description: Input number to SCT0 inputs 0 to 6..
        bitOffset: 0
        bitWidth: 5
        access: read-write
  - dim: 8
    dimIncrement: 4
    name: PINTSEL[%s]
    description: Pin interrupt select register
    addressOffset: 192
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: INTPIN
        description: Pin number select for pin interrupt or pattern match engine input. (PIO0_0 to PIO1_31 correspond to numbers 0 to 63).
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - dim: 32
    dimIncrement: 4
    name: DMA_ITRIG_INMUX[%s]
    description: Trigger select register for DMA channel
    addressOffset: 224
    size: 32
    access: read-write
    resetValue: 31
    resetMask: 31
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 31). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer CTIMER0 Match 0 5 = Timer CTIMER0 Match 1 6 = Timer CTIMER1 Match 0 7 = Timer CTIMER2 Match 0 8 = Timer CTIMER2 Match 1 9 = Timer CTIMER3 Match 0 10 = Timer CTIMER4 Match 0 11 = Timer CTIMER4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin interrupt 2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 = DMA output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA output trigger mux 3
        bitOffset: 0
        bitWidth: 5
        access: read-write
  - dim: 4
    dimIncrement: 4
    name: DMA_OTRIG_INMUX[%s]
    description: DMA output trigger selection to become DMA trigger
    addressOffset: 352
    size: 32
    access: read-write
    resetValue: 31
    resetMask: 31
    fields:
      - name: INP
        description: DMA trigger output number (decimal value) for DMA channel n (n = 0 to 19).
        bitOffset: 0
        bitWidth: 5
        access: read-write
  - name: FREQMEAS_REF
    description: Selection for frequency measurement reference clock
    addressOffset: 384
    size: 32
    access: read-write
    resetValue: 31
    resetMask: 31
    fields:
      - name: CLKIN
        description: 'Clock source number (decimal value) for frequency measure function target clock: 0 = CLK_IN 1 = FRO 12 MHz oscillator 2 = Watchdog oscillator 3 = 32 kHz RTC oscillator 4 = Main clock (see Section 4.5.23) 5 = PIO0_4 6 = PIO0_20 7 = PIO0_24 8 = PIO1_4'
        bitOffset: 0
        bitWidth: 5
        access: read-write
  - name: FREQMEAS_TARGET
    description: Selection for frequency measurement target clock
    addressOffset: 388
    size: 32
    access: read-write
    resetValue: 31
    resetMask: 31
    fields:
      - name: CLKIN
        description: 'Clock source number (decimal value) for frequency measure function target clock: 0 = CLK_IN 1 = FRO 12 MHz oscillator 2 = Watchdog oscillator 3 = 32 kHz RTC oscillator 4 = Main clock (see Section 4.5.23) 5 = PIO0_4 6 = PIO0_20 7 = PIO0_24 8 = PIO1_4'
        bitOffset: 0
        bitWidth: 5
        access: read-write
addressBlocks:
  - offset: 0
    size: 392
    usage: registers
