GEM5 22.0.0.1 (Nov. 2022) is used.

The following changes have been performed in order to integrate GEM5 with the other COSSIM parts through CERTI 4.0.0 HLA.

1.  Changing the file /gem5/src/SConscript
2.  Adding files HLA_GEM5.cc | .hh in /gem5/src/dev/net
3.  Adding file /gem5/src/dev/net/COSSIMetherlink.cc | .hh
4.  Changing the file /gem5/src/dev/net/SConscript 
5.  Changing the file /gem5/src/dev/net/Ethernet.py
6.  Changing the file /gem5/src/python/m5/params.py
7.  Changing the file /gem5/configs/common/Options.py
8.  Changing the file /gem5/configs/common/FSConfig.py
9.  Changing the file /gem5/configs/example/fs.py
10. Changing the file /gem5/configs/example/arm/starter_fs.py
11. Changing the file /gem5/configs/common/Simulation.py (McPat execution)
12. Changing the file /gem5/src/dev/x86/SouthBridge.py
13. Changing the file /gem5/src/dev/x86/Pc.py
14. Changing the file /gem5/configs/example/arm/devices.py
15. Changing the file /gem5/src/dev/riscv/HiFive.py
16. Changing the file /gem5/configs/example/arm/fs_bigLITTLE.py
17. Changing the file /gem5/configs/example/gem5_library/riscv-fs.py
18. Changing the file /gem5/configs/example/gem5_library/riscv-ubuntu-run.py
19. Changing the file /gem5/src/python/gem5/components/boards/riscv_board.py
20. Changing the file /gem5/src/python/gem5/components/boards/kernel_disk_workload.py
21. Changing the file /gem5/src/python/gem5/prebuilt/riscvmatched/riscvmatched_board.py
22. Changing the file /gem5/configs/example/gem5_library/riscvmatched-fs.py
