[{"DBLP title": "A novel diagnostic test generation methodology and its application in production failure isolation.", "DBLP authors": ["M. Enamul Amyeen", "Dongok Kim", "Maheshwar Chandrasekar", "Mohammad Noman", "Srikanth Venkataraman", "Anurag Jain", "Neha Goel", "Ramesh Sharma"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805821", "OA papers": [{"PaperId": "https://openalex.org/W2570812444", "PaperTitle": "A novel diagnostic test generation methodology and its application in production failure isolation", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Intel (United States)": 8.0}, "Authors": ["M. Enamul Amyeen", "Dongok Kim", "Maheshwar Chandrasekar", "Mohammad Noman", "Srikanth Venkataraman", "Anurag Jain", "Neha Goel", "Ramesh Sharma"]}]}, {"DBLP title": "Handling wrong mapping: A new direction towards better diagnosis with low pin convolution compressors.", "DBLP authors": ["Subhadip Kundu", "Parthajit Bhattacharya", "Rohit Kapur"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805822", "OA papers": [{"PaperId": "https://openalex.org/W2569382954", "PaperTitle": "Handling wrong mapping: A new direction towards better diagnosis with low pin convolution compressors", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Synopsys India pvt ltd,Bangalore,India": 2.0, "Synopsys (United States)": 1.0}, "Authors": ["Subhadip Kundu", "Parthajit Bhattacharya", "Rohit Kapur"]}]}, {"DBLP title": "Using symbolic canceling to improve diagnosis from compacted response.", "DBLP authors": ["Kamran Saleem", "Nur A. Touba"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805823", "OA papers": [{"PaperId": "https://openalex.org/W2569196584", "PaperTitle": "Using symbolic canceling to improve diagnosis from compacted response", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Kamran Saleem", "Nur A. Touba"]}]}, {"DBLP title": "Diagnostic resolution improvement through learning-guided physical failure analysis.", "DBLP authors": ["Carlston Lim", "Yang Xue", "Xin Li", "Ronald D. Blanton", "M. Enamul Amyeen"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805824", "OA papers": [{"PaperId": "https://openalex.org/W2571148617", "PaperTitle": "Diagnostic resolution improvement through learning-guided physical failure analysis", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Intel (Malaysia)": 1.0, "Carnegie Mellon University": 3.0, "Intel (United States)": 1.0}, "Authors": ["Carlston Lim", "Yang Xue", "Xin Li", "Ronald E. Blanton", "M. Enamul Amyeen"]}]}, {"DBLP title": "Minimal area test points for deterministic patterns.", "DBLP authors": ["Yingdi Liu", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Sudhakar M. Reddy", "Janusz Rajski", "Jerzy Tyszer"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805825", "OA papers": [{"PaperId": "https://openalex.org/W2571386861", "PaperTitle": "Minimal area test points for deterministic patterns", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Iowa": 2.0, "Mentor Graphics Corporation, Wilsonville, OR 97070 USA.": 3.0, "Pozna\u0144 University of Technology": 1.0}, "Authors": ["Yingdi Liu", "Elham Moghaddam", "Nilanjan Mukherjee", "Sudhakar M. Reddy", "Janusz Rajski", "Jerzy Tyszer"]}]}, {"DBLP title": "Test point insertion in hybrid test compression/LBIST architectures.", "DBLP authors": ["Elham K. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer", "Justyna Zawada"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805826", "OA papers": [{"PaperId": "https://openalex.org/W2570882127", "PaperTitle": "Test point insertion in hybrid test compression/LBIST architectures", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Mentor Graphics Corporation, Wilsonville, OR 97070 USA.": 3.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Elham Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer", "Justyna Zawada"]}]}, {"DBLP title": "A unified test and fault-tolerant multicast solution for network-on-chip designs.", "DBLP authors": ["Dong Xiang", "Krishnendu Chakrabarty", "Hideo Fujiwara"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805827", "OA papers": [{"PaperId": "https://openalex.org/W2568228457", "PaperTitle": "A unified test and fault-tolerant multicast solution for network-on-chip designs", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 1.0, "Duke University": 1.0, "Osaka Gakuin University": 1.0}, "Authors": ["Dong Xiang", "Krishnendu Chakrabarty", "Hideo Fujiwara"]}]}, {"DBLP title": "Putting wasted clock cycles to use: Enhancing fortuitous cell-aware fault detection with scan shift capture.", "DBLP authors": ["Fanchen Zhang", "Daphne Hwong", "Yi Sun", "Allison Garcia", "Soha Alhelaly", "Geoff Shofner", "LeRoy Winemberg", "Jennifer Dworak"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805828", "OA papers": [{"PaperId": "https://openalex.org/W2570554800", "PaperTitle": "Putting wasted clock cycles to use: Enhancing fortuitous cell-aware fault detection with scan shift capture", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Southern Methodist University": 6.0, "NXP Semiconductors, Austin, TX#TAB#": 2.0}, "Authors": ["Fanchen Zhang", "Daphne Hwong", "Yi Sun", "Allison Garcia", "Soha Alhelaly", "Geoff Shofner", "LeRoy Winemberg", "Jennifer Dworak"]}]}, {"DBLP title": "Analog fault coverage improvement using final-test dynamic part average testing.", "DBLP authors": ["Wim Dobbelaere", "Ronny Vanhooren", "Willy De Man", "Koen Matthijs", "Anthony Coyette", "Baris Esen", "Georges G. E. Gielen"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805829", "OA papers": [{"PaperId": "https://openalex.org/W2569877732", "PaperTitle": "Analog fault coverage improvement using final-test dynamic part average testing", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ON Semiconductor (Belgium)": 4.0, "KU Leuven": 3.0}, "Authors": ["Wim Dobbelaere", "Ronny Vanhooren", "Willy De Man", "Koen Matthijs", "Anthony Coyette", "Baris Esen", "Georges Gielen"]}]}, {"DBLP title": "Effective DC fault models and testing approach for open defects in analog circuits.", "DBLP authors": ["Baris Esen", "Anthony Coyette", "Georges G. E. Gielen", "Wim Dobbelaere", "Ronny Vanhooren"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805830", "OA papers": [{"PaperId": "https://openalex.org/W2567975304", "PaperTitle": "Effective DC fault models and testing approach for open defects in analog circuits", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"KU Leuven": 2.0, "ON Semiconductor (Belgium)": 3.0}, "Authors": ["Baris Esen", "Anthony Coyette", "Georges Gielen", "Wim Dobbelaere", "Ronny Vanhooren"]}]}, {"DBLP title": "Fault simulation for analog test coverage.", "DBLP authors": ["Jyotsna Sequeira", "Suriyaprakash Natarajan", "Prashant Goteti", "Nitin Chaudhary"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805831", "OA papers": [{"PaperId": "https://openalex.org/W2570911459", "PaperTitle": "Fault simulation for analog test coverage", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"INTEL Corporation#TAB#": 4.0}, "Authors": ["Jyotsna Sequeira", "Suriyaprakash Natarajan", "Prashant Goteti", "Nitin Chaudhary"]}]}, {"DBLP title": "A built-in self-repair scheme for DRAMs with spare rows, columns, and bits.", "DBLP authors": ["Chih-Sheng Hou", "Yong-Xiao Chen", "Jin-Fu Li", "Chih-Yen Lo", "Ding-Ming Kwai", "Yung-Fa Chou"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805832", "OA papers": [{"PaperId": "https://openalex.org/W2571216232", "PaperTitle": "A built-in self-repair scheme for DRAMs with spare rows, columns, and bits", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Central University": 3.0, "Industrial Technology Research Institute": 3.0}, "Authors": ["Chih-Sheng Hou", "Yong-Xiao Chen", "Jin-Fu Li", "Chih-Yen Lo", "Ding-Ming Kwai", "Yung-Fa Chou"]}]}, {"DBLP title": "Defect tolerance for CNFET-based SRAMs.", "DBLP authors": ["Tianjian Li", "Li Jiang", "Xiaoyao Liang", "Qiang Xu", "Krishnendu Chakrabarty"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805833", "OA papers": [{"PaperId": "https://openalex.org/W2570814578", "PaperTitle": "Defect tolerance for CNFET-based SRAMs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Jiao Tong University": 3.0, "Chinese University of Hong Kong": 1.0, "Duke University": 1.0}, "Authors": ["Tianjian Li", "Li Jun Jiang", "Xiaoyao Liang", "Qiang Xu", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "EMACS: Efficient MBIST architecture for test and characterization of STT-MRAM arrays.", "DBLP authors": ["Insik Yoon", "Ashwin Chintaluri", "Arijit Raychowdhury"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805834", "OA papers": [{"PaperId": "https://openalex.org/W2568019164", "PaperTitle": "EMACS: Efficient MBIST architecture for test and characterization of STT-MRAM arrays", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Insik Yoon", "Ashwin Chintaluri", "Arijit Raychowdhury"]}]}, {"DBLP title": "Harnessing process variations for optimizing wafer-level probe-test flow.", "DBLP authors": ["Ali Ahmadi", "Constantinos Xanthopoulos", "Amit Nahar", "Bob Orr", "Michael Pas", "Yiorgos Makris"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805835", "OA papers": [{"PaperId": "https://openalex.org/W2568010502", "PaperTitle": "Harnessing process variations for optimizing wafer-level probe-test flow", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The University of Texas at Dallas": 3.0, "Texas Instruments (United States)": 3.0}, "Authors": ["Ali Ahmadi", "Constantinos Xanthopoulos", "Amit Nahar", "Bob Orr", "Michael F. Pas", "Yiorgos Makris"]}]}, {"DBLP title": "Accurate anomaly detection using correlation-based time-series analysis in a core router system.", "DBLP authors": ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805836", "OA papers": [{"PaperId": "https://openalex.org/W2568011300", "PaperTitle": "Accurate anomaly detection using correlation-based time-series analysis in a core router system", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Duke University": 2.0, "Huawei Technologies (United States)": 2.0}, "Authors": ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"]}]}, {"DBLP title": "Statistical outlier screening as a test solution health monitor.", "DBLP authors": ["David Shaw", "Dirk Hoops", "Kenneth M. Butler", "Amit Nahar"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805837", "OA papers": [{"PaperId": "https://openalex.org/W2570435998", "PaperTitle": "Statistical outlier screening as a test solution health monitor", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Texas Instruments (Germany)": 2.0, "Texas Instruments (United States)": 1.0, "Analog Devices (United States)": 1.0}, "Authors": ["David E. Shaw", "Dirk Hoops", "Kenneth R. Butler", "Amit Nahar"]}]}, {"DBLP title": "Upper-bound computation for optimal retargeting in IEEE1687 networks.", "DBLP authors": ["Farrokh Ghani Zadegan", "Rene Krenz-Baath", "Erik Larsson"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805838", "OA papers": [{"PaperId": "https://openalex.org/W2570760417", "PaperTitle": "Upper-bound computation for optimal retargeting in IEEE1687 networks", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Lund University": 2.0, "Hamm-Lippstadt University of Applied Sciences": 1.0}, "Authors": ["Farrokh Ghani Zadegan", "Rene Krenz-Baath", "Erik G. Larsson"]}]}, {"DBLP title": "Accessing 1687 systems using arbitrary protocols.", "DBLP authors": ["Michele Portolan"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805839", "OA papers": [{"PaperId": "https://openalex.org/W2569738776", "PaperTitle": "Accessing 1687 systems using arbitrary protocols", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Grenoble Alpes University": 1.0}, "Authors": ["Michele Portolan"]}]}, {"DBLP title": "A suite of IEEE 1687 benchmark networks.", "DBLP authors": ["Anton Tsertov", "Artur Jutman", "Sergei Devadze", "Matteo Sonza Reorda", "Erik Larsson", "Farrokh Ghani Zadegan", "Riccardo Cantoro", "Mehrdad Montazeri", "Rene Krenz-Baath"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805840", "OA papers": [{"PaperId": "https://openalex.org/W2570543678", "PaperTitle": "A suite of IEEE 1687 benchmark networks", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Testonica Lab, Tallinn, Estonia": 3.0, "Polytechnic University of Turin": 3.0, "Lund University": 2.0, "Hamm-Lippstadt University of Applied Sciences": 1.0}, "Authors": ["Anton Tsertov", "Artur Jutman", "Sergei Devadze", "Matteo Sonza Reorda", "Erik G. Larsson", "Farrokh Ghani Zadegan", "Paolo Bernardi", "M. Montazeri", "Rene Krenz-Baath"]}]}, {"DBLP title": "SERDES external loopback test using production parametric-test hardware.", "DBLP authors": ["Shalini Arora", "Aman Aflaki", "Sounil Biswas", "Masashi Shimanouchi"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805841", "OA papers": [{"PaperId": "https://openalex.org/W2568852562", "PaperTitle": "SERDES external loopback test using production parametric-test hardware", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["Shalini Arora", "Aman Aflaki", "Sounil Biswas", "Masashi Shimanouchi"]}]}, {"DBLP title": "RF test accuracy and capacity enhancement on ATE for silicon TV tuners.", "DBLP authors": ["Y. Fan", "A. Verma", "Y. Su", "L. Rose", "J. Janney", "V. Do", "S. Kumar"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805842", "OA papers": [{"PaperId": "https://openalex.org/W2569902925", "PaperTitle": "RF test accuracy and capacity enhancement on ATE for silicon TV tuners", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Silicon Labs (United States)": 7.0}, "Authors": ["Yi-Zhong Fan", "A. K. Verma", "Yan-Kuin Su", "L. R. F. Rose", "J. Janney", "V. Do", "Sanjay Kumar"]}]}, {"DBLP title": "Low cost ultra-pure sine wave generation with self calibration.", "DBLP authors": ["Yuming Zhuang", "Akhilesh Kesavan Unnithan", "Arun Joseph", "Siva Sudani", "Benjamin Magstadt", "Degang Chen"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805843", "OA papers": [{"PaperId": "https://openalex.org/W4230656352", "PaperTitle": "Low cost ultra-pure sine wave generation with self calibration", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Yuming Zhuang", "Akhilesh Kesavan Unnithan", "Arun A. Joseph", "Siva Kumar Sudani", "Benjamin Magstadt", "Degang Chen"]}]}, {"DBLP title": "What we know after twelve years developing and deploying test data analytics solutions.", "DBLP authors": ["Kenneth M. Butler", "Amit Nahar", "W. Robert Daasch"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805844", "OA papers": [{"PaperId": "https://openalex.org/W2569433407", "PaperTitle": "What we know after twelve years developing and deploying test data analytics solutions", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Texas Instruments (United States)": 1.0, "Analog Devices (United States)": 1.0, "Portland State University": 1.0}, "Authors": ["Kenneth R. Butler", "Amit Nahar", "W. Robert Daasch"]}]}, {"DBLP title": "Variation and failure characterization through pattern classification of test data from multiple test stages.", "DBLP authors": ["Chun-Kai Hsu", "Peter Sarson", "Gregor Schatzberger", "Friedrich Peter Leisenberger", "John M. Carulli Jr.", "Siddhartha Siddhartha", "Kwang-Ting Cheng"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805845", "OA papers": [{"PaperId": "https://openalex.org/W2570553558", "PaperTitle": "Variation and failure characterization through pattern classification of test data from multiple test stages", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Santa Barbara": 2.0, "AMS (Austria)": 3.0, "GlobalFoundries (United States)": 2.0}, "Authors": ["Chun-Kai Hsu", "Peter Sarson", "Gregor Schatzberger", "Friedrich Peter Leisenberger", "John P. Carulli", "Siddhartha Siddhartha", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Supply-voltage optimization to account for process variations in high-volume manufacturing testing.", "DBLP authors": ["Gurunath Kadam", "Markus Rudack", "Krishnendu Chakrabarty", "Juergen Alt"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805846", "OA papers": [{"PaperId": "https://openalex.org/W2570407310", "PaperTitle": "Supply-voltage optimization to account for process variations in high-volume manufacturing testing", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (Germany)": 3.0, "Duke University": 1.0}, "Authors": ["Gurunath Kadam", "Markus Rudack", "Krishnendu Chakrabarty", "Juergen Alt"]}]}, {"DBLP title": "Built-in self-test for micro-electrode-dot-array digital microfluidic biochips.", "DBLP authors": ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Krishnendu Chakrabarty", "Tsung-Yi Ho", "Chen-Yi Lee"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805847", "OA papers": [{"PaperId": "https://openalex.org/W2571542050", "PaperTitle": "Built-in self-test for micro-electrode-dot-array digital microfluidic biochips", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Duke University": 2.0, "National Yang Ming Chiao Tung University": 3.0, "National Tsing Hua University": 1.0}, "Authors": ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Krishnendu Chakrabarty", "Tsung-Yi Ho", "Chen-Yi Lee"]}]}, {"DBLP title": "Online slack-time binning for IO-registered die-to-die interconnects.", "DBLP authors": ["Chih-Chieh Zheng", "Shi-Yu Huang", "Shyue-Kung Lu", "Ting-Chi Wang", "Kun-Han Tsai", "Wu-Tung Cheng"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805848", "OA papers": [{"PaperId": "https://openalex.org/W2571189566", "PaperTitle": "Online slack-time binning for IO-registered die-to-die interconnects", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 3.0, "National Taiwan University of Science and Technology": 1.0, "Silicon Test Solutions, Mentor Graphics, USA": 2.0}, "Authors": ["Chih-Chieh Zheng", "Shi-Yu Huang", "Shyue-Kung Lu", "Ting-Chi Wang", "Kun-Han Tsai", "Wu-Tung Cheng"]}]}, {"DBLP title": "Logic characterization vehicle design reflection via layout rewiring.", "DBLP authors": ["Phillip Fynan", "Zeye Liu", "Benjamin Niewenhuis", "Soumya Mittal", "Marcin Strajwas", "R. D. (Shawn) Blanton"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805849", "OA papers": [{"PaperId": "https://openalex.org/W2567791876", "PaperTitle": "Logic characterization vehicle design reflection via layout rewiring", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Carnegie Mellon University": 5.0, "PDF Solutions (United States)": 1.0}, "Authors": ["Phillip Fynan", "Zeye Liu", "Benjamin Niewenhuis", "Soumya Mittal", "Marcin Strajwas", "R.D. Blanton"]}]}, {"DBLP title": "Test chip design for optimal cell-aware diagnosability.", "DBLP authors": ["Soumya Mittal", "Zeye Liu", "Ben Niewenhuis", "R. D. (Shawn) Blanton"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805850", "OA papers": [{"PaperId": "https://openalex.org/W2567901352", "PaperTitle": "Test chip design for optimal cell-aware diagnosability", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Soumya Mittal", "Zeye Liu", "Ben Niewenhuis", "R.D. Blanton"]}]}, {"DBLP title": "Known-good-die test methods for large, thin, high-power digital devices.", "DBLP authors": ["Dave Armstrong", "Gary Maier"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805851", "OA papers": [{"PaperId": "https://openalex.org/W2567742058", "PaperTitle": "Known-good-die test methods for large, thin, high-power digital devices", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Advantest, Inc. San Jose, CA, USA": 1.0, "IBM (United States)": 1.0}, "Authors": ["Dave Armstrong", "Gary W. Maier"]}]}, {"DBLP title": "Mixed-signal ATE technology and its impact on today's electronic system.", "DBLP authors": ["Gordon W. Roberts"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805852", "OA papers": [{"PaperId": "https://openalex.org/W2568712166", "PaperTitle": "Mixed-signal ATE technology and its impact on today's electronic system", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"McGill University": 0.5, "CMC Microsystems (Canada)": 0.5}, "Authors": ["Gordon C. K. Roberts"]}]}, {"DBLP title": "Test time efficient group delay filter characterization technique using a discrete chirped excitation signal.", "DBLP authors": ["Peter Sarson"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805853", "OA papers": [{"PaperId": "https://openalex.org/W2570630744", "PaperTitle": "Test time efficient group delay filter characterization technique using a discrete chirped excitation signal", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"AMS (Austria)": 1.0}, "Authors": ["Peter Sarson"]}]}, {"DBLP title": "Recycled FPGA detection using exhaustive LUT path delay characterization.", "DBLP authors": ["Md. Mahbub Alam", "Mark M. Tehranipoor", "Domenic Forte"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805854", "OA papers": [{"PaperId": "https://openalex.org/W2571247453", "PaperTitle": "Recycled FPGA detection using exhaustive LUT path delay characterization", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Md. Mahbub Alam", "Mark Tehranipoor", "Domenic Forte"]}]}, {"DBLP title": "Machine learning-based defense against process-aware attacks on Industrial Control Systems.", "DBLP authors": ["Anastasis Keliris", "Hossein Salehghaffari", "Brian R. Cairl", "Prashanth Krishnamurthy", "Michail Maniatakos", "Farshad Khorrami"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805855", "OA papers": [{"PaperId": "https://openalex.org/W2569509011", "PaperTitle": "Machine learning-based defense against process-aware attacks on Industrial Control Systems", "Year": 2016, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"New York University": 5.0, "New York University Abu Dhabi, Abu Dhabi UAE": 1.0}, "Authors": ["Anastasis Keliris", "Hossein Salehghaffari", "Brian R. Cairl", "Prashanth Krishnamurthy", "Michail Maniatakos", "Farshad Khorrami"]}]}, {"DBLP title": "Securing digital microfluidic biochips by randomizing checkpoints.", "DBLP authors": ["Jack Tang", "Ramesh Karri", "Mohamed Ibrahim", "Krishnendu Chakrabarty"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805856", "OA papers": [{"PaperId": "https://openalex.org/W2567981230", "PaperTitle": "Securing digital microfluidic biochips by randomizing checkpoints", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"New York University": 2.0, "Duke University": 2.0}, "Authors": ["Jack Tang", "Ramesh Karri", "Ikhlas A. Khan", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Advanced test methodology for complex SoCs.", "DBLP authors": ["Pavan Kumar Datla Jagannadha", "Mahmut Yilmaz", "Milind Sonawane", "Sailendra Chadalavada", "Shantanu Sarangi", "Bonita Bhaskaran", "Ayub Abdollahian"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805857", "OA papers": [{"PaperId": "https://openalex.org/W2570739159", "PaperTitle": "Advanced test methodology for complex SoCs", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nvidia (United States)": 7.0}, "Authors": ["Pavan Kumar Datla Jagannadha", "Mahmut Ilker Yilmaz", "Milind Sonawane", "Sailendra Chadalavada", "Shantanu Sarangi", "Bonita Bhaskaran", "Ayub Abdollahian"]}]}, {"DBLP title": "I-Q signal generation techniques for communication IC testing and ATE systems.", "DBLP authors": ["Masahiro Murakami", "Haruo Kobayashi", "Shaiful Nizam Bin Mohyar", "Osamu Kobayashi", "Takahiro Miki", "Junya Kojima"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805858", "OA papers": [{"PaperId": "https://openalex.org/W2568601967", "PaperTitle": "I-Q signal generation techniques for communication IC testing and ATE systems", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Gunma University": 4.0, "Universiti Malaysia Perlis": 1.0, "D-Clue Technologies, Yokohama 222-0033 Japan": 1.0}, "Authors": ["Masahiro Murakami", "Haruo Kobayashi", "S. N. Mohyar", "Osamu Kobayashi", "Takahiro Miki", "Junya Kojima"]}]}, {"DBLP title": "Novel crosstalk evaluation method for high-density signal traces using clock waveform conversion technique.", "DBLP authors": ["Takayuki Nakamura", "Koji Asami"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805859", "OA papers": [{"PaperId": "https://openalex.org/W2569537195", "PaperTitle": "Novel crosstalk evaluation method for high-density signal traces using clock waveform conversion technique", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Advantest (Japan)": 2.0}, "Authors": ["Takayuki Nakamura", "Koji Asami"]}]}, {"DBLP title": "Power supply impedance emulation to eliminate overkills and underkills due to the impedance difference between ATE and customer board.", "DBLP authors": ["Toru Nakura", "Naoki Terao", "Masahiro Ishida", "Rimon Ikeno", "Takashi Kusaka", "Tetsuya Iizuka", "Kunihiro Asada"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805860", "OA papers": [{"PaperId": "https://openalex.org/W2570030547", "PaperTitle": "Power supply impedance emulation to eliminate overkills and underkills due to the impedance difference between ATE and customer board", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Tokyo": 5.0, "Advantest (Singapore)": 2.0}, "Authors": ["Toru Nakura", "Naoki Terao", "Masahiro Ishida", "Rimon Ikeno", "Takashi Kusaka", "Tetsuya Iizuka", "Kunihiro Asada"]}]}, {"DBLP title": "Efficient cross-layer concurrent error detection in nonlinear control systems using mapped predictive check states.", "DBLP authors": ["Suvadeep Banerjee", "Abhijit Chatterjee", "Jacob A. Abraham"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805861", "OA papers": [{"PaperId": "https://openalex.org/W2567925817", "PaperTitle": "Efficient cross-layer concurrent error detection in nonlinear control systems using mapped predictive check states", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Georgia Institute of Technology": 2.0, "The University of Texas at Austin": 1.0}, "Authors": ["Suvadeep Banerjee", "Abhijit Chatterjee", "Jacob A. Abraham"]}]}, {"DBLP title": "BIST-RM: BIST-assisted reliability management of SoCs using on-chip clock sweeping and machine learning.", "DBLP authors": ["Mehdi Sadi", "Gustavo K. Contreras", "Dat Tran", "Jifeng Chen", "LeRoy Winemberg", "Mark M. Tehranipoor"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805862", "OA papers": [{"PaperId": "https://openalex.org/W2568042497", "PaperTitle": "BIST-RM: BIST-assisted reliability management of SoCs using on-chip clock sweeping and machine learning", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Florida": 3.0, "NXP Semicond., Austin, TX, USA": 3.0}, "Authors": ["Mehdi Sadi", "Gustavo F. Contreras", "Dat Tran", "Ji-Feng Chen", "LeRoy Winemberg", "Mark Tehranipoor"]}]}, {"DBLP title": "Cross-layer system reliability assessment framework for hardware faults.", "DBLP authors": ["Alessandro Vallero", "Alessandro Savino", "Gianfranco Politano", "Stefano Di Carlo", "Athanasios Chatzidimitriou", "Sotiris Tselonis", "Manolis Kaliorakis", "Dimitris Gizopoulos", "Marc Riera", "Ramon Canal", "Antonio Gonz\u00e1lez", "Maha Kooli", "Alberto Bosio", "Giorgio Di Natale"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805863", "OA papers": [{"PaperId": "https://openalex.org/W2569987653", "PaperTitle": "Cross-layer system reliability assessment framework for hardware faults", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Polytechnic University of Turin": 4.0, "National and Kapodistrian University of Athens": 4.0, "Universitat Polit\u00e8cnica de Catalunya": 3.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0}, "Authors": ["Alessandro Vallero", "A. Savino", "Gianfranco Politano", "S. Di Carlo", "Anastasia Chatzidimitriou", "Sotiris Tselonis", "Manolis Kaliorakis", "Dimitris Gizopoulos", "M Riera", "Ramon Canal", "Anthony H. Gonzalez", "Maha Kooli", "Alessio Bosio", "Giorgio Di Natale"]}]}, {"DBLP title": "An accurate algorithm for computing mutation coverage in model checking.", "DBLP authors": ["Huina Chao", "Huawei Li", "Tiancheng Wang", "Xiaowei Li", "Bo Liu"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805864", "OA papers": [{"PaperId": "https://openalex.org/W2568345401", "PaperTitle": "An accurate algorithm for computing mutation coverage in model checking", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institute of Computing Technology": 2.0, "Chinese Academy of Sciences": 2.0, "Beijing Institute of Control Engineering, Beijing, China": 1.0}, "Authors": ["Huina Chao", "Huawei Li", "Tiancheng Wang", "Xiaowei Li", "Bo Liu"]}]}, {"DBLP title": "An on-chip self-test architecture with test patterns recorded in scan chains.", "DBLP authors": ["Kuen-Jong Lee", "Pin-Hao Tang", "Michael A. Kochte"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805865", "OA papers": [{"PaperId": "https://openalex.org/W2569480541", "PaperTitle": "An on-chip self-test architecture with test patterns recorded in scan chains", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Kuen-Jong Lee", "Pin-Hao Tang", "Michael A. Kochte"]}]}, {"DBLP title": "Transformation of multiple fault models to a unified model for ATPG efficiency enhancement.", "DBLP authors": ["Cheng-Hung Wu", "Kuen-Jong Lee"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805866", "OA papers": [{"PaperId": "https://openalex.org/W2568949342", "PaperTitle": "Transformation of multiple fault models to a unified model for ATPG efficiency enhancement", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Cheng-Hung Wu", "Kuen-Jong Lee"]}]}, {"DBLP title": "Automatic test signal generation for mixed-signal integrated circuits using circuit partitioning and interval analysis.", "DBLP authors": ["Anthony Coyette", "Baris Esen", "Wim Dobbelaere", "Ronny Vanhooren", "Georges G. E. Gielen"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805867", "OA papers": [{"PaperId": "https://openalex.org/W2570705108", "PaperTitle": "Automatic test signal generation for mixed-signal integrated circuits using circuit partitioning and interval analysis", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"KU Leuven": 3.0, "ON Semiconductor (Belgium)": 2.0}, "Authors": ["Anthony Coyette", "Baris Esen", "Wim Dobbelaere", "Ronny Vanhooren", "Georges Gielen"]}]}, {"DBLP title": "DE-LOC: Design validation and debugging under limited observation and control, pre- and post-silicon for mixed-signal systems.", "DBLP authors": ["Barry John Muldrey", "Sabyasachi Deyati", "Abhijit Chatterjee"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805868", "OA papers": [{"PaperId": "https://openalex.org/W2568595631", "PaperTitle": "DE-LOC: Design validation and debugging under limited observation and control, pre- and post-silicon for mixed-signal systems", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Barry J. Muldrey", "Sabyasachi Deyati", "Abhijit Chatterjee"]}]}, {"DBLP title": "Automated measurement of defect tolerance in mixed-signal ICs.", "DBLP authors": ["Stephen Sunter", "Alessandro Valerio", "Riccardo Miglierina"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805869", "OA papers": [{"PaperId": "https://openalex.org/W2570637191", "PaperTitle": "Automated measurement of defect tolerance in mixed-signal ICs", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"[Mentor Graphics, Ottawa, Canada]": 1.0, "STMicroelectronics (Italy)": 2.0}, "Authors": ["Stephen Sunter", "Alessandro Valerio", "R. Miglierina"]}]}, {"DBLP title": "A reconfigurable built-in memory self-repair architecture for heterogeneous cores with embedded BIST datapath.", "DBLP authors": ["V. R. Devanathan", "Sumant Kale"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805870", "OA papers": [{"PaperId": "https://openalex.org/W2570086276", "PaperTitle": "A reconfigurable built-in memory self-repair architecture for heterogeneous cores with embedded BIST datapath", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas Instruments (United States)": 2.0}, "Authors": ["V. R. Devanathan", "Sumant Kale"]}]}, {"DBLP title": "Active reliability monitor: Defect level extrinsic reliability monitoring on 22nm POWER8 and zSeries processors.", "DBLP authors": ["Michael Johnson", "Brian Noble", "Mark Johnson", "Jim Crafts", "Cynthia Manya", "John Deforge"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805871", "OA papers": [{"PaperId": "https://openalex.org/W2569113447", "PaperTitle": "Active reliability monitor: Defect level extrinsic reliability monitoring on 22nm POWER8 and zSeries processors", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM Systems and Technology Group, Essex Junction, VT": 5.0, "IBM Systems & Technology Group Poughkeepsie, NY": 1.0}, "Authors": ["Michael K. Johnson", "Brian D. Noble", "Mark H. Johnson", "Jim Crafts", "Caleb Manya", "John Bradley Deforge"]}]}, {"DBLP title": "Pylon: Towards an integrated customizable volume diagnosis infrastructure.", "DBLP authors": ["Yan Pan", "Rao Desineni", "Kannan Sekar", "Atul Chittora", "Sherwin Fernandes", "Neerja Bawaskar", "John M. Carulli"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805872", "OA papers": [{"PaperId": "https://openalex.org/W2568776336", "PaperTitle": "Pylon: Towards an integrated customizable volume diagnosis infrastructure", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"GlobalFoundries (United States)": 7.0}, "Authors": ["Yan Pan", "Rao Desineni", "Kannan Sekar", "Atul Chittora", "Sherwin Fernandes", "Neerja Bawaskar", "John P. Carulli"]}]}, {"DBLP title": "Output bit selection methodology for test response compaction.", "DBLP authors": ["Wei-Cheng Lien", "Kuen-Jong Lee"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805873", "OA papers": [{"PaperId": "https://openalex.org/W2570950825", "PaperTitle": "Output bit selection methodology for test response compaction", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Wei-Cheng Lien", "Kuen-Jong Lee"]}]}, {"DBLP title": "Memory repair for high fault rates.", "DBLP authors": ["Panagiota Papavramidou"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805874", "OA papers": [{"PaperId": "https://openalex.org/W2569048993", "PaperTitle": "Memory repair for high fault rates", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Grenoble Institute of Technology": 1.0}, "Authors": ["Panagiota Papavramidou"]}]}, {"DBLP title": "Testing of interposer-based 2.5D integrated circuits.", "DBLP authors": ["Ran Wang", "Krishnendu Chakrabarty"], "year": 2016, "doi": "https://doi.org/10.1109/TEST.2016.7805875", "OA papers": [{"PaperId": "https://openalex.org/W2752191891", "PaperTitle": "Testing of interposer-based 2.5D integrated circuits", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nvidia (United States)": 0.5, "Duke University": 1.5}, "Authors": ["Wang Ran", "Chakrabarty Krishnendu"]}]}]