{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518718676918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518718676918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 10:17:55 2018 " "Processing started: Thu Feb 15 10:17:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518718676918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518718676918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LiveDesign -c LiveDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off LiveDesign -c LiveDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518718676918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518718677371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518718677371 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LEDtest.bdf " "Can't analyze file -- file LEDtest.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1518718684734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7segment.tdf 1 1 " "Found 1 design units, including 1 entities, in source file 7segment.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 7segment " "Found entity 1: 7segment" {  } { { "7segment.tdf" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/7segment.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518718684734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518718684734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/Counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518718684734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518718684734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_count.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_count " "Found entity 1: dec_count" {  } { { "dec_count.v" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/dec_count.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518718684734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518718684734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fatcount.v 1 1 " "Found 1 design units, including 1 entities, in source file fatcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 fatcount " "Found entity 1: fatcount" {  } { { "fatcount.v" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/fatcount.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518718684734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518718684734 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518718684813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7segment 7segment:inst9 " "Elaborating entity \"7segment\" for hierarchy \"7segment:inst9\"" {  } { { "Counter.bdf" "inst9" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/Counter.bdf" { { 248 344 488 344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518718684859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fatcount fatcount:inst25 " "Elaborating entity \"fatcount\" for hierarchy \"fatcount:inst25\"" {  } { { "Counter.bdf" "inst25" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/Counter.bdf" { { 216 -48 96 328 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518718684859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter fatcount:inst25\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"fatcount:inst25\|lpm_counter:LPM_COUNTER_component\"" {  } { { "fatcount.v" "LPM_COUNTER_component" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/fatcount.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518718684947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fatcount:inst25\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"fatcount:inst25\|lpm_counter:LPM_COUNTER_component\"" {  } { { "fatcount.v" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/fatcount.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518718685009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fatcount:inst25\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"fatcount:inst25\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518718685009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 500000 " "Parameter \"lpm_modulus\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518718685009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518718685009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518718685009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518718685009 ""}  } { { "fatcount.v" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/fatcount.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518718685009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkk " "Found entity 1: cntr_kkk" {  } { { "db/cntr_kkk.tdf" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/db/cntr_kkk.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518718685056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518718685056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kkk fatcount:inst25\|lpm_counter:LPM_COUNTER_component\|cntr_kkk:auto_generated " "Elaborating entity \"cntr_kkk\" for hierarchy \"fatcount:inst25\|lpm_counter:LPM_COUNTER_component\|cntr_kkk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518718685056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8ic " "Found entity 1: cmpr_8ic" {  } { { "db/cmpr_8ic.tdf" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/db/cmpr_8ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518718685150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518718685150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8ic fatcount:inst25\|lpm_counter:LPM_COUNTER_component\|cntr_kkk:auto_generated\|cmpr_8ic:cmpr1 " "Elaborating entity \"cmpr_8ic\" for hierarchy \"fatcount:inst25\|lpm_counter:LPM_COUNTER_component\|cntr_kkk:auto_generated\|cmpr_8ic:cmpr1\"" {  } { { "db/cntr_kkk.tdf" "cmpr1" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/db/cntr_kkk.tdf" 138 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518718685150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_count dec_count:inst13 " "Elaborating entity \"dec_count\" for hierarchy \"dec_count:inst13\"" {  } { { "Counter.bdf" "inst13" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/Counter.bdf" { { 360 -48 96 472 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518718685197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter dec_count:inst13\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"dec_count:inst13\|lpm_counter:LPM_COUNTER_component\"" {  } { { "dec_count.v" "LPM_COUNTER_component" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/dec_count.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518718685212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dec_count:inst13\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"dec_count:inst13\|lpm_counter:LPM_COUNTER_component\"" {  } { { "dec_count.v" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/dec_count.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518718685212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dec_count:inst13\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"dec_count:inst13\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518718685212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518718685212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518718685212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518718685212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518718685212 ""}  } { { "dec_count.v" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/dec_count.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518718685212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2dk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2dk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2dk " "Found entity 1: cntr_2dk" {  } { { "db/cntr_2dk.tdf" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/db/cntr_2dk.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518718685244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518718685244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2dk dec_count:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_2dk:auto_generated " "Elaborating entity \"cntr_2dk\" for hierarchy \"dec_count:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_2dk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518718685244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518718685275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518718685275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qgc dec_count:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_2dk:auto_generated\|cmpr_qgc:cmpr1 " "Elaborating entity \"cmpr_qgc\" for hierarchy \"dec_count:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_2dk:auto_generated\|cmpr_qgc:cmpr1\"" {  } { { "db/cntr_2dk.tdf" "cmpr1" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/db/cntr_2dk.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518718685275 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/Counter.bdf" { { 272 520 696 288 "HEX0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518718686526 "|Counter|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/Counter.bdf" { { 400 520 696 416 "HEX1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518718686526 "|Counter|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/Counter.bdf" { { 576 512 688 592 "HEX2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518718686526 "|Counter|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/Counter.bdf" { { 728 512 688 744 "HEX3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518718686526 "|Counter|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/Counter.bdf" { { 872 512 688 888 "HEX4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518718686526 "|Counter|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/Counter.bdf" { { 1016 520 696 1032 "HEX5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518718686526 "|Counter|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[7\] GND " "Pin \"HEX6\[7\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/Counter.bdf" { { 1160 520 696 1176 "HEX6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518718686526 "|Counter|HEX6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[7\] GND " "Pin \"HEX7\[7\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_2/Counter.bdf" { { 1304 520 696 1320 "HEX7\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518718686526 "|Counter|HEX7[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1518718686526 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518718687141 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518718687141 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518718687501 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518718687501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518718687501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518718687501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518718687688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 10:18:07 2018 " "Processing ended: Thu Feb 15 10:18:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518718687688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518718687688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518718687688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518718687688 ""}
