$comment
	File created using the following command:
		vcd file TopLevel.msim.vcd -direction
$end
$date
	Fri Sep 30 15:23:04 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module toplevel_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET_N $end
$var wire 1 # KEY [3] $end
$var wire 1 $ KEY [2] $end
$var wire 1 % KEY [1] $end
$var wire 1 & KEY [0] $end
$var wire 1 ' LEDR [9] $end
$var wire 1 ( LEDR [8] $end
$var wire 1 ) LEDR [7] $end
$var wire 1 * LEDR [6] $end
$var wire 1 + LEDR [5] $end
$var wire 1 , LEDR [4] $end
$var wire 1 - LEDR [3] $end
$var wire 1 . LEDR [2] $end
$var wire 1 / LEDR [1] $end
$var wire 1 0 LEDR [0] $end
$var wire 1 1 PC_OUT [8] $end
$var wire 1 2 PC_OUT [7] $end
$var wire 1 3 PC_OUT [6] $end
$var wire 1 4 PC_OUT [5] $end
$var wire 1 5 PC_OUT [4] $end
$var wire 1 6 PC_OUT [3] $end
$var wire 1 7 PC_OUT [2] $end
$var wire 1 8 PC_OUT [1] $end
$var wire 1 9 PC_OUT [0] $end
$var wire 1 : REG_A_OUT [7] $end
$var wire 1 ; REG_A_OUT [6] $end
$var wire 1 < REG_A_OUT [5] $end
$var wire 1 = REG_A_OUT [4] $end
$var wire 1 > REG_A_OUT [3] $end
$var wire 1 ? REG_A_OUT [2] $end
$var wire 1 @ REG_A_OUT [1] $end
$var wire 1 A REG_A_OUT [0] $end

$scope module i1 $end
$var wire 1 B gnd $end
$var wire 1 C vcc $end
$var wire 1 D unknown $end
$var wire 1 E devoe $end
$var wire 1 F devclrn $end
$var wire 1 G devpor $end
$var wire 1 H ww_devoe $end
$var wire 1 I ww_devclrn $end
$var wire 1 J ww_devpor $end
$var wire 1 K ww_CLOCK_50 $end
$var wire 1 L ww_FPGA_RESET_N $end
$var wire 1 M ww_KEY [3] $end
$var wire 1 N ww_KEY [2] $end
$var wire 1 O ww_KEY [1] $end
$var wire 1 P ww_KEY [0] $end
$var wire 1 Q ww_LEDR [9] $end
$var wire 1 R ww_LEDR [8] $end
$var wire 1 S ww_LEDR [7] $end
$var wire 1 T ww_LEDR [6] $end
$var wire 1 U ww_LEDR [5] $end
$var wire 1 V ww_LEDR [4] $end
$var wire 1 W ww_LEDR [3] $end
$var wire 1 X ww_LEDR [2] $end
$var wire 1 Y ww_LEDR [1] $end
$var wire 1 Z ww_LEDR [0] $end
$var wire 1 [ ww_PC_OUT [8] $end
$var wire 1 \ ww_PC_OUT [7] $end
$var wire 1 ] ww_PC_OUT [6] $end
$var wire 1 ^ ww_PC_OUT [5] $end
$var wire 1 _ ww_PC_OUT [4] $end
$var wire 1 ` ww_PC_OUT [3] $end
$var wire 1 a ww_PC_OUT [2] $end
$var wire 1 b ww_PC_OUT [1] $end
$var wire 1 c ww_PC_OUT [0] $end
$var wire 1 d ww_REG_A_OUT [7] $end
$var wire 1 e ww_REG_A_OUT [6] $end
$var wire 1 f ww_REG_A_OUT [5] $end
$var wire 1 g ww_REG_A_OUT [4] $end
$var wire 1 h ww_REG_A_OUT [3] $end
$var wire 1 i ww_REG_A_OUT [2] $end
$var wire 1 j ww_REG_A_OUT [1] $end
$var wire 1 k ww_REG_A_OUT [0] $end
$var wire 1 l \CLOCK_50~input_o\ $end
$var wire 1 m \FPGA_RESET_N~input_o\ $end
$var wire 1 n \KEY[1]~input_o\ $end
$var wire 1 o \KEY[2]~input_o\ $end
$var wire 1 p \KEY[3]~input_o\ $end
$var wire 1 q \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 r \KEY[0]~input_o\ $end
$var wire 1 s \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 t \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 u \Mem_ROM|memROM~7_combout\ $end
$var wire 1 v \Mem_ROM|memROM~8_combout\ $end
$var wire 1 w \Mem_ROM|memROM~5_combout\ $end
$var wire 1 x \CPU|decoderInstru|Equal10~0_combout\ $end
$var wire 1 y \CPU|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 z \Mem_ROM|memROM~12_combout\ $end
$var wire 1 { \CPU|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 | \Mem_ROM|memROM~1_combout\ $end
$var wire 1 } \Mem_ROM|memROM~10_combout\ $end
$var wire 1 ~ \CPU|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 !! \Mem_ROM|memROM~0_combout\ $end
$var wire 1 "! \Mem_ROM|memROM~11_combout\ $end
$var wire 1 #! \Mem_ROM|memROM~11_wirecell_combout\ $end
$var wire 1 $! \CPU|incrementaPC|Add0~2\ $end
$var wire 1 %! \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 &! \CPU|incrementaPC|Add0~6\ $end
$var wire 1 '! \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 (! \Mem_ROM|memROM~9_combout\ $end
$var wire 1 )! \CPU|incrementaPC|Add0~10\ $end
$var wire 1 *! \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 +! \CPU|incrementaPC|Add0~14\ $end
$var wire 1 ,! \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 -! \CPU|incrementaPC|Add0~18\ $end
$var wire 1 .! \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 /! \Mem_ROM|memROM~4_combout\ $end
$var wire 1 0! \CPU|incrementaPC|Add0~22\ $end
$var wire 1 1! \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 2! \CPU|incrementaPC|Add0~26\ $end
$var wire 1 3! \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 4! \CPU|incrementaPC|Add0~30\ $end
$var wire 1 5! \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 6! \Mem_ROM|memROM~3_combout\ $end
$var wire 1 7! \Mem_ROM|memROM~2_combout\ $end
$var wire 1 8! \Mem_RAM|process_0~0_combout\ $end
$var wire 1 9! \Mem_ROM|memROM~6_combout\ $end
$var wire 1 :! \CPU|decoderInstru|Equal10~1_combout\ $end
$var wire 1 ;! \CPU|decoderInstru|Equal10~2_combout\ $end
$var wire 1 <! \Mem_RAM|ram~548_combout\ $end
$var wire 1 =! \Mem_RAM|ram~23_q\ $end
$var wire 1 >! \Mem_RAM|ram~547_combout\ $end
$var wire 1 ?! \Mem_RAM|ram~15_q\ $end
$var wire 1 @! \Mem_RAM|ram~527_combout\ $end
$var wire 1 A! \Mem_RAM|ram~528_combout\ $end
$var wire 1 B! \Mem_RAM|ram~529_combout\ $end
$var wire 1 C! \CPU|decoderInstru|Equal10~3_combout\ $end
$var wire 1 D! \CPU|ULA1|Add0~34_cout\ $end
$var wire 1 E! \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 F! \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 G! \CPU|decoderInstru|saida~0_combout\ $end
$var wire 1 H! \HabilitaRegLEDR7to0~0_combout\ $end
$var wire 1 I! \Mem_RAM|ram~546_combout\ $end
$var wire 1 J! \Mem_RAM|ram~16_q\ $end
$var wire 1 K! \Mem_RAM|ram~24_q\ $end
$var wire 1 L! \Mem_RAM|ram~530_combout\ $end
$var wire 1 M! \Mem_RAM|ram~531_combout\ $end
$var wire 1 N! \Mem_RAM|ram~532_combout\ $end
$var wire 1 O! \CPU|ULA1|Add0~2\ $end
$var wire 1 P! \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 Q! \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 R! \Mem_RAM|ram~17_q\ $end
$var wire 1 S! \Mem_RAM|ram~25_q\ $end
$var wire 1 T! \Mem_RAM|ram~533_combout\ $end
$var wire 1 U! \Mem_RAM|ram~534_combout\ $end
$var wire 1 V! \Mem_RAM|ram~535_combout\ $end
$var wire 1 W! \CPU|ULA1|Add0~6\ $end
$var wire 1 X! \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 Y! \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 Z! \CPU|REGA|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 [! \Mem_RAM|ram~26_q\ $end
$var wire 1 \! \Mem_RAM|ram~18_q\ $end
$var wire 1 ]! \Mem_RAM|ram~536_combout\ $end
$var wire 1 ^! \Mem_RAM|ram~565_combout\ $end
$var wire 1 _! \Mem_RAM|ram~537_combout\ $end
$var wire 1 `! \CPU|REGA|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 a! \CPU|ULA1|Add0~10\ $end
$var wire 1 b! \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 c! \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 d! \regLEDR8bits|DOUT[3]~feeder_combout\ $end
$var wire 1 e! \Mem_RAM|ram~27_q\ $end
$var wire 1 f! \Mem_RAM|ram~19_q\ $end
$var wire 1 g! \Mem_RAM|ram~538_combout\ $end
$var wire 1 h! \Mem_RAM|ram~561_combout\ $end
$var wire 1 i! \Mem_RAM|ram~539_combout\ $end
$var wire 1 j! \CPU|ULA1|Add0~14\ $end
$var wire 1 k! \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 l! \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 m! \CPU|REGA|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 n! \CPU|REGA|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 o! \Mem_RAM|ram~28_q\ $end
$var wire 1 p! \Mem_RAM|ram~20_q\ $end
$var wire 1 q! \Mem_RAM|ram~540_combout\ $end
$var wire 1 r! \Mem_RAM|ram~557_combout\ $end
$var wire 1 s! \Mem_RAM|ram~541_combout\ $end
$var wire 1 t! \CPU|ULA1|Add0~18\ $end
$var wire 1 u! \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 v! \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 w! \Mem_RAM|ram~29_q\ $end
$var wire 1 x! \Mem_RAM|ram~21_q\ $end
$var wire 1 y! \Mem_RAM|ram~542_combout\ $end
$var wire 1 z! \Mem_RAM|ram~553_combout\ $end
$var wire 1 {! \Mem_RAM|ram~543_combout\ $end
$var wire 1 |! \CPU|ULA1|Add0~22\ $end
$var wire 1 }! \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 ~! \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 !" \Mem_RAM|ram~30_q\ $end
$var wire 1 "" \Mem_RAM|ram~22_q\ $end
$var wire 1 #" \Mem_RAM|ram~544_combout\ $end
$var wire 1 $" \Mem_RAM|ram~549_combout\ $end
$var wire 1 %" \Mem_RAM|ram~545_combout\ $end
$var wire 1 &" \CPU|REGA|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 '" \CPU|ULA1|Add0~26\ $end
$var wire 1 (" \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 )" \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 *" \HabLEDR8~0_combout\ $end
$var wire 1 +" \regLEDR8|DOUT~0_combout\ $end
$var wire 1 ," \regLEDR8|DOUT~q\ $end
$var wire 1 -" \regLEDR9|DOUT~0_combout\ $end
$var wire 1 ." \regLEDR9|DOUT~q\ $end
$var wire 1 /" \CPU|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 0" \CPU|PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 1" \CPU|PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 2" \CPU|PC|DOUT\ [8] $end
$var wire 1 3" \CPU|PC|DOUT\ [7] $end
$var wire 1 4" \CPU|PC|DOUT\ [6] $end
$var wire 1 5" \CPU|PC|DOUT\ [5] $end
$var wire 1 6" \CPU|PC|DOUT\ [4] $end
$var wire 1 7" \CPU|PC|DOUT\ [3] $end
$var wire 1 8" \CPU|PC|DOUT\ [2] $end
$var wire 1 9" \CPU|PC|DOUT\ [1] $end
$var wire 1 :" \CPU|PC|DOUT\ [0] $end
$var wire 1 ;" \regLEDR8bits|DOUT\ [7] $end
$var wire 1 <" \regLEDR8bits|DOUT\ [6] $end
$var wire 1 =" \regLEDR8bits|DOUT\ [5] $end
$var wire 1 >" \regLEDR8bits|DOUT\ [4] $end
$var wire 1 ?" \regLEDR8bits|DOUT\ [3] $end
$var wire 1 @" \regLEDR8bits|DOUT\ [2] $end
$var wire 1 A" \regLEDR8bits|DOUT\ [1] $end
$var wire 1 B" \regLEDR8bits|DOUT\ [0] $end
$var wire 1 C" \CPU|REGA|DOUT\ [7] $end
$var wire 1 D" \CPU|REGA|DOUT\ [6] $end
$var wire 1 E" \CPU|REGA|DOUT\ [5] $end
$var wire 1 F" \CPU|REGA|DOUT\ [4] $end
$var wire 1 G" \CPU|REGA|DOUT\ [3] $end
$var wire 1 H" \CPU|REGA|DOUT\ [2] $end
$var wire 1 I" \CPU|REGA|DOUT\ [1] $end
$var wire 1 J" \CPU|REGA|DOUT\ [0] $end
$var wire 1 K" \CPU|REGA|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 L" \CPU|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 M" \CPU|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 N" \CPU|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 O" \ALT_INV_HabLEDR8~0_combout\ $end
$var wire 1 P" \Mem_RAM|ALT_INV_ram~546_combout\ $end
$var wire 1 Q" \CPU|decoderInstru|ALT_INV_Equal10~3_combout\ $end
$var wire 1 R" \Mem_RAM|ALT_INV_ram~545_combout\ $end
$var wire 1 S" \Mem_RAM|ALT_INV_ram~544_combout\ $end
$var wire 1 T" \Mem_RAM|ALT_INV_ram~22_q\ $end
$var wire 1 U" \Mem_RAM|ALT_INV_ram~30_q\ $end
$var wire 1 V" \Mem_RAM|ALT_INV_ram~543_combout\ $end
$var wire 1 W" \Mem_RAM|ALT_INV_ram~542_combout\ $end
$var wire 1 X" \Mem_RAM|ALT_INV_ram~21_q\ $end
$var wire 1 Y" \Mem_RAM|ALT_INV_ram~29_q\ $end
$var wire 1 Z" \Mem_RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 [" \Mem_RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 \" \Mem_RAM|ALT_INV_ram~20_q\ $end
$var wire 1 ]" \Mem_RAM|ALT_INV_ram~28_q\ $end
$var wire 1 ^" \Mem_RAM|ALT_INV_ram~539_combout\ $end
$var wire 1 _" \Mem_RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 `" \Mem_RAM|ALT_INV_ram~19_q\ $end
$var wire 1 a" \Mem_RAM|ALT_INV_ram~27_q\ $end
$var wire 1 b" \Mem_RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 c" \Mem_RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 d" \Mem_RAM|ALT_INV_ram~18_q\ $end
$var wire 1 e" \Mem_RAM|ALT_INV_ram~26_q\ $end
$var wire 1 f" \Mem_RAM|ALT_INV_ram~535_combout\ $end
$var wire 1 g" \Mem_RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 h" \Mem_RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 i" \Mem_RAM|ALT_INV_ram~17_q\ $end
$var wire 1 j" \Mem_RAM|ALT_INV_ram~25_q\ $end
$var wire 1 k" \Mem_RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 l" \Mem_RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 m" \Mem_RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 n" \Mem_RAM|ALT_INV_ram~16_q\ $end
$var wire 1 o" \Mem_RAM|ALT_INV_ram~24_q\ $end
$var wire 1 p" \CPU|decoderInstru|ALT_INV_Equal10~2_combout\ $end
$var wire 1 q" \Mem_RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 r" \Mem_RAM|ALT_INV_ram~528_combout\ $end
$var wire 1 s" \Mem_RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 t" \Mem_RAM|ALT_INV_ram~15_q\ $end
$var wire 1 u" \Mem_RAM|ALT_INV_ram~23_q\ $end
$var wire 1 v" \CPU|decoderInstru|ALT_INV_Equal10~1_combout\ $end
$var wire 1 w" \Mem_ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 x" \Mem_ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 y" \Mem_ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 z" \Mem_ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 {" \Mem_RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 |" \Mem_ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 }" \Mem_ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 ~" \Mem_ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 !# \Mem_ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 "# \Mem_ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 ## \Mem_ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 $# \Mem_ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 %# \Mem_ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 &# \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 '# \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 (# \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 )# \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 *# \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 +# \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 ,# \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 -# \regLEDR9|ALT_INV_DOUT~q\ $end
$var wire 1 .# \regLEDR8|ALT_INV_DOUT~q\ $end
$var wire 1 /# \Mem_RAM|ALT_INV_ram~565_combout\ $end
$var wire 1 0# \Mem_RAM|ALT_INV_ram~561_combout\ $end
$var wire 1 1# \Mem_RAM|ALT_INV_ram~557_combout\ $end
$var wire 1 2# \Mem_RAM|ALT_INV_ram~553_combout\ $end
$var wire 1 3# \Mem_RAM|ALT_INV_ram~549_combout\ $end
$var wire 1 4# \CPU|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 5# \CPU|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 6# \CPU|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 7# \CPU|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 8# \CPU|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 9# \CPU|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 :# \CPU|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 ;# \CPU|REGA|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 <# \CPU|REGA|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 =# \CPU|REGA|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 ># \CPU|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ?# \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 @# \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 A# \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 B# \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 C# \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 D# \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 E# \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 F# \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 G# \CPU|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
0B
1C
xD
1E
1F
1G
1H
1I
1J
xK
xL
xl
xm
xn
xo
xp
xq
0r
0s
1t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
1!!
0"!
1#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
17!
08!
19!
0:!
1;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
1D!
1E!
1F!
1G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
1b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
1k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
1}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
1("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
1K"
1L"
1M"
1N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
0p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
0~"
1!#
1"#
0##
1$#
0%#
1-#
1.#
1/#
10#
11#
12#
13#
04#
05#
06#
07#
08#
09#
0:#
1;#
1<#
1=#
0>#
x#
x$
x%
0&
xM
xN
xO
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
1&#
x'#
x(#
1)#
1*#
1+#
1,#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
$end
#40000
1&
1P
1r
1s
1y
1:"
1J"
0,#
0G#
0N"
1u
0!!
1>!
0t
1$!
0E!
1O!
1>#
1%#
0}"
1k
1c
0P!
1W!
1%!
18!
0;!
0G!
1"!
1:#
1A
19
0X!
1a!
0x"
1p"
0{"
19#
1Y!
1c!
1l!
1v!
1~!
1)"
0#!
1E!
0F!
0b!
1j!
0Y!
18#
0>#
0k!
1t!
1F!
0c!
17#
0u!
1|!
0l!
16#
0}!
1'"
0v!
15#
0("
0~!
14#
0)"
#80000
0&
0P
0r
0s
#120000
1&
1P
1r
1s
0y
1~
0:"
19"
1?!
0t"
0F#
1G#
0M"
1N"
1t
0$!
0u
1v
1w
0%!
1&!
0>!
1@!
0s"
0!#
0|"
1}"
0c
1b
1'!
1%!
0&!
08!
09!
1C!
1G!
1A!
09
18
0'!
0r"
0Q"
1~"
1{"
0D!
0E!
1P!
0W!
1X!
0a!
1b!
0j!
1k!
0t!
1u!
0|!
1}!
0'"
1("
1B!
0q"
04#
05#
06#
07#
08#
09#
0:#
1>#
0("
0}!
0u!
0k!
0b!
0X!
1E!
0O!
1Q!
1Y!
1c!
1l!
1v!
1~!
1)"
0E!
1O!
0F!
0>#
19#
18#
17#
16#
15#
14#
0P!
1>#
0)"
0~!
0v!
0l!
0c!
0Y!
1F!
1P!
1:#
0F!
0:#
0Q!
1Q!
#160000
0&
0P
0r
0s
#200000
1&
1P
1r
1s
1y
1:"
0J"
1I"
0+#
1,#
0G#
0N"
1u
0v
0w
1!!
1<!
0t
1$!
1E!
0O!
0P!
1W!
1:#
0>#
0%#
1!#
1|"
0}"
1j
0k
1c
1X!
1P!
0W!
0%!
1&!
18!
19!
0C!
0G!
0"!
0@!
1F!
0Q!
0:#
09#
0A
1@
19
1'!
0X!
1s"
1x"
1Q"
0~"
0{"
1Y!
1Q!
19#
1D!
0P!
1W!
1X!
1b!
1k!
1u!
1}!
1("
1#!
0E!
0A!
0Y!
1r"
1>#
04#
05#
06#
07#
08#
09#
1:#
0X!
1a!
1E!
0Q!
1Y!
1c!
1l!
1v!
1~!
1)"
0F!
0B!
0>#
19#
0b!
1j!
1q"
0Y!
1F!
18#
0E!
1O!
0k!
1t!
0c!
17#
1>#
0u!
1|!
1P!
0F!
0l!
0:#
16#
0}!
1'"
0v!
1Q!
15#
0("
0~!
14#
0)"
#240000
0&
0P
0r
0s
#280000
1&
1P
1r
1s
0y
0~
0:"
09"
18"
1K!
0o"
0E#
1F#
1G#
1M"
1N"
1t
0$!
1%!
0&!
1w
0!!
0'!
1)!
0<!
1L!
0m"
1%#
0!#
1a
0c
0b
1*!
1'!
0)!
0%!
09!
1G!
1"!
1@!
0L!
1M!
09
08
17
0*!
0l"
1m"
0s"
0x"
1~"
1:!
0#!
1A!
0M!
1N!
0k"
1l"
0r"
0v"
1B!
0N!
0P!
1:#
1k"
0q"
1E!
0O!
1F!
1P!
0Q!
0:#
0>#
0P!
1:#
#320000
0&
0P
0r
0s
#360000
1&
1P
1r
1s
1y
1:"
1J"
0I"
1+#
0,#
0G#
0N"
0w
1!!
16!
1*"
0t
1$!
0E!
1O!
1P!
0W!
0:#
1>#
0O"
0%#
1!#
0j
1k
1c
1X!
0a!
0P!
1W!
1%!
19!
0G!
0"!
0@!
1L!
1+"
1:#
09#
1A
0@
19
0X!
1a!
1b!
0j!
0m"
1s"
1x"
0~"
08#
19#
0:!
1#!
0A!
1M!
1k!
0t!
0b!
1j!
18#
07#
0l"
1r"
1v"
0k!
1t!
1u!
0|!
0F!
0B!
1N!
1l!
06#
17#
1}!
0'"
0u!
1|!
0k"
1q"
0l!
1v!
16#
05#
1E!
1P!
0W!
0}!
1'"
1("
1~!
0v!
04#
15#
0:#
0>#
0("
1X!
0a!
1F!
1Q!
0~!
1)"
09#
14#
1b!
0j!
0)"
1Y!
08#
1k!
0t!
1c!
07#
1u!
0|!
1l!
06#
1}!
0'"
1v!
05#
1("
1~!
04#
1)"
#400000
0&
0P
0r
0s
#440000
1&
1P
1r
1s
0y
1~
0:"
19"
1,"
0.#
0F#
1G#
0M"
1N"
1|
0!!
1t
0$!
0%!
1&!
1%#
0$#
1R
0c
1b
0'!
1)!
1%!
0&!
1}
1"!
0L!
1(
09
18
1'!
0)!
1*!
1m"
0x"
0y"
0#!
1-"
0M!
0*!
1l"
0N!
1k"
0P!
1W!
1:#
0X!
1a!
0Q!
19#
0b!
1j!
0Y!
18#
0k!
1t!
0c!
17#
0u!
1|!
0l!
16#
0}!
1'"
0v!
15#
0("
0~!
14#
0)"
#480000
0&
0P
0r
0s
#520000
1&
1P
1r
1s
1y
1:"
1."
0-#
0G#
0N"
0u
0|
1!!
1(!
06!
0*"
0t
1$!
1O"
0z"
0%#
1$#
1}"
1Q
1c
0%!
1&!
08!
1;!
1G!
0}
0"!
1L!
1'
19
0'!
1)!
0m"
1x"
1y"
0p"
1{"
1X!
0a!
1Y!
1k!
0t!
1l!
1}!
0'"
1~!
1#!
0E!
1M!
1*!
0l"
1>#
05#
07#
09#
1("
1u!
0|!
1b!
0j!
08#
06#
04#
0k!
0}!
15#
17#
#560000
0&
0P
0r
0s
#600000
1&
1P
1r
1s
0y
1{
0~
0:"
09"
08"
17"
1H"
1Z!
1F"
1m!
1D"
0&#
0=#
0*#
0D#
1E#
1F#
1G#
1M"
0L"
1N"
1t
0$!
1%!
0&!
0!!
1'!
0)!
1I!
1u
0(!
0*!
1+!
16!
1H!
1*"
0X!
1a!
1k!
1}!
05#
07#
19#
0O"
1z"
0}"
0P"
1%#
1e
1g
1i
1`
0a
0c
0b
0b!
1j!
1,!
1*!
0+!
0'!
0%!
1"!
1@!
0L!
18!
0;!
0G!
1N!
1X!
0k!
1t!
0}!
1'"
0Y!
0l!
0~!
18#
1?
1=
1;
09
08
07
16
0,!
1k!
15#
17#
09#
0k"
1p"
0{"
1m"
0s"
0x"
0("
0u!
1|!
07#
0#!
1A!
0M!
1E!
0F!
1v!
1)"
1P!
0W!
1Y!
16#
14#
1l!
1}!
0:#
0>#
1l"
0r"
0)"
0v!
0X!
05#
1B!
0N!
1F!
1Q!
19#
1~!
1k"
0q"
0Y!
0E!
0P!
1W!
1:#
1>#
1X!
0F!
0Q!
09#
1Y!
#640000
0&
0P
0r
0s
#680000
1&
1P
1r
1s
1y
1:"
1B"
1@"
1>"
1<"
0G#
0N"
0u
1z
1|
1/!
06!
0H!
0*"
0t
1$!
1O"
0"#
0$#
0w"
1}"
1T
1V
1X
1Z
1c
1%!
08!
1;!
1G!
0A!
1}
0@!
10
1.
1,
1*
19
1s"
0y"
1r"
0p"
1{"
1E!
0Y!
1b!
0j!
1c!
0l!
1u!
0|!
1v!
0~!
1("
1)"
0B!
1P!
0W!
1Q!
0:#
1q"
04#
06#
08#
0>#
0X!
0}!
0k!
17#
15#
19#
#720000
0&
0P
0r
0s
#760000
1&
1P
1r
1s
0y
1~
0:"
19"
0J"
1I"
0H"
0Z!
1`!
1G"
0F"
0m!
1n!
1E"
0D"
1&"
1C"
0;#
1&#
0<#
1=#
0)#
0K"
1*#
0+#
1,#
0F#
1G#
0M"
1N"
0z
1H!
0|
0/!
1t
0$!
1u
0%!
1&!
16!
1*"
0E!
0P!
1W!
1X!
0a!
0b!
1j!
1d!
1k!
0t!
0u!
1|!
1}!
0'"
0("
14#
05#
16#
07#
18#
09#
1:#
1>#
0O"
0}"
1"#
1$#
1w"
1d
0e
1f
0g
1h
0i
1j
0k
0c
1b
1("
0}!
1'"
1u!
0|!
0k!
1t!
1b!
0j!
0X!
1a!
1'!
1%!
0&!
0b!
1j!
0}
1@!
0u!
1|!
0("
18!
0;!
0G!
0c!
0v!
0)"
19#
08#
17#
06#
15#
04#
0A
1@
0?
1>
0=
1<
0;
1:
09
18
0'!
1b!
1k!
0t!
1u!
1}!
0'"
1("
1p"
0{"
14#
16#
0s"
1y"
18#
0}!
1'"
0k!
1t!
04#
05#
06#
07#
08#
1A!
1P!
0Q!
0("
0u!
17#
15#
1c!
1l!
1v!
1~!
1)"
1u!
1("
16#
14#
0:#
0r"
0~!
0l!
04#
06#
1B!
1Q!
0)"
0v!
1v!
1)"
0q"
1E!
0O!
0>#
0P!
1F!
1:#
0Q!
#800000
0&
0P
0r
0s
#840000
1&
1P
1r
1s
1y
1:"
0B"
1A"
0@"
1?"
0>"
1="
0<"
1;"
0G#
0N"
0u
1v
1z
1|
1!!
06!
0H!
0*"
0t
1$!
1O"
0%#
0$#
0w"
0|"
1}"
1S
0T
1U
0V
1W
0X
1Y
0Z
1c
0%!
1&!
1x
08!
0A!
1}
0"!
0@!
00
1/
0.
1-
0,
1+
0*
1)
19
1'!
1s"
1x"
0y"
1r"
1{"
0B!
1#!
1q"
0E!
1O!
1>#
1P!
0F!
0:#
1Q!
#880000
0&
0P
0r
0s
#920000
1&
1P
1r
1s
#960000
0&
0P
0r
0s
#1000000
