
---------- Begin Simulation Statistics ----------
simSeconds                                   0.424941                       # Number of seconds simulated (Second)
simTicks                                 424941160812                       # Number of ticks simulated (Tick)
finalTick                                424941160812                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  72368.23                       # Real time elapsed on the host (Second)
hostTickRate                                  5871929                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3132960                       # Number of bytes of host memory used (Byte)
simInsts                                   1963420165                       # Number of instructions simulated (Count)
simOps                                     3296410672                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    27131                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      45551                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        73495897                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              1.920321                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.520746                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      124151303                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                 1318509                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     114169587                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued              12081481                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            60625938                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined        108273216                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved            1127842                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           73260129                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.558414                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.048343                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 33450254     45.66%     45.66% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 14529346     19.83%     65.49% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  6596028      9.00%     74.50% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  5566714      7.60%     82.09% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  4743070      6.47%     88.57% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  3544605      4.84%     93.41% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  2239373      3.06%     96.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1109412      1.51%     97.98% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  1481327      2.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             73260129                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 119878      2.64%      2.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      2.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      2.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      2.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      2.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      2.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      2.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      2.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      2.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      2.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      2.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                848834     18.68%     21.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     21.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                 11176      0.25%     21.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     21.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     21.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc              1133841     24.95%     46.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     46.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     46.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     46.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift               39105      0.86%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                1      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                356620      7.85%     55.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               208547      4.59%     59.81% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead          1817441     39.99%     99.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite            8960      0.20%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      8744018      7.66%      7.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     48733750     42.69%     50.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       132870      0.12%     50.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv       102648      0.09%     50.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      1700891      1.49%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc           56      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd     12968500     11.36%     63.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu       677872      0.59%     63.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp        22344      0.02%     64.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt          126      0.00%     64.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc      6585762      5.77%     69.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult       273714      0.24%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift      1184694      1.04%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd          248      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           13      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt          199      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           13      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult          207      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      6689962      5.86%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      3794221      3.32%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     18674921     16.36%     96.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      3882558      3.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     114169587                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.553414                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            4544403                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.039804                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               203301253                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              103718061                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       52820499                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                114923934                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                82381101                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        33105678                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   56504548                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    53465424                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                   895049                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                           2157                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         235768                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                  1371882202                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      21086111                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     14957129                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       370594                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       412381                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch          279      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return       474816      8.50%      8.50% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect       188820      3.38%     11.88% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect       294457      5.27%     17.15% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond      4453530     79.69%     96.84% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond       164805      2.95%     99.79% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     99.79% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond        11995      0.21%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total       5588702                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch          279      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return        82205      2.35%      2.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect        47500      1.36%      3.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect        43161      1.23%      4.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond      3290522     93.91%     98.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond        37747      1.08%     99.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     99.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond         2537      0.07%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total      3503951                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch           75      0.08%      0.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return          132      0.14%      0.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect         6849      7.05%      7.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect        11036     11.35%     18.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond        76871     79.08%     97.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond         2087      2.15%     99.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     99.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          161      0.17%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total        97211                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return       392611     18.83%     18.83% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect       141320      6.78%     25.61% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect       251296     12.05%     37.67% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond      1163007     55.79%     93.45% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond       127058      6.09%     99.55% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     99.55% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond         9458      0.45%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total      2084750                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            5      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect         3717      4.10%      4.11% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect        10487     11.58%     15.69% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond        74904     82.70%     98.39% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond         1301      1.44%     99.83% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.83% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          157      0.17%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total        90571                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget      1084215     19.40%     19.40% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB      3751059     67.12%     86.52% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS       474816      8.50%     95.01% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect       278612      4.99%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total      5588702                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch        37632     40.51%     40.51% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return        55112     59.33%     99.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect          132      0.14%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           21      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total        92897                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted          4453809                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken      3429668                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect            97211                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss          9637                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted        41507                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted        55704                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups             5588702                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates               30103                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                4160691                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.744483                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted          14638                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups         306452                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits            278612                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses           27840                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch          279      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return       474816      8.50%      8.50% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect       188820      3.38%     11.88% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect       294457      5.27%     17.15% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond      4453530     79.69%     96.84% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond       164805      2.95%     99.79% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     99.79% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond        11995      0.21%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total      5588702                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch          183      0.01%      0.01% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return       468662     32.82%     32.83% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect         7870      0.55%     33.38% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect       294457     20.62%     54.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond       643901     45.09%     99.09% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          944      0.07%     99.16% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     99.16% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond        11994      0.84%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total      1428011                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect         6849     22.75%     22.75% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     22.75% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond        21167     70.32%     93.07% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond         2087      6.93%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total        30103                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect         6849     22.75%     22.75% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     22.75% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond        21167     70.32%     93.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond         2087      6.93%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total        30103                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups       306452                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits       278612                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses        27840                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords        11197                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords       317649                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.loop_predictor.used        38132                       # Number of times the loop predictor is the provider. (Count)
system.cpu0.branchPred.loop_predictor.correct        35982                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.loop_predictor.wrong         2150                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.ras.pushes              565482                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                565477                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes            172866                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                392611                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct             392606                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                5                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.statistical_corrector.correct       476263                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.statistical_corrector.wrong       686744                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect       430499                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect        25192                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect         1202                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect       589654                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong        37500                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong        14117                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong          359                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong         2977                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit         2075                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit        11100                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2        31950                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6       104851                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::9        21926                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::10        33993                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::11         6531                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::12         6693                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::13        16692                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::14        12241                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::15        16536                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::16         6565                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::17         7019                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::18        11134                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::19        14345                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::20        10765                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::21        11384                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::22        11467                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::24        20525                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::26        31973                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::28        24647                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::32        28785                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::36        77286                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0        61735                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2        88830                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6        42542                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::9        20483                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::10        13451                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::11        13730                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::12         7953                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::13        10110                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::14        16307                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::15         7159                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::16         9644                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::17        11905                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::18         6917                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::19        13920                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::20        11831                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::21        10012                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::22        11986                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::24        30544                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::26        15474                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::28        26548                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::32        76227                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu0.clk_domain.clock                      294                       # Clock period in ticks (Tick)
system.cpu0.commit.commitSquashedInsts       43802346                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls         190667                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            87953                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     67584167                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.959454                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.993250                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0       47281683     69.96%     69.96% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        7436628     11.00%     80.96% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        3942482      5.83%     86.80% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1159887      1.72%     88.51% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        3059127      4.53%     93.04% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         335968      0.50%     93.54% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        1237382      1.83%     95.37% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         346105      0.51%     95.88% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        2784905      4.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     67584167                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                       5034                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls               392616                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       336027      0.52%      0.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     27653840     42.65%     43.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       131460      0.20%     43.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        95819      0.15%     43.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      1638269      2.53%     46.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     46.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     46.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     46.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     46.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc           56      0.00%     46.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     46.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd     12824450     19.78%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu       656970      1.01%     66.83% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp        22344      0.03%     66.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt           82      0.00%     66.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc      6530995     10.07%     76.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult       273714      0.42%     77.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     77.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift      1056693      1.63%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd          244      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           13      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt          192      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           13      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult          203      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     78.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      4828906      7.45%     86.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      2766273      4.27%     90.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      4480676      6.91%     97.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      1546629      2.39%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     64843868                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      2784905                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commit.memoryViolations              2697                       # Number of memory violations (Cycle)
system.cpu0.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu0.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu0.commit.protStores                 3404367                       # [Protean] Number of protected stores (Count)
system.cpu0.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu0.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu0.commit.xmitTaints                 8087775                       # [Protean] Number of x-taint primitives (Count)
system.cpu0.commit.predAccess                 6832662                       # [Protean] Correctly predicted access loads (Count)
system.cpu0.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu0.commit.mispredAccess              2476920                       # [Protean] Mispredicted access loads (Count)
system.cpu0.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu0.commitStats0.numInsts            38272718                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps              64843868                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP      38272718                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP        64843868                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 1.920321                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.520746                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs          13622484                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts          32537167                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts         37944887                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts         9309582                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts        4312902                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       336027      0.52%      0.52% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu     27653840     42.65%     43.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult       131460      0.20%     43.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv        95819      0.15%     43.52% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd      1638269      2.53%     46.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     46.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     46.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     46.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     46.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc           56      0.00%     46.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd     12824450     19.78%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu       656970      1.01%     66.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp        22344      0.03%     66.87% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt           82      0.00%     66.87% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc      6530995     10.07%     76.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult       273714      0.42%     77.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift      1056693      1.63%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd          244      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp           13      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt          192      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv           13      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult          203      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     78.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead      4828906      7.45%     86.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite      2766273      4.27%     90.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead      4480676      6.91%     97.61% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite      1546629      2.39%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total     64843868                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl      2084750                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl      1431385                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl       653365                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl      1163007                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl       921743                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall       392616                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn       392611                       # Class of control type instructions committed (Count)
system.cpu0.decltab0.hits                     2331069                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab0.misses                   6739339                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab0.averagePubBytes             6516                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab0.averageBytes                7444                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab0.averageSamples               732                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab1.averageSamples               732                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab2.averageSamples               732                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab3.averageSamples               732                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decode.idleCycles                 7678041                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles             41270632                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 19228319                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              4644497                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                438640                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             3658854                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 9694                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             129246719                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                32442                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts           94503072                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches         4300290                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts        9678311                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts       4391772                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           1.285828                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads      24485979                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites     26382277                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads      64992536                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites     31463393                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads     70990536                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites     44511781                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         14070083                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads     22776696                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites           67                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches           4504487                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     63315933                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 896596                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 591                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         2737                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles         2477                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  9133758                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                23664                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          73260129                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.823762                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.570748                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                46028209     62.83%     62.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1458283      1.99%     64.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 2196827      3.00%     67.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 2824523      3.86%     71.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 1306108      1.78%     73.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 2618001      3.57%     77.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                16828178     22.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            73260129                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts             81585932                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.110075                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches           5588702                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.076041                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles      9490093                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   438640                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  15392614                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 1635150                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             125469812                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                2809                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                21086111                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               14957129                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts              1309035                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   609742                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  161130                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents          3454                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          8862                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        29471                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               38333                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                94318715                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               85926177                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 67288330                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                137588889                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.169129                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.489054                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                     510922                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu0.lsq0.squashedLoads               11776529                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 207                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation               3454                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores              10644227                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads               94748                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   511                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           9309582                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            80.158260                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          103.484506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               3981188     42.76%     42.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              273010      2.93%     45.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              219973      2.36%     48.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              332714      3.57%     51.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              333085      3.58%     55.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              254760      2.74%     57.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69              224264      2.41%     60.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79              237319      2.55%     62.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89              215329      2.31%     65.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99              221931      2.38%     67.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109            309594      3.33%     70.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119            251686      2.70%     73.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129            217847      2.34%     75.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139            264560      2.84%     78.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149            177697      1.91%     80.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159            149560      1.61%     82.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169            139993      1.50%     83.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179            106226      1.14%     84.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             84087      0.90%     85.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             55957      0.60%     86.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             98856      1.06%     87.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219             71498      0.77%     88.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229             70216      0.75%     89.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             55990      0.60%     89.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             50119      0.54%     90.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             64054      0.69%     90.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             95110      1.02%     91.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279             80807      0.87%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            120423      1.29%     94.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299             73590      0.79%     94.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          478139      5.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1885                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             9309582                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu0.lsq0.proteanUnprotUnprotForwards       206601                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu0.lsq0.proteanProtUnprotForwards        45823                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu0.lsq0.proteanProtProtForwards       194796                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu0.lsq0.proteanUnprotProtForwards        63702                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu0.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu0.lsq0.delayedWritebackTicks    19538117501                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu0.lsq0.delayedWritebackCount        1003908                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                9812437                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                4391954                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     6432                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                    20307                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                9134235                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1800                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             16                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 50416671217.500000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 21622084647.687531                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            5     62.50%     62.50% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::5e+10-1e+11            3     37.50%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value  29330986440                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value  88996125834                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  21607791072                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 403333369740                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                438640                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 9109228                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               28181000                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         13912                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 21313708                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             14203641                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             127274535                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                  219                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               9344394                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.SQFullEvents               2025302                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents        1352834                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands          163327826                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  368974050                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               106729848                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 84892252                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             90085331                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                73242486                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    264                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                264                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 20402947                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       168921723                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      222969363                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                38272718                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  64843868                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  294                       # Number of system calls (Count)
system.cpu1.numCycles                       324349813                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              2.136049                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.468154                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      414959639                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                  608176                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     339353810                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued               3707812                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined           171973067                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined        552000930                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved             168584                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          324256902                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              1.046558                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.363145                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                145417441     44.85%     44.85% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 96688075     29.82%     74.66% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 42007033     12.95%     87.62% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 20196117      6.23%     93.85% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                 10376848      3.20%     97.05% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  4628928      1.43%     98.48% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  2525178      0.78%     99.25% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  1078038      0.33%     99.59% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  1339244      0.41%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            324256902                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 328221      9.35%      9.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      9.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      9.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    1      0.00%      9.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      9.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      9.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      9.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      9.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      9.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      9.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      9.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                827024     23.55%     32.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     32.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                174884      4.98%     37.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     37.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                    41      0.00%     37.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc               558518     15.91%     53.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                 1776      0.05%     53.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     53.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%     53.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift              118602      3.38%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%     57.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                442797     12.61%     69.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite               786705     22.40%     92.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead           260472      7.42%     99.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           12460      0.35%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       949170      0.28%      0.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu    208791223     61.53%     61.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult       241007      0.07%     61.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv           45      0.00%     61.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       699088      0.21%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc          920      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd     11579706      3.41%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu       949032      0.28%     65.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp        66240      0.02%     65.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt       188743      0.06%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc      7815119      2.30%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult       652267      0.19%     68.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift      2264079      0.67%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd         1840      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt          920      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     69.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead     57171392     16.85%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite     37959532     11.19%     97.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      7354238      2.17%     99.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      2669249      0.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     339353810                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.046259                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            3511501                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.010348                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               926206277                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites              529821838                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses      258020766                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 83977558                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                57759922                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        35958366                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                  299510987                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    42405154                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                   826409                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                            657                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          92911                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     4248780                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads      62040414                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     37980010                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads     14099676                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores     14955613                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            3      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return      4647752     17.38%     17.38% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect      4256065     15.91%     33.29% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect       526664      1.97%     35.26% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond     15702568     58.71%     93.97% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond      1524084      5.70%     99.67% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     99.67% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond        87411      0.33%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total      26744547                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            3      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return      1886916     15.33%     15.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect      1857018     15.09%     30.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect       164873      1.34%     31.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond      7595815     61.71%     93.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond       771282      6.27%     99.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     99.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond        32359      0.26%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total     12308266                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return           95      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect        13636      1.57%      1.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect        23766      2.74%      4.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond       818223     94.37%     98.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond         8285      0.96%     99.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     99.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond         3015      0.35%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total       867020                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return      2760836     19.12%     19.12% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect      2399047     16.62%     35.74% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect       361791      2.51%     38.25% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond      8106753     56.16%     94.40% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond       752802      5.21%     99.62% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     99.62% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond        55052      0.38%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total     14436281                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return           93      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect         6233      0.80%      0.81% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect        21015      2.68%      3.49% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond       746288     95.35%     98.84% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond         6052      0.77%     99.62% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.62% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond         3006      0.38%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total       782687                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget      9347973     34.95%     34.95% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB     12295246     45.97%     80.93% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS      4647750     17.38%     98.30% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect       453578      1.70%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total     26744547                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch       491080     56.64%     56.64% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return       371355     42.83%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect           95      0.01%     99.48% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect         4490      0.52%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total       867020                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted         15702571                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken      6589851                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect           867020                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss         40016                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted       502990                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted       364030                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups            26744547                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates              476114                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits               24389472                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.911942                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted          41456                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups         614075                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits            453578                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses          160497                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            3      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return      4647752     17.38%     17.38% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect      4256065     15.91%     33.29% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect       526664      1.97%     35.26% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond     15702568     58.71%     93.97% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond      1524084      5.70%     99.67% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     99.67% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond        87411      0.33%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total     26744547                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            3      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return      1259354     53.47%     53.47% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect        14053      0.60%     54.07% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect       526664     22.36%     76.43% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond       463010     19.66%     96.09% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond         4580      0.19%     96.29% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     96.29% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond        87411      3.71%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total      2355075                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect        13636      2.86%      2.86% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%      2.86% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond       454193     95.40%     98.26% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond         8285      1.74%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total       476114                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect        13636      2.86%      2.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%      2.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond       454193     95.40%     98.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond         8285      1.74%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total       476114                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups       614075                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits       453578                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses       160497                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords        26781                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords       640856                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.loop_predictor.used        39826                       # Number of times the loop predictor is the provider. (Count)
system.cpu1.branchPred.loop_predictor.correct        37686                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.loop_predictor.wrong         2140                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.ras.pushes             6669645                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops               6669643                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes           3908807                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used               2760836                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct            2760743                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect               93                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.statistical_corrector.correct      4731751                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.statistical_corrector.wrong      3375002                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect      5841948                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect       212281                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect         7773                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect      1159574                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong       372905                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong        92269                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong         2276                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong         8191                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit        91391                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit        62585                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2       255215                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6       561145                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::9       362111                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::10       352887                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::11       485064                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::12       503699                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::13       485053                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::14       458765                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::15       459502                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::16       543880                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::17       439347                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::18       408110                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::19       285670                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::20       291446                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::21       185014                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::22       171981                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::24       115798                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::26        70202                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::28        62527                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::32        17731                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::36         4256                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0       714961                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2       542606                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6       755997                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::9       470062                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::10       481979                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::11       582894                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::12       547023                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::13       444718                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::14       467066                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::15       353536                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::16       380176                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::17       218363                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::18       209648                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::19       103169                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::20       105392                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::21        36622                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::22        33995                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::24        35145                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::26        28186                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::28         7150                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::32          715                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.commitSquashedInsts      169090516                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls         439592                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts           841905                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    302370471                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.805617                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.617389                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      195023819     64.50%     64.50% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       60084066     19.87%     84.37% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       18759533      6.20%     90.57% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        6328845      2.09%     92.67% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        9747861      3.22%     95.89% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        1340316      0.44%     96.33% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6        3405543      1.13%     97.46% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         565105      0.19%     97.65% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        7115383      2.35%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    302370471                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        198                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls              2760838                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass       666739      0.27%      0.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu    161930599     66.48%     66.75% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult       216763      0.09%     66.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv           28      0.00%     66.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       663740      0.27%     67.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc          920      0.00%     67.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd     10476192      4.30%     71.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu       904753      0.37%     71.78% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp        66240      0.03%     71.81% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt       181684      0.07%     71.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc      7001633      2.87%     74.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult       652154      0.27%     75.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift      1690030      0.69%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd         1840      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt          920      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead     32885344     13.50%     89.22% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite     20769720      8.53%     97.75% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      3850757      1.58%     99.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1634692      0.67%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    243594748                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      7115383                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commit.memoryViolations             34408                       # Number of memory violations (Cycle)
system.cpu1.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu1.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu1.commit.protStores                20847419                       # [Protean] Number of protected stores (Count)
system.cpu1.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu1.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu1.commit.xmitTaints                46042169                       # [Protean] Number of x-taint primitives (Count)
system.cpu1.commit.predAccess                30317804                       # [Protean] Correctly predicted access loads (Count)
system.cpu1.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu1.commit.mispredAccess              6418297                       # [Protean] Mispredicted access loads (Count)
system.cpu1.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu1.commitStats0.numInsts           151845645                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps             243594748                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP     151845645                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP       243594748                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 2.136049                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.468154                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs          59140513                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts          31788480                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts        216960810                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts        36736101                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts       22404412                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass       666739      0.27%      0.27% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu    161930599     66.48%     66.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult       216763      0.09%     66.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv           28      0.00%     66.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd       663740      0.27%     67.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc          920      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd     10476192      4.30%     71.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu       904753      0.37%     71.78% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp        66240      0.03%     71.81% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt       181684      0.07%     71.88% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc      7001633      2.87%     74.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult       652154      0.27%     75.03% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift      1690030      0.69%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd         1840      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt          920      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead     32885344     13.50%     89.22% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite     20769720      8.53%     97.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead      3850757      1.58%     99.33% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite      1634692      0.67%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total    243594748                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl     14436281                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl     11258602                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl      3177679                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl      8106753                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl      6329528                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall      2760838                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn      2760836                       # Class of control type instructions committed (Count)
system.cpu1.decltab0.hits                     6920375                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab0.misses                  28513686                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab0.averagePubBytes               20                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab0.averageBytes               34772                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab0.averageSamples              3242                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab1.averageSamples              3242                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab2.averageSamples              3242                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab3.averageSamples              3242                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decode.idleCycles                28227724                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            216868361                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                 52452229                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles             25783450                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                925138                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved            11834732                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                25457                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             423368438                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                65511                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts          295320019                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches        17706335                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts       38914950                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts      22919751                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           0.910499                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads     118988373                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites    133925888                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads      76359358                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites     34085301                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads    337792444                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites    208965560                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs         61834701                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads    100047723                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites          922                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches          17396574                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    284052850                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                1900790                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 145                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         1010                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                 36166080                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes               182905                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         324256902                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.362589                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.327483                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               229321959     70.72%     70.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 9443488      2.91%     73.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 6700344      2.07%     75.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                10551180      3.25%     78.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 6968851      2.15%     81.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 8170701      2.52%     83.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                53100379     16.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           324256902                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts            276253364                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.851714                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches          26744547                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.082456                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles     39252502                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   925138                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                  58953770                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 6776449                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             415567815                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts               83406                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                62040414                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               37980010                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts               607715                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                  3196106                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                   25372                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents         41143                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect        252566                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect       349803                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              602369                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               294152579                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              293979132                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                223193065                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                483589025                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.906364                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.461535                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                    3306013                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu1.lsq0.squashedLoads               25304313                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                2138                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation              41143                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores              15575598                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads              149422                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                    43                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          36719541                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            38.918950                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           53.185998                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              14814213     40.34%     40.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19             1698293      4.63%     44.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29             5485447     14.94%     59.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39             2732963      7.44%     67.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              836856      2.28%     69.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59             1720006      4.68%     74.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69              715012      1.95%     76.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79             2388505      6.50%     82.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89             3127566      8.52%     91.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99              885130      2.41%     93.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109            440747      1.20%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119            180212      0.49%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129            139187      0.38%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139            102420      0.28%     96.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             87291      0.24%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             73056      0.20%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             58565      0.16%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             93296      0.25%     96.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             86060      0.23%     97.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             93279      0.25%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             85543      0.23%     97.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219            116676      0.32%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             87878      0.24%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239             57156      0.16%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             55475      0.15%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             63858      0.17%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269            112692      0.31%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             87379      0.24%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             45211      0.12%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             30835      0.08%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          218734      0.60%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2412                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            36719541                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu1.lsq0.proteanUnprotUnprotForwards       268914                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu1.lsq0.proteanProtUnprotForwards       166028                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu1.lsq0.proteanProtProtForwards      2548368                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu1.lsq0.proteanUnprotProtForwards       322703                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu1.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu1.lsq0.delayedWritebackTicks   103492855763                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu1.lsq0.delayedWritebackCount        8009948                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               38966523                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               22935323                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                    28987                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     3148                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               36166237                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     1353                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                925138                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                34249683                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles              138481227                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles       1338031                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 66555073                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             82707750                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             419720118                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                29537                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents              70154663                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.SQFullEvents                264339                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents        8054170                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands          756817940                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                 1501469174                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               557163923                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 95030738                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            429639315                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps               327178625                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                   1997                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing               1997                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                120273575                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       707305653                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      847267057                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               151845645                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 243594748                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu10.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu10.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu10.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu10.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu10.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu10.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu10.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu10.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu10.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu10.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu10.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu10.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu10.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu10.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu10.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu10.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu10.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu10.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu10.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu10.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu10.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu10.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu10.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu10.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu10.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu11.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu11.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu11.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu11.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu11.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu11.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu11.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu11.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu11.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu11.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu11.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu11.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu11.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu11.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu11.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu11.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu11.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu11.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu11.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu11.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu11.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu11.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu11.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu11.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu11.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu12.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu12.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu12.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu12.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu12.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu12.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu12.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu12.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu12.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu12.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu12.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu12.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu12.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu12.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu12.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu12.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu12.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu12.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu12.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu12.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu12.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu12.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu12.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu12.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu12.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu13.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu13.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu13.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu13.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu13.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu13.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu13.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu13.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu13.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu13.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu13.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu13.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu13.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu13.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu13.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu13.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu13.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu13.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu13.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu13.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu13.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu13.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu13.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu13.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu13.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu14.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu14.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu14.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu14.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu14.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu14.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu14.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu14.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu14.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu14.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu14.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu14.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu14.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu14.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu14.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu14.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu14.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu14.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu14.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu14.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu14.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu14.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu14.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu14.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu14.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu15.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu15.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu15.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu15.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu15.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu15.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu15.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu15.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu15.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu15.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu15.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu15.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu15.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu15.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu15.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu15.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu15.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu15.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu15.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu15.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu15.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu15.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu15.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu15.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu15.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                       482335375                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              2.248690                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.444703                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                      598103891                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                 1134595                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                     491114442                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued               5518142                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined           246085263                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined        776618153                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved             439947                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          482287955                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              1.018301                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.357438                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                222002021     46.03%     46.03% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                144099762     29.88%     75.91% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                 57830422     11.99%     87.90% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                 28855268      5.98%     93.88% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                 15519527      3.22%     97.10% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  6662797      1.38%     98.48% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  3830797      0.79%     99.28% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  1487731      0.31%     99.59% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                  1999630      0.41%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            482287955                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                 364604      5.97%      5.97% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd               1478414     24.20%     30.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     30.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                173486      2.84%     33.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     33.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                    29      0.00%     33.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc              1311770     21.47%     54.48% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                 1099      0.02%     54.50% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     54.50% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%     54.50% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift              154040      2.52%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                645404     10.57%     67.59% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite               897597     14.69%     82.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead          1069610     17.51%     99.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           12672      0.21%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass      1325238      0.27%      0.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu    287161259     58.47%     58.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult       526853      0.11%     58.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          917      0.00%     58.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd      2164855      0.44%     59.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     59.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     59.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     59.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     59.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc          920      0.00%     59.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     59.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd     27589319      5.62%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu      1205629      0.25%     65.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp       102195      0.02%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt       303620      0.06%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc     12702385      2.59%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult       936855      0.19%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift      2764676      0.56%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd         1840      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt          920      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead     76750781     15.63%     84.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite     48526965      9.88%     94.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead     25164119      5.12%     99.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      3885096      0.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total     491114442                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        1.018201                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            6108725                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.012438                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads              1298502277                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites              739414196                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses      352794737                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                177641429                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites               106013609                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        71635847                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                  406053975                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    89843954                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                  1300746                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                            741                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          47420                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                    44824030                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads      95909122                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores     50937714                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads     18864032                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores     19703665                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            5      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return      5848446     15.87%     15.87% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect      5267680     14.30%     30.17% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect       956692      2.60%     32.76% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond     22367737     60.70%     93.47% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond      2292432      6.22%     99.69% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     99.69% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond       115534      0.31%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total      36848526                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            5      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return      2334996     13.23%     13.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect      2307318     13.08%     26.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect       403602      2.29%     28.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond     11369339     64.44%     93.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond      1186071      6.72%     99.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     99.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond        41682      0.24%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total     17643013                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return         2522      0.18%      0.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect        23849      1.73%      1.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect        92883      6.73%      8.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond      1230617     89.15%     97.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond        22098      1.60%     99.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     99.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond         8437      0.61%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total      1380406                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return      3513450     18.29%     18.29% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect      2960362     15.41%     33.71% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect       553090      2.88%     36.59% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond     10998398     57.27%     93.85% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond      1106361      5.76%     99.62% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     99.62% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond        73852      0.38%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total     19205513                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return          119      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect        13136      1.10%      1.11% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect        78008      6.53%      7.64% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond      1084760     90.81%     98.45% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond        10114      0.85%     99.29% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.29% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond         8434      0.71%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total      1194571                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget     14018567     38.04%     38.04% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB     16343750     44.35%     82.40% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS      5848444     15.87%     98.27% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect       637765      1.73%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total     36848526                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch       799290     57.91%     57.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return       573128     41.52%     99.43% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect         2522      0.18%     99.61% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect         5383      0.39%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total      1380323                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted         22367744                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken      8947824                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect          1380406                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss         78677                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted       818679                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted       561727                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups            36848526                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates              714837                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits               32851657                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.891532                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted          83589                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups        1072224                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits            637765                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses          434459                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            5      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return      5848446     15.87%     15.87% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect      5267680     14.30%     30.17% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect       956692      2.60%     32.76% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond     22367737     60.70%     93.47% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond      2292432      6.22%     99.69% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     99.69% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond       115534      0.31%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total     36848526                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            5      0.00%      0.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return      1744472     43.65%     43.65% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect        27048      0.68%     44.32% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect       956692     23.94%     68.26% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond      1133532     28.36%     96.62% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond        19586      0.49%     97.11% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     97.11% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond       115534      2.89%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total      3996869                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect        23849      3.34%      3.34% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%      3.34% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond       668890     93.57%     96.91% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond        22098      3.09%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total       714837                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect        23849      3.34%      3.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond       668890     93.57%     96.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond        22098      3.09%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total       714837                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups      1072224                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits       637765                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses       434459                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords       101320                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords      1173546                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.loop_predictor.used        47175                       # Number of times the loop predictor is the provider. (Count)
system.cpu2.branchPred.loop_predictor.correct        44746                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.loop_predictor.wrong         2429                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.ras.pushes             8559368                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops               8559366                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes           5045916                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used               3513450                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct            3513331                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect              119                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.statistical_corrector.correct      6632788                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.statistical_corrector.wrong      4365610                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect      7746460                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect       311832                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect        12052                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect      1656756                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong       553399                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong       125228                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong         3968                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong        14800                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit       125233                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit        84021                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2       421984                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6       842372                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::9       579179                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::10       513922                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::11       740716                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::12       759040                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::13       585887                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::14       655170                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::15       621515                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::16       589003                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::17       553384                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::18       477747                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::19       421838                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::20       395145                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::21       194690                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::22       172061                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::24       114375                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::26        57374                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::28        28680                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::32        10126                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::36         2711                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0      1213079                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2       757572                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6      1122188                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::9       674749                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::10       667662                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::11       698215                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::12       745412                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::13       546180                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::14       565315                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::15       457301                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::16       402008                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::17       304311                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::18       233679                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::19       119786                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::20       112257                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::21        48037                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::22        32836                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::24        20415                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::26        12544                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::28         2890                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::32          483                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.commitSquashedInsts      243202181                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls         694648                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts          1330056                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    450666329                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.783625                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.603876                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      294900158     65.44%     65.44% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1       87646525     19.45%     84.88% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2       27113882      6.02%     90.90% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        9172595      2.04%     92.94% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4       13495558      2.99%     95.93% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5        1968680      0.44%     96.37% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6        4933993      1.09%     97.46% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7        1147945      0.25%     97.72% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8       10286993      2.28%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    450666329                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                        390                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls              3513452                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass       973107      0.28%      0.28% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu    220184787     62.35%     62.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult       473679      0.13%     62.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          900      0.00%     62.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd      1776411      0.50%     63.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     63.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     63.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     63.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     63.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc          920      0.00%     63.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     63.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd     26445823      7.49%     70.75% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.75% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu      1122639      0.32%     71.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp       100077      0.03%     71.10% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt       289312      0.08%     71.18% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc     11836519      3.35%     74.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult       936774      0.27%     74.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift      2200358      0.62%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd         1840      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt          920      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     75.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead     44964600     12.73%     88.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite     26923300      7.62%     95.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead     12569255      3.56%     99.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      2352002      0.67%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total    353153223                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples     10286993                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commit.memoryViolations             90307                       # Number of memory violations (Cycle)
system.cpu2.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu2.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu2.commit.protStores                27320957                       # [Protean] Number of protected stores (Count)
system.cpu2.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu2.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu2.commit.xmitTaints                66483139                       # [Protean] Number of x-taint primitives (Count)
system.cpu2.commit.predAccess                48009313                       # [Protean] Correctly predicted access loads (Count)
system.cpu2.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu2.commit.mispredAccess              9524542                       # [Protean] Mispredicted access loads (Count)
system.cpu2.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu2.commitStats0.numInsts           214496115                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps             353153223                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP     214496115                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP       353153223                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 2.248690                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.444703                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs          86809157                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts          66900209                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts        300751497                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts        57533855                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts       29275302                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass       973107      0.28%      0.28% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu    220184787     62.35%     62.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult       473679      0.13%     62.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv          900      0.00%     62.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd      1776411      0.50%     63.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     63.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     63.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     63.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     63.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc          920      0.00%     63.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd     26445823      7.49%     70.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     70.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu      1122639      0.32%     71.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp       100077      0.03%     71.10% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt       289312      0.08%     71.18% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc     11836519      3.35%     74.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult       936774      0.27%     74.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift      2200358      0.62%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd         1840      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt          920      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead     44964600     12.73%     88.15% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite     26923300      7.62%     95.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead     12569255      3.56%     99.33% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite      2352002      0.67%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total    353153223                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl     19205513                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl     15065121                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl      4140392                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl     10998398                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl      8207115                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall      3513452                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn      3513450                       # Class of control type instructions committed (Count)
system.cpu2.decltab0.hits                    10592500                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab0.misses                  46051150                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab0.averagePubBytes               44                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab0.averageBytes               33890                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab0.averageSamples              4822                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab1.averageSamples              4822                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab2.averageSamples              4822                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab3.averageSamples              4822                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decode.idleCycles                40728088                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            327358399                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                 75594951                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles             37137292                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles               1469225                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved            15652411                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                51889                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts             611784691                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts               170403                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts          426459071                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches        23684271                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts       60865219                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts      29911666                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           0.884155                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads     161464352                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites    176219876                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads     138389249                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites     68940440                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads    468610603                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites    287971456                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs         90776885                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads    142946808                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites          922                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches          22829959                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    424544840                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                3040276                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                 743                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         7651                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                 50509496                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes               318558                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         482287955                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             1.326910                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.315259                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               345987092     71.74%     71.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                13040686      2.70%     74.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                 9635765      2.00%     76.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                14868947      3.08%     79.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                 9158179      1.90%     81.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                11182675      2.32%     83.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                78414611     16.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           482287955                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts            391825684                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.812351                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches          36848526                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.076396                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles     56214583                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                  1469225                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                  93865160                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                11065350                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts             599238486                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts              187475                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                95909122                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts               50937714                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts              1133064                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                  5144481                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                   22165                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents        105159                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect        367946                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect       617135                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts              985081                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit               424652084                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount              424430584                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                328132535                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                694471661                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.879949                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.472492                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                    4071159                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu2.lsq0.squashedLoads               38375267                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                4671                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation             105159                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores              21662412                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads              114931                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                    44                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples          57502575                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            79.869123                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          135.043944                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9              21541580     37.46%     37.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19             2553047      4.44%     41.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29             6922812     12.04%     53.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39             3756580      6.53%     60.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49             1232738      2.14%     62.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59             2369943      4.12%     66.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69              957385      1.66%     68.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79             3045674      5.30%     73.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89             4047158      7.04%     80.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99             1046632      1.82%     82.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109            721155      1.25%     83.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119            350962      0.61%     84.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129            352443      0.61%     85.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139            279753      0.49%     85.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149            343235      0.60%     86.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159            174084      0.30%     86.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169            154002      0.27%     86.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179            238480      0.41%     87.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189            213369      0.37%     87.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199            213078      0.37%     87.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209            205454      0.36%     88.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219            240126      0.42%     88.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229            202553      0.35%     88.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239            179994      0.31%     89.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249            140883      0.25%     89.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259            138533      0.24%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269            164192      0.29%     90.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279            165904      0.29%     90.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289            151832      0.26%     90.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299            107281      0.19%     90.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows         5291713      9.20%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2935                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total            57502575                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu2.lsq0.proteanUnprotUnprotForwards       224256                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu2.lsq0.proteanProtUnprotForwards       198904                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu2.lsq0.proteanProtProtForwards      3273279                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu2.lsq0.proteanUnprotProtForwards       374720                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu2.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu2.lsq0.delayedWritebackTicks   149169820773                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu2.lsq0.delayedWritebackCount       11968384                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu2.mmu.dtb.rdAccesses               61758588                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses               29926893                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                    97081                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                    17900                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses               50510254                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                    46064                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              6                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean   3046457596                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 2046679471.266290                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value    683592630                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value   4267243890                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 415801788024                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   9139372788                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles               1469225                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                49287555                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles              217939184                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles        883591                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                 95420509                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            117287891                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts             606149090                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                61152                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents             101234800                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.SQFullEvents                235414                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents        8667817                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands         1057489946                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                 2114417470                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups               780765376                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                166796659                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps            597297577                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps               460192369                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                   2273                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing               2238                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                174738906                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                      1036099599                       # The number of ROB reads (Count)
system.cpu2.rob.writes                     1224367594                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts               214496115                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                 353153223                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       535142659                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              2.350862                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.425376                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                      628290286                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                 1320622                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                     525950590                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued               6351552                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined           251075563                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined        786476091                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved             515126                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          535134648                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.982838                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.351720                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                253714523     47.41%     47.41% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                160654010     30.02%     77.43% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                 59451079     11.11%     88.54% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                 29096168      5.44%     93.98% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                 16666528      3.11%     97.09% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  7237529      1.35%     98.45% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  4307304      0.80%     99.25% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  1651719      0.31%     99.56% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                  2355788      0.44%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            535134648                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                 333280      4.21%      4.21% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      4.21% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      4.21% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      4.21% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      4.21% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      4.21% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      4.21% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      4.21% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      4.21% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      4.21% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      4.21% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd               1780327     22.47%     26.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     26.68% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                163369      2.06%     28.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     4      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc              1743522     22.01%     50.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                 1166      0.01%     50.77% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     50.77% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%     50.77% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift              147025      1.86%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%     52.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                872709     11.02%     63.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite              1011007     12.76%     76.40% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead          1858977     23.47%     99.87% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           10543      0.13%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass      1412168      0.27%      0.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu    289259601     55.00%     55.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult       744023      0.14%     55.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv         1143      0.00%     55.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd      2788128      0.53%     55.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     55.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     55.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     55.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     55.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc          920      0.00%     55.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     55.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd     40405460      7.68%     63.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu      1206773      0.23%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp       103922      0.02%     63.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt       287735      0.05%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc     14808843      2.82%     66.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult       938102      0.18%     66.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift      2975953      0.57%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd         1840      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt          920      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     67.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead     77923493     14.82%     82.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite     47985928      9.12%     91.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead     40707513      7.74%     99.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      4398125      0.84%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total     525950590                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.982823                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            7921929                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.015062                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads              1355596093                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites              743484509                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses      354265351                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                245713216                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites               137305711                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        96358241                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                  408149110                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                   124311241                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                  1345332                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                            488                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           8011                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                   106136290                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads     106073213                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     51288578                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads     18202168                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores     19719161                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            7      0.00%      0.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return      5870332     15.96%     15.96% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect      5181637     14.09%     30.05% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect      1135306      3.09%     33.14% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond     22164683     60.26%     93.40% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond      2322615      6.32%     99.72% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%     99.72% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond       104687      0.28%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total      36779267                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            7      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return      2353356     13.32%     13.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect      2299229     13.02%     26.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect       500736      2.84%     29.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond     11261009     63.76%     92.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond      1214640      6.88%     99.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     99.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond        33605      0.19%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total     17662582                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return         4660      0.33%      0.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect        25626      1.82%      2.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect       109916      7.79%      9.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond      1237975     87.74%     97.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond        23781      1.69%     99.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%     99.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond         9075      0.64%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total      1411033                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return      3516976     18.40%     18.40% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect      2882408     15.08%     33.48% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect       634570      3.32%     36.79% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond     10903674     57.04%     93.83% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond      1107975      5.80%     99.63% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%     99.63% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond        71082      0.37%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total     19116685                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return          997      0.08%      0.08% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect        14251      1.15%      1.24% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect        91719      7.43%      8.67% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond      1107194     89.70%     98.37% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond        11064      0.90%     99.27% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.27% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond         9071      0.73%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total      1234296                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget     14130931     38.42%     38.42% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB     16059601     43.66%     82.09% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS      5870330     15.96%     98.05% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect       718405      1.95%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total     36779267                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch       830485     58.86%     58.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return       571386     40.50%     99.36% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect         4660      0.33%     99.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect         4394      0.31%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total      1410925                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted         22164691                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken      8726645                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect          1411033                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss         83561                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted       851773                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted       559260                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups            36779267                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates              728122                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits               32513306                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.884012                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted          90040                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups        1239992                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits            718405                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses          521587                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            7      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return      5870332     15.96%     15.96% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect      5181637     14.09%     30.05% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect      1135306      3.09%     33.14% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond     22164683     60.26%     93.40% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond      2322615      6.32%     99.72% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%     99.72% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond       104687      0.28%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total     36779267                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            7      0.00%      0.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return      1848864     43.34%     43.34% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect        29353      0.69%     44.03% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect      1135306     26.61%     70.64% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond      1126053     26.40%     97.04% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond        21691      0.51%     97.55% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     97.55% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond       104687      2.45%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total      4265961                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect        25626      3.52%      3.52% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%      3.52% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond       678715     93.21%     96.73% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond        23781      3.27%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total       728122                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect        25626      3.52%      3.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond       678715     93.21%     96.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond        23781      3.27%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total       728122                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups      1239992                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits       718405                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses       521587                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords       118991                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords      1358984                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.loop_predictor.used        45087                       # Number of times the loop predictor is the provider. (Count)
system.cpu3.branchPred.loop_predictor.correct        42203                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.loop_predictor.wrong         2884                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.ras.pushes             8670299                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops               8670297                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes           5153321                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used               3516976                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct            3515979                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect              997                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.statistical_corrector.correct      6584033                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.statistical_corrector.wrong      4319641                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect      7729143                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect       314506                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect        13814                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect      1548618                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong       575316                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong       127754                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong         5021                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong        18452                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit       138976                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit        85384                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2       448091                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6       900534                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::9       535525                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::10       570056                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::11       778875                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::12       777475                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::13       655198                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::14       579387                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::15       593825                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::16       573586                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::17       475176                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::18       491905                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::19       411653                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::20       373742                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::21       188289                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::22       176259                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::24       123164                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::26        56450                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::28        27119                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::32         8143                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::36         2267                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0      1329111                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2       745132                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6      1158992                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::9       650545                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::10       711672                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::11       713151                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::12       734845                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::13       520525                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::14       492098                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::15       414846                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::16       421547                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::17       251175                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::18       259506                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::19       117042                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::20       105409                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::21        38975                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::22        48810                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::24        20148                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::26        10560                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::28         2449                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::32          181                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.commitSquashedInsts      248197891                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls         805496                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts          1357394                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    502825429                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.752817                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.589181                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      336891787     67.00%     67.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1       93544851     18.60%     85.60% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2       28437777      5.66%     91.26% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        9581155      1.91%     93.16% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4       14385445      2.86%     96.03% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5        2055852      0.41%     96.43% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6        5251950      1.04%     97.48% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7        1374161      0.27%     97.75% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8       11302451      2.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    502825429                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                        490                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls              3516978                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass      1068802      0.28%      0.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu    221766442     58.59%     58.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult       668739      0.18%     59.04% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv         1126      0.00%     59.04% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd      2337149      0.62%     59.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     59.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     59.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     59.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     59.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc          920      0.00%     59.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     59.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd     39256032     10.37%     70.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu      1124334      0.30%     70.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp       102214      0.03%     70.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt       273454      0.07%     70.43% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc     13938854      3.68%     74.11% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult       937928      0.25%     74.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift      2418139      0.64%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd         1840      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt          920      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead     45398703     11.99%     86.99% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite     26511043      7.00%     94.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead     20124982      5.32%     99.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      2603724      0.69%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total    378535345                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples     11302451                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commit.memoryViolations             90322                       # Number of memory violations (Cycle)
system.cpu3.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu3.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu3.commit.protStores                27072308                       # [Protean] Number of protected stores (Count)
system.cpu3.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu3.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu3.commit.xmitTaints                74150706                       # [Protean] Number of x-taint primitives (Count)
system.cpu3.commit.predAccess                55827949                       # [Protean] Correctly predicted access loads (Count)
system.cpu3.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu3.commit.mispredAccess              9695736                       # [Protean] Mispredicted access loads (Count)
system.cpu3.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu3.commitStats0.numInsts           227636802                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps             378535345                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP     227636802                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP       378535345                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 2.350862                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.425376                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs          94638452                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts          91553955                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts        309233278                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts        65523685                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts       29114767                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass      1068802      0.28%      0.28% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu    221766442     58.59%     58.87% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult       668739      0.18%     59.04% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv         1126      0.00%     59.04% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd      2337149      0.62%     59.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     59.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     59.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     59.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     59.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     59.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc          920      0.00%     59.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     59.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd     39256032     10.37%     70.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     70.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu      1124334      0.30%     70.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp       102214      0.03%     70.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt       273454      0.07%     70.43% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc     13938854      3.68%     74.11% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult       937928      0.25%     74.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift      2418139      0.64%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd         1840      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt          920      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead     45398703     11.99%     86.99% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite     26511043      7.00%     94.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead     20124982      5.32%     99.31% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite      2603724      0.69%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total    378535345                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl     19116685                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl     14894057                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl      4222628                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl     10903674                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl      8213011                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall      3516978                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn      3516976                       # Class of control type instructions committed (Count)
system.cpu3.decltab0.hits                    10769502                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab0.misses                  54149918                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab0.averagePubBytes              556                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab0.averageBytes               35554                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab0.averageSamples              5351                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab1.averageSamples              5351                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab2.averageSamples              5351                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab3.averageSamples              5351                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decode.idleCycles                41832351                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            373864473                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                 77575529                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles             40365622                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles               1496673                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved            15380666                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                55724                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts             642405297                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts               178897                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts          452776663                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches        23703439                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts       69130645                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts      29828852                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           0.846086                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads     162019616                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites    175238277                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads     179310694                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites     93382978                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads    483344599                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites    289876798                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs         98959497                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads    151017604                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites          922                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches          22648336                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    476003029                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                3102506                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                1307                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles        11482                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                 51878713                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes               321637                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         535134648                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             1.254215                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.274048                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               392687759     73.38%     73.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                13425309      2.51%     75.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                10120578      1.89%     77.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                15097361      2.82%     80.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                 9544780      1.78%     82.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                11516695      2.15%     84.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                82742166     15.46%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           535134648                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts            408250388                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.762881                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches          36779267                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.068728                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles     57567569                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                  1496673                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                 110820959                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                12514253                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts             629610908                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts              145615                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts               106073213                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               51288578                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts              1318072                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                  5560462                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                   18563                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents        104580                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect        369692                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect       653023                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts             1022715                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit               450865742                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount              450623592                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                351716641                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                738317913                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.842063                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.476376                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                    4066823                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu3.lsq0.squashedLoads               40549528                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                3593                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation             104580                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores              22173811                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads              100954                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                    68                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples          65492405                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           116.016612                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          169.394924                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9              21773379     33.25%     33.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19             2558728      3.91%     37.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29             6764988     10.33%     47.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39             3681915      5.62%     53.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49             1303243      1.99%     55.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59             2412330      3.68%     58.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69             1082401      1.65%     60.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79             3078813      4.70%     65.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89             4032225      6.16%     71.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99             1155355      1.76%     73.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109            847078      1.29%     74.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119            491851      0.75%     75.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129            527175      0.80%     75.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139            419750      0.64%     76.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149            545836      0.83%     77.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159            266541      0.41%     77.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169            227311      0.35%     78.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179            342587      0.52%     78.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189            310160      0.47%     79.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199            308820      0.47%     79.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209            309858      0.47%     80.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219            351072      0.54%     80.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229            317628      0.48%     81.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239            302328      0.46%     81.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249            230988      0.35%     81.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259            210476      0.32%     82.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269            266847      0.41%     82.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279            275751      0.42%     83.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289            251620      0.38%     83.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299            188360      0.29%     83.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows        10656991     16.27%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            3442                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total            65492405                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu3.lsq0.proteanUnprotUnprotForwards       249493                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu3.lsq0.proteanProtUnprotForwards       217883                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu3.lsq0.proteanProtProtForwards      3208393                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu3.lsq0.proteanUnprotProtForwards       391054                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu3.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu3.lsq0.delayedWritebackTicks   162684077206                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu3.lsq0.delayedWritebackCount       12088493                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu3.mmu.dtb.rdAccesses               70436448                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses               29844355                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                   161063                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                    19332                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses               51880026                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                    46602                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              8                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean   6109638402                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 4440863505.718361                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value    717083052                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  11575938654                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 400502607204                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  24438553608                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles               1496673                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                50922623                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles              256679412                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles       1084459                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                 98845783                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            126105698                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts             636690649                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                63310                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents             109328316                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.SQFullEvents                213206                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents        7902733                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands         1084429467                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                 2194040179                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups               799175035                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                212076794                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps            620831235                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps               463598232                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                   2537                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing               2525                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                190879030                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                      1117619851                       # The number of ROB reads (Count)
system.cpu3.rob.writes                     1285811474                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts               227636802                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                 378535345                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       594803110                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              2.423920                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.412555                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                      672259118                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                 1437997                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                     570222214                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued               7048485                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined           262742911                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined        820658195                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved             499130                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          594794123                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.958688                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.346278                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                287254997     48.29%     48.29% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                179577164     30.19%     78.49% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                 62476538     10.50%     88.99% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                 30126006      5.06%     94.06% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                 18200420      3.06%     97.12% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  7734246      1.30%     98.42% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                  4849032      0.82%     99.23% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                  1858906      0.31%     99.54% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                  2716814      0.46%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            594794123                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                 335092      3.48%      3.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      3.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      3.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    3      0.00%      3.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      3.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      3.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      3.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      3.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      3.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      3.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      3.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd               2091143     21.72%     25.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     25.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                161320      1.68%     26.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     26.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                    28      0.00%     26.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc              2165603     22.50%     49.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                 1153      0.01%     49.39% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     49.39% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%     49.39% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift              146950      1.53%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%     50.92% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead               1017166     10.57%     61.49% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite              1074739     11.17%     72.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead          2622198     27.24%     99.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           10247      0.11%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass      1543725      0.27%      0.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu    298847430     52.41%     52.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult       911489      0.16%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv         1255      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd      3364597      0.59%     53.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     53.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     53.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     53.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     53.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     53.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc          920      0.00%     53.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     53.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd     53353265      9.36%     62.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu      1248795      0.22%     63.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp       109940      0.02%     63.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt       286222      0.05%     63.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc     17096528      3.00%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult       985138      0.17%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift      3257486      0.57%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd         1840      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt          920      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     66.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead     80399060     14.10%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite     48535462      8.51%     89.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead     55266855      9.69%     99.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      5011287      0.88%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total     570222214                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.958674                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                            9625642                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.016881                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads              1439053229                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites              768789646                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses      364716564                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                312859449                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites               167756374                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses       121271492                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                  419899276                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                   158404855                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                  1407266                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.timesIdled                            560                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           8987                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                   174420675                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads     117402432                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores     52845533                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads     18051917                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores     19781102                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch            8      0.00%      0.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return      6016434     15.90%     15.90% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect      5232255     13.83%     29.73% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect      1337533      3.54%     33.27% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond     22728217     60.07%     93.34% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond      2415450      6.38%     99.72% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%     99.72% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond       105325      0.28%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total      37835222                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch            8      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return      2434306     13.22%     13.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect      2372498     12.89%     26.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect       615160      3.34%     29.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond     11667920     63.38%     92.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond      1284932      6.98%     99.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     99.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond        33561      0.18%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total     18408385                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return         6397      0.43%      0.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect        25230      1.71%      2.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect       124495      8.46%     10.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond      1278762     86.90%     97.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond        26597      1.81%     99.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%     99.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond         9974      0.68%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total      1471455                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return      3582128     18.44%     18.44% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect      2859757     14.72%     33.16% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect       722373      3.72%     36.88% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond     11060297     56.93%     93.81% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond      1130518      5.82%     99.63% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%     99.63% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond        71764      0.37%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total     19426837                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return         1237      0.10%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect        14006      1.09%      1.19% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect       104684      8.16%      9.34% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond      1142154     88.99%     98.33% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond        11456      0.89%     99.22% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.22% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond         9970      0.78%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total      1283507                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget     14568151     38.50%     38.50% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB     16434562     43.44%     81.94% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS      6016432     15.90%     97.84% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect       816077      2.16%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total     37835222                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch       868328     59.02%     59.02% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return       592508     40.27%     99.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect         6397      0.43%     99.72% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect         4117      0.28%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total      1471350                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted         22728226                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken      8963808                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect          1471455                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss         82949                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted       894644                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted       576811                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups            37835222                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates              753778                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits               33117068                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.875297                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted          90064                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups        1442856                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits            816077                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses          626779                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch            8      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return      6016434     15.90%     15.90% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect      5232255     13.83%     29.73% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect      1337533      3.54%     33.27% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond     22728217     60.07%     93.34% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond      2415450      6.38%     99.72% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%     99.72% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond       105325      0.28%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total     37835222                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch            8      0.00%      0.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return      2004528     42.49%     42.49% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect        28592      0.61%     43.09% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect      1337533     28.35%     71.44% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond      1219414     25.85%     97.29% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond        22754      0.48%     97.77% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%     97.77% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond       105325      2.23%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total      4718154                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect        25230      3.35%      3.35% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%      3.35% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond       701951     93.12%     96.47% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond        26597      3.53%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total       753778                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect        25230      3.35%      3.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond       701951     93.12%     96.47% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond        26597      3.53%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total       753778                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups      1442856                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits       816077                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses       626779                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords       134469                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords      1577327                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.loop_predictor.used        51004                       # Number of times the loop predictor is the provider. (Count)
system.cpu4.branchPred.loop_predictor.correct        47593                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.loop_predictor.wrong         3411                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.ras.pushes             9004094                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops               9004092                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes           5421964                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used               3582128                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct            3580891                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect             1237                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.statistical_corrector.correct      6670635                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.statistical_corrector.wrong      4389662                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.longestMatchProviderCorrect      7626424                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.altMatchProviderCorrect       322615                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderCorrect        14643                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalProviderCorrect      1749758                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWrong       594218                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWrong       130994                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderWrong         5222                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalProviderWrong        20444                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWouldHaveHit       144888                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWouldHaveHit        86996                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::2       432270                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::6       912704                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::9       523481                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::10       589931                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::11       742828                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::12       797866                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::13       571600                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::14       664023                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::15       621913                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::16       509586                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::17       471637                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::18       510505                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::19       402022                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::20       343699                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::21       168853                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::22       188219                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::24       121978                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::26        61443                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::28        32003                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::32         5633                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::36         2057                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.altMatchProvider::0      1386476                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::2       714831                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::6      1147278                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::9       648410                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::10       766446                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::11       650560                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::12       698342                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::13       484567                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::14       524051                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::15       496378                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::16       334978                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::17       243409                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::18       244828                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::19       115157                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::20        96868                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::21        37269                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::22        45164                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::24        24965                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::26        12976                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::28         1267                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::32           31                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu4.commit.commitSquashedInsts      259865729                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls         938867                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts          1413936                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    560980477                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.732564                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.584158                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0      381916133     68.08%     68.08% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1      101524378     18.10%     86.18% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2       29952314      5.34%     91.52% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3       10059423      1.79%     93.31% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4       15321839      2.73%     96.04% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5        2196020      0.39%     96.43% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6        5666768      1.01%     97.44% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7        1669951      0.30%     97.74% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8       12673651      2.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    560980477                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                        588                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls              3582130                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass      1195934      0.29%      0.29% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu    228587613     55.62%     55.91% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult       830237      0.20%     56.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv         1238      0.00%     56.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd      2900629      0.71%     56.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     56.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     56.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     56.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     56.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc          920      0.00%     56.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     56.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd     52187486     12.70%     69.52% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu      1153064      0.28%     69.80% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp       107120      0.03%     69.83% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt       273164      0.07%     69.90% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc     16220331      3.95%     73.84% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult       985100      0.24%     74.08% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.08% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift      2699666      0.66%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd         1840      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt          920      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     74.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead     46797586     11.39%     86.13% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite     26818701      6.53%     92.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead     27266011      6.63%     99.29% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      2926644      0.71%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total    410954204                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples     12673651                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commit.memoryViolations             91884                       # Number of memory violations (Cycle)
system.cpu4.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu4.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu4.commit.protStores                27569598                       # [Protean] Number of protected stores (Count)
system.cpu4.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu4.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu4.commit.xmitTaints                82310183                       # [Protean] Number of x-taint primitives (Count)
system.cpu4.commit.predAccess                63160995                       # [Protean] Correctly predicted access loads (Count)
system.cpu4.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu4.commit.mispredAccess             10902602                       # [Protean] Mispredicted access loads (Count)
system.cpu4.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu4.commitStats0.numInsts           245388886                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps             410954204                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP     245388886                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP       410954204                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 2.423920                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.412555                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs         103808942                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts         116396840                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts        324191902                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts        74063597                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts       29745345                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass      1195934      0.29%      0.29% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu    228587613     55.62%     55.91% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult       830237      0.20%     56.12% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv         1238      0.00%     56.12% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd      2900629      0.71%     56.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     56.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     56.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     56.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     56.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     56.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc          920      0.00%     56.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     56.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd     52187486     12.70%     69.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu      1153064      0.28%     69.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp       107120      0.03%     69.83% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt       273164      0.07%     69.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc     16220331      3.95%     73.84% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult       985100      0.24%     74.08% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.08% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift      2699666      0.66%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd         1840      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt          920      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead     46797586     11.39%     86.13% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite     26818701      6.53%     92.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead     27266011      6.63%     99.29% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite      2926644      0.71%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total    410954204                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl     19426837                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl     15050572                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl      4376265                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl     11060297                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl      8366540                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall      3582130                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn      3582128                       # Class of control type instructions committed (Count)
system.cpu4.decltab0.hits                    12036544                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab0.misses                  61649144                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab0.averagePubBytes               28                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab0.averageBytes               32720                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab0.averageSamples              5947                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab1.averageSamples              5947                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab2.averageSamples              5947                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab3.averageSamples              5947                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decode.idleCycles                44183630                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles            423242982                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                 81617351                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles             44195475                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles               1554685                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved            15734931                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                60003                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts             686949433                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts               194432                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts          488292182                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches        24235412                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts       77947963                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts      30495822                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           0.820931                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads     166150429                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites    178420487                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads     221708807                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites    117949817                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads    507446584                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites    299199590                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs        108443785                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads    161862866                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites          922                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches          23267071                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    532884960                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                3227008                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                1761                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles        15565                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                 54494568                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes               331296                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         594794123                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             1.206191                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.245101                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0               442951850     74.47%     74.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                14083251      2.37%     76.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                10866444      1.83%     78.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                15716805      2.64%     81.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                10263522      1.73%     83.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                12058707      2.03%     85.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                88853544     14.94%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           594794123                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts            434566147                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            0.730605                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches          37835222                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.063610                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles     60278333                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                  1554685                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                 128564546                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                13970257                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts             673697115                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts              159767                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts               117402432                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts               52845533                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts              1434235                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                  5937502                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                   22354                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents        107133                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect        379290                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect       687052                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts             1066342                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit               486240148                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount              485988056                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                382243806                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                796524685                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.817057                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.479889                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                    4113545                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu4.lsq0.squashedLoads               43338835                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                4395                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation             107133                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores              23100188                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads              103163                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                    82                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples          74032317                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean           142.577289                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          187.894694                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9              22596018     30.52%     30.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19             2667823      3.60%     34.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29             6734512      9.10%     43.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39             3682613      4.97%     48.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49             1394400      1.88%     50.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59             2483273      3.35%     53.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69             1194411      1.61%     55.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79             3146445      4.25%     59.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89             4073105      5.50%     64.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99             1238697      1.67%     66.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109            968695      1.31%     67.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119            593264      0.80%     68.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129            665387      0.90%     69.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139            542206      0.73%     70.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149            711089      0.96%     71.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159            347774      0.47%     71.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169            300126      0.41%     72.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179            427142      0.58%     72.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189            386089      0.52%     73.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199            384048      0.52%     73.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209            414745      0.56%     74.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219            443097      0.60%     74.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229            402990      0.54%     75.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239            390168      0.53%     75.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249            296642      0.40%     76.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259            268687      0.36%     76.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269            364477      0.49%     77.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279            368455      0.50%     77.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289            321245      0.43%     78.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299            256163      0.35%     78.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows        15968531     21.57%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            3482                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total            74032317                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu4.lsq0.proteanUnprotUnprotForwards       281483                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu4.lsq0.proteanProtUnprotForwards       235267                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu4.lsq0.proteanProtProtForwards      3184668                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu4.lsq0.proteanUnprotProtForwards       412127                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu4.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu4.lsq0.delayedWritebackTicks   177961563532                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu4.lsq0.delayedWritebackCount       12579277                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu4.mmu.dtb.rdAccesses               79803567                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses               30510856                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                   212932                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                    20278                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses               54496344                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                    47880                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions             10                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            5                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean 8355144487.200000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::stdev 10552242785.134741                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value       826140                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  26280213120                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            5                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON 383165438376                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  41775722436                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles               1554685                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                54006186                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles              296105911                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles       1362605                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                104641785                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles            137122951                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts             681001608                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                66570                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents             119114561                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.SQFullEvents                229297                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.fullRegistersEvents        7770127                       # Number of times there has been no free registers (Count)
system.cpu4.rename.renamedOperands         1139532935                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                 2324072151                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups               835867112                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                258287967                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps            657406465                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps               482126470                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                   2455                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing               2455                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                210373390                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                      1218491605                       # The number of ROB reads (Count)
system.cpu4.rob.writes                     1375488144                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts               245388886                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                 410954204                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       650853517                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              2.489540                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.401681                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                      708502601                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                 1713215                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                     610561900                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued               8043021                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined           269058963                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined        833376373                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved             623196                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          650844333                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.938107                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.345380                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                320259043     49.21%     49.21% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                196363524     30.17%     79.38% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                 64745885      9.95%     89.33% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                 30963444      4.76%     94.08% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                 19668374      3.02%     97.10% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  8241719      1.27%     98.37% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                  5397981      0.83%     99.20% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                  2088607      0.32%     99.52% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                  3115756      0.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            650844333                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                 339808      2.96%      2.96% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    3      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd               2454010     21.37%     24.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     24.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                160634      1.40%     25.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     25.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                    14      0.00%     25.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc              2657500     23.15%     48.88% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                 1164      0.01%     48.89% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift              146754      1.28%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%     50.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead               1183603     10.31%     60.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite              1123643      9.79%     70.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead          3404267     29.65%     99.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           10040      0.09%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass      1687524      0.28%      0.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu    304922931     49.94%     50.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult      1090209      0.18%     50.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv         1222      0.00%     50.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd      4159294      0.68%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc          920      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd     66281209     10.86%     61.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu      1281940      0.21%     62.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp       115190      0.02%     62.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt       286847      0.05%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc     19733902      3.23%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult      1039006      0.17%     65.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift      3532900      0.58%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd         1840      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt          920      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead     81899564     13.41%     79.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite     48437670      7.93%     87.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead     70350481     11.52%     99.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      5738331      0.94%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total     610561900                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.938094                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                           11481440                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.018805                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads              1508208157                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites              777698633                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses      370666017                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                383284437                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites               201682817                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses       147038642                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                  426360133                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                   193995683                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                  1440282                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.timesIdled                            698                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                           9184                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                   247568854                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads     127517152                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores     53749679                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads     17716148                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores     19574959                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch           30      0.00%      0.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return      6049774     15.79%     15.79% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect      5127380     13.38%     29.16% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect      1510150      3.94%     33.10% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond     23037020     60.11%     93.22% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond      2492677      6.50%     99.72% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%     99.72% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond       107594      0.28%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total      38324625                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch           30      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return      2429674     13.00%     13.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect      2327130     12.45%     25.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect       690298      3.69%     29.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond     11877291     63.53%     92.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond      1335294      7.14%     99.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%     99.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond        35159      0.19%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total     18694876                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch            3      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return         7816      0.52%      0.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect        26114      1.72%      2.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect       141866      9.37%     11.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond      1301041     85.91%     97.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond        27235      1.80%     99.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%     99.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond        10415      0.69%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total      1514490                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return      3620100     18.44%     18.44% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect      2800250     14.27%     32.71% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect       819852      4.18%     36.88% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond     11159729     56.85%     93.73% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond      1157383      5.90%     99.63% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%     99.63% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond        72435      0.37%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total     19629749                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return         1237      0.09%      0.09% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect        14301      1.08%      1.18% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect       120012      9.08%     10.26% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond      1163572     88.05%     98.30% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond        12042      0.91%     99.21% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.21% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond        10396      0.79%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total      1321560                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget     14750222     38.49%     38.49% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB     16607127     43.33%     81.82% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS      6049772     15.79%     97.61% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect       917504      2.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total     38324625                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch       888863     58.70%     58.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return       614018     40.55%     99.24% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect         7816      0.52%     99.76% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect         3673      0.24%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total      1514370                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted         23037070                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken      9182662                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect          1514490                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss         88746                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted       915878                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted       598612                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups            38324625                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates              755778                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits               33163136                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.865322                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted          96147                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups        1617717                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits            917504                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses          700213                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch           30      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return      6049774     15.79%     15.79% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect      5127380     13.38%     29.16% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect      1510150      3.94%     33.10% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond     23037020     60.11%     93.22% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond      2492677      6.50%     99.72% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%     99.72% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond       107594      0.28%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total     38324625                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch           30      0.00%      0.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return      2163420     41.91%     41.92% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect        29985      0.58%     42.50% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect      1510150     29.26%     71.75% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond      1326742     25.70%     97.46% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond        23569      0.46%     97.92% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%     97.92% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond       107593      2.08%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total      5161489                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect        26114      3.46%      3.46% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%      3.46% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond       702429     92.94%     96.40% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond        27235      3.60%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total       755778                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect        26114      3.46%      3.46% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.46% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond       702429     92.94%     96.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond        27235      3.60%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total       755778                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups      1617717                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits       917504                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses       700213                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords       152281                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords      1770025                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.loop_predictor.used        53402                       # Number of times the loop predictor is the provider. (Count)
system.cpu5.branchPred.loop_predictor.correct        49463                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.loop_predictor.wrong         3939                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.ras.pushes             9067204                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops               9067202                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes           5447102                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used               3620100                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct            3618863                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect             1237                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.statistical_corrector.correct      6715810                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.statistical_corrector.wrong      4443919                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.longestMatchProviderCorrect      7716998                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.altMatchProviderCorrect       324270                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderCorrect        16686                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalProviderCorrect      1725789                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWrong       597550                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWrong       134373                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderWrong         5947                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalProviderWrong        22604                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWouldHaveHit       152734                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWouldHaveHit        89334                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::2       493290                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::6       967363                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::9       579759                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::10       560812                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::11       692150                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::12       842303                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::13       641073                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::14       616247                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::15       547564                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::16       557232                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::17       442046                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::18       532706                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::19       366704                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::20       337346                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::21       165426                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::22       185086                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::24       131437                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::26        73005                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::28        33801                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::32         5793                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::36         2048                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.altMatchProvider::0      1522937                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::2       733754                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::6      1191986                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::9       670323                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::10       688152                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::11       624301                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::12       762703                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::13       547847                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::14       461503                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::15       350398                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::16       406319                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::17       218497                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::18       237878                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::19       117490                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::20       103586                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::21        45386                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::22        48654                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::24        25431                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::26        14124                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::28         1890                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::32           32                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu5.commit.commitSquashedInsts      266187638                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls        1090019                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts          1456058                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    616169925                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.715966                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.580014                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0      425427071     69.04%     69.04% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1      108128298     17.55%     86.59% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2       31481475      5.11%     91.70% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3       10515414      1.71%     93.41% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4       16342066      2.65%     96.06% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5        2326744      0.38%     96.44% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6        6064162      0.98%     97.42% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7        1945153      0.32%     97.74% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8       13939542      2.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    616169925                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                        660                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls              3620102                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass      1337592      0.30%      0.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu    233436490     52.91%     53.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult      1006892      0.23%     53.45% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv         1205      0.00%     53.45% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd      3556123      0.81%     54.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     54.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     54.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     54.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     54.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     54.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc          920      0.00%     54.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     54.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd     65107190     14.76%     69.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu      1183551      0.27%     69.28% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp       111946      0.03%     69.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt       272568      0.06%     69.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc     18855719      4.27%     73.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult      1038922      0.24%     73.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift      2977112      0.67%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd         1840      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt          920      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     74.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead     47690042     10.81%     85.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite     26779724      6.07%     91.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead     34488093      7.82%     99.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      3310004      0.75%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total    441156853                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples     13939542                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commit.memoryViolations             92237                       # Number of memory violations (Cycle)
system.cpu5.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu5.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu5.commit.protStores                27784388                       # [Protean] Number of protected stores (Count)
system.cpu5.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu5.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu5.commit.xmitTaints                89955236                       # [Protean] Number of x-taint primitives (Count)
system.cpu5.commit.predAccess                70115541                       # [Protean] Correctly predicted access loads (Count)
system.cpu5.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu5.commit.mispredAccess             12062594                       # [Protean] Mispredicted access loads (Count)
system.cpu5.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu5.commitStats0.numInsts           261435262                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps             441156853                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP     261435262                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP       441156853                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 2.489540                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.401681                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs         112267863                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts         141996123                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts        336318649                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts        82178135                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts       30089728                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass      1337592      0.30%      0.30% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu    233436490     52.91%     53.22% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult      1006892      0.23%     53.45% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv         1205      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd      3556123      0.81%     54.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc          920      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd     65107190     14.76%     69.01% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu      1183551      0.27%     69.28% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp       111946      0.03%     69.30% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt       272568      0.06%     69.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc     18855719      4.27%     73.64% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult      1038922      0.24%     73.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift      2977112      0.67%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd         1840      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt          920      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     74.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead     47690042     10.81%     85.36% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite     26779724      6.07%     91.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead     34488093      7.82%     99.25% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite      3310004      0.75%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total    441156853                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl     19629749                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl     15117362                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl      4512387                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl     11159729                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl      8470020                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall      3620102                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn      3620100                       # Class of control type instructions committed (Count)
system.cpu5.decltab0.hits                    13243110                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab0.misses                  68763116                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab0.averagePubBytes              580                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab0.averageBytes               32814                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab0.averageSamples              6508                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab1.averageSamples              6508                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab2.averageSamples              6508                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab3.averageSamples              6508                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decode.idleCycles                45871190                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles            471176374                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                 84499353                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles             47700203                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles               1597213                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved            15884431                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                61046                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts             723790351                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts               196824                       # Number of squashed instructions handled by decode (Count)
system.cpu5.executeStats0.numInsts          520085067                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches        24558441                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts       86245896                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts      30878998                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           0.799082                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads     168652046                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites    179635601                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads     265446489                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites    143292714                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads    527005919                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites    304661413                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs        117124894                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads    171237720                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites          922                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches          23574403                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    586820263                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                3314258                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                2229                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles        19788                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.icacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu5.fetch.cacheLines                 56435297                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes               336698                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         650844333                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             1.160278                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.216039                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               491388042     75.50%     75.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                14676482      2.25%     77.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                11482072      1.76%     79.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                16039951      2.46%     81.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                10876064      1.67%     83.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                12394759      1.90%     85.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                93986963     14.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           650844333                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts            454784891                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            0.698752                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches          38324625                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.058884                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles     62344835                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                  1597213                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                 146521302                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                15422521                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts             710215816                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts              156612                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts               127517152                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts               53749679                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts              1708792                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                  6355781                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                   23337                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents        107846                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect        392428                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect       710090                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts             1102518                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit               517972543                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount              517704659                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                409816105                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                849182839                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.795424                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.482601                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                    4087849                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu5.lsq0.squashedLoads               45339017                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                5441                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation             107846                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores              23659951                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads              101698                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                   145                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples          82146855                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean           163.652013                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          199.528875                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9              23332815     28.40%     28.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19             2717926      3.31%     31.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29             6591129      8.02%     39.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39             3679133      4.48%     44.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49             1465536      1.78%     46.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59             2541202      3.09%     49.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69             1304333      1.59%     50.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79             3177679      3.87%     54.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89             4085719      4.97%     59.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99             1336103      1.63%     61.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109           1080728      1.32%     62.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119            716922      0.87%     63.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129            823809      1.00%     64.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139            672584      0.82%     65.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149            895949      1.09%     66.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159            436491      0.53%     66.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169            368458      0.45%     67.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179            524672      0.64%     67.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189            477172      0.58%     68.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199            465128      0.57%     69.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209            512247      0.62%     69.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219            542954      0.66%     70.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229            499498      0.61%     70.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239            493756      0.60%     71.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249            373809      0.46%     71.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259            333999      0.41%     72.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269            454172      0.55%     72.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279            459902      0.56%     73.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289            405642      0.49%     73.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299            325058      0.40%     74.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows        21052330     25.63%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            3108                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total            82146855                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu5.lsq0.proteanUnprotUnprotForwards       306627                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu5.lsq0.proteanProtUnprotForwards       242467                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu5.lsq0.proteanProtProtForwards      3125057                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu5.lsq0.proteanUnprotProtForwards       413698                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu5.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu5.lsq0.delayedWritebackTicks   191147852169                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu5.lsq0.delayedWritebackCount       12868270                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu5.mmu.dtb.rdAccesses               88496898                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses               30895997                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                   271194                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                    21080                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses               56437529                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                    48693                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              8                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  15134203602                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::stdev 19200309897.018795                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value   1274106036                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  43552629036                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON 364404346404                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  60536814408                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles               1597213                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                56348444                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles              335330989                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles       1066527                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                109093459                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles            147407701                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts             717653706                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                66974                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents             127968373                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.SQFullEvents                231548                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.fullRegistersEvents        7748222                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands         1177196879                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                 2421970322                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups               859189534                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                307601852                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps            688768122                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps               488428757                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                   2378                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing               2373                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                227971370                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                      1308939018                       # The number of ROB reads (Count)
system.cpu5.rob.writes                     1449397414                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts               261435262                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                 441156853                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       712874056                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              2.539352                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.393801                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                      755355352                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                 2069750                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                     658511295                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued               9138117                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined           280101543                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined        861543181                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved             781572                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          712860112                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.923759                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.349599                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                356241750     49.97%     49.97% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                214308735     30.06%     80.04% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                 67823106      9.51%     89.55% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                 32028620      4.49%     94.04% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                 21482148      3.01%     97.06% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  8919731      1.25%     98.31% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                  6072175      0.85%     99.16% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                  2360585      0.33%     99.49% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                  3623262      0.51%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            712860112                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                 344277      2.52%      2.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd               2918405     21.37%     23.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     23.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                158739      1.16%     25.05% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     25.05% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                    19      0.00%     25.05% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc              3289336     24.08%     49.14% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                 1064      0.01%     49.14% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     49.14% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%     49.14% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift              147748      1.08%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%     50.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead               1380484     10.11%     60.33% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite              1203828      8.81%     69.15% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead          4203747     30.78%     99.93% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           10114      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass      1879639      0.29%      0.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu    314891299     47.82%     48.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult      1288954      0.20%     48.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv         1802      0.00%     48.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd      5201698      0.79%     49.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     49.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     49.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     49.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     49.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc          920      0.00%     49.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     49.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd     80140580     12.17%     61.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu      1326190      0.20%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp       124160      0.02%     61.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt       294029      0.04%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc     23146960      3.52%     65.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult      1115908      0.17%     65.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift      3853028      0.59%     65.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     65.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     65.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd         1840      0.00%     65.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt          920      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead     84199576     12.79%     78.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite     48724808      7.40%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead     85762439     13.02%     99.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      6556545      1.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total     658511295                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.923741                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                           13657761                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.020740                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads              1592968540                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites              798034145                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses      380977478                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                459710040                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites               239601515                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses       175471188                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                  437597345                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                   232692072                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                  1470985                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.timesIdled                            973                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          13944                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                   329764539                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads     139124366                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores     55301151                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads     17718422                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores     19576445                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch           26      0.00%      0.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return      6162852     15.68%     15.68% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect      5097376     12.97%     28.66% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect      1718701      4.37%     33.03% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond     23633212     60.14%     93.17% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond      2573586      6.55%     99.72% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%     99.72% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond       109873      0.28%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total      39295626                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch           26      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return      2462415     12.82%     12.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect      2327884     12.12%     24.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect       787754      4.10%     29.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond     12230211     63.66%     92.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond      1368905      7.12%     99.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%     99.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond        35956      0.19%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total     19213151                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return         9207      0.59%      0.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect        25772      1.65%      2.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect       153646      9.85%     12.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond      1329752     85.26%     97.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond        29874      1.92%     99.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%     99.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond        11454      0.73%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total      1559705                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return      3700437     18.43%     18.43% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect      2769492     13.79%     32.22% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect       930947      4.64%     36.85% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond     11403001     56.78%     93.63% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond      1204681      6.00%     99.63% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%     99.63% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond        73917      0.37%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total     20082475                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return         1415      0.10%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect        14111      1.03%      1.13% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect       130836      9.56%     10.69% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond      1199011     87.58%     98.27% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond        12301      0.90%     99.16% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.16% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond        11443      0.84%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total      1369117                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget     15161860     38.58%     38.58% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB     16921272     43.06%     81.65% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS      6162850     15.68%     97.33% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect      1049644      2.67%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total     39295626                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch       907319     58.18%     58.18% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return       639301     40.99%     99.17% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect         9207      0.59%     99.76% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect         3711      0.24%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total      1559538                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted         23633250                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken      9452046                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect          1559705                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss         87316                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted       939558                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted       620147                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups            39295626                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates              765251                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits               33634090                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.855925                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted          94830                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups        1828557                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits           1049644                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses          778913                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch           26      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return      6162852     15.68%     15.68% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect      5097376     12.97%     28.66% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect      1718701      4.37%     33.03% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond     23633212     60.14%     93.17% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond      2573586      6.55%     99.72% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%     99.72% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond       109873      0.28%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total     39295626                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch           26      0.00%      0.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return      2331475     41.18%     41.18% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect        29151      0.51%     41.70% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect      1718701     30.36%     72.05% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond      1448017     25.58%     97.63% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond        24293      0.43%     98.06% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%     98.06% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond       109873      1.94%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total      5661536                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect        25772      3.37%      3.37% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%      3.37% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond       709605     92.73%     96.10% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond        29874      3.90%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total       765251                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect        25772      3.37%      3.37% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.37% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond       709605     92.73%     96.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond        29874      3.90%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total       765251                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups      1828557                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits      1049644                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses       778913                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords       165100                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords      1993674                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.loop_predictor.used        59217                       # Number of times the loop predictor is the provider. (Count)
system.cpu6.branchPred.loop_predictor.correct        54367                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.loop_predictor.wrong         4850                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.ras.pushes             9278492                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops               9278490                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes           5578053                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used               3700437                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct            3699022                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect             1415                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.statistical_corrector.correct      6872009                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.statistical_corrector.wrong      4530992                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.longestMatchProviderCorrect      7694225                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.altMatchProviderCorrect       334756                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderCorrect        17296                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalProviderCorrect      1933541                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWrong       616811                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWrong       138564                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderWrong         6345                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalProviderWrong        23703                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWouldHaveHit       157108                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWouldHaveHit        91593                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::2       498493                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::6       865341                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::9       619682                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::10       620006                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::11       780531                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::12       800281                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::13       691478                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::14       601316                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::15       565462                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::16       573360                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::17       459574                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::18       469900                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::19       287176                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::20       370270                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::21       149054                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::22       182136                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::24       130754                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::26        71964                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::28        40221                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::32         5158                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::36         2199                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.altMatchProvider::0      1565003                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::2       721067                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::6      1202584                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::9       681962                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::10       674522                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::11       738151                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::12       666025                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::13       564333                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::14       447889                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::15       354967                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::16       380379                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::17       228158                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::18       219284                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::19        86668                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::20       118465                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::21        41760                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::22        47242                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::24        29421                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::26        15276                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::28         1172                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::32           28                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu6.commit.commitSquashedInsts      277216203                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls        1288178                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts          1497320                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    676761082                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.705306                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.579535                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0      472222814     69.78%     69.78% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1      115455123     17.06%     86.84% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2       33568027      4.96%     91.80% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3       11135980      1.65%     93.44% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4       17696124      2.61%     96.06% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5        2497810      0.37%     96.43% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6        6602035      0.98%     97.40% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7        2226666      0.33%     97.73% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8       15356503      2.27%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    676761082                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                        990                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls              3700439                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass      1531167      0.32%      0.32% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu    241195595     50.53%     50.85% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult      1194457      0.25%     51.10% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv         1783      0.00%     51.10% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd      4401243      0.92%     52.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     52.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     52.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     52.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     52.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc          920      0.00%     52.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     52.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd     78949288     16.54%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu      1218822      0.26%     68.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp       120980      0.03%     68.85% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt       279768      0.06%     68.90% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc     22265656      4.66%     73.57% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult      1115810      0.23%     73.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift      3298532      0.69%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd         1840      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt          920      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     74.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead     49123753     10.29%     84.79% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite     26990955      5.65%     90.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead     41892913      8.78%     99.22% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      3739157      0.78%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total    477323559                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples     15356503                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commit.memoryViolations             94175                       # Number of memory violations (Cycle)
system.cpu6.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu6.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu6.commit.protStores                28263794                       # [Protean] Number of protected stores (Count)
system.cpu6.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu6.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu6.commit.xmitTaints                98159761                       # [Protean] Number of x-taint primitives (Count)
system.cpu6.commit.predAccess                77901112                       # [Protean] Correctly predicted access loads (Count)
system.cpu6.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu6.commit.mispredAccess             13115554                       # [Protean] Mispredicted access loads (Count)
system.cpu6.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu6.commitStats0.numInsts           280730685                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps             477323559                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP     280730685                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP       477323559                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 2.539352                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.393801                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs         121746778                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts         170176659                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts        352024260                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts        91016666                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts       30730112                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass      1531167      0.32%      0.32% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu    241195595     50.53%     50.85% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult      1194457      0.25%     51.10% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv         1783      0.00%     51.10% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd      4401243      0.92%     52.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     52.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     52.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     52.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     52.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc          920      0.00%     52.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd     78949288     16.54%     68.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu      1218822      0.26%     68.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp       120980      0.03%     68.85% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt       279768      0.06%     68.90% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc     22265656      4.66%     73.57% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult      1115810      0.23%     73.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift      3298532      0.69%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd         1840      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt          920      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     74.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead     49123753     10.29%     84.79% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite     26990955      5.65%     90.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead     41892913      8.78%     99.22% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite      3739157      0.78%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total    477323559                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl     20082475                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl     15377174                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl      4705301                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl     11403001                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl      8679474                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall      3700439                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn      3700437                       # Class of control type instructions committed (Count)
system.cpu6.decltab0.hits                    14378138                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab0.misses                  76631697                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab0.averagePubBytes               48                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab0.averageBytes               32462                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab0.averageSamples              7128                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab1.averageSamples              7128                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab2.averageSamples              7128                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab3.averageSamples              7128                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decode.idleCycles                48115093                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles            522540967                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                 89022599                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles             51541004                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles               1640449                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved            16197236                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                64993                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts             771282812                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts               216287                       # Number of squashed instructions handled by decode (Count)
system.cpu6.executeStats0.numInsts          558922390                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches        25196133                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts       95292266                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts      31553957                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           0.784041                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads     172878823                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites    182500106                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads     314672750                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites    171245140                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads    551741081                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites    313751604                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs        126846223                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads    182395981                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites          922                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches          24133766                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    646004689                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                3408518                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                2145                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles        20515                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles          103                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                 59036364                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes               340559                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         712860112                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             1.127916                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.195393                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0               543515500     76.24%     76.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                15428429      2.16%     78.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                12231776      1.72%     80.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                16715093      2.34%     82.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                11445670      1.61%     84.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                12915354      1.81%     85.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6               100608290     14.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           712860112                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts            481375207                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            0.675260                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches          39295626                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.055123                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles     65128401                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                  1640449                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                 166057470                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                16887243                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts             757425102                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts              142674                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts               139124366                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts               55301151                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts              2063468                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                  6792641                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                   13386                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents        110335                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect        397616                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect       724931                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts             1122547                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit               556727925                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount              556448666                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                442982674                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                913827943                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.780571                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.484755                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                    4130398                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu6.lsq0.squashedLoads               48107700                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                3903                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation             110335                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores              24571039                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads               98063                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                   165                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples          90985386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean           179.236177                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          206.987913                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9              24457720     26.88%     26.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19             2820314      3.10%     29.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29             6551233      7.20%     37.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39             3693756      4.06%     41.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49             1592571      1.75%     42.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59             2615050      2.87%     45.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69             1437366      1.58%     47.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79             3237100      3.56%     51.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89             4108134      4.52%     55.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99             1467042      1.61%     57.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109           1241402      1.36%     58.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119            854621      0.94%     59.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129           1002121      1.10%     60.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139            815329      0.90%     61.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149           1104351      1.21%     62.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159            523551      0.58%     63.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169            443167      0.49%     63.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179            620418      0.68%     64.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189            565753      0.62%     65.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199            558449      0.61%     65.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209            612433      0.67%     66.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219            645903      0.71%     67.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229            601120      0.66%     67.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239            600738      0.66%     68.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249            452847      0.50%     68.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259            404139      0.44%     69.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269            540365      0.59%     69.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279            551989      0.61%     70.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289            496147      0.55%     71.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299            396315      0.44%     71.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows        25973942     28.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            3511                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total            90985386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu6.lsq0.proteanUnprotUnprotForwards       322957                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu6.lsq0.proteanProtUnprotForwards       257843                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu6.lsq0.proteanProtProtForwards      3122445                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu6.lsq0.proteanUnprotProtForwards       427153                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu6.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu6.lsq0.delayedWritebackTicks   204969447522                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu6.lsq0.delayedWritebackCount       13321248                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu6.mmu.dtb.rdAccesses               98132454                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses               31569236                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                   325498                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                    22222                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses               59038522                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                    49173                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              8                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  20487834234                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::stdev 28566615246.016872                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            3     75.00%     75.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::5e+10-1e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value   1237971084                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  62991508314                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON 342989823876                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  81951336936                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles               1640449                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                59331768                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles              376916636                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles       1088634                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                115397344                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles            158485281                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts             764996584                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                70847                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents             137773174                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.SQFullEvents                190141                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.fullRegistersEvents        7587005                       # Number of times there has been no free registers (Count)
system.cpu6.rename.renamedOperands         1231240547                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                 2553231403                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups               893564422                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                363506851                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps            728492539                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps               502748008                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                   2273                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing               2264                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                247203792                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                      1415308017                       # The number of ROB reads (Count)
system.cpu6.rob.writes                     1545212323                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts               280730685                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                 477323559                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       697057202                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              2.545196                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.392897                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                      735967074                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                 1973217                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                     643077340                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued               9068947                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined           271512986                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined        832933890                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved             637537                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          697043676                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.922578                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.358408                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                350433050     50.27%     50.27% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                208189617     29.87%     80.14% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                 65432880      9.39%     89.53% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                 30897704      4.43%     93.96% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                 21229732      3.05%     97.01% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  8608834      1.24%     98.24% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                  6122629      0.88%     99.12% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                  2403861      0.34%     99.47% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                  3725369      0.53%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            697043676                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                 334385      2.42%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    1      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd               3039062     21.96%     24.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     24.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                156219      1.13%     25.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     25.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                    10      0.00%     25.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc              3462171     25.02%     50.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                 1036      0.01%     50.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     50.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%     50.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift              144071      1.04%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%     51.57% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead               1333453      9.63%     61.20% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite              1111181      8.03%     69.23% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead          4249241     30.70%     99.93% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite            9266      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass      1897958      0.30%      0.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu    303283097     47.16%     47.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult      1244383      0.19%     47.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv         2424      0.00%     47.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd      5315912      0.83%     48.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     48.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     48.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     48.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     48.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc          920      0.00%     48.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     48.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd     81090446     12.61%     61.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu      1325337      0.21%     61.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp       124377      0.02%     61.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt       288528      0.04%     61.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc     23954322      3.72%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult      1110606      0.17%     65.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift      3896027      0.61%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd         1840      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt          920      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead     80663562     12.54%     78.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite     46672603      7.26%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead     85415869     13.28%     98.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      6788209      1.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total     643077340                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.922560                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                           13840096                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.021522                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads              1541648497                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites              767804089                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses      365617586                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                464458902                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites               241751170                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses       177671546                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                  419801343                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                   235218135                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                  1418505                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.timesIdled                           1069                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          13526                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                   445355447                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads     135759740                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores     53753323                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads     17280535                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores     18809161                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch           32      0.00%      0.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return      5958238     15.70%     15.70% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect      4890155     12.88%     28.58% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect      1756890      4.63%     33.20% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond     22780454     60.01%     93.21% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond      2468719      6.50%     99.72% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%     99.72% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond       107733      0.28%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total      37962221                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch           32      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return      2382303     12.74%     12.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect      2240245     11.98%     24.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect       830863      4.44%     29.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond     11895935     63.60%     92.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond      1319882      7.06%     99.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%     99.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond        35625      0.19%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total     18704885                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch            4      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return         8981      0.60%      0.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect        25134      1.67%      2.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect       152577     10.12%     12.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond      1278273     84.80%     97.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond        31064      2.06%     99.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%     99.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond        11432      0.76%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total      1507465                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return      3575935     18.57%     18.57% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect      2649910     13.76%     32.33% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect       926027      4.81%     37.14% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond     10884519     56.52%     93.66% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond      1148837      5.97%     99.63% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%     99.63% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond        72108      0.37%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total     19257336                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return         1536      0.12%      0.12% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect        13418      1.01%      1.13% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect       129346      9.77%     10.90% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond      1154719     87.23%     98.13% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond        13319      1.01%     99.14% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.14% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond        11413      0.86%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total      1323751                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget     14525196     38.26%     38.26% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB     16427281     43.27%     81.53% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS      5958236     15.70%     97.23% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect      1051508      2.77%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total     37962221                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch       867181     57.54%     57.54% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return       627416     41.63%     99.16% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect         8981      0.60%     99.76% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect         3645      0.24%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total      1507223                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted         22780509                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken      9263536                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect          1507465                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss         85647                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted       901960                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted       605505                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups            37962221                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates              728966                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits               32335493                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.851781                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted          93577                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups        1864588                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits           1051508                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses          813080                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch           32      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return      5958238     15.70%     15.70% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect      4890155     12.88%     28.58% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect      1756890      4.63%     33.20% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond     22780454     60.01%     93.21% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond      2468719      6.50%     99.72% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%     99.72% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond       107733      0.28%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total     37962221                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch           32      0.00%      0.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return      2309197     41.04%     41.04% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect        28403      0.50%     41.55% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect      1756890     31.22%     72.77% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond      1400319     24.89%     97.66% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond        24154      0.43%     98.09% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%     98.09% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond       107733      1.91%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total      5626728                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect        25134      3.45%      3.45% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%      3.45% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond       672768     92.29%     95.74% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond        31064      4.26%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total       728966                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect        25134      3.45%      3.45% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.45% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond       672768     92.29%     95.74% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond        31064      4.26%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total       728966                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups      1864588                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits      1051508                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses       813080                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords       164009                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords      2028632                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu7.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.ras.pushes             9029348                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops               9029346                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes           5453411                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used               3575935                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct            3574399                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect             1536                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.statistical_corrector.correct      6498984                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.statistical_corrector.wrong      4385535                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.longestMatchProviderCorrect      7254215                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.altMatchProviderCorrect       314905                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderCorrect        16773                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalProviderCorrect      1975440                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWrong       589456                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWrong       135543                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderWrong         6151                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalProviderWrong        23961                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWouldHaveHit       157943                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWouldHaveHit        90033                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::2       440602                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::6       905823                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::9       560660                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::10       560557                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::11       734141                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::12       758913                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::13       569093                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::14       601763                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::15       557092                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::16       513058                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::17       449309                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::18       436492                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::19       320989                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::20       300124                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::21       162808                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::22       154648                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::24       133543                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::26        85020                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::28        42278                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::32         5125                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::36         2081                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.altMatchProvider::0      1412490                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::2       749856                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::6      1107607                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::9       683068                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::10       678962                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::11       604058                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::12       640132                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::13       491553                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::14       453006                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::15       366090                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::16       322615                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::17       244968                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::18       192634                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::19       102706                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::20       100734                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::21        46151                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::22        49239                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::24        32151                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::26        14628                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::28         1444                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::32           27                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu7.commit.commitSquashedInsts      268623980                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls        1335680                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts          1442799                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    662073242                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.704495                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.585043                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0      463602034     70.02%     70.02% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1      111601241     16.86%     86.88% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2       32463048      4.90%     91.78% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3       10564528      1.60%     93.38% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4       17489064      2.64%     96.02% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5        2426301      0.37%     96.39% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6        6540231      0.99%     97.37% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7        2217123      0.33%     97.71% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8       15169672      2.29%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    662073242                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                       1078                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls              3575937                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass      1567120      0.34%      0.34% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu    231756913     49.69%     50.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult      1159405      0.25%     50.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv         2407      0.00%     50.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd      4625205      0.99%     51.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     51.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     51.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     51.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     51.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc          920      0.00%     51.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     51.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd     79902206     17.13%     68.40% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.40% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu      1216328      0.26%     68.66% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp       119903      0.03%     68.68% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt       274884      0.06%     68.74% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc     23076516      4.95%     73.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult      1110416      0.24%     73.93% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.93% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.93% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift      3340690      0.72%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd         1840      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt          920      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     74.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead     46919058     10.06%     84.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite     25819556      5.54%     90.24% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead     41685836      8.94%     99.18% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      3847182      0.82%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total    466427305                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples     15169672                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commit.memoryViolations             87622                       # Number of memory violations (Cycle)
system.cpu7.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu7.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu7.commit.protStores                27224265                       # [Protean] Number of protected stores (Count)
system.cpu7.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu7.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu7.commit.xmitTaints                95757065                       # [Protean] Number of x-taint primitives (Count)
system.cpu7.commit.predAccess                75742462                       # [Protean] Correctly predicted access loads (Count)
system.cpu7.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu7.commit.mispredAccess             12862432                       # [Protean] Mispredicted access loads (Count)
system.cpu7.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu7.commitStats0.numInsts           273871679                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps             466427305                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP     273871679                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP       466427305                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 2.545196                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.392897                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs         118271632                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts         172500386                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts        338658784                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts        88604894                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts       29666738                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass      1567120      0.34%      0.34% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu    231756913     49.69%     50.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult      1159405      0.25%     50.27% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv         2407      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd      4625205      0.99%     51.26% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     51.26% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     51.26% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     51.26% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.26% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     51.26% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc          920      0.00%     51.26% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.26% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd     79902206     17.13%     68.40% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.40% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu      1216328      0.26%     68.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp       119903      0.03%     68.68% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt       274884      0.06%     68.74% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc     23076516      4.95%     73.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult      1110416      0.24%     73.93% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.93% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.93% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift      3340690      0.72%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd         1840      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt          920      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead     46919058     10.06%     84.70% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite     25819556      5.54%     90.24% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead     41685836      8.94%     99.18% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite      3847182      0.82%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total    466427305                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl     19257336                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl     14683266                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl      4574070                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl     10884519                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl      8372817                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall      3575937                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn      3575935                       # Class of control type instructions committed (Count)
system.cpu7.decltab0.hits                    14137033                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab0.misses                  74598683                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab0.averagePubBytes              556                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab0.averageBytes               33466                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab0.averageSamples              6970                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab1.averageSamples              6970                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab2.averageSamples              6970                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab3.averageSamples              6970                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decode.idleCycles                46833003                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles            511686248                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                 87030221                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles             49914894                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles               1579310                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved            15723841                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                67222                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts             751242280                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts               224785                       # Number of squashed instructions handled by decode (Count)
system.cpu7.executeStats0.numInsts          545698501                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches        24242511                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts       92837482                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts      30464721                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           0.782860                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads     165164076                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites    174652988                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads     320346157                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites    173355272                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads    531293913                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites    301171510                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs        123302203                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads    176875058                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites          922                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches          23437025                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    631987593                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                3290360                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                1943                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles        19016                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles          143                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                 57355089                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes               325708                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         697043676                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             1.123294                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.192509                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0               532175900     76.35%     76.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                15097565      2.17%     78.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                11912218      1.71%     80.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                15973461      2.29%     82.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                11369459      1.63%     84.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                12425958      1.78%     85.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                98089115     14.07%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           697043676                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts            468220511                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            0.671710                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches          37962221                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.054461                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles     63389801                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                  1579310                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                 165101177                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                16688387                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts             737940291                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts              137882                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts               135759740                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts               53753323                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts              1966748                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                  6736603                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                   20785                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents        103037                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect        386478                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect       690254                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts             1076732                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit               543566829                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount              543289132                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                432679226                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                892974214                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.779404                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.484537                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                    3957034                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu7.lsq0.squashedLoads               47154846                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                5400                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation             103037                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores              24086585                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads               92121                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                   175                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples          88573614                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean           182.636209                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          209.272769                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9              23411153     26.43%     26.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19             2738631      3.09%     29.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29             6237804      7.04%     36.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39             3517726      3.97%     40.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49             1568934      1.77%     42.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59             2499824      2.82%     45.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69             1411572      1.59%     46.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79             3082164      3.48%     50.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89             3953143      4.46%     54.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99             1473120      1.66%     56.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109           1212175      1.37%     57.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119            853451      0.96%     58.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129           1007010      1.14%     59.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139            822884      0.93%     60.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149           1100440      1.24%     61.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159            537767      0.61%     62.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169            450747      0.51%     63.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179            611418      0.69%     63.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189            563129      0.64%     64.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199            554998      0.63%     65.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209            609675      0.69%     65.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219            638200      0.72%     66.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229            587077      0.66%     67.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239            578988      0.65%     67.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249            434973      0.49%     68.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259            403586      0.46%     68.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269            549390      0.62%     69.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279            548329      0.62%     69.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289            484705      0.55%     70.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299            391580      0.44%     70.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows        25739021     29.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            3817                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total            88573614                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu7.lsq0.proteanUnprotUnprotForwards       330665                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu7.lsq0.proteanProtUnprotForwards       246079                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu7.lsq0.proteanProtProtForwards      2965992                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu7.lsq0.proteanUnprotProtForwards       414298                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu7.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu7.lsq0.delayedWritebackTicks   199741007859                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu7.lsq0.delayedWritebackCount       12686896                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu7.mmu.dtb.rdAccesses               95322908                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses               30479822                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                   348487                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                    24070                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses               57356985                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                    48409                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions             42                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples           21                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean   5360464816                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::stdev 18379730723.572300                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10           20     95.24%     95.24% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::5e+10-1e+11            1      4.76%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value     59136336                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  84629174784                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total           21                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON 312371399676                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED 112569761136                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles               1579310                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                57686735                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles              371116677                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles       1090849                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                112453570                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles            153116535                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts             745182627                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                61620                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents             133033705                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.SQFullEvents                227093                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.fullRegistersEvents        7110596                       # Number of times there has been no free registers (Count)
system.cpu7.rename.renamedOperands         1190694498                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                 2478271900                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups               861303315                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                368638451                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps            705746733                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps               484947765                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                   2353                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing               2356                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                239681201                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                      1381319597                       # The number of ROB reads (Count)
system.cpu7.rob.writes                     1505104066                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts               273871679                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                 466427305                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                       685777635                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              2.542343                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              0.393338                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                      635206883                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                 2606952                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                     609008971                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued               8718410                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined           177392268                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined        521128687                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved            1189294                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples          685593558                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.888294                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.252324                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                342422477     49.95%     49.95% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                206825408     30.17%     80.11% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                 69780524     10.18%     90.29% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                 31034446      4.53%     94.82% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                 20391948      2.97%     97.79% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                  7313745      1.07%     98.86% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                  4647025      0.68%     99.54% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                  1923370      0.28%     99.82% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                  1254615      0.18%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total            685593558                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                 101962      0.94%      0.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      0.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      0.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      0.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      0.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      0.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      0.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      0.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      0.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      0.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      0.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd               2756808     25.30%     26.23% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%     26.23% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                 21249      0.19%     26.43% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%     26.43% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                   102      0.00%     26.43% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc              3212676     29.48%     55.91% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                  716      0.01%     55.92% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%     55.92% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0      0.00%     55.92% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift              271923      2.50%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0      0.00%     58.41% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                942997      8.65%     67.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite               624605      5.73%     72.80% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead          2956003     27.13%     99.92% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite            8465      0.08%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass      1858380      0.31%      0.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu    273639356     44.93%     45.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult      1217579      0.20%     45.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv         2756      0.00%     45.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd      6409244      1.05%     46.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     46.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     46.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     46.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     46.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc          920      0.00%     46.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     46.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd     81287110     13.35%     59.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu      1288755      0.21%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp       122547      0.02%     60.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt       280384      0.05%     60.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc     25082908      4.12%     64.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult      1125880      0.18%     64.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift      3713276      0.61%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd         1840      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt          920      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0      0.00%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead     76841587     12.62%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite     44732449      7.35%     84.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead     84415513     13.86%     98.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite      6987567      1.15%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total     609008971                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.888056                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                           10897506                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.017894                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads              1457116830                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites              580144591                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses      332799412                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                466110586                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites               235133119                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses       179672268                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                  382999613                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                   235048484                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                   948170                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.timesIdled                          33674                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                         184077                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                   376392342                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.MemDepUnit__0.insertedLoads     117818779                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores     44608343                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads     12617627                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores     14555789                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch           18      0.00%      0.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return      5257280     16.18%     16.18% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect      4295646     13.22%     29.39% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect      1549610      4.77%     34.16% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond     19180863     59.02%     93.18% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond      2121592      6.53%     99.71% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0      0.00%     99.71% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond        94079      0.29%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total      32499088                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch           18      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return      1755903     12.83%     12.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect      1730039     12.64%     25.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect       613839      4.48%     29.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond      8572192     62.62%     92.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond       993232      7.26%     99.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0      0.00%     99.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond        23191      0.17%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total     13688414                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch            3      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return         4981      0.35%      0.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect        23994      1.66%      2.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect       147537     10.23%     12.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond      1228128     85.12%     97.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond        27489      1.91%     99.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0      0.00%     99.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond        10741      0.74%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total      1442873                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return      3501377     18.61%     18.61% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect      2565607     13.64%     32.25% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect       935771      4.97%     37.23% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond     10608671     56.40%     93.62% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond      1128360      6.00%     99.62% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0      0.00%     99.62% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond        70888      0.38%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total     18810674                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return          365      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect        15951      1.22%      1.25% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect       130686     10.03%     11.29% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond      1130045     86.76%     98.05% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond        14650      1.12%     99.18% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.18% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond        10734      0.82%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total      1302431                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget     12047224     37.07%     37.07% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB     14171761     43.61%     80.68% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS      5257279     16.18%     96.85% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect      1022824      3.15%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total     32499088                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch       820345     56.87%     56.87% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return       614200     42.58%     99.44% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect         4981      0.35%     99.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect         3086      0.21%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total      1442612                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted         19180916                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken      7933949                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect          1442873                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss         83502                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted       846953                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted       595920                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups            32499088                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates              683691                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits               27375852                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.842358                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted          90591                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups        1643659                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits           1022824                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses          620835                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch           18      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return      5257280     16.18%     16.18% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect      4295646     13.22%     29.39% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect      1549610      4.77%     34.16% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond     19180863     59.02%     93.18% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond      2121592      6.53%     99.71% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0      0.00%     99.71% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond        94079      0.29%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total     32499088                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch           18      0.00%      0.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return      2168350     42.32%     42.32% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect        30705      0.60%     42.92% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect      1549610     30.25%     73.17% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond      1254798     24.49%     97.66% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond        25676      0.50%     98.16% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0      0.00%     98.16% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond        94079      1.84%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total      5123236                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect        23994      3.51%      3.51% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0      0.00%      3.51% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond       632208     92.47%     95.98% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond        27489      4.02%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total       683691                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect        23994      3.51%      3.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond       632208     92.47%     95.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond        27489      4.02%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total       683691                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups      1643659                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits      1022824                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses       620835                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords       158278                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords      1801967                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.loop_predictor.used        57101                       # Number of times the loop predictor is the provider. (Count)
system.cpu8.branchPred.loop_predictor.correct        52151                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.loop_predictor.wrong         4950                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.ras.pushes             7601159                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops               7601158                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes           4099781                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used               3501377                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct            3501012                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect              365                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.statistical_corrector.correct      6339269                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.statistical_corrector.wrong      4269402                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.longestMatchProviderCorrect      7148239                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.altMatchProviderCorrect       310698                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderCorrect        14490                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalProviderCorrect      1800853                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWrong       581477                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWrong       145119                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderWrong         5145                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalProviderWrong        21600                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWouldHaveHit       159060                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWouldHaveHit       100654                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::2       353505                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::6       881523                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::9       596767                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::10       523649                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::11       699825                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::12       746632                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::13       610299                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::14       586276                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::15       529166                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::16       511884                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::17       431274                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::18       460466                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::19       307046                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::20       298244                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::21       169903                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::22       176381                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::24       146489                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::26       103108                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::28        47003                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::32         4096                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::36         1997                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.altMatchProvider::0      1318276                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::2       641352                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::6      1130770                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::9       610610                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::10       725339                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::11       584603                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::12       660533                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::13       417911                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::14       528612                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::15       341297                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::16       373978                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::17       225054                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::18       248804                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::19       108107                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::20        94535                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::21        55710                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::22        50667                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::24        47807                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::26        20744                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::28          810                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::32           14                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu8.clk_domain.clock                      400                       # Clock period in ticks (Tick)
system.cpu8.commit.commitSquashedInsts      175999414                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls        1417658                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts          1383855                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples    662678564                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.694789                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.556498                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0      465070712     70.18%     70.18% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1      109593478     16.54%     86.72% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2       34001756      5.13%     91.85% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3       10872374      1.64%     93.49% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4       17991086      2.71%     96.20% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5        2674817      0.40%     96.61% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6        6352893      0.96%     97.57% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7        2219916      0.33%     97.90% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8       13901532      2.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total    662678564                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                        622                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls              3501378                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass      1640301      0.36%      0.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu    226064177     49.10%     49.46% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult      1148456      0.25%     49.71% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv         2756      0.00%     49.71% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd      4962222      1.08%     50.78% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     50.78% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     50.78% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     50.78% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.78% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     50.78% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc          920      0.00%     50.78% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     50.78% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd     80428110     17.47%     68.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu      1221933      0.27%     68.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp       119564      0.03%     68.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt       272138      0.06%     68.60% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc     24419160      5.30%     73.91% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult      1125640      0.24%     74.15% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.15% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift      3396720      0.74%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd         1840      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt          920      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead     45496343      9.88%     84.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite     24981828      5.43%     90.20% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead     41181660      8.94%     99.14% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite      3956879      0.86%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total    460421567                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples     13901532                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commit.memoryViolations             61457                       # Number of memory violations (Cycle)
system.cpu8.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu8.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu8.commit.protStores                26499766                       # [Protean] Number of protected stores (Count)
system.cpu8.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu8.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu8.commit.xmitTaints                93539519                       # [Protean] Number of x-taint primitives (Count)
system.cpu8.commit.predAccess                74469231                       # [Protean] Correctly predicted access loads (Count)
system.cpu8.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu8.commit.mispredAccess             12208772                       # [Protean] Mispredicted access loads (Count)
system.cpu8.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu8.commitStats0.numInsts           269742373                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps             460421567                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP     269742373                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP       460421567                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 2.542343                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 0.393338                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs         115616710                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts         175041191                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts        329659563                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts        86678003                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts       28938707                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass      1640301      0.36%      0.36% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu    226064177     49.10%     49.46% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult      1148456      0.25%     49.71% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv         2756      0.00%     49.71% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd      4962222      1.08%     50.78% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     50.78% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0      0.00%     50.78% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     50.78% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.78% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     50.78% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc          920      0.00%     50.78% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.78% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd     80428110     17.47%     68.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu      1221933      0.27%     68.52% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp       119564      0.03%     68.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt       272138      0.06%     68.60% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc     24419160      5.30%     73.91% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult      1125640      0.24%     74.15% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.15% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift      3396720      0.74%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd         1840      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt          920      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     74.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead     45496343      9.88%     84.77% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite     24981828      5.43%     90.20% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead     41181660      8.94%     99.14% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite      3956879      0.86%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total    460421567                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl     18810674                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl     14302638                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl      4508036                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl     10608671                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl      8202003                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall      3501378                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn      3501377                       # Class of control type instructions committed (Count)
system.cpu8.decltab0.hits                    13042587                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab0.misses                  73244470                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab0.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab0.averageBytes               22828                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab0.averageSamples              6855                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab1.averageSamples              6855                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab2.averageSamples              6855                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab3.averageSamples              6855                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decode.idleCycles                43688358                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles            531637006                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                  2766263                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles            106007402                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles               1494529                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved            12978403                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                60183                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts             648003104                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                43608                       # Number of squashed instructions handled by decode (Count)
system.cpu8.executeStats0.numInsts          514400780                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches        22434348                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts       89626994                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts      29502480                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate           0.750099                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numCCRegReads     158481487                       # Number of times the CC registers were read (Count)
system.cpu8.executeStats0.numCCRegWrites    166145583                       # Number of times the CC registers were written (Count)
system.cpu8.executeStats0.numFpRegReads     323911381                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites    175230709                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntRegReads    508853067                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites    271636263                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs        119129474                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads    165497410                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites          921                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.predictedBranches          20451864                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                    621450318                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                3108174                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                 961                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles         7539                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.icacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu8.fetch.cacheLines                 50809423                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes               240002                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples         685593558                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             1.019356                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.078501                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0               532012832     77.60%     77.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                14695697      2.14%     79.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                14961862      2.18%     81.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                15221679      2.22%     84.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                14700218      2.14%     86.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                14228936      2.08%     88.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                79772334     11.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total           685593558                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetchStats0.numInsts            416035249                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            0.606662                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches          32499088                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.047390                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.icacheStallCycles     62580519                       # ICache total stall cycles (Cycle)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                  1494529                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                  89290451                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                16101899                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts             637813835                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts              326848                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts               117818779                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts               44608343                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts              2605737                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                  2387888                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                 8601609                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents         72505                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect        355112                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect       619980                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts              975092                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit               512622065                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount              512471680                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                388647183                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                804030496                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.747285                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.483374                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                    3233776                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu8.lsq0.squashedLoads               31140776                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                3606                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation              72505                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores              15669636                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads               76894                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                   199                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples          86646723                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean           168.451368                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          194.745263                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9              23291307     26.88%     26.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19             3041075      3.51%     30.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29             6209409      7.17%     37.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39             3703308      4.27%     41.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49             1865056      2.15%     43.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59             2592895      2.99%     46.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69             1473658      1.70%     48.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79             3024672      3.49%     52.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89             3717643      4.29%     56.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99             1552874      1.79%     58.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109            963666      1.11%     59.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119            817234      0.94%     60.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129            658000      0.76%     61.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139            605130      0.70%     61.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149            783612      0.90%     62.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159            553346      0.64%     63.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169            480332      0.55%     63.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179            592125      0.68%     64.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189            530949      0.61%     65.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199            498642      0.58%     65.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209            578700      0.67%     66.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219            549168      0.63%     67.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229            525599      0.61%     67.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239            562130      0.65%     68.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249            477373      0.55%     68.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259            423206      0.49%     69.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269            485822      0.56%     69.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279            481947      0.56%     70.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289            426434      0.49%     70.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299            396357      0.46%     71.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows        24785054     28.60%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            2922                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total            86646723                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu8.lsq0.proteanUnprotUnprotForwards       204531                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu8.lsq0.proteanProtUnprotForwards       227275                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu8.lsq0.proteanProtProtForwards      2568204                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu8.lsq0.proteanUnprotProtForwards       233766                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu8.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu8.lsq0.delayedWritebackTicks   242689241680                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu8.lsq0.delayedWritebackCount       12330931                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu8.mmu.dtb.rdAccesses               92190900                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses               29517423                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                   305906                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                    22677                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses               50810377                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                    44715                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              6                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean 43014725157.333336                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::stdev 56504277383.790878                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10            2     66.67%     66.67% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1e+11-1.5e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value   9784137630                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value 108256445914                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON 295896985340                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED 129044175472                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles               1494529                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                76855392                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles              195531013                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles        328563                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                 69150096                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles            342233965                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts             642232458                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents              2787333                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents              59326903                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents              49145360                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents                467644                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.fullRegistersEvents      143512751                       # Number of times there has been no free registers (Count)
system.cpu8.rename.renamedOperands          998676941                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                 2100124780                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups               711369615                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                364159799                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps            691614793                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps               307062148                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                   1099                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing               1094                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                366934737                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                      1284558244                       # The number of ROB reads (Count)
system.cpu8.rob.writes                     1295774232                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts               269742373                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                 460421567                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu9.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu9.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commit.memoryViolations                 0                       # Number of memory violations (Cycle)
system.cpu9.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu9.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu9.commit.protStores                       0                       # [Protean] Number of protected stores (Count)
system.cpu9.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu9.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu9.commit.xmitTaints                       0                       # [Protean] Number of x-taint primitives (Count)
system.cpu9.commit.predAccess                       0                       # [Protean] Correctly predicted access loads (Count)
system.cpu9.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu9.commit.mispredAccess                    0                       # [Protean] Mispredicted access loads (Count)
system.cpu9.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu9.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu9.decltab0.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab0.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab0.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab0.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab0.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab1.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab2.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab3.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu9.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu9.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu9.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu9.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu9.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu9.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu9.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu9.lsq0.delayedWritebackTicks              0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu9.lsq0.delayedWritebackCount              0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu9.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples    313375.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000760750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              730200                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      313375                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    313375                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                313375                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  221686                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   45615                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   22191                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   14797                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    5828                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    1643                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     842                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     416                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     157                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      96                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     56                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                20056000                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              47197122.44790769                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  424941142000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1356014.81                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0     20056000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 47197122.447907693684                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0       313375                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0   8775165750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     28002.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0     20055872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       20055872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0       313373                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          313373                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0     47196821                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          47196821                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0     47196821                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         47196821                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               313375                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        19562                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        19249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        19289                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        19269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        19781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        19767                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        20054                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        19794                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        20178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        19773                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        19504                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        19421                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        19327                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        19447                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        19533                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        19427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2899384500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1566875000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         8775165750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9252.12                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28002.12                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              249720                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            79.69                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        63645                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   315.099819                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   166.141885                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   367.907487                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        30326     47.65%     47.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        10072     15.83%     63.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         6935     10.90%     74.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1306      2.05%     76.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1027      1.61%     78.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1003      1.58%     79.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          888      1.40%     81.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          673      1.06%     82.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11415     17.94%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        63645                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead          20056000                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               47.197122                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.37                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.37                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               79.69                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       222846540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       118419180                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1119302100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 33543978000.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  36216803640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 132679044960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  203900394420                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   479.832064                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 344533787750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  14189500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  66217873062                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       231650160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       123109800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1118195400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 33543978000.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  36945566310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 132065350080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  204027849750                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   480.132001                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 342930537500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  14189500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  67821123312                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            32                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            319                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples          30007438                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             0.897296                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            1.647030                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |    29996513     99.96%     99.96% |        9473      0.03%    100.00% |        1116      0.00%    100.00% |         251      0.00%    100.00% |          70      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total            30007438                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples   1234867209                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.166996                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.112706                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.464813                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |  1062434477     86.04%     86.04% |   165566012     13.41%     99.44% |     6509077      0.53%     99.97% |      281529      0.02%     99.99% |       51339      0.00%    100.00% |       16273      0.00%    100.00% |        4217      0.00%    100.00% |        2821      0.00%    100.00% |        1464      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total   1234867209                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples     1238887655                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.149821                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.030360                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         2.807684                       (Unspecified)
system.ruby.m_latencyHistSeqr            |  1238777380     99.99%     99.99% |      103332      0.01%    100.00% |        4915      0.00%    100.00% |         307      0.00%    100.00% |         230      0.00%    100.00% |         229      0.00%    100.00% |         261      0.00%    100.00% |         335      0.00%    100.00% |         576      0.00%    100.00% |          90      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total       1238887655                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples   1223599521                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.003350                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.002283                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.132465                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |  1223599140    100.00%    100.00% |         371      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total    1223599521                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples     15288134                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     12.872694                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean     9.403947                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    22.321878                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |    15178240     99.28%     99.28% |      102961      0.67%     99.95% |        4911      0.03%     99.99% |         307      0.00%     99.99% |         230      0.00%     99.99% |         228      0.00%     99.99% |         261      0.00%     99.99% |         335      0.00%    100.00% |         571      0.00%    100.00% |          90      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total     15288134                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           32                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          319                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples       4248115                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         0.719776                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        2.705497                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |     4245231     99.93%     99.93% |        2659      0.06%     99.99% |         177      0.00%    100.00% |          40      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total         4248115                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           32                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          319                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      23912036                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         0.937154                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        1.441115                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |    23903995     99.97%     99.97% |        6814      0.03%     99.99% |         939      0.00%    100.00% |         211      0.00%    100.00% |          63      0.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        23912036                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples       1847287                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         0.789595                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        0.494826                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |      424949     23.00%     23.00% |     1410250     76.34%     99.35% |          47      0.00%     99.35% |           0      0.00%     99.35% |       11955      0.65%    100.00% |          72      0.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total         1847287                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch         313375      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data       313373      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch       313375      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data       313373      0.00%      0.00% (Unspecified)
system.ruby.L0Cache_Controller.Load      |     8292328      1.44%      1.44% |    33555070      5.82%      7.26% |    54698653      9.49%     16.74% |    63182008     10.96%     27.70% |    72313488     12.54%     40.24% |    80947479     14.04%     54.28% |    90198190     15.64%     69.92% |    87630296     15.20%     85.12% |    85799048     14.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Load::total    576616560                       (Unspecified)
system.ruby.L0Cache_Controller.Ifetch    |     9132820      2.14%      2.14% |    36165653      8.49%     10.64% |    50506960     11.86%     22.50% |    51875830     12.18%     34.68% |    54491936     12.80%     47.48% |    56432649     13.25%     60.74% |    59033530     13.86%     74.60% |    57352095     13.47%     88.07% |    50796473     11.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Ifetch::total    425787946                       (Unspecified)
system.ruby.L0Cache_Controller.Store     |     4343002      1.84%      1.84% |    22628140      9.57%     11.41% |    29578523     12.51%     23.91% |    29401729     12.43%     36.35% |    30029493     12.70%     49.04% |    30373882     12.84%     61.89% |    31014798     13.11%     75.00% |    29929638     12.66%     87.66% |    29184674     12.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Store::total    236483879                       (Unspecified)
system.ruby.L0Cache_Controller.InvOwn    |        5923      0.35%      0.35% |         363      0.02%      0.37% |       11411      0.67%      1.04% |       22415      1.32%      2.36% |       46734      2.75%      5.10% |      100756      5.92%     11.03% |      181468     10.66%     21.69% |      219200     12.88%     34.57% |     1113307     65.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvOwn::total      1701577                       (Unspecified)
system.ruby.L0Cache_Controller.InvElse   |        2145     17.81%     17.81% |        1460     12.13%     29.94% |        1312     10.90%     40.84% |        1145      9.51%     50.34% |        1209     10.04%     60.39% |        1163      9.66%     70.04% |        1695     14.08%     84.12% |        1633     13.56%     97.68% |         279      2.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvElse::total        12041                       (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement |       92195      0.62%      0.62% |      421949      2.82%      3.44% |     1040582      6.97%     10.41% |     1445688      9.68%     20.09% |     1852224     12.40%     32.49% |     2243217     15.02%     47.51% |     2595622     17.38%     64.88% |     2693708     18.03%     82.92% |     2551732     17.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement::total     14936917                       (Unspecified)
system.ruby.L0Cache_Controller.Data      |        6676      0.04%      0.04% |      547652      3.21%      3.25% |     1505537      8.83%     12.08% |     1905432     11.18%     23.26% |     2262320     13.27%     36.53% |     2595933     15.23%     51.76% |     2891539     16.96%     68.72% |     2949615     17.30%     86.02% |     2382902     13.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data::total     17047606                       (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive |      271609      8.66%      8.66% |      136455      4.35%     13.01% |      218177      6.96%     19.96% |      239511      7.64%     27.60% |      307583      9.81%     37.41% |      367496     11.72%     49.12% |      434215     13.84%     62.96% |      474257     15.12%     78.08% |      687511     21.92%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive::total      3136814                       (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement |      181050      3.65%      3.65% |      259490      5.23%      8.87% |      680756     13.71%     22.59% |      697194     14.04%     36.63% |      715349     14.41%     51.04% |      717861     14.46%     65.50% |      726923     14.64%     80.15% |      726692     14.64%     94.79% |      258880      5.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement::total      4964195                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Load   |       88042     57.37%     57.37% |        3944      2.57%     59.94% |        7315      4.77%     64.71% |        8233      5.36%     70.07% |        8026      5.23%     75.30% |        8218      5.36%     80.66% |        9795      6.38%     87.04% |       10384      6.77%     93.81% |        9502      6.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Load::total       153459                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch |        4127      0.08%      0.08% |      287048      5.50%      5.58% |      729097     13.98%     19.57% |      749712     14.38%     33.94% |      763372     14.64%     48.58% |      765371     14.68%     63.26% |      777041     14.90%     78.16% |      773325     14.83%     92.99% |      365443      7.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch::total      5214536                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Store  |      105370     33.46%     33.46% |       16828      5.34%     38.80% |       17341      5.51%     44.31% |       18385      5.84%     50.15% |       24816      7.88%     58.03% |       30982      9.84%     67.87% |       32305     10.26%     78.13% |       33316     10.58%     88.71% |       35560     11.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Store::total       314903                       (Unspecified)
system.ruby.L0Cache_Controller.I.Load    |       66663      0.76%      0.76% |       34365      0.39%      1.15% |      253725      2.89%      4.04% |      625355      7.12%     11.15% |     1008895     11.48%     22.64% |     1382835     15.74%     38.38% |     1709580     19.46%     57.83% |     1812042     20.62%     78.46% |     1892895     21.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Load::total      8786355                       (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch  |        8204      0.15%      0.15% |      371483      6.84%      6.99% |      716698     13.20%     20.19% |      714891     13.17%     33.36% |      718794     13.24%     46.60% |      728807     13.42%     60.02% |      748787     13.79%     73.82% |      743615     13.70%     87.51% |      677925     12.49%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch::total      5429204                       (Unspecified)
system.ruby.L0Cache_Controller.I.Store   |       19650      2.13%      2.13% |       17516      1.90%      4.03% |       70103      7.59%     11.62% |      105216     11.40%     23.02% |      124673     13.50%     36.52% |      131428     14.24%     50.76% |      137586     14.90%     65.66% |      138997     15.06%     80.72% |      178021     19.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Store::total       923190                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvOwn  |        3536      0.25%      0.25% |         355      0.02%      0.27% |       11385      0.79%      1.06% |       22374      1.56%      2.62% |       46471      3.23%      5.85% |      100395      6.98%     12.83% |      180860     12.57%     25.40% |      218338     15.18%     40.58% |      854876     59.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvOwn::total      1438590                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse |        1029     50.81%     50.81% |          40      1.98%     52.79% |          31      1.53%     54.32% |          76      3.75%     58.07% |         112      5.53%     63.60% |         174      8.59%     72.20% |         236     11.65%     83.85% |         193      9.53%     93.38% |         134      6.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse::total         2025                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load |       78549     67.04%     67.04% |        2101      1.79%     68.83% |        4168      3.56%     72.39% |        4791      4.09%     76.48% |        4476      3.82%     80.30% |        4689      4.00%     84.30% |        5862      5.00%     89.30% |        6377      5.44%     94.75% |        6155      5.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load::total       117168                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch |        3737      0.08%      0.08% |      242743      5.21%      5.29% |      662971     14.23%     19.52% |      678244     14.55%     34.07% |      693370     14.88%     48.95% |      692588     14.86%     63.81% |      700132     15.02%     78.84% |      697930     14.98%     93.81% |      288352      6.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch::total      4660067                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store |      101225     37.88%     37.88% |       15663      5.86%     43.75% |       15940      5.97%     49.71% |       16343      6.12%     55.83% |       19601      7.34%     63.16% |       22978      8.60%     71.76% |       23677      8.86%     80.62% |       24780      9.27%     89.90% |       26995     10.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store::total       267202                       (Unspecified)
system.ruby.L0Cache_Controller.S.Load    |      295351      0.13%      0.13% |     9394790      3.98%      4.10% |    20867309      8.84%     12.94% |    25995550     11.01%     23.95% |    30832936     13.05%     37.00% |    35260881     14.93%     51.93% |    39973955     16.93%     68.86% |    38776247     16.42%     85.27% |    34781203     14.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Load::total    236178222                       (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch  |     5108413      1.24%      1.24% |    31279428      7.60%      8.85% |    49435068     12.02%     20.86% |    51146222     12.43%     33.30% |    53756383     13.07%     46.36% |    55687010     13.54%     59.90% |    58269485     14.16%     74.07% |    56593461     13.76%     87.82% |    50092640     12.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch::total    411368110                       (Unspecified)
system.ruby.L0Cache_Controller.S.Store   |         259     20.95%     20.95% |         236     19.09%     40.05% |         109      8.82%     48.87% |         103      8.33%     57.20% |          94      7.61%     64.81% |         104      8.41%     73.22% |         130     10.52%     83.74% |         131     10.60%     94.34% |          70      5.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Store::total         1236                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvOwn  |         405      0.16%      0.16% |           3      0.00%      0.16% |           8      0.00%      0.17% |          12      0.00%      0.17% |          44      0.02%      0.19% |         109      0.04%      0.23% |         222      0.09%      0.32% |         278      0.11%      0.43% |      247567     99.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvOwn::total       248648                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse |          31      4.67%      4.67% |          18      2.71%      7.38% |          64      9.64%     17.02% |          68     10.24%     27.26% |          87     13.10%     40.36% |          95     14.31%     54.67% |         106     15.96%     70.63% |         123     18.52%     89.16% |          72     10.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse::total          664                       (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement |        1644      0.01%      0.01% |      331773      2.72%      2.74% |      863627      7.09%      9.83% |     1221316     10.03%     19.85% |     1560315     12.81%     32.67% |     1891391     15.53%     48.19% |     2178775     17.89%     66.08% |     2236672     18.36%     84.45% |     1894599     15.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement::total     12180112                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement |        4217      0.09%      0.09% |      215138      4.66%      4.76% |      641210     13.90%     18.66% |      683414     14.82%     33.47% |      701258     15.20%     48.68% |      703712     15.26%     63.93% |      711783     15.43%     79.37% |      711888     15.43%     94.80% |      239904      5.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement::total      4612524                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load |          13      0.55%      0.55% |          58      2.43%      2.98% |         264     11.08%     14.06% |         327     13.73%     27.79% |         452     18.98%     46.77% |         355     14.90%     61.67% |         409     17.17%     78.84% |         324     13.60%     92.44% |         180      7.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load::total         2382                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch |          42      0.01%      0.01% |       38840      7.09%      7.10% |       65271     11.92%     19.02% |       71434     13.05%     32.07% |       69969     12.78%     44.85% |       72744     13.29%     58.14% |       76887     14.04%     72.18% |       75340     13.76%     85.94% |       76960     14.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch::total       547487                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Store |           0      0.00%      0.00% |           1      3.23%      3.23% |           3      9.68%     12.90% |           2      6.45%     19.35% |           1      3.23%     22.58% |           1      3.23%     25.81% |          22     70.97%     96.77% |           1      3.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Store::total           31                       (Unspecified)
system.ruby.L0Cache_Controller.E.Load    |     3140511     11.23%     11.23% |     1803880      6.45%     17.68% |     1260513      4.51%     22.19% |     1257565      4.50%     26.69% |     2009037      7.18%     33.87% |     2546128      9.11%     42.98% |     3320862     11.88%     54.85% |     3207459     11.47%     66.32% |     9417201     33.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Load::total     27963156                       (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch  |     4015392     45.27%     45.27% |     4510141     50.85%     96.11% |      341758      3.85%     99.97% |         139      0.00%     99.97% |        1195      0.01%     99.98% |         131      0.00%     99.98% |         979      0.01%    100.00% |         420      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch::total      8870156                       (Unspecified)
system.ruby.L0Cache_Controller.E.Store   |       95305     18.43%     18.43% |       22244      4.30%     22.73% |       30268      5.85%     28.58% |       43082      8.33%     36.91% |       53457     10.34%     47.25% |       62047     12.00%     59.25% |       64394     12.45%     71.70% |       64162     12.41%     84.11% |       82199     15.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Store::total       517158                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvOwn  |        1974     55.06%     55.06% |           1      0.03%     55.09% |           3      0.08%     55.17% |           5      0.14%     55.31% |          29      0.81%     56.12% |          41      1.14%     57.27% |          49      1.37%     58.63% |          96      2.68%     61.31% |        1387     38.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvOwn::total         3585                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse |         682     20.30%     20.30% |         754     22.44%     42.74% |         481     14.32%     57.05% |         136      4.05%     61.10% |         131      3.90%     65.00% |         169      5.03%     70.03% |         403     11.99%     82.02% |         549     16.34%     98.36% |          55      1.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse::total         3360                       (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement |       61108      4.07%      4.07% |       61412      4.09%      8.15% |       87795      5.84%     13.99% |       86751      5.77%     19.77% |      124694      8.30%     28.06% |      169138     11.25%     39.32% |      226341     15.06%     54.37% |      265078     17.64%     72.01% |      420658     27.99%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement::total      1502975                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement |       77241     48.85%     48.85% |       32452     20.52%     69.38% |       27798     17.58%     86.96% |        2661      1.68%     88.64% |        2914      1.84%     90.48% |        3006      1.90%     92.38% |        3934      2.49%     94.87% |        3719      2.35%     97.22% |        4388      2.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement::total       158113                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load |        8975     60.84%     60.84% |         308      2.09%     62.92% |         610      4.13%     67.06% |         793      5.38%     72.43% |         607      4.11%     76.55% |         606      4.11%     80.65% |        1040      7.05%     87.70% |        1185      8.03%     95.74% |         629      4.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load::total        14753                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch |         336      5.06%      5.06% |        5464     82.36%     87.43% |         834     12.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch::total         6634                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store |         227      5.05%      5.05% |          44      0.98%      6.03% |         137      3.05%      9.07% |         134      2.98%     12.06% |         328      7.30%     19.35% |         502     11.17%     30.52% |         282      6.27%     36.79% |         258      5.74%     42.53% |        2584     57.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store::total         4496                       (Unspecified)
system.ruby.L0Cache_Controller.M.Load    |     4788990      1.58%      1.58% |    22321987      7.35%      8.93% |    32317051     10.64%     19.57% |    35303483     11.62%     31.19% |    38462526     12.67%     43.86% |    41757520     13.75%     57.61% |    45193716     14.88%     72.49% |    43834481     14.43%     86.92% |    39707569     13.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Load::total    303687323                       (Unspecified)
system.ruby.L0Cache_Controller.M.Store   |     4212624      1.79%      1.79% |    22586324      9.61%     11.40% |    29476443     12.54%     23.95% |    29251770     12.45%     36.39% |    29849687     12.70%     49.09% |    30178750     12.84%     61.93% |    30811291     13.11%     75.04% |    29724835     12.65%     87.69% |    28923672     12.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Store::total    235015396                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvOwn  |           8      0.07%      0.07% |           4      0.04%      0.11% |          15      0.14%      0.25% |          24      0.22%      0.48% |         190      1.77%      2.25% |         211      1.97%      4.21% |         337      3.14%      7.36% |         487      4.54%     11.90% |        9450     88.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvOwn::total        10726                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse |         403      6.73%      6.73% |         648     10.81%     17.54% |         736     12.28%     29.82% |         865     14.44%     44.26% |         879     14.67%     58.93% |         725     12.10%     71.03% |         950     15.85%     86.88% |         768     12.82%     99.70% |          18      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse::total         5992                       (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement |       29443      2.35%      2.35% |       28764      2.29%      4.64% |       89160      7.11%     11.75% |      137621     10.98%     22.73% |      167215     13.34%     36.07% |      182688     14.57%     50.64% |      190506     15.19%     65.83% |      191958     15.31%     81.14% |      236475     18.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement::total      1253830                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement |       99592     51.45%     51.45% |       11900      6.15%     57.60% |       11748      6.07%     63.67% |       11119      5.74%     69.42% |       11177      5.77%     75.19% |       11143      5.76%     80.95% |       11206      5.79%     86.74% |       11085      5.73%     92.46% |       14588      7.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement::total       193558                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load |         472      2.48%      2.48% |        1462      7.69%     10.17% |        2258     11.88%     22.05% |        2314     12.17%     34.22% |        2483     13.06%     47.28% |        2546     13.39%     60.68% |        2458     12.93%     73.60% |        2481     13.05%     86.66% |        2537     13.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load::total        19011                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Ifetch |           2     11.11%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           5     27.78%     38.89% |           0      0.00%     38.89% |           0      0.00%     38.89% |           0      0.00%     38.89% |           2     11.11%     50.00% |           9     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Ifetch::total           18                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store |        3918      9.08%      9.08% |        1120      2.59%     11.67% |        1261      2.92%     14.59% |        1906      4.42%     19.01% |        4886     11.32%     30.32% |        7501     17.38%     47.70% |        8324     19.28%     66.98% |        8277     19.17%     86.15% |        5977     13.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store::total        43170                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.InvOwn |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.InvOwn::total           16                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data |        1374      0.03%      0.03% |      329166      6.05%      6.08% |      698513     12.85%     18.92% |      726435     13.36%     32.28% |      730950     13.44%     45.72% |      741302     13.63%     59.36% |      756691     13.91%     73.27% |      752580     13.84%     87.11% |      700996     12.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data::total      5438007                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive |        7641      6.84%      6.84% |       46918     42.01%     48.86% |       31621     28.32%     77.17% |        3034      2.72%     79.89% |        3408      3.05%     82.94% |        4206      3.77%     86.71% |        6375      5.71%     92.42% |        5634      5.05%     97.46% |        2836      2.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive::total       111673                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch |          10      3.03%      3.03% |           1      0.30%      3.33% |          21      6.36%      9.70% |          29      8.79%     18.48% |          33     10.00%     28.48% |          39     11.82%     40.30% |          22      6.67%     46.97% |          53     16.06%     63.03% |         122     36.97%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch::total          330                       (Unspecified)
system.ruby.L0Cache_Controller.IS.InvOwn |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           6     85.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.InvOwn::total            7                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data   |         908      0.01%      0.01% |        7273      0.10%      0.11% |      180222      2.53%      2.65% |      515185      7.24%      9.89% |      853478     11.99%     21.88% |     1178368     16.56%     38.44% |     1448459     20.36%     58.80% |     1513179     21.26%     80.06% |     1418772     19.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data::total      7115844                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive |       66568      3.98%      3.98% |       27140      1.62%      5.60% |       73558      4.40%     10.00% |      110225      6.59%     16.60% |      155511      9.30%     25.90% |      204582     12.24%     38.13% |      261198     15.62%     53.75% |      298929     17.88%     71.63% |      474303     28.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive::total      1672014                       (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Load |          28     20.00%     20.00% |          15     10.71%     30.71% |          15     10.71%     41.43% |           8      5.71%     47.14% |           8      5.71%     52.86% |          22     15.71%     68.57% |          26     18.57%     87.14% |          17     12.14%     99.29% |           1      0.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Load::total          140                       (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive |       34195      3.60%      3.60% |       19336      2.04%      5.64% |       71691      7.55%     13.19% |      106762     11.25%     24.44% |      126243     13.30%     37.73% |      132969     14.01%     51.74% |      138943     14.64%     66.38% |      140501     14.80%     81.17% |      178720     18.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive::total       949360                       (Unspecified)
system.ruby.L0Cache_Controller.IM.PF_Load |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.PF_Load::total            5                       (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive |         259     20.95%     20.95% |         236     19.09%     40.05% |         109      8.82%     48.87% |         103      8.33%     57.20% |          94      7.61%     64.81% |         104      8.41%     73.22% |         130     10.52%     83.74% |         131     10.60%     94.34% |          70      5.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive::total         1236                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch |         811      0.67%      0.67% |        4601      3.82%      4.49% |       13436     11.15%     15.64% |       14578     12.10%     27.74% |       15564     12.92%     40.66% |       16701     13.86%     54.53% |       14279     11.85%     66.38% |       14599     12.12%     78.50% |       25907     21.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch::total       120476                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.InvOwn |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.InvOwn::total            5                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data |         357      0.01%      0.01% |      211111      4.71%      4.71% |      626642     13.97%     18.68% |      663582     14.79%     33.47% |      677544     15.10%     48.57% |      675832     15.06%     63.64% |      685810     15.29%     78.92% |      683309     15.23%     94.15% |      262430      5.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data::total      4486617                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive |        2567      4.85%      4.85% |       27031     51.03%     55.87% |       22893     43.22%     99.09% |          84      0.16%     99.25% |         262      0.49%     99.75% |          55      0.10%     99.85% |          43      0.08%     99.93% |          22      0.04%     99.97% |          15      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive::total        52972                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load |         813     54.09%     54.09% |          48      3.19%     57.29% |          55      3.66%     60.94% |          55      3.66%     64.60% |          94      6.25%     70.86% |         115      7.65%     78.51% |          77      5.12%     83.63% |          66      4.39%     88.02% |         180     11.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load::total         1503                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Store |         619     84.91%     84.91% |           0      0.00%     84.91% |          12      1.65%     86.56% |          12      1.65%     88.20% |          12      1.65%     89.85% |          12      1.65%     91.50% |          40      5.49%     96.98% |           9      1.23%     98.22% |          13      1.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Store::total          729                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data |        4037     56.56%     56.56% |         102      1.43%     57.99% |         160      2.24%     60.23% |         230      3.22%     63.45% |         348      4.88%     68.32% |         431      6.04%     74.36% |         579      8.11%     82.47% |         547      7.66%     90.14% |         704      9.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data::total         7138                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive |       73699     67.91%     67.91% |        1951      1.80%     69.71% |        3953      3.64%     73.35% |        4506      4.15%     77.50% |        4034      3.72%     81.22% |        4143      3.82%     85.04% |        5206      4.80%     89.83% |        5764      5.31%     95.14% |        5271      4.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive::total       108527                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.PF_Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.PF_Store::total            4                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Load |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Load::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store |       14545     55.58%     55.58% |        1820      6.95%     62.53% |        1588      6.07%     68.60% |        1546      5.91%     74.51% |        1570      6.00%     80.51% |        1541      5.89%     86.40% |        1357      5.19%     91.58% |        1504      5.75%     97.33% |         699      2.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store::total        26170                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive |       86680     35.96%     35.96% |       13843      5.74%     41.71% |       14352      5.95%     47.66% |       14797      6.14%     53.80% |       18031      7.48%     61.28% |       21437      8.89%     70.17% |       22320      9.26%     79.43% |       23276      9.66%     89.09% |       26296     10.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive::total       241032                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |      157156      0.83%      0.83% |      650692      3.43%      4.25% |     1637562      8.62%     12.88% |     2023281     10.65%     23.53% |     2425535     12.77%     36.30% |     2808919     14.79%     51.09% |     3164361     16.66%     67.75% |     3259966     17.16%     84.91% |     2865466     15.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total     18992938                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |      121134     10.17%     10.17% |       33415      2.80%     12.97% |       86152      7.23%     20.20% |      121662     10.21%     30.41% |      144368     12.11%     42.52% |      154510     12.97%     55.49% |      161393     13.54%     69.03% |      163908     13.75%     82.79% |      205112     17.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total      1191654                       (Unspecified)
system.ruby.L1Cache_Controller.WriteBack |      267384      8.60%      8.60% |      134528      4.33%     12.93% |      216501      6.96%     19.89% |      238152      7.66%     27.56% |      306000      9.84%     37.40% |      365975     11.77%     49.17% |      431987     13.90%     63.07% |      471840     15.18%     78.25% |      676109     21.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WriteBack::total      3108476                       (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck |         411      2.46%      2.46% |         652      3.90%      6.36% |         751      4.49%     10.85% |         889      5.32%     16.17% |        1069      6.39%     22.56% |         936      5.60%     28.16% |        1287      7.70%     35.86% |        1255      7.51%     43.37% |        9468     56.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck::total        16718                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |        3607     38.04%     38.04% |         852      8.99%     47.03% |         703      7.41%     54.44% |         732      7.72%     62.16% |         658      6.94%     69.10% |         762      8.04%     77.14% |         599      6.32%     83.45% |        1258     13.27%     96.72% |         311      3.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total         9482                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Own |       11846      0.35%      0.35% |         726      0.02%      0.37% |       22822      0.67%      1.04% |       44830      1.32%      2.36% |       93468      2.75%      5.10% |      201512      5.92%     11.02% |      362936     10.66%     21.69% |      438400     12.88%     34.57% |     2226728     65.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Own::total      3403268                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else |        4290     17.81%     17.81% |        2920     12.13%     29.94% |        2624     10.90%     40.84% |        2290      9.51%     50.34% |        2418     10.04%     60.39% |        2326      9.66%     70.04% |        3390     14.08%     84.12% |        3266     13.56%     97.68% |         558      2.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else::total        24082                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |      167622      6.90%      6.90% |       14575      0.60%      7.50% |       35382      1.46%      8.96% |       49842      2.05%     11.01% |       83144      3.42%     14.44% |      149025      6.14%     20.57% |      244516     10.07%     30.64% |      297613     12.26%     42.90% |     1386656     57.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total      2428375                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |        2523     29.28%     29.28% |        2331     27.05%     56.32% |        1278     14.83%     71.15% |        1072     12.44%     83.59% |         574      6.66%     90.25% |         296      3.43%     93.69% |         257      2.98%     96.67% |         277      3.21%     99.88% |          10      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         8618                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        6964      6.03%      6.03% |       18520     16.03%     22.05% |       18468     15.98%     38.03% |       15506     13.42%     51.45% |       14907     12.90%     64.35% |       13264     11.48%     75.82% |       15752     13.63%     89.45% |       11743     10.16%     99.61% |         445      0.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total       115569                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |          10      0.38%      0.38% |         219      8.42%      8.80% |         219      8.42%     17.22% |         389     14.95%     32.17% |         300     11.53%     43.70% |         209      8.03%     51.73% |         286     10.99%     62.72% |         447     17.18%     79.90% |         523     20.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total         2602                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |       74001     14.83%     14.83% |       12494      2.50%     17.34% |       13709      2.75%     20.09% |       14272      2.86%     22.95% |       20764      4.16%     27.11% |       31782      6.37%     33.48% |       46488      9.32%     42.80% |       62839     12.60%     55.39% |      222523     44.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total       498872                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |        3449      2.98%      2.98% |         908      0.79%      3.77% |       17070     14.77%     18.54% |       17334     15.00%     33.54% |       15240     13.19%     46.73% |       15446     13.37%     60.09% |       15499     13.41%     73.50% |       16389     14.18%     87.68% |       14234     12.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total       115569                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |      114318      5.75%      5.75% |       22072      1.11%      6.86% |       25534      1.28%      8.15% |       39088      1.97%     10.11% |       67889      3.41%     13.53% |      122762      6.18%     19.70% |      203272     10.22%     29.93% |      239380     12.04%     41.97% |     1153701     58.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      1988016                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack    |        7657      0.45%      0.45% |        1171      0.07%      0.52% |       11972      0.71%      1.23% |       22671      1.34%      2.56% |       46874      2.76%      5.32% |      100983      5.95%     11.28% |      181876     10.72%     21.99% |      219578     12.94%     34.93% |     1104118     65.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack::total      1696900                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |         379      5.51%      5.51% |         635      9.23%     14.74% |         696     10.12%     24.85% |         976     14.19%     39.04% |         903     13.12%     52.17% |         752     10.93%     63.10% |         851     12.37%     75.47% |        1014     14.74%     90.20% |         674      9.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total         6880                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |         290      5.48%      5.48% |         556     10.51%     15.99% |         589     11.13%     27.13% |         763     14.42%     41.55% |         624     11.80%     53.35% |         403      7.62%     60.96% |         593     11.21%     72.17% |         793     14.99%     87.16% |         679     12.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total         5290                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |      162278     23.81%     23.81% |        8029      1.18%     24.99% |       14362      2.11%     27.10% |       18871      2.77%     29.87% |       27073      3.97%     33.84% |       40461      5.94%     39.78% |       53049      7.78%     47.56% |       73377     10.77%     58.33% |      283945     41.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total       681445                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |       79502      3.51%      3.51% |       13515      0.60%      4.11% |       32294      1.43%      5.54% |       47790      2.11%      7.65% |       80732      3.57%     11.22% |      146604      6.48%     17.69% |      241563     10.67%     28.37% |      294981     13.03%     41.40% |     1326288     58.60%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total      2263269                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |      112278     32.85%     32.85% |       22178      6.49%     39.34% |       24238      7.09%     46.43% |       23293      6.81%     53.24% |       23461      6.86%     60.11% |       23595      6.90%     67.01% |       23982      7.02%     74.03% |       24074      7.04%     81.07% |       64693     18.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total       341792                       (Unspecified)
system.ruby.L1Cache_Controller.I.Inv     |        1462     66.24%     66.24% |         106      4.80%     71.05% |          31      1.40%     72.45% |          27      1.22%     73.67% |          28      1.27%     74.94% |          40      1.81%     76.76% |          47      2.13%     78.89% |         392     17.76%     96.65% |          74      3.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Inv::total         2207                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |         882      0.01%      0.01% |      545269      3.57%      3.58% |     1485915      9.73%     13.30% |     1871795     12.25%     25.56% |     2201802     14.42%     39.97% |     2480193     16.24%     56.21% |     2694158     17.64%     73.85% |     2715268     17.78%     91.63% |     1278975      8.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     15274257                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |         260     10.71%     10.71% |         315     12.97%     23.68% |         369     15.20%     38.88% |         312     12.85%     51.73% |         262     10.79%     62.52% |         167      6.88%     69.40% |         267     11.00%     80.40% |         320     13.18%     93.57% |         156      6.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total         2428                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Own |        3941      0.23%      0.23% |         358      0.02%      0.25% |       11393      0.68%      0.93% |       22386      1.33%      2.26% |       46515      2.76%      5.01% |      100504      5.96%     10.97% |      181082     10.73%     21.70% |      218617     12.96%     34.66% |     1102468     65.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Own::total      1687264                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else |        1060     39.42%     39.42% |          58      2.16%     41.58% |          95      3.53%     45.11% |         144      5.36%     50.46% |         199      7.40%     57.87% |         269     10.00%     67.87% |         342     12.72%     80.59% |         316     11.75%     92.34% |         206      7.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else::total         2689                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Load   |         295      3.29%      3.29% |        1362     15.21%     18.51% |        1037     11.58%     30.09% |         119      1.33%     31.42% |         550      6.14%     37.56% |         918     10.25%     47.81% |        2306     25.75%     73.56% |        2205     24.63%     98.19% |         162      1.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Load::total         8954                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Store  |          20      7.69%      7.69% |          22      8.46%     16.15% |           1      0.38%     16.54% |          62     23.85%     40.38% |          62     23.85%     64.23% |          27     10.38%     74.62% |          40     15.38%     90.00% |          26     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Store::total          260                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv    |        2145     29.48%     29.48% |         746     10.25%     39.74% |         672      9.24%     48.98% |         705      9.69%     58.67% |         630      8.66%     67.33% |         722      9.92%     77.25% |         552      7.59%     84.84% |         866     11.90%     96.74% |         237      3.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv::total         7275                       (Unspecified)
system.ruby.L1Cache_Controller.SS.L1_Replacement |        5344      0.31%      0.31% |        6546      0.37%      0.68% |       21020      1.20%      1.88% |       30971      1.77%      3.66% |       56071      3.21%      6.87% |      108564      6.21%     13.08% |      191467     10.96%     24.04% |      224236     12.84%     36.88% |     1102709     63.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.L1_Replacement::total      1746928                       (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack |       70940     14.44%     14.44% |       12285      2.50%     16.94% |       13562      2.76%     19.71% |       14255      2.90%     22.61% |       20728      4.22%     26.83% |       31729      6.46%     33.29% |       46295      9.43%     42.71% |       62540     12.73%     55.45% |      218832     44.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack::total       491166                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Own |        1685     30.26%     30.26% |           0      0.00%     30.26% |           1      0.02%     30.28% |           4      0.07%     30.35% |          16      0.29%     30.64% |          30      0.54%     31.18% |          52      0.93%     32.11% |         111      1.99%     34.11% |        3669     65.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Own::total         5568                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else |         444     38.28%     38.28% |         207     17.84%     56.12% |         131     11.29%     67.41% |          12      1.03%     68.45% |          15      1.29%     69.74% |          18      1.55%     71.29% |         137     11.81%     83.10% |         183     15.78%     98.88% |          13      1.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else::total         1160                       (Unspecified)
system.ruby.L1Cache_Controller.EE.L1_Replacement |        1685     68.38%     68.38% |           0      0.00%     68.38% |           0      0.00%     68.38% |           2      0.08%     68.47% |           2      0.08%     68.55% |          10      0.41%     68.95% |          11      0.45%     69.40% |          27      1.10%     70.50% |         727     29.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.L1_Replacement::total         2464                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETX |         141     88.68%     88.68% |           6      3.77%     92.45% |           1      0.63%     93.08% |           5      3.14%     96.23% |           1      0.63%     96.86% |           2      1.26%     98.11% |           0      0.00%     98.11% |           2      1.26%     99.37% |           1      0.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETX::total          159                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS |         266     28.85%     28.85% |         198     21.48%     50.33% |         127     13.77%     64.10% |           5      0.54%     64.64% |          13      1.41%     66.05% |          13      1.41%     67.46% |         121     13.12%     80.59% |         168     18.22%     98.81% |          11      1.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS::total          922                       (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack |      196444      7.51%      7.51% |      122243      4.67%     12.18% |      202939      7.75%     19.93% |      223897      8.55%     28.48% |      285272     10.90%     39.38% |      334246     12.77%     52.15% |      385692     14.74%     66.89% |      409300     15.64%     82.53% |      457275     17.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack::total      2617308                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Own |         297      3.40%      3.40% |           5      0.06%      3.45% |          17      0.19%      3.65% |          25      0.29%      3.93% |         203      2.32%      6.26% |         222      2.54%      8.79% |         334      3.82%     12.61% |         472      5.40%     18.01% |        7170     81.99%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Own::total         8745                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else |         641      7.82%      7.82% |        1195     14.59%     22.41% |        1086     13.26%     35.67% |         989     12.07%     47.74% |         995     12.15%     59.89% |         876     10.69%     70.58% |        1216     14.84%     85.42% |        1134     13.84%     99.27% |          60      0.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else::total         8192                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Load   |       76474      5.29%      5.29% |       90546      6.26%     11.55% |      118316      8.18%     19.73% |      103577      7.16%     26.89% |      142451      9.85%     36.74% |      181204     12.53%     49.27% |      226334     15.65%     64.92% |      247510     17.11%     82.03% |      259902     17.97%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Load::total      1446314                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Store  |        8576      1.01%      1.01% |       10900      1.29%      2.30% |       61544      7.26%      9.56% |       97995     11.57%     21.13% |      120583     14.23%     35.37% |      130721     15.43%     50.80% |      137104     16.18%     66.98% |      139488     16.47%     83.45% |      140237     16.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Store::total       847148                       (Unspecified)
system.ruby.L1Cache_Controller.MM.L1_Replacement |      160593     23.65%     23.65% |        8029      1.18%     24.83% |       14362      2.12%     26.95% |       18869      2.78%     29.73% |       27071      3.99%     33.72% |       40451      5.96%     39.67% |       53038      7.81%     47.48% |       73350     10.80%     58.29% |      283218     41.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.L1_Replacement::total       678981                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX |        2382     28.16%     28.16% |        2325     27.49%     55.64% |        1277     15.10%     70.74% |        1067     12.61%     83.36% |         573      6.77%     90.13% |         294      3.48%     93.60% |         257      3.04%     96.64% |         275      3.25%     99.89% |           9      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total         8459                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS |        6698      5.84%      5.84% |       18322     15.98%     21.82% |       18341     16.00%     37.82% |       15501     13.52%     51.34% |       14894     12.99%     64.33% |       13251     11.56%     75.89% |       15631     13.63%     89.53% |       11575     10.10%     99.62% |         434      0.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total       114647                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       74001     14.83%     14.83% |       12494      2.50%     17.34% |       13709      2.75%     20.09% |       14272      2.86%     22.95% |       20764      4.16%     27.11% |       31782      6.37%     33.48% |       46488      9.32%     42.80% |       62839     12.60%     55.39% |      222523     44.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       498872                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        3449      2.98%      2.98% |         908      0.79%      3.77% |       17070     14.77%     18.54% |       17334     15.00%     33.54% |       15240     13.19%     46.73% |       15446     13.37%     60.09% |       15499     13.41%     73.50% |       16389     14.18%     87.68% |       14234     12.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total       115569                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2050      0.12%      0.12% |         113      0.01%      0.13% |        1515      0.09%      0.22% |       16184      0.98%      1.20% |       44728      2.71%      3.92% |       99376      6.03%      9.94% |      179576     10.89%     20.84% |      215753     13.09%     33.92% |     1089531     66.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total      1648826                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |          10      0.38%      0.38% |         219      8.42%      8.80% |         219      8.42%     17.22% |         389     14.95%     32.17% |         300     11.53%     43.70% |         209      8.03%     51.73% |         286     10.99%     62.72% |         447     17.18%     79.90% |         523     20.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total         2602                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |      112268     33.10%     33.10% |       21959      6.47%     39.57% |       24019      7.08%     46.65% |       22904      6.75%     53.41% |       23161      6.83%     60.23% |       23386      6.89%     67.13% |       23696      6.99%     74.12% |       23627      6.97%     81.08% |       64170     18.92%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       339190                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |          61      7.14%      7.14% |          18      2.11%      9.25% |          49      5.74%     14.99% |         126     14.75%     29.74% |         214     25.06%     54.80% |         193     22.60%     77.40% |         149     17.45%     94.85% |          44      5.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total          854                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |         379      6.29%      6.29% |         574      9.53%     15.81% |         678     11.25%     27.07% |         927     15.38%     42.45% |         777     12.89%     55.34% |         538      8.93%     64.27% |         658     10.92%     75.19% |         865     14.35%     89.55% |         630     10.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total         6026                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |         290      5.48%      5.48% |         556     10.51%     15.99% |         589     11.13%     27.13% |         763     14.42%     41.55% |         624     11.80%     53.35% |         403      7.62%     60.96% |         593     11.21%     72.17% |         793     14.99%     87.16% |         679     12.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total         5290                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |           3      2.59%      2.59% |           0      0.00%      2.59% |           0      0.00%      2.59% |           0      0.00%      2.59% |           0      0.00%      2.59% |           0      0.00%      2.59% |           0      0.00%      2.59% |           1      0.86%      3.45% |         112     96.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total          116                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           26                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |      162278     23.81%     23.81% |        8029      1.18%     24.99% |       14362      2.11%     27.10% |       18871      2.77%     29.87% |       27073      3.97%     33.84% |       40461      5.94%     39.78% |       53049      7.78%     47.56% |       73377     10.77%     58.33% |      283945     41.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       681445                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.Load |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      3.57%      3.57% |          27     96.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.Load::total           28                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Own |        3941      0.23%      0.23% |         358      0.02%      0.25% |       11393      0.68%      0.93% |       22386      1.33%      2.26% |       46515      2.76%      5.01% |      100504      5.96%     10.97% |      181082     10.73%     21.70% |      218617     12.96%     34.66% |     1102582     65.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Own::total      1687378                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else |        1060     39.42%     39.42% |          58      2.16%     41.58% |          95      3.53%     45.11% |         144      5.36%     50.46% |         199      7.40%     57.87% |         269     10.00%     67.87% |         342     12.72%     80.59% |         316     11.75%     92.34% |         206      7.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else::total         2689                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack |        5001      0.30%      0.30% |         416      0.02%      0.32% |       11488      0.68%      1.00% |       22530      1.33%      2.33% |       46714      2.76%      5.10% |      100773      5.96%     11.06% |      181424     10.74%     21.80% |      218933     12.95%     34.75% |     1102674     65.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack::total      1689953                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_DataAck |          37      1.16%      1.16% |           3      0.09%      1.26% |           4      0.13%      1.38% |           4      0.13%      1.51% |          15      0.47%      1.98% |          23      0.72%      2.70% |          57      1.79%      4.49% |          97      3.05%      7.54% |        2943     92.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_DataAck::total         3183                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Own |        1685     30.26%     30.26% |           0      0.00%     30.26% |           1      0.02%     30.28% |           4      0.07%     30.35% |          16      0.29%     30.64% |          30      0.54%     31.18% |          52      0.93%     32.11% |         111      1.99%     34.11% |        3669     65.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Own::total         5568                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else |         444     38.28%     38.28% |         207     17.84%     56.12% |         131     11.29%     67.41% |          12      1.03%     68.45% |          15      1.29%     69.74% |          18      1.55%     71.29% |         137     11.81%     83.10% |         183     15.78%     98.88% |          13      1.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else::total         1160                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack |        2092     59.01%     59.01% |         204      5.75%     64.77% |         128      3.61%     68.38% |          12      0.34%     68.72% |          16      0.45%     69.17% |          25      0.71%     69.87% |         132      3.72%     73.60% |         197      5.56%     79.15% |         739     20.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack::total         3545                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.WriteBack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.WriteBack::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck |         374      2.76%      2.76% |         649      4.79%      7.56% |         747      5.52%     13.08% |         885      6.54%     19.62% |        1054      7.79%     27.40% |         913      6.75%     34.15% |        1230      9.09%     43.24% |        1158      8.56%     51.79% |        6525     48.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck::total        13535                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Own |         297      3.40%      3.40% |           5      0.06%      3.45% |          17      0.19%      3.65% |          25      0.29%      3.93% |         203      2.32%      6.26% |         222      2.54%      8.79% |         334      3.82%     12.61% |         472      5.40%     18.01% |        7170     81.99%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Own::total         8745                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else |         641      7.82%      7.82% |        1195     14.59%     22.41% |        1086     13.26%     35.67% |         989     12.07%     47.74% |         995     12.15%     59.89% |         876     10.69%     70.58% |        1216     14.84%     85.42% |        1134     13.84%     99.27% |          60      0.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else::total         8192                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack |         564     16.59%     16.59% |         551     16.21%     32.79% |         356     10.47%     43.26% |         129      3.79%     47.06% |         144      4.24%     51.29% |         185      5.44%     56.74% |         320      9.41%     66.15% |         448     13.18%     79.32% |         703     20.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack::total         3400                       (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.L1_Replacement::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.L0_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.L0_Ack::total            2                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS        2263270      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX         341793      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE         2688      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX         681445      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data        313373      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data          90820      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean        24749      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock         115569      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock       843352      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS        52112      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX       261263      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS      1648826      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX         2994      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE         2688      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS       446762      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX        68917      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS       115569      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         8618      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX       681445      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data        52110      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data       261263      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock         5682      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock       837670      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data        90672      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean        24674      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock          223      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data          148      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean           75      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock       115346      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples    576616559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.193812                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.035898                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     2.743219                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |   576582838     99.99%     99.99% |       32060      0.01%    100.00% |        1185      0.00%    100.00% |          65      0.00%    100.00% |          35      0.00%    100.00% |          39      0.00%    100.00% |          52      0.00%    100.00% |          62      0.00%    100.00% |         191      0.00%    100.00% |          32      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total    576616559                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples    567828701                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.000126                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |   567828700    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total    567828701                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples      8787858                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    13.717019                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    10.116537                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    18.289686                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |     8754137     99.62%     99.62% |       32060      0.36%     99.98% |        1185      0.01%     99.99% |          65      0.00%    100.00% |          35      0.00%    100.00% |          39      0.00%    100.00% |          52      0.00%    100.00% |          62      0.00%    100.00% |         191      0.00%    100.00% |          32      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total      8787858                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples    233980146                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.120783                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.021509                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     4.472630                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |   233906824     99.97%     99.97% |       68611      0.03%    100.00% |        3217      0.00%    100.00% |         220      0.00%    100.00% |         189      0.00%    100.00% |         187      0.00%    100.00% |         205      0.00%    100.00% |         263      0.00%    100.00% |         372      0.00%    100.00% |          58      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total    233980146                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples    233054043                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.017575                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.012040                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.302174                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |   233053663    100.00%    100.00% |         371      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total    233054043                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples       926103                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    27.093032                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    10.643671                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    65.984155                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |      853161     92.12%     92.12% |       68240      7.37%     99.49% |        3214      0.35%     99.84% |         220      0.02%     99.86% |         189      0.02%     99.88% |         186      0.02%     99.90% |         205      0.02%     99.93% |         263      0.03%     99.95% |         367      0.04%     99.99% |          58      0.01%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total       926103                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples    425787946                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.106521                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.027819                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     1.316632                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |   425784736    100.00%    100.00% |        2645      0.00%    100.00% |         507      0.00%    100.00% |          22      0.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |          10      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total    425787946                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples    420238266                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   420238266    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total    420238266                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples      5549680                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean     9.172620                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean     8.208546                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev     8.190218                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |     5546470     99.94%     99.94% |        2645      0.05%     99.99% |         507      0.01%    100.00% |          22      0.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |          10      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total      5549680                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples      2492954                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.075846                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.020321                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     1.206506                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |     2492896    100.00%    100.00% |          37      0.00%    100.00% |           4      0.00%    100.00% |          12      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total      2492954                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples      2469508                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.001491                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000548                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.231427                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |     2469459    100.00%    100.00% |          48      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total      2469508                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples        23446                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean     8.907532                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean     8.015334                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev     9.339226                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |       23389     99.76%     99.76% |          37      0.16%     99.91% |           4      0.02%     99.93% |          12      0.05%     99.98% |           2      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total        23446                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples         5025                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    11.015920                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     2.227845                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    20.392412                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |        4036     80.32%     80.32% |         971     19.32%     99.64% |          17      0.34%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total         5025                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples         3978                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        3978    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total         3978                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples         1047                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    49.070678                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    46.735643                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    12.895253                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |          58      5.54%      5.54% |         971     92.74%     98.28% |          17      1.62%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           1      0.10%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total         1047                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples         5025                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |        5025    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total         5025                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples         5025                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |        5025    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total         5025                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count       313375                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000369                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count       313375                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000383                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time      5887500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time    18.787395                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count       313373                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000369                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count       313373                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000515                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.delayHistogram::samples       286353                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::mean     0.993016                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::stdev     0.083280                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::0          2000      0.70%      0.70% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::1        284353     99.30%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::total       286353                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_hits     12532781                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_misses       101930                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_accesses     12634711                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_hits      9123805                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_misses         9015                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_accesses      9132820                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.bufferFromL1.m_msg_count       286353                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferFromL1.m_buf_msgs     0.000764                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferFromL1.m_stall_time     38373322                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferFromL1.m_avg_stall_time   134.007054                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.bufferToL1.m_msg_count       553739                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferToL1.m_buf_msgs     0.001123                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferToL1.m_stall_time    151703842                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferToL1.m_stall_count         5926                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl0.bufferToL1.m_avg_stall_time   273.962719                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.mandatoryQueue.m_msg_count     21767531                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_buf_msgs     0.015100                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.mandatoryQueue.m_stall_time     17016426                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.mandatoryQueue.m_stall_count          619                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_avg_stall_time     0.781734                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl0.prefetchQueue.m_msg_count       197539                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.prefetchQueue.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissObserved        94517                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams         5414                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested       197539                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numHits       160129                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPartialHits        16169                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed         4880                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.delayHistogram::samples       685930                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::mean     0.991470                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::stdev     0.091963                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::0          5851      0.85%      0.85% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::1        680079     99.15%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::total       685930                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_hits     56129225                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_misses        53985                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_accesses     56183210                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_hits     35789569                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_misses       376084                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_accesses     36165653                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.bufferFromL1.m_msg_count       685930                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferFromL1.m_buf_msgs     0.001830                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferFromL1.m_stall_time     91702116                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferFromL1.m_avg_stall_time   133.690196                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.bufferToL1.m_msg_count       820458                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferToL1.m_buf_msgs     0.001618                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferToL1.m_stall_time    205114750                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferToL1.m_stall_count          363                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl1.bufferToL1.m_avg_stall_time   250.000305                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.mandatoryQueue.m_msg_count     92348863                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.mandatoryQueue.m_buf_msgs     0.063893                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.prefetchQueue.m_msg_count       307820                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.prefetchQueue.m_buf_msgs     0.000213                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissObserved       423364                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams        31878                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested       307820                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numHits       176343                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPartialHits         6469                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed        14219                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.delayHistogram::samples      1736437                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::mean     0.991794                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::stdev     0.090217                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::0         14250      0.82%      0.82% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::1       1722187     99.18%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::total      1736437                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_hits     83951584                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_misses       325580                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_accesses     84277164                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_hits     49776826                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_misses       730134                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_accesses     50506960                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.bufferFromL1.m_msg_count      1736437                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferFromL1.m_buf_msgs     0.004631                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferFromL1.m_stall_time    231518572                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferFromL1.m_avg_stall_time   133.329670                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.bufferToL1.m_msg_count      1952938                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferToL1.m_buf_msgs     0.003893                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferToL1.m_stall_time    505881254                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferToL1.m_stall_count        11411                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl2.bufferToL1.m_avg_stall_time   259.036003                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.mandatoryQueue.m_msg_count    134784124                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.mandatoryQueue.m_buf_msgs     0.093252                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.mandatoryQueue.m_stall_time       287826                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl2.mandatoryQueue.m_avg_stall_time     0.002135                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.prefetchQueue.m_msg_count       753753                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.prefetchQueue.m_buf_msgs     0.000521                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissObserved      1040526                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams        63582                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested       753753                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numHits       492319                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPartialHits        15079                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed        24613                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.delayHistogram::samples      2168503                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::mean     0.991893                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::stdev     0.089676                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::0         17581      0.81%      0.81% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::1       2150922     99.19%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::total      2168503                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_hits     91851450                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_misses       732275                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_accesses     92583725                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_hits     51146361                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_misses       729469                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_accesses     51875830                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.bufferFromL1.m_msg_count      2168503                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferFromL1.m_buf_msgs     0.005783                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferFromL1.m_stall_time    288759722                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferFromL1.m_avg_stall_time   133.160859                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.bufferToL1.m_msg_count      2406655                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferToL1.m_buf_msgs     0.004817                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferToL1.m_stall_time    631811230                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferToL1.m_stall_count        22415                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl3.bufferToL1.m_avg_stall_time   262.526714                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.mandatoryQueue.m_msg_count    144459555                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.mandatoryQueue.m_buf_msgs     0.099947                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.mandatoryQueue.m_stall_time       357504                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl3.mandatoryQueue.m_avg_stall_time     0.002475                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.prefetchQueue.m_msg_count       776330                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.prefetchQueue.m_buf_msgs     0.000537                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissObserved      1445462                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams        63424                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested       776330                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numHits       515225                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPartialHits        16179                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed        24874                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.delayHistogram::samples      2617846                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::mean     0.992013                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::stdev     0.089013                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::0         20909      0.80%      0.80% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::1       2596937     99.20%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::total      2617846                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_hits    101207643                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_misses      1135326                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_accesses    102342969                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_hits     53757578                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_misses       734358                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_accesses     54491936                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.bufferFromL1.m_msg_count      2617846                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferFromL1.m_buf_msgs     0.006981                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferFromL1.m_stall_time    348863324                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferFromL1.m_avg_stall_time   133.263501                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.bufferToL1.m_msg_count      2923846                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferToL1.m_buf_msgs     0.005928                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferToL1.m_stall_time    799655660                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferToL1.m_stall_count        46734                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl4.bufferToL1.m_avg_stall_time   273.494452                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.mandatoryQueue.m_msg_count    156834905                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.mandatoryQueue.m_buf_msgs     0.108509                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.mandatoryQueue.m_stall_time       371910                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl4.mandatoryQueue.m_avg_stall_time     0.002371                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.prefetchQueue.m_msg_count       796214                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.prefetchQueue.m_buf_msgs     0.000551                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissObserved      1852362                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams        64184                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested       796214                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numHits       532296                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPartialHits        17228                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed        24926                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.delayHistogram::samples      3065348                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::mean     0.992162                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::stdev     0.088183                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::0         24025      0.78%      0.78% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::1       3041323     99.22%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::total      3065348                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_hits    109805326                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_misses      1516023                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_accesses    111321349                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_hits     55687141                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_misses       745508                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_accesses     56432649                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.bufferFromL1.m_msg_count      3065348                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferFromL1.m_buf_msgs     0.008176                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferFromL1.m_stall_time    408964088                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferFromL1.m_avg_stall_time   133.415223                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.bufferToL1.m_msg_count      3431323                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferToL1.m_buf_msgs     0.007164                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferToL1.m_stall_time   1026741330                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferToL1.m_stall_count       100756                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl5.bufferToL1.m_avg_stall_time   299.226080                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.mandatoryQueue.m_msg_count    167753998                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.mandatoryQueue.m_buf_msgs     0.116064                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.mandatoryQueue.m_stall_time       633864                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl5.mandatoryQueue.m_avg_stall_time     0.003779                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.prefetchQueue.m_msg_count       804571                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.prefetchQueue.m_buf_msgs     0.000557                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissObserved      2243070                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams        65058                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested       804571                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numHits       537218                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPartialHits        18357                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed        25322                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.delayHistogram::samples      3508917                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::mean     0.992301                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::stdev     0.087404                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::0         27014      0.77%      0.77% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::1       3481903     99.23%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::total      3508917                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_hits    119364218                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_misses      1848730                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_accesses    121212948                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_hits     58270464                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_misses       763066                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_accesses     59033530                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.bufferFromL1.m_msg_count      3508917                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferFromL1.m_buf_msgs     0.009359                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferFromL1.m_stall_time    468085452                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferFromL1.m_avg_stall_time   133.398838                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.bufferToL1.m_msg_count      3940904                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferToL1.m_buf_msgs     0.008533                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferToL1.m_stall_time   1308648936                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferToL1.m_stall_count       181468                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl6.bufferToL1.m_avg_stall_time   332.068210                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.mandatoryQueue.m_msg_count    180246478                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.mandatoryQueue.m_buf_msgs     0.124708                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.mandatoryQueue.m_stall_time      1128372                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.mandatoryQueue.m_stall_count           40                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl6.mandatoryQueue.m_avg_stall_time     0.006260                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.prefetchQueue.m_msg_count       819141                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.prefetchQueue.m_buf_msgs     0.000567                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissObserved      2595953                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams        67266                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested       819141                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numHits       544640                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPartialHits        15713                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed        25905                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.delayHistogram::samples      3644705                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::mean     0.992209                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::stdev     0.087924                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::0         28397      0.78%      0.78% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::1       3616308     99.22%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::total      3644705                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_hits    115607184                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_misses      1952740                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_accesses    117559924                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_hits     56593881                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_misses       758214                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_accesses     57352095                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.bufferFromL1.m_msg_count      3644705                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferFromL1.m_buf_msgs     0.009721                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferFromL1.m_stall_time    486067672                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferFromL1.m_avg_stall_time   133.362692                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.bufferToL1.m_msg_count      4116545                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferToL1.m_buf_msgs     0.009049                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferToL1.m_stall_time   1424779470                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferToL1.m_stall_count       219202                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl7.bufferToL1.m_avg_stall_time   346.110505                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.mandatoryQueue.m_msg_count    174912019                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.mandatoryQueue.m_buf_msgs     0.121015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.mandatoryQueue.m_stall_time        17052                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.mandatoryQueue.m_stall_count           10                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl7.mandatoryQueue.m_avg_stall_time     0.000097                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.prefetchQueue.m_msg_count       817025                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.prefetchQueue.m_buf_msgs     0.000565                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissObserved      2694654                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams        67176                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested       817025                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numHits       542346                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPartialHits        16169                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed        24912                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.delayHistogram::samples      4183999                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::mean     0.745759                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::stdev     0.435434                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::0       1063745     25.42%     25.42% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::1       3120254     74.58%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::total      4183999                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_hits    112911844                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_misses      2071865                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_accesses    114983709                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_hits     50092641                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_misses       703832                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_accesses     50796473                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.bufferFromL1.m_msg_count      4183999                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferFromL1.m_buf_msgs     0.011286                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferFromL1.m_stall_time    612074700                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferFromL1.m_avg_stall_time   146.289399                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.bufferToL1.m_msg_count      4860108                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferToL1.m_buf_msgs     0.016940                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferToL1.m_stall_time   3310627700                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferToL1.m_stall_count      1113588                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl8.bufferToL1.m_avg_stall_time   681.183978                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.mandatoryQueue.m_msg_count    165780182                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.mandatoryQueue.m_buf_msgs     0.156051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.mandatoryQueue.m_stall_time       377200                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.mandatoryQueue.m_stall_count           13                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl8.mandatoryQueue.m_avg_stall_time     0.002275                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.prefetchQueue.m_msg_count       410505                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.prefetchQueue.m_buf_msgs     0.000386                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissObserved      2748841                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams        40349                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested       410505                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numHits       225354                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPartialHits        26786                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed        20439                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples       367819                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.658030                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     4.964310                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-31       365685     99.42%     99.42% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-63         1541      0.42%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-95          465      0.13%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::96-127           97      0.03%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::128-159           25      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::160-191            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total       367819                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_hits        86227                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_misses       192060                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_accesses       278287                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_msg_count        13094                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL2.m_stall_time      4290000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_stall_count         2145                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.requestFromL2.m_avg_stall_time   327.630976                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL2.m_msg_count       354338                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL2.m_buf_msgs     0.000834                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL2.m_msg_count       354725                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL2.m_buf_msgs     0.000417                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL2.m_msg_count        20058                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL2.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.unblockToL2.m_msg_count       190008                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockToL2.m_buf_msgs     0.000224                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples        66616                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     0.277381                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     2.390951                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-31        66509     99.84%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-63           93      0.14%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-95           12      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::96-127            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total        66616                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_hits       648077                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_misses        36030                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_accesses       684107                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_msg_count        21703                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL2.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL2.m_stall_time      2920000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_stall_count         1460                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.requestFromL2.m_avg_stall_time   134.543611                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL2.m_msg_count        44059                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL2.m_buf_msgs     0.000104                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL2.m_msg_count        44913                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL2.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL2.m_msg_count        40223                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL2.m_buf_msgs     0.000095                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.unblockToL2.m_msg_count        35917                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockToL2.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.delayHistogram::samples        92628                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     0.437384                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     3.487087                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-31        92277     99.62%     99.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-63          291      0.31%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-95           59      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::96-127            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total        92628                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_hits      1666812                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_misses        56902                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_accesses      1723714                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_msg_count        20449                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL2.m_stall_time      2624000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_stall_count         1312                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.requestFromL2.m_avg_stall_time   128.319233                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL2.m_msg_count        71264                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL2.m_buf_msgs     0.000168                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL2.m_msg_count        72179                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL2.m_buf_msgs     0.000085                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL2.m_msg_count        38917                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL2.m_buf_msgs     0.000092                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.unblockToL2.m_msg_count        55387                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockToL2.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples       109003                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     0.450098                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     3.602272                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-31       108636     99.66%     99.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-63          285      0.26%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-95           68      0.06%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::96-127           12      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-159            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total       109003                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_hits      2073486                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_misses        71457                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_accesses      2144943                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_msg_count        17310                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL2.m_stall_time      2290000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_stall_count         1145                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.requestFromL2.m_avg_stall_time   132.293472                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL2.m_msg_count        90328                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL2.m_buf_msgs     0.000213                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL2.m_msg_count        91693                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL2.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL2.m_msg_count        32816                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL2.m_buf_msgs     0.000077                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.unblockToL2.m_msg_count        55273                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockToL2.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.delayHistogram::samples       148932                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean     0.450192                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev     3.557694                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-31       148518     99.72%     99.72% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-63          310      0.21%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-95           70      0.05%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::96-127           28      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-159            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total       148932                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_hits      2465386                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_misses       104517                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_accesses      2569903                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_msg_count        16139                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL2.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL2.m_stall_time      2418000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_stall_count         1209                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.requestFromL2.m_avg_stall_time   149.823409                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL2.m_msg_count       131590                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL2.m_buf_msgs     0.000310                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL2.m_msg_count       132793                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL2.m_buf_msgs     0.000156                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL2.m_msg_count        31046                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL2.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.unblockToL2.m_msg_count        59789                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockToL2.m_buf_msgs     0.000070                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.delayHistogram::samples       226137                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean     0.413546                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev     3.010819                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-31       225684     99.80%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-63          369      0.16%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-95           54      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::96-127           27      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-159            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total       226137                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_hits      2793036                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_misses       170393                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_accesses      2963429                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_msg_count        14322                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL2.m_stall_time      2326000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_stall_count         1163                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.requestFromL2.m_avg_stall_time   162.407485                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL2.m_msg_count       210854                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL2.m_buf_msgs     0.000496                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL2.m_msg_count       211815                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL2.m_buf_msgs     0.000249                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseToL2.m_msg_count        27586                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL2.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.unblockToL2.m_msg_count        71017                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockToL2.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.delayHistogram::samples       336646                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean     0.434641                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev     2.944649                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-31       336163     99.86%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-63          383      0.11%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-95           51      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::96-127           26      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-159           18      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::160-191            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total       336646                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_hits      3059902                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_misses       265852                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_accesses      3325754                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_msg_count        16608                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL2.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL2.m_stall_time      3390000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_stall_count         1695                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.requestFromL2.m_avg_stall_time   204.118497                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL2.m_msg_count       318901                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL2.m_buf_msgs     0.000750                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL2.m_msg_count       320038                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL2.m_buf_msgs     0.000377                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseToL2.m_msg_count        32360                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL2.m_buf_msgs     0.000076                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.unblockToL2.m_msg_count        86276                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockToL2.m_buf_msgs     0.000102                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.delayHistogram::samples       407517                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean     0.410201                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev     2.517578                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-31       407105     99.90%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-63          366      0.09%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-95           25      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::96-127           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-159            8      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::160-191            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total       407517                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_hits      3104471                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_misses       319401                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_accesses      3423872                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_msg_count        13278                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL2.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL2.m_stall_time      3266000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_stall_count         1633                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.requestFromL2.m_avg_stall_time   245.970779                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL2.m_msg_count       392778                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL2.m_buf_msgs     0.000924                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL2.m_msg_count       394239                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL2.m_buf_msgs     0.000464                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseToL2.m_msg_count        25021                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL2.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.unblockToL2.m_msg_count       103648                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockToL2.m_buf_msgs     0.000122                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.delayHistogram::samples      1677045                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean     0.804074                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev     3.269111                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-31      1674555     99.85%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::32-63         2475      0.15%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-95            9      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::96-127            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total      1677045                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_hits      1679276                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_misses      1391137                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_accesses      3070413                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_msg_count          766                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL2.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL2.m_stall_time       594000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_stall_count          279                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.requestFromL2.m_avg_stall_time   775.456919                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL2.m_msg_count      1675082                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL2.m_buf_msgs     0.003942                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL2.m_msg_count      1676279                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL2.m_buf_msgs     0.001972                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseToL2.m_msg_count         1211                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL2.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.unblockToL2.m_msg_count       301606                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockToL2.m_buf_msgs     0.000355                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.delayHistogram::samples      4677057                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     0.867788                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev     2.943028                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-31      4673343     99.92%     99.92% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::32-63         3360      0.07%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-95          303      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::96-127           43      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-159            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total      4677057                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count       313375                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.000737                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count       129869                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000153                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count      3289194                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.003870                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count            2                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     0.001064                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits      2170187                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses       437562                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses      2607749                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count      3165005                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.006274                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count       428942                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000505                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count       958921                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001128                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control         8763372                       (Unspecified)
system.ruby.network.msg_byte.Control         70106976                       (Unspecified)
system.ruby.network.msg_count.Request_Control       397207                       (Unspecified)
system.ruby.network.msg_byte.Request_Control      3177656                       (Unspecified)
system.ruby.network.msg_count.Response_Data      9102003                       (Unspecified)
system.ruby.network.msg_byte.Response_Data    655344216                       (Unspecified)
system.ruby.network.msg_count.Response_Control      4957608                       (Unspecified)
system.ruby.network.msg_byte.Response_Control     39660864                       (Unspecified)
system.ruby.network.msg_count.Writeback_Data       850659                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Data     61247448                       (Unspecified)
system.ruby.network.msg_count.Writeback_Control      1193676                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Control      9549408                       (Unspecified)
system.ruby.network.int_links16.buffers0.m_msg_count       354338                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers0.m_buf_msgs     0.000417                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers1.m_msg_count        20058                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers1.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers2.m_msg_count       190008                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers2.m_buf_msgs     0.000224                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers0.m_msg_count        44059                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers0.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers1.m_msg_count        40223                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers1.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers2.m_msg_count        35917                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers2.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers0.m_msg_count        71264                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers0.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers1.m_msg_count        38917                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers1.m_buf_msgs     0.000046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers2.m_msg_count        55387                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers2.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers0.m_msg_count        90328                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers0.m_buf_msgs     0.000106                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers1.m_msg_count        32816                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers1.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers2.m_msg_count        55273                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers2.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers0.m_msg_count       131590                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers0.m_buf_msgs     0.000155                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers1.m_msg_count        31046                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers1.m_buf_msgs     0.000037                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers2.m_msg_count        59789                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers2.m_buf_msgs     0.000070                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers0.m_msg_count       210854                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers0.m_buf_msgs     0.000248                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers1.m_msg_count        27586                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers1.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers2.m_msg_count        71017                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers2.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers0.m_msg_count       318901                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers0.m_buf_msgs     0.000375                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers1.m_msg_count        32360                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers1.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers2.m_msg_count        86276                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers2.m_buf_msgs     0.000102                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers0.m_msg_count       392778                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers0.m_buf_msgs     0.000462                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers1.m_msg_count        25021                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers1.m_buf_msgs     0.000029                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers2.m_msg_count       103648                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers2.m_buf_msgs     0.000122                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers0.m_msg_count      1675082                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers0.m_buf_msgs     0.001971                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers1.m_msg_count         1211                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers1.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers2.m_msg_count       301606                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers2.m_buf_msgs     0.000355                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers0.m_msg_count       313375                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers0.m_buf_msgs     0.000369                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers1.m_msg_count      3165005                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers1.m_buf_msgs     0.003724                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers2.m_msg_count       129869                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers2.m_buf_msgs     0.000153                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links33.buffers1.m_msg_count       313373                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links33.buffers1.m_buf_msgs     0.000369                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers1.m_msg_count       354725                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers1.m_buf_msgs     0.000417                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers2.m_msg_count        13094                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers1.m_msg_count        44913                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers1.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers2.m_msg_count        21703                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers1.m_msg_count        72179                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers1.m_buf_msgs     0.000085                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers2.m_msg_count        20449                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers2.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers1.m_msg_count        91693                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers1.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers2.m_msg_count        17310                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers1.m_msg_count       132793                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers1.m_buf_msgs     0.000156                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers2.m_msg_count        16139                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers1.m_msg_count       211815                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers1.m_buf_msgs     0.000249                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers2.m_msg_count        14322                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers1.m_msg_count       320038                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers1.m_buf_msgs     0.000377                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers2.m_msg_count        16608                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers1.m_msg_count       394239                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers1.m_buf_msgs     0.000464                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers2.m_msg_count        13278                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers2.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers1.m_msg_count      1676279                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers1.m_buf_msgs     0.001972                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers2.m_msg_count          766                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers2.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers0.m_msg_count      3289194                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers0.m_buf_msgs     0.003870                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers1.m_msg_count       428942                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers1.m_buf_msgs     0.000505                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers2.m_msg_count       958921                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers2.m_buf_msgs     0.001128                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links67.buffers0.m_msg_count       313375                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links67.buffers0.m_buf_msgs     0.000369                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.percent_links_utilized     0.099833                       (Unspecified)
system.ruby.network.routers16.msg_count.Control::0       192060                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Control::0      1536480                       (Unspecified)
system.ruby.network.routers16.msg_count.Request_Control::2        13094                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Request_Control::2       104752                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Data::1       208229                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Data::1     14992488                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::1       166554                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::2       190008                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::1      1332432                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::2      1520064                       (Unspecified)
system.ruby.network.routers16.msg_count.Writeback_Data::0        99475                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Writeback_Data::0      7162200                       (Unspecified)
system.ruby.network.routers16.msg_count.Writeback_Control::0        62803                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Writeback_Control::0       502424                       (Unspecified)
system.ruby.network.routers16.port_buffers1.m_msg_count       354725                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers1.m_buf_msgs     0.000417                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers2.m_msg_count        13094                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_msg_count       354338                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers3.m_buf_msgs     0.001040                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_stall_time    264600500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers3.m_avg_stall_time   746.746045                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers4.m_msg_count        20058                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers4.m_buf_msgs     0.000069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers4.m_stall_time     19188500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers4.m_avg_stall_time   956.650713                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers5.m_msg_count       190008                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers5.m_buf_msgs     0.000224                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers5.m_stall_time        15000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers5.m_avg_stall_time     0.078944                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers16.throttle00.acc_link_utilization 951021.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle00.link_utilization     0.111900                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle00.total_msg_count       367819                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle00.total_msg_bytes     15216344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_data_msg_bytes     12273792                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle00.total_bw_sat_cy       767175                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.msg_count.Request_Control::2        13094                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Request_Control::2       104752                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Data::1       191778                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Data::1     13808016                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Control::1       162947                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Control::1      1303576                       (Unspecified)
system.ruby.network.routers16.throttle01.acc_link_utilization       745906                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle01.link_utilization     0.087766                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle01.total_msg_count       564404                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle01.total_msg_bytes     11934496                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_data_msg_bytes      7419264                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_msg_wait_time    283804000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle01.total_bw_sat_cy       483666                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle01.avg_msg_wait_time   502.838392                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.msg_count.Control::0       192060                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Control::0      1536480                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Data::1        16451                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Data::1      1184472                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::1         3607                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::2       190008                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::1        28856                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::2      1520064                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Writeback_Data::0        99475                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Writeback_Data::0      7162200                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Writeback_Control::0        62803                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Writeback_Control::0       502424                       (Unspecified)
system.ruby.network.routers17.percent_links_utilized     0.024424                       (Unspecified)
system.ruby.network.routers17.msg_count.Control::0        36030                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Control::0       288240                       (Unspecified)
system.ruby.network.routers17.msg_count.Request_Control::2        21703                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Request_Control::2       173624                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Data::1        75064                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Data::1      5404608                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::1        10072                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::2        35917                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::1        80576                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::2       287336                       (Unspecified)
system.ruby.network.routers17.msg_count.Writeback_Data::0         5372                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Writeback_Data::0       386784                       (Unspecified)
system.ruby.network.routers17.msg_count.Writeback_Control::0         2657                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Writeback_Control::0        21256                       (Unspecified)
system.ruby.network.routers17.port_buffers1.m_msg_count        44913                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers1.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers2.m_msg_count        21703                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_msg_count        44059                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers3.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_stall_time     15953000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers3.m_avg_stall_time   362.082662                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers4.m_msg_count        40223                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers4.m_buf_msgs     0.000166                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers4.m_stall_time     50230000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers4.m_avg_stall_time  1248.788007                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers5.m_msg_count        35917                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers5.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers5.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers5.m_avg_stall_time     0.027842                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers17.throttle00.acc_link_utilization       176080                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle00.link_utilization     0.020718                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle00.total_msg_count        66616                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle00.total_msg_bytes      2817280                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_data_msg_bytes      2284352                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle00.total_bw_sat_cy       142774                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.msg_count.Request_Control::2        21703                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Request_Control::2       173624                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Data::1        35693                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Data::1      2569896                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Control::1         9220                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Control::1        73760                       (Unspecified)
system.ruby.network.routers17.throttle01.acc_link_utilization 239071.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle01.link_utilization     0.028130                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle01.total_msg_count       120199                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle01.total_msg_bytes      3825144                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_data_msg_bytes      2863552                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_msg_wait_time     66184000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle01.total_bw_sat_cy       181695                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle01.avg_msg_wait_time   550.620221                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.msg_count.Control::0        36030                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Control::0       288240                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Data::1        39371                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Data::1      2834712                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::1          852                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::2        35917                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::1         6816                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::2       287336                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Writeback_Data::0         5372                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Writeback_Data::0       386784                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Writeback_Control::0         2657                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Writeback_Control::0        21256                       (Unspecified)
system.ruby.network.routers18.percent_links_utilized     0.031952                       (Unspecified)
system.ruby.network.routers18.msg_count.Control::0        56902                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Control::0       455216                       (Unspecified)
system.ruby.network.routers18.msg_count.Request_Control::2        20449                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Request_Control::2       163592                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Data::1        94746                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Data::1      6821712                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::1        16350                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::2        55387                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::1       130800                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::2       443096                       (Unspecified)
system.ruby.network.routers18.msg_count.Writeback_Data::0         8756                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Writeback_Data::0       630432                       (Unspecified)
system.ruby.network.routers18.msg_count.Writeback_Control::0         5606                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Writeback_Control::0        44848                       (Unspecified)
system.ruby.network.routers18.port_buffers1.m_msg_count        72179                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers1.m_buf_msgs     0.000085                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers2.m_msg_count        20449                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers2.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_msg_count        71264                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers3.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_stall_time     21068000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers3.m_avg_stall_time   295.633139                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers4.m_msg_count        38917                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers4.m_buf_msgs     0.000149                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers4.m_stall_time     44038000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers4.m_avg_stall_time  1131.587738                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers5.m_msg_count        55387                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers5.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers5.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers5.m_avg_stall_time     0.009027                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers18.throttle00.acc_link_utilization       272442                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle00.link_utilization     0.032056                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle00.total_msg_count        92628                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle00.total_msg_bytes      4359072                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_data_msg_bytes      3618048                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle00.total_bw_sat_cy       226128                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.msg_count.Request_Control::2        20449                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Request_Control::2       163592                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Data::1        56532                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Data::1      4070304                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Control::1        15647                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Control::1       125176                       (Unspecified)
system.ruby.network.routers18.throttle01.acc_link_utilization       270664                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle01.link_utilization     0.031847                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle01.total_msg_count       165568                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle01.total_msg_bytes      4330624                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_data_msg_bytes      3006080                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_msg_wait_time     65106500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle01.total_bw_sat_cy       189847                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle01.avg_msg_wait_time   393.231180                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.msg_count.Control::0        56902                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Control::0       455216                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Data::1        38214                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Data::1      2751408                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::1          703                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::2        55387                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::1         5624                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::2       443096                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Writeback_Data::0         8756                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Writeback_Data::0       630432                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Writeback_Control::0         5606                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Writeback_Control::0        44848                       (Unspecified)
system.ruby.network.routers19.percent_links_utilized     0.035491                       (Unspecified)
system.ruby.network.routers19.msg_count.Control::0        71457                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Control::0       571656                       (Unspecified)
system.ruby.network.routers19.msg_count.Request_Control::2        17310                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Request_Control::2       138480                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Data::1       103167                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Data::1      7428024                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::1        21342                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::2        55273                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::1       170736                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::2       442184                       (Unspecified)
system.ruby.network.routers19.msg_count.Writeback_Data::0        11720                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Writeback_Data::0       843840                       (Unspecified)
system.ruby.network.routers19.msg_count.Writeback_Control::0         7151                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Writeback_Control::0        57208                       (Unspecified)
system.ruby.network.routers19.port_buffers1.m_msg_count        91693                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers1.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers2.m_msg_count        17310                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_msg_count        90328                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers3.m_buf_msgs     0.000169                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_stall_time     26720500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers3.m_avg_stall_time   295.816358                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers4.m_msg_count        32816                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers4.m_buf_msgs     0.000119                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers4.m_stall_time     34336000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers4.m_avg_stall_time  1046.318869                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers5.m_msg_count        55273                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers5.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers5.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers5.m_avg_stall_time     0.009046                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers19.throttle00.acc_link_utilization 338833.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle00.link_utilization     0.039868                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle00.total_msg_count       109003                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle00.total_msg_bytes      5421336                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_data_msg_bytes      4549312                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle00.total_bw_sat_cy       284333                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.msg_count.Request_Control::2        17310                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Request_Control::2       138480                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Data::1        71083                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Data::1      5117976                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Control::1        20610                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Control::1       164880                       (Unspecified)
system.ruby.network.routers19.throttle01.acc_link_utilization 264424.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle01.link_utilization     0.031113                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle01.total_msg_count       178417                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle01.total_msg_bytes      4230792                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_data_msg_bytes      2803456                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_msg_wait_time     61057000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle01.total_bw_sat_cy       176961                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle01.avg_msg_wait_time   342.215148                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.msg_count.Control::0        71457                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Control::0       571656                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Data::1        32084                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Data::1      2310048                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::1          732                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::2        55273                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::1         5856                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::2       442184                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Writeback_Data::0        11720                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Writeback_Data::0       843840                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Writeback_Control::0         7151                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Writeback_Control::0        57208                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.percent_links_utilized     0.046044                       (Unspecified)
system.ruby.network.routers20.msg_count.Control::0       104517                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Control::0       836136                       (Unspecified)
system.ruby.network.routers20.msg_count.Request_Control::2        16139                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Request_Control::2       129112                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Data::1       134581                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Data::1      9689832                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::1        29258                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::2        59789                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::1       234064                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::2       478312                       (Unspecified)
system.ruby.network.routers20.msg_count.Writeback_Data::0        14658                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Writeback_Data::0      1055376                       (Unspecified)
system.ruby.network.routers20.msg_count.Writeback_Control::0        12415                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Writeback_Control::0        99320                       (Unspecified)
system.ruby.network.routers20.port_buffers1.m_msg_count       132793                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers1.m_buf_msgs     0.000156                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers2.m_msg_count        16139                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_msg_count       131590                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers3.m_buf_msgs     0.000232                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_stall_time     32799000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers3.m_avg_stall_time   249.251463                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers4.m_msg_count        31046                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers4.m_buf_msgs     0.000113                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers4.m_stall_time     32614000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers4.m_avg_stall_time  1050.505701                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers5.m_msg_count        59789                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers5.m_buf_msgs     0.000070                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers20.throttle00.acc_link_utilization       491238                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle00.link_utilization     0.057801                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle00.total_msg_count       148932                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle00.total_msg_bytes      7859808                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_data_msg_bytes      6668352                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle00.total_bw_sat_cy       416774                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.msg_count.Request_Control::2        16139                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Request_Control::2       129112                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Data::1       104193                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Data::1      7501896                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Control::1        28600                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Control::1       228800                       (Unspecified)
system.ruby.network.routers20.throttle01.acc_link_utilization 291396.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle01.link_utilization     0.034287                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle01.total_msg_count       222425                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle01.total_msg_bytes      4662344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_data_msg_bytes      2882944                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_msg_wait_time     65413000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle01.total_bw_sat_cy       182307                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle01.avg_msg_wait_time   294.090143                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.msg_count.Control::0       104517                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Control::0       836136                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Data::1        30388                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Data::1      2187936                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::1          658                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::2        59789                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::1         5264                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::2       478312                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Writeback_Data::0        14658                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Writeback_Data::0      1055376                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Writeback_Control::0        12415                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Writeback_Control::0        99320                       (Unspecified)
system.ruby.network.routers21.percent_links_utilized     0.066526                       (Unspecified)
system.ruby.network.routers21.msg_count.Control::0       170393                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Control::0      1363144                       (Unspecified)
system.ruby.network.routers21.msg_count.Request_Control::2        14322                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Request_Control::2       114576                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Data::1       197023                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Data::1     14185656                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::1        42378                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::2        71017                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::1       339024                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::2       568136                       (Unspecified)
system.ruby.network.routers21.msg_count.Writeback_Data::0        18726                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Writeback_Data::0      1348272                       (Unspecified)
system.ruby.network.routers21.msg_count.Writeback_Control::0        21735                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Writeback_Control::0       173880                       (Unspecified)
system.ruby.network.routers21.port_buffers1.m_msg_count       211815                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers1.m_buf_msgs     0.000249                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers2.m_msg_count        14322                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_msg_count       210854                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers3.m_buf_msgs     0.000345                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_stall_time     41299000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers3.m_avg_stall_time   195.865386                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers4.m_msg_count        27586                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers4.m_buf_msgs     0.000101                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers4.m_stall_time     28917000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers4.m_avg_stall_time  1048.249112                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers5.m_msg_count        71017                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers5.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers5.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers5.m_avg_stall_time     0.014081                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers21.throttle00.acc_link_utilization 793864.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle00.link_utilization     0.093409                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle00.total_msg_count       226137                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle00.total_msg_bytes     12701832                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_data_msg_bytes     10892736                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle00.total_bw_sat_cy       680798                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.msg_count.Request_Control::2        14322                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Request_Control::2       114576                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Data::1       170199                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Data::1     12254328                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Control::1        41616                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Control::1       332928                       (Unspecified)
system.ruby.network.routers21.throttle01.acc_link_utilization 336928.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle01.link_utilization     0.039644                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle01.total_msg_count       309457                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle01.total_msg_bytes      5390856                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_data_msg_bytes      2915200                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_msg_wait_time     70217000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle01.total_bw_sat_cy       184840                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle01.avg_msg_wait_time   226.903899                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.msg_count.Control::0       170393                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Control::0      1363144                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Data::1        26824                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Data::1      1931328                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::1          762                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::2        71017                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::1         6096                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::2       568136                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Writeback_Data::0        18726                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Writeback_Data::0      1348272                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Writeback_Control::0        21735                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Writeback_Control::0       173880                       (Unspecified)
system.ruby.network.routers22.percent_links_utilized     0.097259                       (Unspecified)
system.ruby.network.routers22.msg_count.Control::0       265852                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Control::0      2126816                       (Unspecified)
system.ruby.network.routers22.msg_count.Request_Control::2        16608                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Request_Control::2       132864                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Data::1       297306                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Data::1     21406032                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::1        55092                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::2        86276                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::1       440736                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::2       690208                       (Unspecified)
system.ruby.network.routers22.msg_count.Writeback_Data::0        19215                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Writeback_Data::0      1383480                       (Unspecified)
system.ruby.network.routers22.msg_count.Writeback_Control::0        33834                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Writeback_Control::0       270672                       (Unspecified)
system.ruby.network.routers22.port_buffers1.m_msg_count       320038                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers1.m_buf_msgs     0.000377                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers2.m_msg_count        16608                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_msg_count       318901                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers3.m_buf_msgs     0.000476                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_stall_time     42695500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers3.m_avg_stall_time   133.883243                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers4.m_msg_count        32360                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers4.m_buf_msgs     0.000120                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers4.m_stall_time     34838500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers4.m_avg_stall_time  1076.591471                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers5.m_msg_count        86276                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers5.m_buf_msgs     0.000102                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers5.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers5.m_avg_stall_time     0.005795                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers22.throttle00.acc_link_utilization      1230503                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle00.link_utilization     0.144785                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle00.total_msg_count       336646                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle00.total_msg_bytes     19688048                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_data_msg_bytes     16994880                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle00.total_bw_sat_cy      1062186                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.msg_count.Request_Control::2        16608                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Request_Control::2       132864                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Data::1       265545                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Data::1     19119240                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Control::1        54493                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Control::1       435944                       (Unspecified)
system.ruby.network.routers22.throttle01.acc_link_utilization 422672.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle01.link_utilization     0.049733                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle01.total_msg_count       437537                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle01.total_msg_bytes      6762760                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_data_msg_bytes      3262464                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_msg_wait_time     77534500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle01.total_bw_sat_cy       207458                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle01.avg_msg_wait_time   177.206728                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.msg_count.Control::0       265852                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Control::0      2126816                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Data::1        31761                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Data::1      2286792                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::1          599                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::2        86276                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::1         4792                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::2       690208                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Writeback_Data::0        19215                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Writeback_Data::0      1383480                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Writeback_Control::0        33834                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Writeback_Control::0       270672                       (Unspecified)
system.ruby.network.routers23.percent_links_utilized     0.113810                       (Unspecified)
system.ruby.network.routers23.msg_count.Control::0       319401                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Control::0      2555208                       (Unspecified)
system.ruby.network.routers23.msg_count.Request_Control::2        13278                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Request_Control::2       106224                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Data::1       342818                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Data::1     24682896                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::1        76442                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::2       103648                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::1       611536                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::2       829184                       (Unspecified)
system.ruby.network.routers23.msg_count.Writeback_Data::0        24687                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Writeback_Data::0      1777464                       (Unspecified)
system.ruby.network.routers23.msg_count.Writeback_Control::0        48690                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Writeback_Control::0       389520                       (Unspecified)
system.ruby.network.routers23.port_buffers1.m_msg_count       394239                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers1.m_buf_msgs     0.000464                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers2.m_msg_count        13278                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers2.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_msg_count       392778                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers3.m_buf_msgs     0.000591                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_stall_time     54809000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers3.m_avg_stall_time   139.541930                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers4.m_msg_count        25021                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers4.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers4.m_stall_time     25068000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers4.m_avg_stall_time  1001.878422                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers5.m_msg_count       103648                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers5.m_buf_msgs     0.000122                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers5.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers5.m_avg_stall_time     0.004824                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers23.throttle00.acc_link_utilization 1479978.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle00.link_utilization     0.174139                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle00.total_msg_count       407517                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle00.total_msg_bytes     23679656                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_data_msg_bytes     20419520                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle00.total_bw_sat_cy      1276223                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle00.avg_bandwidth         0.05                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.msg_count.Request_Control::2        13278                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Request_Control::2       106224                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Data::1       319055                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Data::1     22971960                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Control::1        75184                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Control::1       601472                       (Unspecified)
system.ruby.network.routers23.throttle01.acc_link_utilization 454523.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle01.link_utilization     0.053481                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle01.total_msg_count       521447                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle01.total_msg_bytes      7272376                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_data_msg_bytes      3100800                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_msg_wait_time     79877500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle01.total_bw_sat_cy       197714                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle01.avg_msg_wait_time   153.184312                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle01.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.msg_count.Control::0       319401                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Control::0      2555208                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Data::1        23763                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Data::1      1710936                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::1         1258                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::2       103648                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::1        10064                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::2       829184                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Writeback_Data::0        24687                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Writeback_Data::0      1777464                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Writeback_Control::0        48690                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Writeback_Control::0       389520                       (Unspecified)
system.ruby.network.routers24.percent_links_utilized     0.454108                       (Unspecified)
system.ruby.network.routers24.msg_count.Control::0      1391137                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Control::0     11129096                       (Unspecified)
system.ruby.network.routers24.msg_count.Request_Control::2          766                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Request_Control::2         6128                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Data::1      1391881                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Data::1    100215432                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::1       285609                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::2       301606                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::1      2284872                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::2      2412848                       (Unspecified)
system.ruby.network.routers24.msg_count.Writeback_Data::0        80944                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Writeback_Data::0      5827968                       (Unspecified)
system.ruby.network.routers24.msg_count.Writeback_Control::0       203001                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Writeback_Control::0      1624008                       (Unspecified)
system.ruby.network.routers24.port_buffers1.m_msg_count      1676279                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers1.m_buf_msgs     0.001972                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers2.m_msg_count          766                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers2.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_msg_count      1675082                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers3.m_buf_msgs     0.002466                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_stall_time    210292500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers3.m_avg_stall_time   125.541615                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers4.m_msg_count         1211                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers4.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers4.m_stall_time       910000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers4.m_avg_stall_time   751.445087                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers5.m_msg_count       301606                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers5.m_buf_msgs     0.000355                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers5.m_stall_time         5000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers5.m_avg_stall_time     0.016578                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers24.throttle00.acc_link_utilization 6402446.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle00.link_utilization     0.753333                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle00.total_msg_count      1677045                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle00.total_msg_bytes    102439144                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_data_msg_bytes     89022784                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle00.total_bw_sat_cy      5563925                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle00.avg_bandwidth         0.22                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.avg_useful_bandwidth         0.20                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.msg_count.Request_Control::2          766                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Request_Control::2         6128                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Data::1      1390981                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Data::1    100150632                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Control::1       285298                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Control::1      2282384                       (Unspecified)
system.ruby.network.routers24.throttle01.acc_link_utilization 1316325.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle01.link_utilization     0.154883                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle01.total_msg_count      1977899                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle01.total_msg_bytes     21061208                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_data_msg_bytes      5238016                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_msg_wait_time    211207500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle01.total_bw_sat_cy       357713                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle01.avg_msg_wait_time   106.783764                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle01.avg_bandwidth         0.05                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.msg_count.Control::0      1391137                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Control::0     11129096                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Data::1          900                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Data::1        64800                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::1          311                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::2       301606                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::1         2488                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::2      2412848                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Writeback_Data::0        80944                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Writeback_Data::0      5827968                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Writeback_Control::0       203001                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Writeback_Control::0      1624008                       (Unspecified)
system.ruby.network.routers25.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers25.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers25.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers26.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers26.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers27.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers27.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers28.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers28.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers29.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers29.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers30.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers30.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers31.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers31.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.percent_links_utilized     0.995204                       (Unspecified)
system.ruby.network.routers32.msg_count.Control::0      2921124                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Control::0     23368992                       (Unspecified)
system.ruby.network.routers32.msg_count.Request_Control::2       129869                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Request_Control::2      1038952                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Data::1      2909814                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Data::1    209506608                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::1       684133                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::2       958921                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::1      5473064                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::2      7671368                       (Unspecified)
system.ruby.network.routers32.msg_count.Writeback_Data::0       283553                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Writeback_Data::0     20415816                       (Unspecified)
system.ruby.network.routers32.msg_count.Writeback_Control::0       397892                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Writeback_Control::0      3183136                       (Unspecified)
system.ruby.network.routers32.port_buffers0.m_msg_count      3289194                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers0.m_buf_msgs     0.003870                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers1.m_msg_count       428942                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers1.m_buf_msgs     0.000505                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers2.m_msg_count       958921                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers2.m_buf_msgs     0.001128                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_msg_count       313375                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers3.m_buf_msgs     0.000412                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_stall_time     18454500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers3.m_avg_stall_time    58.889509                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers4.m_msg_count      3165005                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers4.m_buf_msgs     0.004900                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers4.m_stall_time    499575000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers4.m_avg_stall_time   157.843353                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers5.m_msg_count       129869                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers5.m_buf_msgs     0.000153                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers5.m_stall_time        24000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers5.m_avg_stall_time     0.184802                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers32.throttle00.acc_link_utilization 5188508.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle00.link_utilization     0.610497                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle00.total_msg_count      4677057                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle00.total_msg_bytes     83016136                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_data_msg_bytes     45599680                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle00.total_bw_sat_cy      2853783                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle00.avg_bandwidth         0.18                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.avg_useful_bandwidth         0.10                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.msg_count.Control::0      2607749                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Control::0     20861992                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Data::1       428942                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Data::1     30883824                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Control::2       958921                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Control::2      7671368                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Writeback_Data::0       283553                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Writeback_Data::0     20415816                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Writeback_Control::0       397892                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Writeback_Control::0      3183136                       (Unspecified)
system.ruby.network.routers32.throttle01.acc_link_utilization 11727612.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle01.link_utilization     1.379910                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle01.total_msg_count      3608249                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle01.total_msg_bytes    187641800                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_data_msg_bytes    158775808                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_msg_wait_time    518053500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle01.total_bw_sat_cy      9980618                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle01.avg_msg_wait_time   143.574764                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle01.avg_bandwidth         0.41                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.avg_useful_bandwidth         0.35                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.msg_count.Control::0       313375                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Control::0      2507000                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Request_Control::2       129869                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Request_Control::2      1038952                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Data::1      2480872                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Data::1    178622784                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Control::1       684133                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Control::1      5473064                       (Unspecified)
system.ruby.network.routers33.percent_links_utilized     0.092181                       (Unspecified)
system.ruby.network.routers33.msg_count.Control::0       313375                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Control::0      2507000                       (Unspecified)
system.ruby.network.routers33.msg_count.Response_Data::1       313373                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Response_Data::1     22562856                       (Unspecified)
system.ruby.network.routers33.port_buffers0.m_msg_count       313375                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers0.m_buf_msgs     0.000369                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.port_buffers4.m_msg_count       313373                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers4.m_buf_msgs     0.000369                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers33.throttle00.acc_link_utilization 156687.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle00.link_utilization     0.018436                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle00.total_msg_count       313375                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle00.total_msg_bytes      2507000                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.msg_count.Control::0       313375                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_bytes.Control::0      2507000                       (Unspecified)
system.ruby.network.routers33.throttle01.acc_link_utilization 1410178.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle01.link_utilization     0.165926                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle01.total_msg_count       313373                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle01.total_msg_bytes     22562856                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_data_msg_bytes     20055872                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle01.total_bw_sat_cy      1253492                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle01.avg_bandwidth         0.05                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.msg_count.Response_Data::1       313373                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_bytes.Response_Data::1     22562856                       (Unspecified)
system.ruby.network.routers34.percent_links_utilized     0.060498                       (Unspecified)
system.ruby.network.routers34.msg_count.Control::0      2921124                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Control::0     23368992                       (Unspecified)
system.ruby.network.routers34.msg_count.Request_Control::2       133669                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Request_Control::2      1069352                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Data::1      3034001                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Data::1    218448072                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::1       693615                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::2       958921                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::1      5548920                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::2      7671368                       (Unspecified)
system.ruby.network.routers34.msg_count.Writeback_Data::0       283553                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Writeback_Data::0     20415816                       (Unspecified)
system.ruby.network.routers34.msg_count.Writeback_Control::0       397892                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Writeback_Control::0      3183136                       (Unspecified)
system.ruby.network.routers34.port_buffers49.m_msg_count       354725                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers49.m_buf_msgs     0.000419                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers49.m_stall_time       756000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers49.m_avg_stall_time     2.131228                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers50.m_msg_count        13094                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers50.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers50.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers50.m_avg_stall_time     0.152742                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers52.m_msg_count        44913                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers52.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_stall_time       562000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers52.m_avg_stall_time    12.513081                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers53.m_msg_count        21703                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers53.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_msg_count        72179                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers55.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_stall_time       589500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers55.m_avg_stall_time     8.167195                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers56.m_msg_count        20449                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers56.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_msg_count        91693                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers58.m_buf_msgs     0.000110                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_stall_time      1061500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers58.m_avg_stall_time    11.576674                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers59.m_msg_count        17310                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers59.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_msg_count       132793                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers61.m_buf_msgs     0.000159                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_stall_time      1057000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers61.m_avg_stall_time     7.959757                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers62.m_msg_count        16139                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers62.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_msg_count       211815                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers64.m_buf_msgs     0.000251                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_stall_time       840000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers64.m_avg_stall_time     3.965725                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers65.m_msg_count        14322                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers65.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_msg_count       320038                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers67.m_buf_msgs     0.000379                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_stall_time       992000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers67.m_avg_stall_time     3.099632                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers68.m_msg_count        16608                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers68.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_msg_count       394239                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers70.m_buf_msgs     0.000467                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_stall_time      1127500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers70.m_avg_stall_time     2.859940                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers71.m_msg_count        13278                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers71.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers71.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers71.m_avg_stall_time     0.037656                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers73.m_msg_count      1676279                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers73.m_buf_msgs     0.001981                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers73.m_stall_time      3478000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers73.m_avg_stall_time     2.074834                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers74.m_msg_count          766                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers74.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_msg_count      3289194                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers96.m_buf_msgs     0.003996                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_stall_time     53665000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers96.m_avg_stall_time    16.315547                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers97.m_msg_count       428942                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers97.m_buf_msgs     0.000507                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers97.m_stall_time      1134500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers97.m_avg_stall_time     2.644880                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers98.m_msg_count       958921                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers98.m_buf_msgs     0.001129                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers98.m_stall_time       495500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers98.m_avg_stall_time     0.516727                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers99.m_msg_count       313375                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers99.m_buf_msgs     0.000369                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers34.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle02.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle03.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle04.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle05.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle06.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle08.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle08.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle08.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle08.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle08.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle08.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle09.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle09.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle09.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle09.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle09.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle09.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle10.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle10.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle10.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle10.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle10.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle10.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle10.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle11.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle11.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle11.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle11.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle11.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle11.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle11.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle12.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle12.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle12.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle12.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle12.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle12.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle12.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle13.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle13.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle13.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle13.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle13.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle13.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle13.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle14.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle14.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle14.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle14.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle14.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle14.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle14.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle15.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle15.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle15.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle15.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle15.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle15.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle15.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.acc_link_utilization 951021.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle16.link_utilization     0.111900                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle16.total_msg_count       367819                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle16.total_msg_bytes     15216344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_data_msg_bytes     12273792                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_msg_wait_time       758000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle16.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle16.total_bw_sat_cy       767289                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle16.avg_msg_wait_time     2.060796                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle16.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.msg_count.Request_Control::2        13094                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Request_Control::2       104752                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Data::1       191778                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Data::1     13808016                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Control::1       162947                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Control::1      1303576                       (Unspecified)
system.ruby.network.routers34.throttle17.acc_link_utilization       176080                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle17.link_utilization     0.020718                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle17.total_msg_count        66616                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle17.total_msg_bytes      2817280                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_data_msg_bytes      2284352                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_msg_wait_time       562000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle17.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle17.total_bw_sat_cy       142887                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle17.avg_msg_wait_time     8.436412                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle17.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.msg_count.Request_Control::2        21703                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Request_Control::2       173624                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Data::1        35693                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Data::1      2569896                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Control::1         9220                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Control::1        73760                       (Unspecified)
system.ruby.network.routers34.throttle18.acc_link_utilization       272442                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle18.link_utilization     0.032056                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle18.total_msg_count        92628                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle18.total_msg_bytes      4359072                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_data_msg_bytes      3618048                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_msg_wait_time       589500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle18.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle18.total_bw_sat_cy       226245                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle18.avg_msg_wait_time     6.364166                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle18.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.msg_count.Request_Control::2        20449                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Request_Control::2       163592                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Data::1        56532                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Data::1      4070304                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Control::1        15647                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Control::1       125176                       (Unspecified)
system.ruby.network.routers34.throttle19.acc_link_utilization 338833.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle19.link_utilization     0.039868                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle19.total_msg_count       109003                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle19.total_msg_bytes      5421336                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_data_msg_bytes      4549312                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_msg_wait_time      1061500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle19.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle19.total_bw_sat_cy       284613                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle19.avg_msg_wait_time     9.738264                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle19.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.msg_count.Request_Control::2        17310                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Request_Control::2       138480                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Data::1        71083                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Data::1      5117976                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Control::1        20610                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Control::1       164880                       (Unspecified)
system.ruby.network.routers34.throttle20.acc_link_utilization       491238                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle20.link_utilization     0.057801                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle20.total_msg_count       148932                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle20.total_msg_bytes      7859808                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_data_msg_bytes      6668352                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_msg_wait_time      1057000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle20.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle20.total_bw_sat_cy       417050                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle20.avg_msg_wait_time     7.097199                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle20.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.msg_count.Request_Control::2        16139                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Request_Control::2       129112                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Data::1       104193                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Data::1      7501896                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Control::1        28600                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Control::1       228800                       (Unspecified)
system.ruby.network.routers34.throttle21.acc_link_utilization 793864.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle21.link_utilization     0.093409                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle21.total_msg_count       226137                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle21.total_msg_bytes     12701832                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_data_msg_bytes     10892736                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_msg_wait_time       840000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle21.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle21.total_bw_sat_cy       681112                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle21.avg_msg_wait_time     3.714562                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle21.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.msg_count.Request_Control::2        14322                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Request_Control::2       114576                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Data::1       170199                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Data::1     12254328                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Control::1        41616                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Control::1       332928                       (Unspecified)
system.ruby.network.routers34.throttle22.acc_link_utilization      1230503                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle22.link_utilization     0.144785                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle22.total_msg_count       336646                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle22.total_msg_bytes     19688048                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_data_msg_bytes     16994880                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_msg_wait_time       992000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle22.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle22.total_bw_sat_cy      1062505                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle22.avg_msg_wait_time     2.946716                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle22.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.msg_count.Request_Control::2        16608                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Request_Control::2       132864                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Data::1       265545                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Data::1     19119240                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Control::1        54493                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Control::1       435944                       (Unspecified)
system.ruby.network.routers34.throttle23.acc_link_utilization 1479978.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle23.link_utilization     0.174139                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle23.total_msg_count       407517                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle23.total_msg_bytes     23679656                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_data_msg_bytes     20419520                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_msg_wait_time      1128000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle23.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle23.total_bw_sat_cy      1276561                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle23.avg_msg_wait_time     2.767983                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle23.avg_bandwidth         0.05                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.msg_count.Request_Control::2        13278                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Request_Control::2       106224                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Data::1       319055                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Data::1     22971960                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Control::1        75184                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Control::1       601472                       (Unspecified)
system.ruby.network.routers34.throttle24.acc_link_utilization 6402446.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle24.link_utilization     0.753333                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle24.total_msg_count      1677045                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle24.total_msg_bytes    102439144                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_data_msg_bytes     89022784                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_msg_wait_time      3478000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle24.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle24.total_bw_sat_cy      5564730                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle24.avg_msg_wait_time     2.073886                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle24.avg_bandwidth         0.22                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.avg_useful_bandwidth         0.20                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.msg_count.Request_Control::2          766                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Request_Control::2         6128                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Data::1      1390981                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Data::1    100150632                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Control::1       285298                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Control::1      2282384                       (Unspecified)
system.ruby.network.routers34.throttle25.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle25.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle25.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle25.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle25.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle25.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle25.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle25.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle26.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle26.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle26.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle26.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle26.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle26.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle26.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle27.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle27.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle27.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle27.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle27.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle27.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle27.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle28.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle28.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle28.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle28.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle28.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle28.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle28.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle29.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle29.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle29.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle29.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle29.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle29.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle29.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle30.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle30.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle30.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle30.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle30.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle30.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle30.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle31.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle31.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle31.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle31.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle31.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle31.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle31.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.acc_link_utilization 5188508.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle32.link_utilization     0.610497                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle32.total_msg_count      4677057                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle32.total_msg_bytes     83016136                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_data_msg_bytes     45599680                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_msg_wait_time     55295000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle32.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle32.total_bw_sat_cy      2872339                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle32.avg_msg_wait_time    11.822606                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle32.avg_bandwidth         0.18                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.avg_useful_bandwidth         0.10                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.msg_count.Control::0      2607749                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Control::0     20861992                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Data::1       428942                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Data::1     30883824                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Control::2       958921                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::2      7671368                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Writeback_Data::0       283553                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Data::0     20415816                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Writeback_Control::0       397892                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Control::0      3183136                       (Unspecified)
system.ruby.network.routers34.throttle33.acc_link_utilization 156687.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle33.link_utilization     0.018436                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle33.total_msg_count       313375                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle33.total_msg_bytes      2507000                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle33.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle33.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle33.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle33.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.msg_count.Control::0       313375                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_bytes.Control::0      2507000                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 424941160812                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
