#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xbc3980 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xbc3b10 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0xbb8c60 .functor NOT 1, L_0xc03a20, C4<0>, C4<0>, C4<0>;
L_0xc037b0 .functor XOR 1, L_0xc035e0, L_0xc03710, C4<0>, C4<0>;
L_0xc03910 .functor XOR 1, L_0xc037b0, L_0xc03870, C4<0>, C4<0>;
v0xbf1270_0 .net *"_ivl_10", 0 0, L_0xc03870;  1 drivers
v0xbf1370_0 .net *"_ivl_12", 0 0, L_0xc03910;  1 drivers
v0xbf1450_0 .net *"_ivl_2", 0 0, L_0xc03540;  1 drivers
v0xbf1510_0 .net *"_ivl_4", 0 0, L_0xc035e0;  1 drivers
v0xbf15f0_0 .net *"_ivl_6", 0 0, L_0xc03710;  1 drivers
v0xbf1720_0 .net *"_ivl_8", 0 0, L_0xc037b0;  1 drivers
v0xbf1800_0 .var "clk", 0 0;
v0xbf18a0_0 .net "reset", 0 0, v0xbf0120_0;  1 drivers
v0xbf1940_0 .net "shift_ena_dut", 0 0, L_0xc033e0;  1 drivers
v0xbf1a70_0 .net "shift_ena_ref", 0 0, L_0xc02ba0;  1 drivers
v0xbf1b10_0 .var/2u "stats1", 159 0;
v0xbf1bb0_0 .var/2u "strobe", 0 0;
v0xbf1c70_0 .net "tb_match", 0 0, L_0xc03a20;  1 drivers
v0xbf1d30_0 .net "tb_mismatch", 0 0, L_0xbb8c60;  1 drivers
L_0xc03540 .concat [ 1 0 0 0], L_0xc02ba0;
L_0xc035e0 .concat [ 1 0 0 0], L_0xc02ba0;
L_0xc03710 .concat [ 1 0 0 0], L_0xc033e0;
L_0xc03870 .concat [ 1 0 0 0], L_0xc02ba0;
L_0xc03a20 .cmp/eeq 1, L_0xc03540, L_0xc03910;
S_0xbc3ca0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0xbc3b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0xba8b00 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0xba8b40 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0xba8b80 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0xba8bc0 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0xba8c00 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0xc02400 .functor OR 1, L_0xc01fb0, L_0xc02260, C4<0>, C4<0>;
L_0xc027d0 .functor OR 1, L_0xc02400, L_0xc02650, C4<0>, C4<0>;
L_0xc02ba0 .functor OR 1, L_0xc027d0, L_0xc02a10, C4<0>, C4<0>;
v0xbb8de0_0 .net *"_ivl_0", 31 0, L_0xbf1e40;  1 drivers
L_0x7fe17d6780a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xbb8e80_0 .net *"_ivl_11", 28 0, L_0x7fe17d6780a8;  1 drivers
L_0x7fe17d6780f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xbeec20_0 .net/2u *"_ivl_12", 31 0, L_0x7fe17d6780f0;  1 drivers
v0xbeed10_0 .net *"_ivl_14", 0 0, L_0xc02260;  1 drivers
v0xbeedd0_0 .net *"_ivl_17", 0 0, L_0xc02400;  1 drivers
v0xbeeee0_0 .net *"_ivl_18", 31 0, L_0xc02510;  1 drivers
L_0x7fe17d678138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xbeefc0_0 .net *"_ivl_21", 28 0, L_0x7fe17d678138;  1 drivers
L_0x7fe17d678180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xbef0a0_0 .net/2u *"_ivl_22", 31 0, L_0x7fe17d678180;  1 drivers
v0xbef180_0 .net *"_ivl_24", 0 0, L_0xc02650;  1 drivers
v0xbef240_0 .net *"_ivl_27", 0 0, L_0xc027d0;  1 drivers
v0xbef300_0 .net *"_ivl_28", 31 0, L_0xc028e0;  1 drivers
L_0x7fe17d678018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xbef3e0_0 .net *"_ivl_3", 28 0, L_0x7fe17d678018;  1 drivers
L_0x7fe17d6781c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xbef4c0_0 .net *"_ivl_31", 28 0, L_0x7fe17d6781c8;  1 drivers
L_0x7fe17d678210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xbef5a0_0 .net/2u *"_ivl_32", 31 0, L_0x7fe17d678210;  1 drivers
v0xbef680_0 .net *"_ivl_34", 0 0, L_0xc02a10;  1 drivers
L_0x7fe17d678060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xbef740_0 .net/2u *"_ivl_4", 31 0, L_0x7fe17d678060;  1 drivers
v0xbef820_0 .net *"_ivl_6", 0 0, L_0xc01fb0;  1 drivers
v0xbef8e0_0 .net *"_ivl_8", 31 0, L_0xc02120;  1 drivers
v0xbef9c0_0 .net "clk", 0 0, v0xbf1800_0;  1 drivers
v0xbefa80_0 .var "next", 2 0;
v0xbefb60_0 .net "reset", 0 0, v0xbf0120_0;  alias, 1 drivers
v0xbefc20_0 .net "shift_ena", 0 0, L_0xc02ba0;  alias, 1 drivers
v0xbefce0_0 .var "state", 2 0;
E_0xbbef30 .event posedge, v0xbef9c0_0;
E_0xbbf180 .event anyedge, v0xbefce0_0;
L_0xbf1e40 .concat [ 3 29 0 0], v0xbefce0_0, L_0x7fe17d678018;
L_0xc01fb0 .cmp/eq 32, L_0xbf1e40, L_0x7fe17d678060;
L_0xc02120 .concat [ 3 29 0 0], v0xbefce0_0, L_0x7fe17d6780a8;
L_0xc02260 .cmp/eq 32, L_0xc02120, L_0x7fe17d6780f0;
L_0xc02510 .concat [ 3 29 0 0], v0xbefce0_0, L_0x7fe17d678138;
L_0xc02650 .cmp/eq 32, L_0xc02510, L_0x7fe17d678180;
L_0xc028e0 .concat [ 3 29 0 0], v0xbefce0_0, L_0x7fe17d6781c8;
L_0xc02a10 .cmp/eq 32, L_0xc028e0, L_0x7fe17d678210;
S_0xbefe40 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0xbc3b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0xbf0060_0 .net "clk", 0 0, v0xbf1800_0;  alias, 1 drivers
v0xbf0120_0 .var "reset", 0 0;
E_0xbbfc90/0 .event negedge, v0xbef9c0_0;
E_0xbbfc90/1 .event posedge, v0xbef9c0_0;
E_0xbbfc90 .event/or E_0xbbfc90/0, E_0xbbfc90/1;
S_0xbf0210 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0xbc3b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
L_0xc02f70 .functor OR 1, L_0xc02d90, L_0xc02e30, C4<0>, C4<0>;
L_0xc03170 .functor OR 1, L_0xc02f70, L_0xc03080, C4<0>, C4<0>;
L_0xc033e0 .functor OR 1, L_0xc03170, L_0xc03280, C4<0>, C4<0>;
L_0x7fe17d678258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xbf0440_0 .net/2u *"_ivl_0", 2 0, L_0x7fe17d678258;  1 drivers
L_0x7fe17d6782e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0xbf0540_0 .net/2u *"_ivl_10", 2 0, L_0x7fe17d6782e8;  1 drivers
v0xbf0620_0 .net *"_ivl_12", 0 0, L_0xc03080;  1 drivers
v0xbf06f0_0 .net *"_ivl_15", 0 0, L_0xc03170;  1 drivers
L_0x7fe17d678330 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0xbf07b0_0 .net/2u *"_ivl_16", 2 0, L_0x7fe17d678330;  1 drivers
v0xbf08e0_0 .net *"_ivl_18", 0 0, L_0xc03280;  1 drivers
v0xbf09a0_0 .net *"_ivl_2", 0 0, L_0xc02d90;  1 drivers
L_0x7fe17d6782a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xbf0a60_0 .net/2u *"_ivl_4", 2 0, L_0x7fe17d6782a0;  1 drivers
v0xbf0b40_0 .net *"_ivl_6", 0 0, L_0xc02e30;  1 drivers
v0xbf0c00_0 .net *"_ivl_9", 0 0, L_0xc02f70;  1 drivers
v0xbf0cc0_0 .net "clk", 0 0, v0xbf1800_0;  alias, 1 drivers
v0xbf0d60_0 .net "reset", 0 0, v0xbf0120_0;  alias, 1 drivers
v0xbf0e50_0 .net "shift_ena", 0 0, L_0xc033e0;  alias, 1 drivers
v0xbf0f10_0 .var "state", 2 0;
E_0xba59f0 .event posedge, v0xbefb60_0, v0xbef9c0_0;
L_0xc02d90 .cmp/eq 3, v0xbf0f10_0, L_0x7fe17d678258;
L_0xc02e30 .cmp/eq 3, v0xbf0f10_0, L_0x7fe17d6782a0;
L_0xc03080 .cmp/eq 3, v0xbf0f10_0, L_0x7fe17d6782e8;
L_0xc03280 .cmp/eq 3, v0xbf0f10_0, L_0x7fe17d678330;
S_0xbf1070 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0xbc3b10;
 .timescale -12 -12;
E_0xbd0040 .event anyedge, v0xbf1bb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xbf1bb0_0;
    %nor/r;
    %assign/vec4 v0xbf1bb0_0, 0;
    %wait E_0xbd0040;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xbefe40;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbbfc90;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xbf0120_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xbc3ca0;
T_2 ;
Ewait_0 .event/or E_0xbbf180, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xbefce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xbefa80_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xbefa80_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xbefa80_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xbefa80_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xbefa80_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xbc3ca0;
T_3 ;
    %wait E_0xbbef30;
    %load/vec4 v0xbefb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbefce0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xbefa80_0;
    %assign/vec4 v0xbefce0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xbf0210;
T_4 ;
    %wait E_0xba59f0;
    %load/vec4 v0xbf0d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbf0f10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xbf0f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xbf0f10_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0xbf0e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xbf0f10_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbf0f10_0, 0;
T_4.9 ;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0xbf0e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xbf0f10_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xbf0f10_0, 0;
T_4.11 ;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0xbf0e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xbf0f10_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xbf0f10_0, 0;
T_4.13 ;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0xbf0e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xbf0f10_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xbf0f10_0, 0;
T_4.15 ;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xbc3b10;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbf1800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbf1bb0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xbc3b10;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0xbf1800_0;
    %inv;
    %store/vec4 v0xbf1800_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0xbc3b10;
T_7 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0xbf0060_0, v0xbf1d30_0, v0xbf1800_0, v0xbf18a0_0, v0xbf1a70_0, v0xbf1940_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0xbc3b10;
T_8 ;
    %load/vec4 v0xbf1b10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0xbf1b10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xbf1b10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.1 ;
    %load/vec4 v0xbf1b10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xbf1b10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xbf1b10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xbf1b10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0xbc3b10;
T_9 ;
    %wait E_0xbbfc90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbf1b10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbf1b10_0, 4, 32;
    %load/vec4 v0xbf1c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xbf1b10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbf1b10_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbf1b10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbf1b10_0, 4, 32;
T_9.0 ;
    %load/vec4 v0xbf1a70_0;
    %load/vec4 v0xbf1a70_0;
    %load/vec4 v0xbf1940_0;
    %xor;
    %load/vec4 v0xbf1a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0xbf1b10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbf1b10_0, 4, 32;
T_9.6 ;
    %load/vec4 v0xbf1b10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbf1b10_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/review2015_fsmshift/iter0/response2/top_module.sv";
