/*
 * This header provides constants specific to AM33XX pinctrl bindings.
 */

#ifndef _DT_BINDINGS_PINCTRL_AM33XX_H
#define _DT_BINDINGS_PINCTRL_AM33XX_H

#include <dt-bindings/pinctrl/omap.h>

/* am33xx specific mux bit defines */
#undef PULL_ENA
#undef INPUT_EN

#define PULL_DISABLE		(1 << 3)
#define INPUT_EN		(1 << 5)
#define SLEWCTRL_SLOW		(1 << 6)
#define SLEWCTRL_FAST		0

/* update macro depending on INPUT_EN and PULL_ENA */
#undef PIN_OUTPUT
#undef PIN_OUTPUT_PULLUP
#undef PIN_OUTPUT_PULLDOWN
#undef PIN_INPUT
#undef PIN_INPUT_PULLUP
#undef PIN_INPUT_PULLDOWN

#define PIN_OUTPUT		(PULL_DISABLE)
#define PIN_OUTPUT_PULLUP	(PULL_UP)
#define PIN_OUTPUT_PULLDOWN	0
#define PIN_INPUT		(INPUT_EN | PULL_DISABLE)
#define PIN_INPUT_PULLUP	(INPUT_EN | PULL_UP)
#define PIN_INPUT_PULLDOWN	(INPUT_EN)

/* undef non-existing modes */
#undef PIN_OFF_NONE
#undef PIN_OFF_OUTPUT_HIGH
#undef PIN_OFF_OUTPUT_LOW
#undef PIN_OFF_INPUT_PULLUP
#undef PIN_OFF_INPUT_PULLDOWN
#undef PIN_OFF_WAKEUPENABLE

/** mode0 names **/
#define PAD_GPMC_AD0__GPMC_AD0				0x0000
#define PAD_GPMC_AD1__GPMC_AD1				0x0004
#define PAD_GPMC_AD2__GPMC_AD2				0x0008
#define PAD_GPMC_AD3__GPMC_AD3				0x000C
#define PAD_GPMC_AD4__GPMC_AD4				0x0010
#define PAD_GPMC_AD5__GPMC_AD5				0x0014
#define PAD_GPMC_AD6__GPMC_AD6				0x0018
#define PAD_GPMC_AD7__GPMC_AD7				0x001C
#define PAD_GPMC_AD8__GPMC_AD8				0x0020
#define PAD_GPMC_AD9__GPMC_AD9				0x0024
#define PAD_GPMC_AD10__GPMC_AD10			0x0028
#define PAD_GPMC_AD11__GPMC_AD11			0x002C
#define PAD_GPMC_AD12__GPMC_AD12			0x0030
#define PAD_GPMC_AD13__GPMC_AD13			0x0034
#define PAD_GPMC_AD14__GPMC_AD14			0x0038
#define PAD_GPMC_AD15__GPMC_AD15			0x003C
#define PAD_GPMC_A0__GPMC_A0				0x0040
#define PAD_GPMC_A1__GPMC_A1				0x0044
#define PAD_GPMC_A2__GPMC_A2				0x0048
#define PAD_GPMC_A3__GPMC_A3				0x004C
#define PAD_GPMC_A4__GPMC_A4				0x0050
#define PAD_GPMC_A5__GPMC_A5				0x0054
#define PAD_GPMC_A6__GPMC_A6				0x0058
#define PAD_GPMC_A7__GPMC_A7				0x005C
#define PAD_GPMC_A8__GPMC_A8				0x0060
#define PAD_GPMC_A9__GPMC_A9				0x0064
#define PAD_GPMC_A10__GPMC_A10				0x0068
#define PAD_GPMC_A11__GPMC_A11				0x006C
#define PAD_GPMC_WAIT0__GPMC_WAIT0			0x0070
#define PAD_GPMC_WPN__GPMC_WPN				0x0074
#define PAD_GPMC_BEN1__GPMC_BEN1			0x0078
#define PAD_GPMC_CSN0__GPMC_CSN0			0x007C
#define PAD_GPMC_CSN1__GPMC_CSN1			0x0080
#define PAD_GPMC_CSN2__GPMC_CSN2			0x0084
#define PAD_GPMC_CSN3__GPMC_CSN3			0x0088
#define PAD_GPMC_CLK__GPMC_CLK				0x008C
#define PAD_GPMC_ADVN_ALE__GMPC_ADVN_ALE		0x0090
#define PAD_GPMC_OEN_REN__GMPC_OEN_REN			0x0094
#define PAD_GPMC_WEN__GPMC_WEN				0x0098
#define PAD_GPMC_BEN0_CLE__GPMC_BEN0_CLE		0x009C
#define PAD_LCD_DATA0__LCD_DATA0			0x00A0
#define PAD_LCD_DATA1__LCD_DATA1			0x00A4
#define PAD_LCD_DATA2__LCD_DATA2			0x00A8
#define PAD_LCD_DATA3__LCD_DATA3			0x00AC
#define PAD_LCD_DATA4__LCD_DATA4			0x00B0
#define PAD_LCD_DATA5__LCD_DATA5			0x00B4
#define PAD_LCD_DATA6__LCD_DATA6			0x00B8
#define PAD_LCD_DATA7__LCD_DATA7			0x00BC
#define PAD_LCD_DATA8__LCD_DATA8			0x00C0
#define PAD_LCD_DATA9__LCD_DATA9			0x00C4
#define PAD_LCD_DATA10__LCD_DATA10			0x00C8
#define PAD_LCD_DATA11__LCD_DATA11			0x00CC
#define PAD_LCD_DATA12__LCD_DATA12			0x00D0
#define PAD_LCD_DATA13__LCD_DATA13			0x00D4
#define PAD_LCD_DATA14__LCD_DATA14			0x00D8
#define PAD_LCD_DATA15__LCD_DATA15			0x00DC
#define PAD_LCD_VSYNC__LCD_VSYNC			0x00E0
#define PAD_LCD_HSYNC__LCD_HSYNC			0x00E4
#define PAD_LCD_PCLK__LCD_PCLK				0x00E8
#define PAD_LCD_AC_BIAS_EN__LCD_AC_BIAS_EN		0x00EC
#define PAD_MMC0_DAT3__MMC0_DAT3			0x00F0
#define PAD_MMC0_DAT2__MMC0_DAT2			0x00F4
#define PAD_MMC0_DAT1__MMC0_DAT1			0x00F8
#define PAD_MMC0_DAT0__MMC0_DAT0			0x00FC
#define PAD_MMC0_CLK__MMC0_CLK				0x0100
#define PAD_MMC0_CMD__MMC0_CMD				0x0104
#define PAD_MII1_COL__MII1_COL				0x0108
#define PAD_MII1_CRS__MII1_CRS				0x010C
#define PAD_MII1_RXERR_MII1_RXERR			0x0110
#define PAD_MII1_TXEN__MII1_TXEN			0x0114
#define PAD_MII1_RXDV__MII1_RXDV			0x0118
#define PAD_MII1_TXD3__MII1_TXD3			0x011C
#define PAD_MII1_TXD2__MII1_TXD2			0x0120
#define PAD_MII1_TXD1__MII1_TXD1			0x0124
#define PAD_MII1_TXD0__MII1_TXD0			0x0128
#define PAD_MII1_TXCLK__MII1_TXCLK			0x012C
#define PAD_MII1_RXCLK__MII1_RXCLK			0x0130
#define PAD_MII1_RXD3__MII1_RXD3			0x0134
#define PAD_MII1_RXD2__MII1_RXD2			0x0138
#define PAD_MII1_RXD1__MII1_RXD1			0x013C
#define PAD_MII1_RXD0__MII1_RXD0			0x0140
#define PAD_MII1_REFCLK__MII1_REFCLK			0x0144
#define PAD_MDIO_DATA__MDIO_DATA			0x0148
#define PAD_MDIO_CLK__MDIO_CLK				0x014C
#define PAD_SPI0_SCLK__SPI0_SCLK			0x0150
#define PAD_SPI0_D0__SPI0_D0				0x0154
#define PAD_SPI0_D1__SPI0_D1				0x0158
#define PAD_SPI0_CS0__SPI0_CS0				0x015C
#define PAD_SPI0_CS1__SPI0_CS1				0x0160
#define PAD_ECAP0_IN_PWM0_OUT__ECAP0_IN_PWM0_OUT	0x0164
#define PAD_UART0_CTSN__UART0_CTSN			0x0168
#define PAD_UART0_RTSN__UART0_RTSN			0x016C
#define PAD_UART0_RXD__UART0_RXD			0x0170
#define PAD_UART0_TXD__UART0_TXD			0x0174
#define PAD_UART1_CTSN__UART1_CTSN			0x0178
#define PAD_UART1_RTSN__UART1_RTSN			0x017C
#define PAD_UART1_RXD__UART1_RXD			0x0180
#define PAD_UART1_TXD__UART1_TXD			0x0184
#define PAD_I2C0_SDA__I2C0_SDA				0x0188
#define PAD_I2C0_SCL__I2C0_SCL				0x018C
#define PAD_MCASP0_ACLKX__MCASP0_ACLKX			0x0190
#define PAD_MCASP0_FSX__MCASP0_FSX			0x0194
#define PAD_MCASP0_AXR0__MCASP0_AXR0			0x0198
#define PAD_MCASP0_AHCLKR__MCASP0_AHCLKR		0x019C
#define PAD_MCASP0_ACLKR__MCASP0_ACLKR			0x01A0
#define PAD_MCASP0_FSR__MCASP0_FSR			0x01A4
#define PAD_MCASP0_AXR1__MCASP0_AXR1			0x01A8
#define PAD_MCASP0_AHCLKX__MCASP0_AHCLKX		0x01AC
#define PAD_XDMA_EVENT_INTR0__XDMA_EVENT_INTR0		0x01B0
#define PAD_XDMA_EVENT_INTR1__XDMA_EVENT_INTR1		0x01B4
#define PAD_WARMRSTN__WARMRSTN				0x01B8
#define PAD_PWRONRSTN__PWRONRSTN			0x01BC
#define PAD_NMIN__NMIN					0x01C0
#define PAD_XTALIN__XTALIN				0x01C4
#define PAD_XTALOUT__XTALOUT				0x01C8
#define PAD_TMS__TMS					0x01D0
#define PAD_TDI__TDI					0x01D4
#define PAD_TDO__TDO					0x01D8
#define PAD_TCK__TCK					0x01DC
#define PAD_TRSTN__TRSTN				0x01E0
#define PAD_EMU0__EMU0					0x01E4
#define PAD_EMU1__EMU1					0x01E8
#define PAD_RTC_XTALIN__RTC_XTALIN			0x01EC
#define PAD_RTC_XTALOUT__RTC_XTALOUT			0x01F0
#define PAD_RTC_PWRONRSTN__RTC_PWRONRSTN		0x01F8
#define PAD_EXT_WAKEUP__EXT_WAKEUP			0x0200
#define PAD_PMIC_POWER_EN__PMIC_POWER_EN		0x01F4
#define PAD_RTC_KALDO_ENN__RTC_KALDO_ENN		0x0204
#define PAD_USB0_DM__USB0_DM				0x0208
#define PAD_USB0_DP__USB0_DP				0x020C
#define PAD_USB0_CE__USB0_CE				0x0210
#define PAD_USB0_ID__USB0_ID				0x0214
#define PAD_USB0_VBUS__USB0_VBUS			0x0218
#define PAD_USB0_DRVVBUS__USB0_DRVVBUS			0x021C
#define PAD_USB1_DM__USB1_DM				0x0220
#define PAD_USB1_DP__USB1_DP				0x0224
#define PAD_USB1_CE__USB1_CE				0x0228
#define PAD_USB1_ID__USB1_ID				0x022C
#define PAD_USB1_VBUS__USB1_VBUS			0x0230
#define PAD_USB1_DRVVBUS__USB1_DRVVBUS			0x0234
#define PAD_DDR_RESETN__DDR_RESETN			0x0238
#define PAD_DDR_CSN0__DDR_CSN0				0x023C
#define PAD_DDR_CKE__DDR_CKE				0x0240
#define PAD_DDR_CK__DDR_CK				0x0244
#define PAD_DDR_CKN__DDR_CKN				0x0248
#define PAD_DDR_CASN__DDR_CASN				0x024C
#define PAD_DDR_RASN__DDR_RASN				0x0250
#define PAD_DDR_WEN__DDR_WEN				0x0254
#define PAD_DDR_BA0__DDR_BA0				0x0258
#define PAD_DDR_BA1__DDR_BA1				0x025C
#define PAD_DDR_BA2__DDR_BA2				0x0260
#define PAD_DDR_A0__DDR_A0				0x0264
#define PAD_DDR_A1__DDR_A1				0x0268
#define PAD_DDR_A2__DDR_A2				0x026C
#define PAD_DDR_A3__DDR_A3				0x0270
#define PAD_DDR_A4__DDR_A4				0x0274
#define PAD_DDR_A5__DDR_A5				0x0278
#define PAD_DDR_A6__DDR_A6				0x027C
#define PAD_DDR_A7__DDR_A7				0x0280
#define PAD_DDR_A8__DDR_A8				0x0284
#define PAD_DDR_A9__DDR_A9				0x0288
#define PAD_DDR_A10__DDR_A10				0x028C
#define PAD_DDR_A11__DDR_A11				0x0290
#define PAD_DDR_A12__DDR_A12				0x0294
#define PAD_DDR_A13__DDR_A13				0x0298
#define PAD_DDR_A14__DDR_A14				0x029C
#define PAD_DDR_A15__DDR_A15				0x02A0
#define PAD_DDR_ODT__DDR_ODT				0x02A4
#define PAD_DDR_D0__DDR_D0				0x02A8
#define PAD_DDR_D1__DDR_D1				0x02AC
#define PAD_DDR_D2__DDR_D2				0x02B0
#define PAD_DDR_D3__DDR_D3				0x02B4
#define PAD_DDR_D4__DDR_D4				0x02B8
#define PAD_DDR_D5__DDR_D5				0x02BC
#define PAD_DDR_D6__DDR_D6				0x02C0
#define PAD_DDR_D7__DDR_D7				0x02C4
#define PAD_DDR_D8__DDR_D8				0x02C8
#define PAD_DDR_D9__DDR_D9				0x02CC
#define PAD_DDR_D10__DDR_D10				0x02D0
#define PAD_DDR_D11__DDR_D11				0x02D4
#define PAD_DDR_D12__DDR_D12				0x02D8
#define PAD_DDR_D13__DDR_D13				0x02DC
#define PAD_DDR_D14__DDR_D14				0x02E0
#define PAD_DDR_D15__DDR_D15				0x02E4
#define PAD_DDR_DQM0__DDR_DQM0				0x02E8
#define PAD_DDR_DQM1__DDR_DQM1				0x02EC
#define PAD_DDR_DQS0__DDR_DQS0				0x02F0
#define PAD_DDR_DQSN0__DDR_DQSN0			0x02F4
#define PAD_DDR_DQS1__DDR_DQS1				0x02F8
#define PAD_DDR_DQSN1__DDR_DQSN1			0x02FC
#define PAD_DDR_VREF_DDR_VREF				0x0300
#define PAD_DDR_VTP__DDR_VTP				0x0304
#define PAD_AIN3__AIN3					0x0320
#define PAD_AIN2__AIN2					0x0324
#define PAD_AIN1__AIN1					0x0328
#define PAD_AIN0__AIN0					0x032C
#define PAD_VREFP__VREFP				0x0330
#define PAD_VREFN__VREFN				0x0334

/** mode2 **/
#define PAD_SPI0_D1__I2C1_SDA				PAD_SPI0_D1__SPI0_D1
#define PAD_SPI0_CS0__I2C_SCL				PAD_SPI0_CS0__SPI0_CS0

#define PAD_MII1_TXEN__RGMII1_TCTL			PAD_MII1_TXEN__MII1_TXEN
#define PAD_MII1_RXDV__RGMII1_RCTL			PAD_MII1_RXDV__MII1_RXDV
#define PAD_MII1_TXD3__RGMII1_TD3			PAD_MII1_TXD3__MII1_TXD3
#define PAD_MII1_TXD2__RGMII1_TD2			PAD_MII1_TXD2__MII1_TXD2
#define PAD_MII1_TXD1__RGMII1_TD1			PAD_MII1_TXD1__MII1_TXD1
#define PAD_MII1_TXD0__RGMII1_TD0			PAD_MII1_TXD0__MII1_TXD0
#define PAD_MII1_TXCLK__RGMII1_TCLK			PAD_MII1_TXCLK__MII1_TXCLK
#define PAD_MII1_RXCLK__RGMII1_RCLK			PAD_MII1_RXCLK__MII1_RXCLK
#define PAD_MII1_RXD3__RGMII1_RD3			PAD_MII1_RXD3__MII1_RXD3
#define PAD_MII1_RXD2__RGMII1_RD2			PAD_MII1_RXD2__MII1_RXD2
#define PAD_MII1_RXD1__RGMII1_RD1			PAD_MII1_RXD1__MII1_RXD1
#define PAD_MII1_RXD0__RGMII1_RD0			PAD_MII1_RXD0__MII1_RXD0

/* mode3 */
#define PAD_XDMA_EVENT_INTR1__CLKOUT2			PAD_XDMA_EVENT_INTR1__XDMA_EVENT_INTR1
#define PAD_UART1_RXD__DCAN1_TX				PAD_UART1_RXD__UART1_RXD
#define PAD_UART1_TXD__DCAN1_RX				PAD_UART1_TXD__UART1_TXD

#endif
