// Seed: 3710308871
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wire id_3,
    output wor id_4,
    input uwire id_5,
    output wor id_6,
    input wor id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wire id_10
);
  wire id_12;
  parameter id_13 = 1;
  assign id_2 = id_10#(
      .id_12(1 + 1),
      .id_13(1 ? ~1 : -1 * -1'b0),
      .id_9 (1),
      .id_7 (1)
  );
  wire id_14;
endmodule
module module_1 #(
    parameter id_4 = 32'd43,
    parameter id_5 = 32'd18
) (
    output tri1 id_0,
    inout uwire id_1,
    input wire id_2,
    input tri id_3,
    input supply1 _id_4
    , id_9,
    input wand _id_5,
    input tri id_6,
    output supply1 id_7
);
  wire [1 'b0 : id_4  +  id_5] id_10;
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_0,
      id_1,
      id_3,
      id_7,
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
