* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Dec 13 2020 21:22:03

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  62
    LUTs:                 110
    RAMs:                 0
    IOBs:                 26
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 110/1280
        Combinational Logic Cells: 48       out of   1280      3.75%
        Sequential Logic Cells:    62       out of   1280      4.84375%
        Logic Tiles:               33       out of   160       20.625%
    Registers: 
        Logic Registers:           62       out of   1280      4.84375%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                1        out of   96        1.04167%
        Output Pins:               25       out of   96        26.0417%
        InOut Pins:                0        out of   96        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   24        4.16667%
    Bank 1: 23       out of   25        92%
    Bank 0: 0        out of   23        0%
    Bank 2: 2        out of   24        8.33333%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name 
    ----------  ---------  -----------  -------  -------  -----------                   ----------- 
    21          Input      SB_LVCMOS    No       3        Simple Input                  p_clk12     

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name 
    ----------  ---------  -----------  -------  -------  -----------                   ----------- 
    63          Output     SB_LVCMOS    No       2        Output Tristatable by Enable  p_hLED[8]   
    64          Output     SB_LVCMOS    No       2        Output Tristatable by Enable  p_hLED[6]   
    73          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_vLED[9]   
    74          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_vLED[8]   
    75          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_vLED[7]   
    76          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_vLED[6]   
    78          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_vLED[5]   
    79          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_vLED[4]   
    80          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_vLED[3]   
    81          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_vLED[2]   
    87          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_vLED[1]   
    88          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_vLED[0]   
    90          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_hLED[0]   
    91          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_hLED[1]   
    93          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_hLED[2]   
    94          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_hLED[3]   
    95          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_hLED[4]   
    96          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_hLED[5]   
    98          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_hLED[7]   
    101         Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_hLED[9]   
    102         Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_hLED[10]  
    104         Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_hLED[11]  
    105         Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_hLED[12]  
    106         Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_hLED[13]  
    107         Output     SB_LVCMOS    No       1        Output Tristatable by Enable  p_hLED[14]  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name  
    -------------  -------  ---------  ------  -----------  
    1              3        IO         62      p_clk12_c_g  
