$date
	Mon Dec 29 13:49:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rca_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module dut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var wire 5 ( carry [4:0] $end
$var wire 4 ) Sum [3:0] $end
$var wire 1 " Cout $end
$scope begin rca[0] $end
$var parameter 2 * i $end
$upscope $end
$scope begin rca[1] $end
$var parameter 2 + i $end
$upscope $end
$scope begin rca[2] $end
$var parameter 3 , i $end
$upscope $end
$scope begin rca[3] $end
$var parameter 3 - i $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 -
b10 ,
b1 +
b0 *
$end
#0
$dumpvars
b1010 )
b11 (
b1000 '
b1 &
1%
b1000 $
b1 #
0"
b1010 !
$end
#10
0"
b1111 !
b1111 )
b0 (
0%
b1100 $
b1100 '
b11 #
b11 &
#20
1"
b110 !
b110 )
b11111 (
1%
b1110 $
b1110 '
b111 #
b111 &
#30
b1110 !
b1110 )
b11110 (
0%
b1111 $
b1111 '
b1111 #
b1111 &
#40
