# verilog-riscV32I-machine


*This repo is about Learning  RISC V 32 integer base instruction sets and implement in verilog*
