test AFB_BUS_AND_1, BUS_2AND function test
schema AFB_BUS_AND
compatible MODULE_LM1SF00
set #TUN_DSCR1_AND2_INP01 = 0, #TUN_DSCR1_AND2_INP02 = 0
check #BUS_2AND_OUT01 == 0
set #TUN_DSCR1_AND2_INP01 = 1, #TUN_DSCR1_AND2_INP02 = 0
check #BUS_2AND_OUT01 == 0
set #TUN_DSCR1_AND2_INP01 = 0, #TUN_DSCR1_AND2_INP02 = 1
check #BUS_2AND_OUT01 == 0
set #TUN_DSCR1_AND2_INP01 = 1, #TUN_DSCR1_AND2_INP02 = 1
check #BUS_2AND_OUT01 == 1
endtest

test AFB_BUS_AND_2, BUS_7AND function test
schema AFB_BUS_AND
compatible MODULE_LM1SF00
set #TUN_DSCR1_AND_INP01 = 0 ,#TUN_DSCR1_AND_INP02 = 0, #TUN_DSCR1_AND_INP03 = 0, #TUN_DSCR1_AND_INP04 = 0, #TUN_DSCR1_AND_INP05 = 0, #TUN_DSCR1_AND_INP06 = 0, #TUN_DSCR1_AND_INP07 = 0
set	#TUN_DSCR2_AND_INP01 = 0 ,#TUN_DSCR2_AND_INP02 = 0, #TUN_DSCR2_AND_INP03 = 0, #TUN_DSCR2_AND_INP04 = 0, #TUN_DSCR2_AND_INP05 = 0, #TUN_DSCR2_AND_INP06 = 0, #TUN_DSCR2_AND_INP07 = 0
set	#TUN_DSCR3_AND_INP01 = 0 ,#TUN_DSCR3_AND_INP02 = 0, #TUN_DSCR3_AND_INP03 = 0, #TUN_DSCR3_AND_INP04 = 0, #TUN_DSCR3_AND_INP05 = 0, #TUN_DSCR3_AND_INP06 = 0, #TUN_DSCR3_AND_INP07 = 0
set	#TUN_DSCR4_AND_INP01 = 0 ,#TUN_DSCR4_AND_INP02 = 0, #TUN_DSCR4_AND_INP03 = 0, #TUN_DSCR4_AND_INP04 = 0, #TUN_DSCR4_AND_INP05 = 0, #TUN_DSCR4_AND_INP06 = 0, #TUN_DSCR4_AND_INP07 = 0
set	#TUN_DSCR5_AND_INP01 = 0 ,#TUN_DSCR5_AND_INP02 = 0, #TUN_DSCR5_AND_INP03 = 0, #TUN_DSCR5_AND_INP04 = 0, #TUN_DSCR5_AND_INP05 = 0, #TUN_DSCR5_AND_INP06 = 0, #TUN_DSCR5_AND_INP07 = 0
set	#TUN_DSCR6_AND_INP01 = 0 ,#TUN_DSCR6_AND_INP02 = 0, #TUN_DSCR6_AND_INP03 = 0, #TUN_DSCR6_AND_INP04 = 0, #TUN_DSCR6_AND_INP05 = 0, #TUN_DSCR6_AND_INP06 = 0, #TUN_DSCR6_AND_INP07 = 0
set	#TUN_DSCR7_AND_INP01 = 0 ,#TUN_DSCR7_AND_INP02 = 0, #TUN_DSCR7_AND_INP03 = 0, #TUN_DSCR7_AND_INP04 = 0, #TUN_DSCR7_AND_INP05 = 0, #TUN_DSCR7_AND_INP06 = 0, #TUN_DSCR7_AND_INP07 = 0
	
check #BUS_7AND_OUT01 == 0
check #BUS_7AND_OUT02 == 0
check #BUS_7AND_OUT03 == 0
check #BUS_7AND_OUT04 == 0
check #BUS_7AND_OUT05 == 0
check #BUS_7AND_OUT06 == 0
check #BUS_7AND_OUT07 == 0

set #TUN_DSCR1_AND_INP01 = 1 ,#TUN_DSCR1_AND_INP02 = 1, #TUN_DSCR1_AND_INP03 = 1, #TUN_DSCR1_AND_INP04 = 1, #TUN_DSCR1_AND_INP05 = 1, #TUN_DSCR1_AND_INP06 = 1, #TUN_DSCR1_AND_INP07 = 1
set	#TUN_DSCR2_AND_INP01 = 1 ,#TUN_DSCR2_AND_INP02 = 1, #TUN_DSCR2_AND_INP03 = 1, #TUN_DSCR2_AND_INP04 = 1, #TUN_DSCR2_AND_INP05 = 1, #TUN_DSCR2_AND_INP06 = 1, #TUN_DSCR2_AND_INP07 = 1
set	#TUN_DSCR3_AND_INP01 = 1 ,#TUN_DSCR3_AND_INP02 = 1, #TUN_DSCR3_AND_INP03 = 1, #TUN_DSCR3_AND_INP04 = 1, #TUN_DSCR3_AND_INP05 = 1, #TUN_DSCR3_AND_INP06 = 1, #TUN_DSCR3_AND_INP07 = 1
set	#TUN_DSCR4_AND_INP01 = 1 ,#TUN_DSCR4_AND_INP02 = 1, #TUN_DSCR4_AND_INP03 = 1, #TUN_DSCR4_AND_INP04 = 1, #TUN_DSCR4_AND_INP05 = 1, #TUN_DSCR4_AND_INP06 = 1, #TUN_DSCR4_AND_INP07 = 1
set	#TUN_DSCR5_AND_INP01 = 1 ,#TUN_DSCR5_AND_INP02 = 1, #TUN_DSCR5_AND_INP03 = 1, #TUN_DSCR5_AND_INP04 = 1, #TUN_DSCR5_AND_INP05 = 1, #TUN_DSCR5_AND_INP06 = 1, #TUN_DSCR5_AND_INP07 = 1
set	#TUN_DSCR6_AND_INP01 = 1 ,#TUN_DSCR6_AND_INP02 = 1, #TUN_DSCR6_AND_INP03 = 1, #TUN_DSCR6_AND_INP04 = 1, #TUN_DSCR6_AND_INP05 = 1, #TUN_DSCR6_AND_INP06 = 1, #TUN_DSCR6_AND_INP07 = 1
set	#TUN_DSCR7_AND_INP01 = 1 ,#TUN_DSCR7_AND_INP02 = 1, #TUN_DSCR7_AND_INP03 = 1, #TUN_DSCR7_AND_INP04 = 1, #TUN_DSCR7_AND_INP05 = 1, #TUN_DSCR7_AND_INP06 = 1, #TUN_DSCR7_AND_INP07 = 1
	
check #BUS_7AND_OUT01 == 1
check #BUS_7AND_OUT02 == 1
check #BUS_7AND_OUT03 == 1
check #BUS_7AND_OUT04 == 1
check #BUS_7AND_OUT05 == 1
check #BUS_7AND_OUT06 == 1
check #BUS_7AND_OUT07 == 1
endtest