Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jun 02 04:11:51 2020


Command Line:  D:\ProgramFiles\Lattice\LSE\bin\nt\synthesis.exe -f HoloBlade_lse.prj 

Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = HoloBlade_Implmnt/HoloBlade.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/Dev/awesome-board-firmware (searchpath added)
Verilog design file = src/top.v
Verilog design file = src/clock.v
Verilog design file = src/uart_rx.v
Verilog design file = src/uart_tx.v
Verilog design file = src/spi.v
Verilog design file = src/FIFO_Quad_Word_mod.v
Verilog design file = src/bluejay_data.v
Verilog design file = src/usb3_if.v
Verilog design file = src/fifo_dc_32_lut_gen.v
Verilog design file = src/timing_controller.v
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file src/top.v. VERI-1482
WARNING - synthesis: src/top.v(301): invalid size of integer constant literal. VERI-1864
WARNING - synthesis: src/top.v(302): invalid size of integer constant literal. VERI-1864
WARNING - synthesis: src/top.v(501): reset_all is already implicitly declared earlier. VERI-1362
WARNING - synthesis: src/top.v(821): spi_rx_byte_ready is already implicitly declared earlier. VERI-1362
WARNING - synthesis: src/top.v(849): pc_data_tx is already implicitly declared earlier. VERI-1362
WARNING - synthesis: src/top.v(202): identifier fpga_clk is used before its declaration. VERI-1875
WARNING - synthesis: src/top.v(242): identifier reset_countdown is used before its declaration. VERI-1875
Analyzing Verilog file src/clock.v. VERI-1482
Analyzing Verilog file src/uart_rx.v. VERI-1482
WARNING - synthesis: src/uart_rx.v(23): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/uart_rx.v(24): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/uart_rx.v(25): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/uart_rx.v(26): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/uart_rx.v(27): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
Analyzing Verilog file src/uart_tx.v. VERI-1482
WARNING - synthesis: src/uart_tx.v(25): parameter declaration becomes local in uart_tx with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/uart_tx.v(26): parameter declaration becomes local in uart_tx with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/uart_tx.v(27): parameter declaration becomes local in uart_tx with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/uart_tx.v(28): parameter declaration becomes local in uart_tx with formal parameter declaration list. VERI-1199
WARNING - synthesis: src/uart_tx.v(29): parameter declaration becomes local in uart_tx with formal parameter declaration list. VERI-1199
Analyzing Verilog file src/spi.v. VERI-1482
Analyzing Verilog file src/fifo_quad_word_mod.v. VERI-1482
Analyzing Verilog file src/bluejay_data.v. VERI-1482
Analyzing Verilog file src/usb3_if.v. VERI-1482
Analyzing Verilog file src/fifo_dc_32_lut_gen.v. VERI-1482
Analyzing Verilog file src/timing_controller.v. VERI-1482
Analyzing Verilog file D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: src/top.v(5): compiling module top. VERI-1018
INFO - synthesis: src/clock.v(4): compiling module clock. VERI-1018
INFO - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(DIVR=4'b01,DIVF=7'b1010010,DIVQ=3'b100,FILTER_RANGE=3'b01). VERI-1018
INFO - synthesis: D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
WARNING - synthesis: src/clock.v(59): input port EXTFEEDBACK is not connected on this instance. VDB-1013
WARNING - synthesis: src/top.v(301): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: src/top.v(302): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: src/usb3_if.v(8): compiling module usb3_if. VERI-1018
INFO - synthesis: src/fifo_dc_32_lut_gen.v(10): compiling module fifo_dc_32_lut_gen. VERI-1018
INFO - synthesis: src/fifo_dc_32_lut_gen.v(127): compiling module fifo_dc_32_lut_gen_ipgen_lscc_fifo_dc_renamed_due_excessive_length_1. VERI-1018
Removed duplicate sequential element rd_addr_arith_r(7 bit), because it is equivalent to rd_addr_r

INFO - synthesis: src/timing_controller.v(8): compiling module timing_controller. VERI-1018
INFO - synthesis: src/bluejay_data.v(8): compiling module bluejay_data. VERI-1018
WARNING - synthesis: src/bluejay_data.v(89): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: src/bluejay_data.v(103): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: src/bluejay_data.v(106): expression size 32 truncated to fit in target size 11. VERI-1209
WARNING - synthesis: src/bluejay_data.v(118): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: src/bluejay_data.v(126): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: src/bluejay_data.v(144): Register sync_o_77 is stuck at Zero. VDB-5013
INFO - synthesis: src/uart_rx.v(14): compiling module uart_rx(CLKS_PER_BIT=20). VERI-1018
WARNING - synthesis: src/uart_rx.v(80): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: src/uart_rx.v(91): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: src/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: src/uart_rx.v(120): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: src/uart_tx.v(14): compiling module uart_tx(CLKS_PER_BIT=20). VERI-1018
WARNING - synthesis: src/uart_tx.v(68): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: src/uart_tx.v(86): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: src/uart_tx.v(96): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: src/uart_tx.v(116): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: src/spi.v(8): compiling module spi. VERI-1018
WARNING - synthesis: src/spi.v(108): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: src/spi.v(128): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: src/spi.v(162): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: src/spi.v(183): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: src/spi.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: src/fifo_quad_word_mod.v(10): compiling module FIFO_Quad_Word. VERI-1018
INFO - synthesis: src/fifo_quad_word_mod.v(25): compiling module FIFO_Quad_Word_ipgen_lscc_fifo_renamed_due_excessive_length_2. VERI-1018
WARNING - synthesis: src/top.v(882): actual bit length 8 differs from formal bit length 32 for port wr_data_i. VERI-1330
WARNING - synthesis: src/top.v(1060): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: src/top.v(1078): Register reset_all_cmd_r_83 is stuck at Zero. VDB-5013
WARNING - synthesis: src/top.v(407): net usb3_data_in[31] does not have a driver. VDB-1002
WARNING - synthesis: src/top.v(468): net reset_ptr does not have a driver. VDB-1002
WARNING - synthesis: src/top.v(563): net invert_o does not have a driver. VDB-1002
WARNING - synthesis: src/top.v(799): input port i_reset is not connected on this instance. VDB-1013
Loading NGL library 'D:/ProgramFiles/Lattice/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/ProgramFiles/Lattice/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Initial value found on net n280 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_nxt_r[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_nxt_r[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_nxt_r[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_nxt_r[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_nxt_r[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_nxt_r[0] will be ignored due to unrecognized driver type
WARNING - synthesis: src/top.v(407): net usb3_data_in[31] does not have a driver. VDB-1002
WARNING - synthesis: src/top.v(468): net reset_ptr does not have a driver. VDB-1002
WARNING - synthesis: src/top.v(563): net invert_o does not have a driver. VDB-1002
WARNING - synthesis: src/top.v(799): input port i_reset is not connected on this instance. VDB-1013
WARNING - synthesis: src/clock.v(59): input port EXTFEEDBACK is not connected on this instance. VDB-1013
WARNING - synthesis: src/spi.v(49): net \spi0/i_reset does not have a driver. VDB-1002
######## Missing driver on net usb3_data_in[31]. Patching with GND.
######## Missing driver on net usb3_data_in[30]. Patching with GND.
######## Missing driver on net usb3_data_in[29]. Patching with GND.
######## Missing driver on net usb3_data_in[28]. Patching with GND.
######## Missing driver on net usb3_data_in[27]. Patching with GND.
######## Missing driver on net usb3_data_in[26]. Patching with GND.
######## Missing driver on net usb3_data_in[25]. Patching with GND.
######## Missing driver on net usb3_data_in[24]. Patching with GND.
######## Missing driver on net usb3_data_in[23]. Patching with GND.
######## Missing driver on net usb3_data_in[22]. Patching with GND.
######## Missing driver on net usb3_data_in[21]. Patching with GND.
######## Missing driver on net usb3_data_in[20]. Patching with GND.
######## Missing driver on net usb3_data_in[19]. Patching with GND.
######## Missing driver on net usb3_data_in[18]. Patching with GND.
######## Missing driver on net usb3_data_in[17]. Patching with GND.
######## Missing driver on net reset_ptr. Patching with GND.
######## Missing driver on net \spi0/i_reset. Patching with GND.



WARNING - synthesis: src/fifo_dc_32_lut_gen.v(876): Register \i900/i218_219 is stuck at Zero. VDB-5013
WARNING - synthesis: src/fifo_quad_word_mod.v(448): Register \i901/i62_63 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \tx_fifo/lscc_fifo_inst/mem_LUT.data_raw_r_ is stuck at Zero
WARNING - synthesis: Bit 0 of Register \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/REG.out_raw_ is stuck at Zero
WARNING - synthesis: src/fifo_dc_32_lut_gen.v(931): Register \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/REG.out_buffer__i31 is stuck at Zero. VDB-5013
Duplicate register/latch removal. \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/wr_grey_sync_r__i6 is a one-to-one match with \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/wr_addr_r__i6.
Duplicate register/latch removal. \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/rd_addr_r__i6 is a one-to-one match with \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/rd_grey_sync_r__i6.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : HoloBlade_Implmnt/HoloBlade.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 1475 of 3520 (41 % )
SB_CARRY => 131
SB_DFF => 1258
SB_DFFE => 97
SB_DFFESR => 64
SB_DFFESS => 3
SB_DFFNE => 2
SB_DFFSR => 40
SB_DFFSS => 11
SB_GB => 1
SB_GB_IO => 1
SB_IO => 83
SB_LUT4 => 2640
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : FIFO_CLK_c, loads : 1118
  Net : DEBUG_6_c, loads : 359
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/wr_addr_r_5, loads : 644
  Net : fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/rd_addr_r_1, loads : 420
  Net : fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/rd_addr_r_0, loads : 364
  Net : fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/rd_addr_r_2, loads : 162
  Net : timing_controller_inst/reset_all, loads : 98
  Net : fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/rd_addr_r_3, loads : 81
  Net : FIFO_D16_c_16, loads : 64
  Net : FIFO_D15_c_15, loads : 64
  Net : FIFO_D14_c_14, loads : 64
  Net : FIFO_D13_c_13, loads : 64
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets FIFO_CLK_c]              |    1.000 MHz|   46.087 MHz|     6  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets DEBUG_6_c]               |    1.000 MHz|   19.352 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 56.207  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.984  secs
--------------------------------------------------------------
