Analysis & Synthesis report for Superscalar
Fri Dec  9 00:31:07 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Dec  9 00:31:07 2022           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; Superscalar                                 ;
; Top-level Entity Name       ; Superscalar                                 ;
; Family                      ; MAX V                                       ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; Superscalar        ; Superscalar        ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 1                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Dec  9 00:31:00 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Superscalar -c Superscalar
Warning (12473): User specified to use only one processors but 4 processors were detected which could be used to decrease run time.
Info (12021): Found 2 design units, including 1 entities, in source file Regfile.vhd
    Info (12022): Found design unit 1: regFile-arcRF File: /home/pranjal/CS232/Superscalar/Regfile.vhd Line: 37
    Info (12023): Found entity 1: regFile File: /home/pranjal/CS232/Superscalar/Regfile.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file Reg.vhd
    Info (12022): Found design unit 1: reg-arc_reg File: /home/pranjal/CS232/Superscalar/Reg.vhd Line: 11
    Info (12023): Found entity 1: reg File: /home/pranjal/CS232/Superscalar/Reg.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file Decode.vhd
    Info (12022): Found design unit 1: Decode-id_arch File: /home/pranjal/CS232/Superscalar/Decode.vhd Line: 48
    Info (12023): Found entity 1: Decode File: /home/pranjal/CS232/Superscalar/Decode.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Superscalar.vhd
    Info (12022): Found design unit 1: Superscalar-Superscalar_arch File: /home/pranjal/CS232/Superscalar/Superscalar.vhd Line: 16
    Info (12023): Found entity 1: Superscalar File: /home/pranjal/CS232/Superscalar/Superscalar.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file Memory.vhd
    Info (12022): Found design unit 1: memory-mem File: /home/pranjal/CS232/Superscalar/Memory.vhd Line: 21
    Info (12023): Found entity 1: memory File: /home/pranjal/CS232/Superscalar/Memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file Fetch.vhd
    Info (12022): Found design unit 1: Fetch-load File: /home/pranjal/CS232/Superscalar/Fetch.vhd Line: 23
    Info (12023): Found entity 1: Fetch File: /home/pranjal/CS232/Superscalar/Fetch.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file Res.vhd
    Info (12022): Found design unit 1: Res-res_arch File: /home/pranjal/CS232/Superscalar/Res.vhd Line: 40
    Info (12023): Found entity 1: Res File: /home/pranjal/CS232/Superscalar/Res.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file Write_back.vhd
    Info (12022): Found design unit 1: Commit-writeRf File: /home/pranjal/CS232/Superscalar/Write_back.vhd Line: 30
    Info (12023): Found entity 1: Commit File: /home/pranjal/CS232/Superscalar/Write_back.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ROB.vhd
    Info (12022): Found design unit 1: rob-rob File: /home/pranjal/CS232/Superscalar/ROB.vhd Line: 31
    Info (12023): Found entity 1: rob File: /home/pranjal/CS232/Superscalar/ROB.vhd Line: 8
Error (10500): VHDL syntax error at Exec.vhd(51) near text "port";  expecting "(", or "'", or "." File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 51
Error (10500): VHDL syntax error at Exec.vhd(51) near text ";";  expecting ":=", or "<=" File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 51
Error (10500): VHDL syntax error at Exec.vhd(58) near text "port";  expecting "(", or "'", or "." File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 58
Error (10500): VHDL syntax error at Exec.vhd(58) near text ";";  expecting ":=", or "<=" File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 58
Error (10500): VHDL syntax error at Exec.vhd(63) near text "port";  expecting "(", or "'", or "." File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 63
Error (10500): VHDL syntax error at Exec.vhd(63) near text ";";  expecting ":=", or "<=" File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 63
Error (10500): VHDL syntax error at Exec.vhd(78) near text "port";  expecting "(", or "'", or "." File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 78
Error (10500): VHDL syntax error at Exec.vhd(78) near text ";";  expecting ":=", or "<=" File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 78
Error (10500): VHDL syntax error at Exec.vhd(84) near text "port";  expecting "(", or "'", or "." File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 84
Error (10500): VHDL syntax error at Exec.vhd(84) near text ";";  expecting ":=", or "<=" File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 84
Error (10500): VHDL syntax error at Exec.vhd(89) near text "port";  expecting "(", or "'", or "." File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 89
Error (10500): VHDL syntax error at Exec.vhd(89) near text ";";  expecting ":=", or "<=" File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 89
Error (10500): VHDL syntax error at Exec.vhd(107) near text "port";  expecting "(", or "'", or "." File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 107
Error (10500): VHDL syntax error at Exec.vhd(107) near text ";";  expecting ":=", or "<=" File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 107
Error (10500): VHDL syntax error at Exec.vhd(113) near text "port";  expecting "(", or "'", or "." File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 113
Error (10500): VHDL syntax error at Exec.vhd(113) near text ";";  expecting ":=", or "<=" File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 113
Error (10500): VHDL syntax error at Exec.vhd(118) near text "port";  expecting "(", or "'", or "." File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 118
Error (10500): VHDL syntax error at Exec.vhd(118) near text ";";  expecting ":=", or "<=" File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 118
Error (10500): VHDL syntax error at Exec.vhd(131) near text "port";  expecting "(", or "'", or "." File: /home/pranjal/CS232/Superscalar/Exec.vhd Line: 131
Info (12021): Found 0 design units, including 0 entities, in source file Exec.vhd
Info (12021): Found 2 design units, including 1 entities, in source file Alu.vhd
    Info (12022): Found design unit 1: ALU-ALU_arch File: /home/pranjal/CS232/Superscalar/Alu.vhd Line: 11
    Info (12023): Found entity 1: ALU File: /home/pranjal/CS232/Superscalar/Alu.vhd Line: 4
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning
    Error: Peak virtual memory: 396 megabytes
    Error: Processing ended: Fri Dec  9 00:31:07 2022
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:16


