[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  29665       tick          5170          1216           323          5170 
      2  29665       tick           107             0             0           107 
      3  29665       tick            98             1             0            98 
      4  29665       tick            94             0             0            94 
      5  29665       tick           106             0             0           106 
      6  29665       tick           119             0             0           119 
      7  29665       tick           102             0             0           102 
      8  29665       tick           126             0             0           126 
      9  29665       tick           115             0             0           115 
     10  29665       tick           100             0             0           100 
     11  29665       tick           101             0             0           101 
     12  29665       tick           102             0             0           102 
     13  29665       tick           116             0             0           116 
     14  29665       tick           104             0             0           104 
     15  29665       tick           102             0             0           102 
     16  29665       tick           113             0             0           113 
     17  29665       tick           104             0             0           104 
     18  29665       tick           121             0             1           121 
     19  29665       tick           103             0             0           103 
     20  29665       tick           100             0             0           100 
     21  29665       tick            97             1             1            97 
     22  29665       tick           110             0             0           110 
     23  29665       tick            98             0             0            98 
     24  29665       tick           100             0             0           100 
     25  29665       tick            97             0             0            97 
     26  29665       tick            95             0             0            95 
     27  29665       tick            88             0             0            88 
     28  29665       tick           103             0             0           103 
     29  29665       tick           104             0             0           104 
     30  29665       tick           100             0             0           100 
     31  29665       tick           113             0             0           113 
     32  29665       tick            97             0             0            97 
     33  29665       tick           100             0             0           100 
     34  29665       tick           100             0             0           100 
     35  29665       exit           402           116             8           402 
