#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Nov 11 16:56:50 2018
# Process ID: 21112
# Current directory: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18912 C:\Users\hammi\Documents\GitBucket\SchoolFPGA\Simple_Counter\Simple_Counter.xpr
# Log file: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/vivado.log
# Journal file: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 754.609 ; gain = 69.520
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: T_FlipFlop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 841.379 ; gain = 76.578
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'T_FlipFlop' [C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/sources_1/new/T_FlipFlop.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'T_FlipFlop' (1#1) [C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/sources_1/new/T_FlipFlop.vhd:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 881.453 ; gain = 116.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 881.453 ; gain = 116.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1230.246 ; gain = 465.445
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1230.246 ; gain = 465.445
reset_run impl_1
launch_runs impl_1 -jobs 2
[Sun Nov 11 16:59:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1275.738 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1275.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: T_FlipFlop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1748.648 ; gain = 25.496
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'T_FlipFlop' [C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/sources_1/new/T_FlipFlop.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'T_FlipFlop' (1#1) [C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/sources_1/new/T_FlipFlop.vhd:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1786.492 ; gain = 63.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1786.492 ; gain = 63.340
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1883.152 ; gain = 160.000
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1883.152 ; gain = 160.000
set_property package_pin "" [get_ports [list  CLK_enable]]
set_property IOSTANDARD LVCMOS33 [get_ports [list CLK_enable]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Q]]
set_property IOSTANDARD LVCMOS33 [get_ports [list T]]
set_property IOSTANDARD LVCMOS33 [get_ports [list CLK]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Reset]]
place_ports CLK_enable V17
place_ports T V16
place_ports CLK W16
place_ports Reset W17
place_ports Q U16
set_property SLEW SLOW [get_ports [list Q]]
file mkdir C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/constrs_1/new
close [ open C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/constrs_1/new/T_FlipFlop_NoCLK.xdc w ]
add_files -fileset constrs_1 C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/constrs_1/new/T_FlipFlop_NoCLK.xdc
set_property target_constrs_file C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/constrs_1/new/T_FlipFlop_NoCLK.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Nov 11 17:05:15 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Nov 11 17:06:07 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Nov 11 17:11:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1/runme.log
[Sun Nov 11 17:11:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/impl_1/runme.log
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'refresh_design' was cancelled
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Nov 11 17:14:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1/runme.log
[Sun Nov 11 17:14:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Nov 11 17:21:07 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1/runme.log
[Sun Nov 11 17:21:07 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Nov 11 17:24:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1/runme.log
[Sun Nov 11 17:24:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Nov 11 17:25:38 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Sun Nov 11 17:27:17 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/synth_1/runme.log
[Sun Nov 11 17:27:17 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1902.422 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1902.422 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1902.422 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 12 21:18:15 2018...
