

================================================================
== Vivado HLS Report for 'top_fdct'
================================================================
* Date:           Tue Dec 22 20:15:09 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        MPEG
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       79|       79| 0.790 us | 0.790 us |   79|   79|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                         |               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |         Instance        |     Module    |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------+---------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_wang_dct_1d_1_fu_78  |wang_dct_1d_1  |        9|        9| 90.000 ns | 90.000 ns |    4|    4| function |
        |grp_wang_dct_1d_fu_88    |wang_dct_1d    |        8|        8| 80.000 ns | 80.000 ns |    4|    4| function |
        +-------------------------+---------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_hor   |       38|       38|        11|          4|          1|     8|    yes   |
        |- L_vert  |       37|       37|        10|          4|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     52|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     22|     944|   1736|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    185|    -|
|Register         |        0|      -|     165|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|     22|    1109|   2037|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |     10|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------+---------+-------+-----+-----+-----+
    |         Instance        |     Module    | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+---------------+---------+-------+-----+-----+-----+
    |grp_wang_dct_1d_fu_88    |wang_dct_1d    |        0|     11|  427|  834|    0|
    |grp_wang_dct_1d_1_fu_78  |wang_dct_1d_1  |        0|     11|  517|  902|    0|
    +-------------------------+---------------+---------+-------+-----+-----+-----+
    |Total                    |               |        0|     22|  944| 1736|    0|
    +-------------------------+---------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |loc_xx_U  |top_fdct_loc_xx  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                 |        1|  0|   0|    0|    64|   16|     1|         1024|
    +----------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_129_p2         |     +    |      0|  0|  13|           4|           1|
    |i_fu_104_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln233_fu_98_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln241_fu_123_p2  |   icmp   |      0|  0|  11|           4|           5|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1         |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  52|          18|          16|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2        |   9|          2|    1|          2|
    |ap_phi_mux_i_0_i_phi_fu_58_p4  |   9|          2|    4|          8|
    |ap_phi_mux_i_1_i_phi_fu_70_p4  |   9|          2|    4|          8|
    |i_0_i_reg_54                   |   9|          2|    4|          8|
    |i_1_i_reg_66                   |   9|          2|    4|          8|
    |loc_xx_address0                |  15|          3|    6|         18|
    |loc_xx_address1                |  15|          3|    6|         18|
    |loc_xx_ce0                     |  15|          3|    1|          3|
    |loc_xx_ce1                     |  15|          3|    1|          3|
    |loc_xx_we0                     |   9|          2|    1|          2|
    |loc_xx_we1                     |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 185|         40|   35|         94|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |grp_wang_dct_1d_1_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |grp_wang_dct_1d_fu_88_ap_start_reg    |   1|   0|    1|          0|
    |i_0_i_reg_54                          |   4|   0|    4|          0|
    |i_1_i_reg_66                          |   4|   0|    4|          0|
    |i_1_reg_161                           |   4|   0|    4|          0|
    |i_reg_152                             |   4|   0|    4|          0|
    |icmp_ln233_reg_148                    |   1|   0|    1|          0|
    |icmp_ln241_reg_157                    |   1|   0|    1|          0|
    |icmp_ln233_reg_148                    |  64|  32|    1|          0|
    |icmp_ln241_reg_157                    |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 165|  64|   39|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |   top_fdct   | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |   top_fdct   | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   top_fdct   | return value |
|ap_done             | out |    1| ap_ctrl_hs |   top_fdct   | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   top_fdct   | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   top_fdct   | return value |
|in_block_address0   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce0        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q0         |  in |   16|  ap_memory |   in_block   |     array    |
|in_block_address1   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce1        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q1         |  in |   16|  ap_memory |   in_block   |     array    |
|out_block_address0  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0        | out |   16|  ap_memory |   out_block  |     array    |
|out_block_address1  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce1       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we1       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d1        | out |   16|  ap_memory |   out_block  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

