$date
	Thu Sep 15 14:19:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fulladder_tb $end
$var wire 1 ! s1 $end
$var wire 1 " co1 $end
$var reg 1 # ci1 $end
$var reg 1 $ x1 $end
$var reg 1 % y1 $end
$scope module fa $end
$var wire 1 # ci1 $end
$var wire 1 " co1 $end
$var wire 1 ! s1 $end
$var wire 1 $ x1 $end
$var wire 1 % y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1!
1#
#40
0#
1%
#60
1"
0!
1#
#80
0"
1!
0#
0%
1$
#100
1"
0!
1#
#120
0#
1%
#140
1!
1#
#160
