<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml myVGA.twx myVGA.ncd -o myVGA.twr myVGA.pcf -ucf vga.ucf

</twCmdLine><twDesign>myVGA.ncd</twDesign><twDesignPath>myVGA.ncd</twDesignPath><twPCF>myVGA.pcf</twPCF><twPcfPath>myVGA.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_1 = PERIOD &quot;clk&quot; 16.67 ns HIGH 50 %;" ScopeName="">TS_1 = PERIOD TIMEGRP &quot;clk&quot; 16.67 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_1 = PERIOD TIMEGRP &quot;clk&quot; 16.67 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="11.670" period="16.670" constraintValue="8.335" deviceLimit="2.500" physResource="myClockManager/pll_base_inst/PLL_ADV/CLKIN1" logResource="myClockManager/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="11.670" period="16.670" constraintValue="8.335" deviceLimit="2.500" physResource="myClockManager/pll_base_inst/PLL_ADV/CLKIN1" logResource="myClockManager/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="14.818" period="16.670" constraintValue="16.670" deviceLimit="1.852" freqLimit="539.957" physResource="myClockManager/pll_base_inst/PLL_ADV/CLKIN1" logResource="myClockManager/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_2 = PERIOD &quot;vgaclk&quot; 40 ns HIGH 50 %;" ScopeName="">TS_2 = PERIOD TIMEGRP &quot;vgaclk&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.405</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_2 = PERIOD TIMEGRP &quot;vgaclk&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tcp" slack="39.595" period="40.000" constraintValue="40.000" deviceLimit="0.405" freqLimit="2469.136" physResource="hs_OBUF/CLK" logResource="hs/CK" locationPin="SLICE_X0Y4.CLK" clockNet="vgaClk"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tcp" slack="39.595" period="40.000" constraintValue="40.000" deviceLimit="0.405" freqLimit="2469.136" physResource="vCount&lt;9&gt;/CLK" logResource="vCount_7/CK" locationPin="SLICE_X0Y29.CLK" clockNet="vgaClk"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tcp" slack="39.595" period="40.000" constraintValue="40.000" deviceLimit="0.405" freqLimit="2469.136" physResource="vCount&lt;9&gt;/CLK" logResource="vCount_8/CK" locationPin="SLICE_X0Y29.CLK" clockNet="vgaClk"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_1 = PERIOD &quot;clk&quot; 16.67 ns HIGH 50 %;" ScopeName="">TS_myClockManager_clkout1 = PERIOD TIMEGRP &quot;myClockManager_clkout1&quot; TS_1 /         0.416666667 HIGH 50%;</twConstName><twItemCnt>840</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>174</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.171</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point b_2 (SLICE_X0Y61.D6), 9 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.837</twSlack><twSrc BELType="FF">vCount_1</twSrc><twDest BELType="FF">b_2</twDest><twTotPathDel>5.064</twTotPathDel><twClkSkew dest = "0.709" src = "0.673">-0.036</twClkSkew><twDelConst>40.008</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_1</twSrc><twDest BELType='FF'>b_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X0Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vCount&lt;2&gt;</twComp><twBEL>vCount_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>vCount&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp><twBEL>GND_5_o_vCount[9]_LessThan_7_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp><twBEL>videoON3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y61.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.670</twDelInfo><twComp>videoON3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>b_2</twComp><twBEL>b_2_rstpot</twBEL><twBEL>b_2</twBEL></twPathDel><twLogDel>1.142</twLogDel><twRouteDel>3.922</twRouteDel><twTotDel>5.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.008">vgaClk</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.843</twSlack><twSrc BELType="FF">vCount_2</twSrc><twDest BELType="FF">b_2</twDest><twTotPathDel>5.058</twTotPathDel><twClkSkew dest = "0.709" src = "0.673">-0.036</twClkSkew><twDelConst>40.008</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_2</twSrc><twDest BELType='FF'>b_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X0Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vCount&lt;2&gt;</twComp><twBEL>vCount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>vCount&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp><twBEL>GND_5_o_vCount[9]_LessThan_7_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp><twBEL>videoON3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y61.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.670</twDelInfo><twComp>videoON3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>b_2</twComp><twBEL>b_2_rstpot</twBEL><twBEL>b_2</twBEL></twPathDel><twLogDel>1.142</twLogDel><twRouteDel>3.916</twRouteDel><twTotDel>5.058</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.008">vgaClk</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.208</twSlack><twSrc BELType="FF">vCount_3</twSrc><twDest BELType="FF">b_2</twDest><twTotPathDel>4.698</twTotPathDel><twClkSkew dest = "0.709" src = "0.668">-0.041</twClkSkew><twDelConst>40.008</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_3</twSrc><twDest BELType='FF'>b_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X1Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X1Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vCount&lt;6&gt;</twComp><twBEL>vCount_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>vCount&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp><twBEL>GND_5_o_vCount[9]_LessThan_7_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp><twBEL>videoON3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y61.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.670</twDelInfo><twComp>videoON3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>b_2</twComp><twBEL>b_2_rstpot</twBEL><twBEL>b_2</twBEL></twPathDel><twLogDel>1.086</twLogDel><twRouteDel>3.612</twRouteDel><twTotDel>4.698</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.008">vgaClk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point b_2 (SLICE_X0Y61.D2), 8 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.004</twSlack><twSrc BELType="FF">vCount_7</twSrc><twDest BELType="FF">b_2</twDest><twTotPathDel>4.898</twTotPathDel><twClkSkew dest = "0.709" src = "0.672">-0.037</twClkSkew><twDelConst>40.008</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_7</twSrc><twDest BELType='FF'>b_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X0Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vCount&lt;9&gt;</twComp><twBEL>vCount_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>vCount&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n01051</twComp><twBEL>_n010511</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>_n01051</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n01051</twComp><twBEL>videoON4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y61.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>N22</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>b_2</twComp><twBEL>b_2_rstpot</twBEL><twBEL>b_2</twBEL></twPathDel><twLogDel>1.254</twLogDel><twRouteDel>3.644</twRouteDel><twTotDel>4.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.008">vgaClk</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.046</twSlack><twSrc BELType="FF">vCount_6</twSrc><twDest BELType="FF">b_2</twDest><twTotPathDel>4.860</twTotPathDel><twClkSkew dest = "0.709" src = "0.668">-0.041</twClkSkew><twDelConst>40.008</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_6</twSrc><twDest BELType='FF'>b_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X1Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X1Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vCount&lt;6&gt;</twComp><twBEL>vCount_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>vCount&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n01051</twComp><twBEL>_n010511</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>_n01051</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n01051</twComp><twBEL>videoON4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y61.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>N22</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>b_2</twComp><twBEL>b_2_rstpot</twBEL><twBEL>b_2</twBEL></twPathDel><twLogDel>1.198</twLogDel><twRouteDel>3.662</twRouteDel><twTotDel>4.860</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.008">vgaClk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.091</twSlack><twSrc BELType="FF">vCount_8</twSrc><twDest BELType="FF">b_2</twDest><twTotPathDel>4.811</twTotPathDel><twClkSkew dest = "0.709" src = "0.672">-0.037</twClkSkew><twDelConst>40.008</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_8</twSrc><twDest BELType='FF'>b_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X0Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vCount&lt;9&gt;</twComp><twBEL>vCount_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>vCount&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n01051</twComp><twBEL>_n010511</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>_n01051</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n01051</twComp><twBEL>videoON4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y61.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>N22</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>b_2</twComp><twBEL>b_2_rstpot</twBEL><twBEL>b_2</twBEL></twPathDel><twLogDel>1.254</twLogDel><twRouteDel>3.557</twRouteDel><twTotDel>4.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.008">vgaClk</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point b_0 (SLICE_X0Y55.A3), 9 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.031</twSlack><twSrc BELType="FF">vCount_1</twSrc><twDest BELType="FF">b_0</twDest><twTotPathDel>4.860</twTotPathDel><twClkSkew dest = "0.699" src = "0.673">-0.026</twClkSkew><twDelConst>40.008</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_1</twSrc><twDest BELType='FF'>b_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X0Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vCount&lt;2&gt;</twComp><twBEL>vCount_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>vCount&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp><twBEL>GND_5_o_vCount[9]_LessThan_7_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp><twBEL>videoON3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.466</twDelInfo><twComp>videoON3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>b_1</twComp><twBEL>b_0_rstpot</twBEL><twBEL>b_0</twBEL></twPathDel><twLogDel>1.142</twLogDel><twRouteDel>3.718</twRouteDel><twTotDel>4.860</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.008">vgaClk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.037</twSlack><twSrc BELType="FF">vCount_2</twSrc><twDest BELType="FF">b_0</twDest><twTotPathDel>4.854</twTotPathDel><twClkSkew dest = "0.699" src = "0.673">-0.026</twClkSkew><twDelConst>40.008</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_2</twSrc><twDest BELType='FF'>b_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X0Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vCount&lt;2&gt;</twComp><twBEL>vCount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>vCount&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp><twBEL>GND_5_o_vCount[9]_LessThan_7_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp><twBEL>videoON3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.466</twDelInfo><twComp>videoON3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>b_1</twComp><twBEL>b_0_rstpot</twBEL><twBEL>b_0</twBEL></twPathDel><twLogDel>1.142</twLogDel><twRouteDel>3.712</twRouteDel><twTotDel>4.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.008">vgaClk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.402</twSlack><twSrc BELType="FF">vCount_3</twSrc><twDest BELType="FF">b_0</twDest><twTotPathDel>4.494</twTotPathDel><twClkSkew dest = "0.699" src = "0.668">-0.031</twClkSkew><twDelConst>40.008</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.277" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_3</twSrc><twDest BELType='FF'>b_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X1Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X1Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vCount&lt;6&gt;</twComp><twBEL>vCount_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>vCount&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp><twBEL>GND_5_o_vCount[9]_LessThan_7_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp><twBEL>videoON3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.466</twDelInfo><twComp>videoON3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>b_1</twComp><twBEL>b_0_rstpot</twBEL><twBEL>b_0</twBEL></twPathDel><twLogDel>1.086</twLogDel><twRouteDel>3.408</twRouteDel><twTotDel>4.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.008">vgaClk</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_myClockManager_clkout1 = PERIOD TIMEGRP &quot;myClockManager_clkout1&quot; TS_1 /
        0.416666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vCount_3 (SLICE_X1Y27.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.449</twSlack><twSrc BELType="FF">vCount_3</twSrc><twDest BELType="FF">vCount_3</twDest><twTotPathDel>0.449</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vCount_3</twSrc><twDest BELType='FF'>vCount_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.008">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X1Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>vCount&lt;6&gt;</twComp><twBEL>vCount_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>vCount&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>vCount&lt;6&gt;</twComp><twBEL>vCount_3_rstpot</twBEL><twBEL>vCount_3</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.036</twRouteDel><twTotDel>0.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.008">vgaClk</twDestClk><twPctLog>92.0</twPctLog><twPctRoute>8.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point r_0 (SLICE_X0Y52.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.454</twSlack><twSrc BELType="FF">r_0</twSrc><twDest BELType="FF">r_0</twDest><twTotPathDel>0.454</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>r_0</twSrc><twDest BELType='FF'>r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.008">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X0Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>r_2</twComp><twBEL>r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>r_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>r_2</twComp><twBEL>r_0_rstpot</twBEL><twBEL>r_0</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.008">vgaClk</twDestClk><twPctLog>94.9</twPctLog><twPctRoute>5.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point g_0 (SLICE_X0Y53.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.454</twSlack><twSrc BELType="FF">g_0</twSrc><twDest BELType="FF">g_0</twDest><twTotPathDel>0.454</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>g_0</twSrc><twDest BELType='FF'>g_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.008">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X0Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>g_2</twComp><twBEL>g_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>g_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>g_2</twComp><twBEL>g_0_rstpot</twBEL><twBEL>g_0</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.008">vgaClk</twDestClk><twPctLog>94.9</twPctLog><twPctRoute>5.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_myClockManager_clkout1 = PERIOD TIMEGRP &quot;myClockManager_clkout1&quot; TS_1 /
        0.416666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="41" type="MINPERIOD" name="Tbcper_I" slack="38.278" period="40.008" constraintValue="40.008" deviceLimit="1.730" freqLimit="578.035" physResource="myClockManager/clkout2_buf/I0" logResource="myClockManager/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="myClockManager/clkout1"/><twPinLimit anchorID="42" type="MINPERIOD" name="Tcp" slack="39.603" period="40.008" constraintValue="40.008" deviceLimit="0.405" freqLimit="2469.136" physResource="hs_OBUF/CLK" logResource="hs/CK" locationPin="SLICE_X0Y4.CLK" clockNet="vgaClk"/><twPinLimit anchorID="43" type="MINPERIOD" name="Tcp" slack="39.603" period="40.008" constraintValue="40.008" deviceLimit="0.405" freqLimit="2469.136" physResource="vCount&lt;9&gt;/CLK" logResource="vCount_7/CK" locationPin="SLICE_X0Y29.CLK" clockNet="vgaClk"/></twPinLimitRpt></twConst><twConst anchorID="44" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_1 = PERIOD &quot;clk&quot; 16.67 ns HIGH 50 %;" ScopeName="">TS_myClockManager_clkout0 = PERIOD TIMEGRP &quot;myClockManager_clkout0&quot; TS_1 HIGH         50%;</twConstName><twItemCnt>23</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>23</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.705</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dInternal_7 (ILOGIC_X1Y61.CE0), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.965</twSlack><twSrc BELType="FF">state_FSM_FFd6</twSrc><twDest BELType="FF">dInternal_7</twDest><twTotPathDel>4.079</twTotPathDel><twClkSkew dest = "1.037" src = "0.540">-0.497</twClkSkew><twDelConst>16.670</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.235" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.123</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state_FSM_FFd6</twSrc><twDest BELType='FF'>dInternal_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X23Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>state_FSM_FFd6</twComp><twBEL>state_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y61.CE0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.137</twDelInfo><twComp>state_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y61.CLK0</twSite><twDelType>Tice0ck</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dInternal&lt;7&gt;</twComp><twBEL>dInternal_7</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>3.137</twRouteDel><twTotDel>4.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.670">dcmClk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dInternal_6 (ILOGIC_X1Y60.CE0), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.965</twSlack><twSrc BELType="FF">state_FSM_FFd6</twSrc><twDest BELType="FF">dInternal_6</twDest><twTotPathDel>4.079</twTotPathDel><twClkSkew dest = "1.037" src = "0.540">-0.497</twClkSkew><twDelConst>16.670</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.235" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.123</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state_FSM_FFd6</twSrc><twDest BELType='FF'>dInternal_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X23Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>state_FSM_FFd6</twComp><twBEL>state_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y60.CE0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.137</twDelInfo><twComp>state_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y60.CLK0</twSite><twDelType>Tice0ck</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dInternal&lt;6&gt;</twComp><twBEL>dInternal_6</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>3.137</twRouteDel><twTotDel>4.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.670">dcmClk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dInternal_4 (ILOGIC_X2Y60.CE0), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.057</twSlack><twSrc BELType="FF">state_FSM_FFd6</twSrc><twDest BELType="FF">dInternal_4</twDest><twTotPathDel>3.987</twTotPathDel><twClkSkew dest = "1.037" src = "0.540">-0.497</twClkSkew><twDelConst>16.670</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.235" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.123</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state_FSM_FFd6</twSrc><twDest BELType='FF'>dInternal_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X23Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>state_FSM_FFd6</twComp><twBEL>state_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y60.CE0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.045</twDelInfo><twComp>state_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>ILOGIC_X2Y60.CLK0</twSite><twDelType>Tice0ck</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dInternal&lt;4&gt;</twComp><twBEL>dInternal_4</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>3.045</twRouteDel><twTotDel>3.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.670">dcmClk</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_myClockManager_clkout0 = PERIOD TIMEGRP &quot;myClockManager_clkout0&quot; TS_1 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd8 (SLICE_X23Y23.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">state_FSM_FFd8</twSrc><twDest BELType="FF">state_FSM_FFd8</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>state_FSM_FFd8</twSrc><twDest BELType='FF'>state_FSM_FFd8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.670">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X23Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>state_FSM_FFd8</twComp><twBEL>state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y23.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>state_FSM_FFd8</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y23.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>state_FSM_FFd8</twComp><twBEL>state_FSM_FFd8-In1</twBEL><twBEL>state_FSM_FFd8</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.670">dcmClk</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd6 (SLICE_X23Y45.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.507</twSlack><twSrc BELType="FF">state_FSM_FFd7</twSrc><twDest BELType="FF">state_FSM_FFd6</twDest><twTotPathDel>0.508</twTotPathDel><twClkSkew dest = "0.042" src = "0.041">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>state_FSM_FFd7</twSrc><twDest BELType='FF'>state_FSM_FFd6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.670">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X23Y46.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>rd_l_OBUF</twComp><twBEL>state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y45.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.205</twDelInfo><twComp>state_FSM_FFd7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>state_FSM_FFd6</twComp><twBEL>state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.303</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.670">dcmClk</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd8 (SLICE_X23Y23.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.511</twSlack><twSrc BELType="FF">state_FSM_FFd9</twSrc><twDest BELType="FF">state_FSM_FFd8</twDest><twTotPathDel>0.511</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>state_FSM_FFd9</twSrc><twDest BELType='FF'>state_FSM_FFd8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.670">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X23Y23.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>state_FSM_FFd8</twComp><twBEL>state_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>state_FSM_FFd9</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y23.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>state_FSM_FFd8</twComp><twBEL>state_FSM_FFd8-In1</twBEL><twBEL>state_FSM_FFd8</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.670">dcmClk</twDestClk><twPctLog>89.8</twPctLog><twPctRoute>10.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: TS_myClockManager_clkout0 = PERIOD TIMEGRP &quot;myClockManager_clkout0&quot; TS_1 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="58" type="MINPERIOD" name="Tbcper_I" slack="14.940" period="16.670" constraintValue="16.670" deviceLimit="1.730" freqLimit="578.035" physResource="myClockManager/clkout1_buf/I0" logResource="myClockManager/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="myClockManager/clkout0"/><twPinLimit anchorID="59" type="MINPERIOD" name="Tickper" slack="15.611" period="16.670" constraintValue="16.670" deviceLimit="1.059" freqLimit="944.287" physResource="dInternal&lt;7&gt;/CLK0" logResource="dInternal_7/CLK0" locationPin="ILOGIC_X1Y61.CLK0" clockNet="dcmClk"/><twPinLimit anchorID="60" type="MINPERIOD" name="Tickper" slack="15.611" period="16.670" constraintValue="16.670" deviceLimit="1.059" freqLimit="944.287" physResource="dInternal&lt;0&gt;/CLK0" logResource="dInternal_0/CLK0" locationPin="ILOGIC_X10Y60.CLK0" clockNet="dcmClk"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="OFFSETOUTDELAY" ><twConstHead uID="5"><twConstName UCFConstName="OFFSET = OUT 5.667 ns AFTER &quot;clk&quot;;" ScopeName="">OFFSET = OUT 5.667 ns AFTER COMP &quot;clk&quot;;</twConstName><twItemCnt>31</twItemCnt><twErrCntSetup>17</twErrCntSetup><twErrCntEndPt>17</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>23</twEndPtCnt><twPathErrCnt>21</twPathErrCnt><twMinOff>6.555</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point d&lt;7&gt; (P142.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="62"><twConstOffOut anchorID="63" twDataPathType="twDataPathMaxDelay"><twSlack>-0.888</twSlack><twSrc BELType="FF">dInternal_7</twSrc><twDest BELType="PAD">d&lt;7&gt;</twDest><twClkDel>1.876</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>dInternal&lt;7&gt;</twClkDest><twDataDel>4.350</twDataDel><twDataSrc>dInternal&lt;7&gt;</twDataSrc><twDataDest>d&lt;7&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>d&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.235" fPhaseErr="0.209" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.329</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>dInternal_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>myClockManager/clkin1_buf</twBEL><twBEL>ProtoComp38.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>myClockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.152</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV</twComp><twBEL>myClockManager/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>myClockManager/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>myClockManager/clkout1_buf</twComp><twBEL>myClockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y61.CLK0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-2.522</twLogDel><twRouteDel>4.398</twRouteDel><twTotDel>1.876</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dInternal_7</twSrc><twDest BELType='PAD'>d&lt;7&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X1Y61.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y61.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>dInternal&lt;7&gt;</twComp><twBEL>dInternal_7</twBEL></twPathDel><twPathDel><twSite>P142.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>dInternal&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>P142.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>d&lt;7&gt;</twComp><twBEL>d_7_IOBUF/OBUFT</twBEL><twBEL>d&lt;7&gt;</twBEL></twPathDel><twLogDel>2.633</twLogDel><twRouteDel>1.717</twRouteDel><twTotDel>4.350</twTotDel><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="64"><twConstOffOut anchorID="65" twDataPathType="twDataPathMaxDelay"><twSlack>-0.454</twSlack><twSrc BELType="FF">wr_l</twSrc><twDest BELType="PAD">d&lt;7&gt;</twDest><twClkDel>1.352</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>wr_l_OBUF</twClkDest><twDataDel>4.440</twDataDel><twDataSrc>wr_l_OBUF</twDataSrc><twDataDest>d&lt;7&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>d&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.235" fPhaseErr="0.209" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.329</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>wr_l</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>myClockManager/clkin1_buf</twBEL><twBEL>ProtoComp38.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>myClockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.152</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV</twComp><twBEL>myClockManager/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>myClockManager/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>myClockManager/clkout1_buf</twComp><twBEL>myClockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-2.522</twLogDel><twRouteDel>3.874</twRouteDel><twTotDel>1.352</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wr_l</twSrc><twDest BELType='PAD'>d&lt;7&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X12Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>wr_l_OBUF</twComp><twBEL>wr_l</twBEL></twPathDel><twPathDel><twSite>P142.T</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.352</twDelInfo><twComp>wr_l_OBUF</twComp></twPathDel><twPathDel><twSite>P142.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>d&lt;7&gt;</twComp><twBEL>d_7_IOBUF/OBUFT</twBEL><twBEL>d&lt;7&gt;</twBEL></twPathDel><twLogDel>2.088</twLogDel><twRouteDel>2.352</twRouteDel><twTotDel>4.440</twTotDel><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point d&lt;5&gt; (P138.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="66"><twConstOffOut anchorID="67" twDataPathType="twDataPathMaxDelay"><twSlack>-0.888</twSlack><twSrc BELType="FF">dInternal_5</twSrc><twDest BELType="PAD">d&lt;5&gt;</twDest><twClkDel>1.876</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>dInternal&lt;5&gt;</twClkDest><twDataDel>4.350</twDataDel><twDataSrc>dInternal&lt;5&gt;</twDataSrc><twDataDest>d&lt;5&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>d&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.235" fPhaseErr="0.209" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.329</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>dInternal_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>myClockManager/clkin1_buf</twBEL><twBEL>ProtoComp38.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>myClockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.152</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV</twComp><twBEL>myClockManager/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>myClockManager/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>myClockManager/clkout1_buf</twComp><twBEL>myClockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y61.CLK0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-2.522</twLogDel><twRouteDel>4.398</twRouteDel><twTotDel>1.876</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dInternal_5</twSrc><twDest BELType='PAD'>d&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X2Y61.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>ILOGIC_X2Y61.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>dInternal&lt;5&gt;</twComp><twBEL>dInternal_5</twBEL></twPathDel><twPathDel><twSite>P138.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>dInternal&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>P138.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>d&lt;5&gt;</twComp><twBEL>d_5_IOBUF/OBUFT</twBEL><twBEL>d&lt;5&gt;</twBEL></twPathDel><twLogDel>2.633</twLogDel><twRouteDel>1.717</twRouteDel><twTotDel>4.350</twTotDel><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="68"><twConstOffOut anchorID="69" twDataPathType="twDataPathMaxDelay"><twSlack>-0.362</twSlack><twSrc BELType="FF">wr_l</twSrc><twDest BELType="PAD">d&lt;5&gt;</twDest><twClkDel>1.352</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>wr_l_OBUF</twClkDest><twDataDel>4.348</twDataDel><twDataSrc>wr_l_OBUF</twDataSrc><twDataDest>d&lt;5&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>d&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.235" fPhaseErr="0.209" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.329</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>wr_l</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>myClockManager/clkin1_buf</twBEL><twBEL>ProtoComp38.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>myClockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.152</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV</twComp><twBEL>myClockManager/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>myClockManager/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>myClockManager/clkout1_buf</twComp><twBEL>myClockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-2.522</twLogDel><twRouteDel>3.874</twRouteDel><twTotDel>1.352</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wr_l</twSrc><twDest BELType='PAD'>d&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X12Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>wr_l_OBUF</twComp><twBEL>wr_l</twBEL></twPathDel><twPathDel><twSite>P138.T</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>wr_l_OBUF</twComp></twPathDel><twPathDel><twSite>P138.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>d&lt;5&gt;</twComp><twBEL>d_5_IOBUF/OBUFT</twBEL><twBEL>d&lt;5&gt;</twBEL></twPathDel><twLogDel>2.088</twLogDel><twRouteDel>2.260</twRouteDel><twTotDel>4.348</twTotDel><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point d&lt;1&gt; (P117.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstOffOut anchorID="71" twDataPathType="twDataPathMaxDelay"><twSlack>-0.850</twSlack><twSrc BELType="FF">dInternal_1</twSrc><twDest BELType="PAD">d&lt;1&gt;</twDest><twClkDel>1.838</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>dInternal&lt;1&gt;</twClkDest><twDataDel>4.350</twDataDel><twDataSrc>dInternal&lt;1&gt;</twDataSrc><twDataDest>d&lt;1&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>d&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.235" fPhaseErr="0.209" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.329</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>dInternal_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>myClockManager/clkin1_buf</twBEL><twBEL>ProtoComp38.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>myClockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.152</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV</twComp><twBEL>myClockManager/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>myClockManager/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>myClockManager/clkout1_buf</twComp><twBEL>myClockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X10Y61.CLK0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-2.522</twLogDel><twRouteDel>4.360</twRouteDel><twTotDel>1.838</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dInternal_1</twSrc><twDest BELType='PAD'>d&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X10Y61.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>ILOGIC_X10Y61.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>dInternal&lt;1&gt;</twComp><twBEL>dInternal_1</twBEL></twPathDel><twPathDel><twSite>P117.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>dInternal&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>P117.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>d&lt;1&gt;</twComp><twBEL>d_1_IOBUF/OBUFT</twBEL><twBEL>d&lt;1&gt;</twBEL></twPathDel><twLogDel>2.633</twLogDel><twRouteDel>1.717</twRouteDel><twTotDel>4.350</twTotDel><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="72"><twConstOffOut anchorID="73" twDataPathType="twDataPathMaxDelay"><twSlack>0.064</twSlack><twSrc BELType="FF">wr_l</twSrc><twDest BELType="PAD">d&lt;1&gt;</twDest><twClkDel>1.352</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>wr_l_OBUF</twClkDest><twDataDel>3.922</twDataDel><twDataSrc>wr_l_OBUF</twDataSrc><twDataDest>d&lt;1&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>d&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.235" fPhaseErr="0.209" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.329</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>wr_l</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>myClockManager/clkin1_buf</twBEL><twBEL>ProtoComp38.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>myClockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.152</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV</twComp><twBEL>myClockManager/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>myClockManager/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>myClockManager/clkout1_buf</twComp><twBEL>myClockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-2.522</twLogDel><twRouteDel>3.874</twRouteDel><twTotDel>1.352</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wr_l</twSrc><twDest BELType='PAD'>d&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X12Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>wr_l_OBUF</twComp><twBEL>wr_l</twBEL></twPathDel><twPathDel><twSite>P117.T</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.834</twDelInfo><twComp>wr_l_OBUF</twComp></twPathDel><twPathDel><twSite>P117.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>d&lt;1&gt;</twComp><twBEL>d_1_IOBUF/OBUFT</twBEL><twBEL>d&lt;1&gt;</twBEL></twPathDel><twLogDel>2.088</twLogDel><twRouteDel>1.834</twRouteDel><twTotDel>3.922</twTotDel><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: OFFSET = OUT 5.667 ns AFTER COMP &quot;clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rd_l (P98.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstOffOut anchorID="75" twDataPathType="twDataPathMinDelay"><twSlack>2.622</twSlack><twSrc BELType="FF">rd_l</twSrc><twDest BELType="PAD">rd_l</twDest><twClkDel>0.885</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>rd_l_OBUF</twClkDest><twDataDel>2.066</twDataDel><twDataSrc>rd_l_OBUF</twDataSrc><twDataDest>rd_l</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>rd_l</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.235" fPhaseErr="0.209" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.329</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>rd_l</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>myClockManager/clkin1_buf</twBEL><twBEL>ProtoComp38.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>myClockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.129</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV</twComp><twBEL>myClockManager/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>myClockManager/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>myClockManager/clkout1_buf</twComp><twBEL>myClockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-1.185</twLogDel><twRouteDel>2.070</twRouteDel><twTotDel>0.885</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rd_l</twSrc><twDest BELType='PAD'>rd_l</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X23Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rd_l_OBUF</twComp><twBEL>rd_l</twBEL></twPathDel><twPathDel><twSite>P98.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>rd_l_OBUF</twComp></twPathDel><twPathDel><twSite>P98.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>rd_l</twComp><twBEL>rd_l_OBUF</twBEL><twBEL>rd_l</twBEL></twPathDel><twLogDel>0.897</twLogDel><twRouteDel>1.169</twRouteDel><twTotDel>2.066</twTotDel><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point oe_l (P100.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstOffOut anchorID="77" twDataPathType="twDataPathMinDelay"><twSlack>2.637</twSlack><twSrc BELType="FF">oe_l</twSrc><twDest BELType="PAD">oe_l</twDest><twClkDel>0.885</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>rd_l_OBUF</twClkDest><twDataDel>2.081</twDataDel><twDataSrc>rd_l_OBUF</twDataSrc><twDataDest>oe_l</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>oe_l</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.235" fPhaseErr="0.209" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.329</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>oe_l</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>myClockManager/clkin1_buf</twBEL><twBEL>ProtoComp38.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>myClockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.129</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV</twComp><twBEL>myClockManager/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>myClockManager/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>myClockManager/clkout1_buf</twComp><twBEL>myClockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-1.185</twLogDel><twRouteDel>2.070</twRouteDel><twTotDel>0.885</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>oe_l</twSrc><twDest BELType='PAD'>oe_l</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X23Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rd_l_OBUF</twComp><twBEL>oe_l</twBEL></twPathDel><twPathDel><twSite>P100.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>oe_l_OBUF</twComp></twPathDel><twPathDel><twSite>P100.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>oe_l</twComp><twBEL>oe_l_OBUF</twBEL><twBEL>oe_l</twBEL></twPathDel><twLogDel>0.897</twLogDel><twRouteDel>1.184</twRouteDel><twTotDel>2.081</twTotDel><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point d&lt;3&gt; (P121.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstOffOut anchorID="79" twDataPathType="twDataPathMinDelay"><twSlack>3.233</twSlack><twSrc BELType="FF">dInternal_3</twSrc><twDest BELType="PAD">d&lt;3&gt;</twDest><twClkDel>1.106</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>dInternal&lt;3&gt;</twClkDest><twDataDel>2.456</twDataDel><twDataSrc>dInternal&lt;3&gt;</twDataSrc><twDataDest>d&lt;3&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>d&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.235" fPhaseErr="0.209" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.329</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>dInternal_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>myClockManager/clkin1_buf</twBEL><twBEL>ProtoComp38.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>myClockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.129</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV</twComp><twBEL>myClockManager/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>myClockManager/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>myClockManager/clkout1_buf</twComp><twBEL>myClockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X9Y61.CLK0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-1.185</twLogDel><twRouteDel>2.291</twRouteDel><twTotDel>1.106</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dInternal_3</twSrc><twDest BELType='PAD'>d&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X9Y61.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>ILOGIC_X9Y61.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>dInternal&lt;3&gt;</twComp><twBEL>dInternal_3</twBEL></twPathDel><twPathDel><twSite>P121.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>dInternal&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>P121.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>d&lt;3&gt;</twComp><twBEL>d_3_IOBUF/OBUFT</twBEL><twBEL>d&lt;3&gt;</twBEL></twPathDel><twLogDel>1.355</twLogDel><twRouteDel>1.101</twRouteDel><twTotDel>2.456</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="80"><twConstOffOut anchorID="81" twDataPathType="twDataPathMinDelay"><twSlack>2.650</twSlack><twSrc BELType="FF">wr_l</twSrc><twDest BELType="PAD">d&lt;3&gt;</twDest><twClkDel>0.940</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>wr_l_OBUF</twClkDest><twDataDel>2.039</twDataDel><twDataSrc>wr_l_OBUF</twDataSrc><twDataDest>d&lt;3&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>d&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.235" fPhaseErr="0.209" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.329</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>wr_l</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>myClockManager/clkin1_buf</twBEL><twBEL>ProtoComp38.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>myClockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.129</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV</twComp><twBEL>myClockManager/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>myClockManager/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>myClockManager/clkout1_buf</twComp><twBEL>myClockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-1.185</twLogDel><twRouteDel>2.125</twRouteDel><twTotDel>0.940</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>wr_l</twSrc><twDest BELType='PAD'>d&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X12Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>wr_l_OBUF</twComp><twBEL>wr_l</twBEL></twPathDel><twPathDel><twSite>P121.T</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>wr_l_OBUF</twComp></twPathDel><twPathDel><twSite>P121.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>d&lt;3&gt;</twComp><twBEL>d_3_IOBUF/OBUFT</twBEL><twBEL>d&lt;3&gt;</twBEL></twPathDel><twLogDel>0.933</twLogDel><twRouteDel>1.106</twRouteDel><twTotDel>2.039</twTotDel><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="82" twConstType="OFFSETINDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMEGRP &quot;myinputs&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE &quot;clk&quot;;" ScopeName="">TIMEGRP &quot;myinputs&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk&quot;;</twConstName><twItemCnt>21</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>21</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.133</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd7 (SLICE_X23Y46.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstOffIn anchorID="84" twDataPathType="twDataPathMaxDelay"><twSlack>4.867</twSlack><twSrc BELType="PAD">reset_l</twSrc><twDest BELType="FF">state_FSM_FFd7</twDest><twClkDel>1.298</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>rd_l_OBUF</twClkDest><twOff>9.000</twOff><twOffSrc>reset_l</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.235" fPhaseErr="0.209" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.329</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset_l</twSrc><twDest BELType='FF'>state_FSM_FFd7</twDest><twLogLvls>2</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.337</twDelInfo><twComp>reset_l</twComp><twBEL>reset_l</twBEL><twBEL>reset_l_IBUF</twBEL><twBEL>ProtoComp35.IINV</twBEL><twBEL>ProtoComp35.IMUX</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">3.538</twDelInfo><twComp>reset_l_INV_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>rd_l_OBUF</twComp><twBEL>state_FSM_FFd7_rstpot</twBEL><twBEL>state_FSM_FFd7</twBEL></twPathDel><twLogDel>1.564</twLogDel><twRouteDel>3.538</twRouteDel><twTotDel>5.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>myClockManager/clkin1_buf</twBEL><twBEL>ProtoComp38.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>myClockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.161</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV</twComp><twBEL>myClockManager/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myClockManager/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>myClockManager/clkout1_buf</twComp><twBEL>myClockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-1.733</twLogDel><twRouteDel>3.031</twRouteDel><twTotDel>1.298</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd8 (SLICE_X23Y23.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstOffIn anchorID="86" twDataPathType="twDataPathMaxDelay"><twSlack>4.957</twSlack><twSrc BELType="PAD">rxf_l</twSrc><twDest BELType="FF">state_FSM_FFd8</twDest><twClkDel>1.287</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd8</twClkDest><twOff>9.000</twOff><twOffSrc>rxf_l</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.235" fPhaseErr="0.209" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.329</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rxf_l</twSrc><twDest BELType='FF'>state_FSM_FFd8</twDest><twLogLvls>2</twLogLvls><twSrcSite>P99.PAD</twSrcSite><twPathDel><twSite>P99.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.310</twDelInfo><twComp>rxf_l</twComp><twBEL>rxf_l</twBEL><twBEL>rxf_l_IBUF</twBEL><twBEL>ProtoComp38.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y23.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">3.369</twDelInfo><twComp>rxf_l_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.322</twDelInfo><twComp>state_FSM_FFd8</twComp><twBEL>state_FSM_FFd8-In1</twBEL><twBEL>state_FSM_FFd8</twBEL></twPathDel><twLogDel>1.632</twLogDel><twRouteDel>3.369</twRouteDel><twTotDel>5.001</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd8</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>myClockManager/clkin1_buf</twBEL><twBEL>ProtoComp38.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>myClockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.161</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV</twComp><twBEL>myClockManager/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myClockManager/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>myClockManager/clkout1_buf</twComp><twBEL>myClockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-1.733</twLogDel><twRouteDel>3.020</twRouteDel><twTotDel>1.287</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd6 (SLICE_X23Y45.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstOffIn anchorID="88" twDataPathType="twDataPathMaxDelay"><twSlack>4.966</twSlack><twSrc BELType="PAD">reset_l</twSrc><twDest BELType="FF">state_FSM_FFd6</twDest><twClkDel>1.297</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd6</twClkDest><twOff>9.000</twOff><twOffSrc>reset_l</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.235" fPhaseErr="0.209" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.329</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset_l</twSrc><twDest BELType='FF'>state_FSM_FFd6</twDest><twLogLvls>1</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.337</twDelInfo><twComp>reset_l</twComp><twBEL>reset_l</twBEL><twBEL>reset_l_IBUF</twBEL><twBEL>ProtoComp35.IINV</twBEL><twBEL>ProtoComp35.IMUX</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">3.243</twDelInfo><twComp>reset_l_INV_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y45.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>state_FSM_FFd6</twComp><twBEL>state_FSM_FFd6</twBEL></twPathDel><twLogDel>1.759</twLogDel><twRouteDel>3.243</twRouteDel><twTotDel>5.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>myClockManager/clkin1_buf</twBEL><twBEL>ProtoComp38.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>myClockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.161</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV</twComp><twBEL>myClockManager/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myClockManager/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>myClockManager/clkout1_buf</twComp><twBEL>myClockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-1.733</twLogDel><twRouteDel>3.030</twRouteDel><twTotDel>1.297</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;myinputs&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dInternal_4 (ILOGIC_X2Y60.D), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstOffIn anchorID="90" twDataPathType="twDataPathMinDelay"><twSlack>0.414</twSlack><twSrc BELType="PAD">d&lt;4&gt;</twSrc><twDest BELType="FF">dInternal_4</twDest><twClkDel>1.245</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>dInternal&lt;4&gt;</twClkDest><twOff>0.500</twOff><twOffSrc>d&lt;4&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.235" fPhaseErr="0.209" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.329</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>d&lt;4&gt;</twSrc><twDest BELType='FF'>dInternal_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>P137.PAD</twSrcSite><twPathDel><twSite>P137.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>d&lt;4&gt;</twComp><twBEL>d&lt;4&gt;</twBEL><twBEL>d_4_IOBUF/IBUF</twBEL><twBEL>ProtoComp36.IMUX.5</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y60.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>N7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X2Y60.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>dInternal&lt;4&gt;</twComp><twBEL>ProtoComp0.D2OFFBYP_SRC.5</twBEL><twBEL>dInternal_4</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twDestClk><twPctLog>93.6</twPctLog><twPctRoute>6.4</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>dInternal_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>myClockManager/clkin1_buf</twBEL><twBEL>ProtoComp38.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>myClockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.603</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV</twComp><twBEL>myClockManager/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>myClockManager/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>myClockManager/clkout1_buf</twComp><twBEL>myClockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y60.CLK0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-1.523</twLogDel><twRouteDel>2.768</twRouteDel><twTotDel>1.245</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dInternal_6 (ILOGIC_X1Y60.D), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstOffIn anchorID="92" twDataPathType="twDataPathMinDelay"><twSlack>0.414</twSlack><twSrc BELType="PAD">d&lt;6&gt;</twSrc><twDest BELType="FF">dInternal_6</twDest><twClkDel>1.245</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>dInternal&lt;6&gt;</twClkDest><twOff>0.500</twOff><twOffSrc>d&lt;6&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.235" fPhaseErr="0.209" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.329</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>d&lt;6&gt;</twSrc><twDest BELType='FF'>dInternal_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>P141.PAD</twSrcSite><twPathDel><twSite>P141.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>d&lt;6&gt;</twComp><twBEL>d&lt;6&gt;</twBEL><twBEL>d_6_IOBUF/IBUF</twBEL><twBEL>ProtoComp36.IMUX.7</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y60.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>N5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y60.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>dInternal&lt;6&gt;</twComp><twBEL>ProtoComp0.D2OFFBYP_SRC.7</twBEL><twBEL>dInternal_6</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twDestClk><twPctLog>93.6</twPctLog><twPctRoute>6.4</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>dInternal_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>myClockManager/clkin1_buf</twBEL><twBEL>ProtoComp38.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>myClockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.603</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV</twComp><twBEL>myClockManager/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>myClockManager/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>myClockManager/clkout1_buf</twComp><twBEL>myClockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y60.CLK0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-1.523</twLogDel><twRouteDel>2.768</twRouteDel><twTotDel>1.245</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dInternal_7 (ILOGIC_X1Y61.D), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstOffIn anchorID="94" twDataPathType="twDataPathMinDelay"><twSlack>0.443</twSlack><twSrc BELType="PAD">d&lt;7&gt;</twSrc><twDest BELType="FF">dInternal_7</twDest><twClkDel>1.245</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>dInternal&lt;7&gt;</twClkDest><twOff>0.500</twOff><twOffSrc>d&lt;7&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.235" fPhaseErr="0.209" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.329</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>d&lt;7&gt;</twSrc><twDest BELType='FF'>dInternal_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>P142.PAD</twSrcSite><twPathDel><twSite>P142.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>d&lt;7&gt;</twComp><twBEL>d&lt;7&gt;</twBEL><twBEL>d_7_IOBUF/IBUF</twBEL><twBEL>ProtoComp36.IMUX</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y61.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y61.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>dInternal&lt;7&gt;</twComp><twBEL>ProtoComp0.D2OFFBYP_SRC</twBEL><twBEL>dInternal_7</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>0.124</twRouteDel><twTotDel>1.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twDestClk><twPctLog>91.8</twPctLog><twPctRoute>8.2</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>dInternal_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>myClockManager/clkin1_buf</twBEL><twBEL>ProtoComp38.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>myClockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.603</twDelInfo><twComp>myClockManager/pll_base_inst/PLL_ADV</twComp><twBEL>myClockManager/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>myClockManager/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>myClockManager/clkout1_buf</twComp><twBEL>myClockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y61.CLK0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-1.523</twLogDel><twRouteDel>2.768</twRouteDel><twTotDel>1.245</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="95"><twConstRollup name="TS_1" fullName="TS_1 = PERIOD TIMEGRP &quot;clk&quot; 16.67 ns HIGH 50%;" type="origin" depth="0" requirement="16.670" prefType="period" actual="5.000" actualRollup="3.705" errors="0" errorRollup="0" items="0" itemsRollup="863"/><twConstRollup name="TS_myClockManager_clkout1" fullName="TS_myClockManager_clkout1 = PERIOD TIMEGRP &quot;myClockManager_clkout1&quot; TS_1 /         0.416666667 HIGH 50%;" type="child" depth="1" requirement="40.008" prefType="period" actual="5.171" actualRollup="N/A" errors="0" errorRollup="0" items="840" itemsRollup="0"/><twConstRollup name="TS_myClockManager_clkout0" fullName="TS_myClockManager_clkout0 = PERIOD TIMEGRP &quot;myClockManager_clkout0&quot; TS_1 HIGH         50%;" type="child" depth="1" requirement="16.670" prefType="period" actual="3.705" actualRollup="N/A" errors="0" errorRollup="0" items="23" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="96">1</twUnmetConstCnt><twDataSheet anchorID="97" twNameLen="15"><twSUH2ClkList anchorID="98" twDestWidth="7" twPhaseWidth="6"><twDest>clk</twDest><twSUH2Clk ><twSrc>d&lt;0&gt;</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.160</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;1&gt;</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.208</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.019</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;2&gt;</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.220</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.012</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;3&gt;</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.213</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.014</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;4&gt;</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.122</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.086</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;5&gt;</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.170</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;6&gt;</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.122</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.086</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;7&gt;</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.170</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>reset_l</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.133</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.644</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rxf_l</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.043</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.883</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>txe_l</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.934</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="99" twDestWidth="5" twPhaseWidth="6"><twSrc>clk</twSrc><twClk2Out  twOutPad = "b&lt;0&gt;" twMinTime = "2.886" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.674" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "b&lt;1&gt;" twMinTime = "2.859" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.647" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "b&lt;2&gt;" twMinTime = "2.983" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.847" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "d&lt;0&gt;" twMinTime = "2.792" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.469" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "d&lt;1&gt;" twMinTime = "2.792" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.517" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "d&lt;2&gt;" twMinTime = "2.774" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.414" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "d&lt;3&gt;" twMinTime = "2.650" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.512" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "d&lt;4&gt;" twMinTime = "3.088" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.507" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "d&lt;5&gt;" twMinTime = "3.133" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.555" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "d&lt;6&gt;" twMinTime = "3.153" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.507" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "d&lt;7&gt;" twMinTime = "3.153" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.555" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "g&lt;0&gt;" twMinTime = "2.864" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.652" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "g&lt;1&gt;" twMinTime = "2.990" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.816" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "g&lt;2&gt;" twMinTime = "3.021" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.844" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hs" twMinTime = "2.956" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.808" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "oe_l" twMinTime = "2.637" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.520" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "r&lt;0&gt;" twMinTime = "2.866" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.654" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "r&lt;1&gt;" twMinTime = "2.866" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.654" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "r&lt;2&gt;" twMinTime = "3.023" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.846" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd_l" twMinTime = "2.622" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.497" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "siwua" twMinTime = "2.793" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.984" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vs" twMinTime = "2.948" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.777" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "wr_l" twMinTime = "3.008" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.011" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="100" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>5.171</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="101" twDestWidth="7" twWorstWindow="4.219" twWorstSetup="4.133" twWorstHold="0.086" twWorstSetupSlack="4.867" twWorstHoldSlack="0.414" ><twConstName>TIMEGRP &quot;myinputs&quot; OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk&quot;;</twConstName><twOffInTblRow ><twSrc>d&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "7.840" twHoldSlack = "0.452" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.160</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.048</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "7.792" twHoldSlack = "0.481" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.208</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.019</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "7.780" twHoldSlack = "0.512" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.220</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.012</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "7.787" twHoldSlack = "0.486" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.213</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.014</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "7.878" twHoldSlack = "0.414" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.122</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.086</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "7.830" twHoldSlack = "0.443" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.170</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.057</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "7.878" twHoldSlack = "0.414" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.122</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.086</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "7.830" twHoldSlack = "0.443" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.170</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.057</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>reset_l</twSrc><twSUHSlackTime twSetupSlack = "4.867" twHoldSlack = "1.144" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.133</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.644</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rxf_l</twSrc><twSUHSlackTime twSetupSlack = "4.957" twHoldSlack = "1.383" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.043</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.883</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>txe_l</twSrc><twSUHSlackTime twSetupSlack = "6.241" twHoldSlack = "1.434" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.934</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="102" twDestWidth="5" twMinSlack="-0.888" twMaxSlack="0.170" twRelSkew="1.058" ><twConstName>OFFSET = OUT 5.667 ns AFTER COMP &quot;clk&quot;;</twConstName><twOffOutTblRow twOutPad = "b&lt;0&gt;" twSlack = "5.674" twMaxDelayCrnr="f" twMinDelay = "2.886" twMinDelayCrnr="t" twRelSkew = "0.177" ></twOffOutTblRow><twOffOutTblRow twOutPad = "b&lt;1&gt;" twSlack = "5.647" twMaxDelayCrnr="f" twMinDelay = "2.859" twMinDelayCrnr="t" twRelSkew = "0.150" ></twOffOutTblRow><twOffOutTblRow twOutPad = "b&lt;2&gt;" twSlack = "5.847" twMaxDelayCrnr="f" twMinDelay = "2.983" twMinDelayCrnr="t" twRelSkew = "0.350" ></twOffOutTblRow><twOffOutTblRow twOutPad = "d&lt;0&gt;" twSlack = "6.469" twMaxDelayCrnr="f" twMinDelay = "2.792" twMinDelayCrnr="t" twRelSkew = "0.972" ></twOffOutTblRow><twOffOutTblRow twOutPad = "d&lt;1&gt;" twSlack = "6.517" twMaxDelayCrnr="f" twMinDelay = "2.792" twMinDelayCrnr="t" twRelSkew = "1.020" ></twOffOutTblRow><twOffOutTblRow twOutPad = "d&lt;2&gt;" twSlack = "6.414" twMaxDelayCrnr="f" twMinDelay = "2.774" twMinDelayCrnr="t" twRelSkew = "0.917" ></twOffOutTblRow><twOffOutTblRow twOutPad = "d&lt;3&gt;" twSlack = "6.512" twMaxDelayCrnr="f" twMinDelay = "2.650" twMinDelayCrnr="t" twRelSkew = "1.015" ></twOffOutTblRow><twOffOutTblRow twOutPad = "d&lt;4&gt;" twSlack = "6.507" twMaxDelayCrnr="f" twMinDelay = "3.088" twMinDelayCrnr="t" twRelSkew = "1.010" ></twOffOutTblRow><twOffOutTblRow twOutPad = "d&lt;5&gt;" twSlack = "6.555" twMaxDelayCrnr="f" twMinDelay = "3.133" twMinDelayCrnr="t" twRelSkew = "1.058" ></twOffOutTblRow><twOffOutTblRow twOutPad = "d&lt;6&gt;" twSlack = "6.507" twMaxDelayCrnr="f" twMinDelay = "3.153" twMinDelayCrnr="t" twRelSkew = "1.010" ></twOffOutTblRow><twOffOutTblRow twOutPad = "d&lt;7&gt;" twSlack = "6.555" twMaxDelayCrnr="f" twMinDelay = "3.153" twMinDelayCrnr="t" twRelSkew = "1.058" ></twOffOutTblRow><twOffOutTblRow twOutPad = "g&lt;0&gt;" twSlack = "5.652" twMaxDelayCrnr="f" twMinDelay = "2.864" twMinDelayCrnr="t" twRelSkew = "0.155" ></twOffOutTblRow><twOffOutTblRow twOutPad = "g&lt;1&gt;" twSlack = "5.816" twMaxDelayCrnr="f" twMinDelay = "2.990" twMinDelayCrnr="t" twRelSkew = "0.319" ></twOffOutTblRow><twOffOutTblRow twOutPad = "g&lt;2&gt;" twSlack = "5.844" twMaxDelayCrnr="f" twMinDelay = "3.021" twMinDelayCrnr="t" twRelSkew = "0.347" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hs" twSlack = "5.808" twMaxDelayCrnr="f" twMinDelay = "2.956" twMinDelayCrnr="t" twRelSkew = "0.311" ></twOffOutTblRow><twOffOutTblRow twOutPad = "oe_l" twSlack = "5.520" twMaxDelayCrnr="f" twMinDelay = "2.637" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "r&lt;0&gt;" twSlack = "5.654" twMaxDelayCrnr="f" twMinDelay = "2.866" twMinDelayCrnr="t" twRelSkew = "0.157" ></twOffOutTblRow><twOffOutTblRow twOutPad = "r&lt;1&gt;" twSlack = "5.654" twMaxDelayCrnr="f" twMinDelay = "2.866" twMinDelayCrnr="t" twRelSkew = "0.157" ></twOffOutTblRow><twOffOutTblRow twOutPad = "r&lt;2&gt;" twSlack = "5.846" twMaxDelayCrnr="f" twMinDelay = "3.023" twMinDelayCrnr="t" twRelSkew = "0.349" ></twOffOutTblRow><twOffOutTblRow twOutPad = "rd_l" twSlack = "5.497" twMaxDelayCrnr="f" twMinDelay = "2.622" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "siwua" twSlack = "5.984" twMaxDelayCrnr="f" twMinDelay = "2.793" twMinDelayCrnr="t" twRelSkew = "0.487" ></twOffOutTblRow><twOffOutTblRow twOutPad = "vs" twSlack = "5.777" twMaxDelayCrnr="f" twMinDelay = "2.948" twMinDelayCrnr="t" twRelSkew = "0.280" ></twOffOutTblRow><twOffOutTblRow twOutPad = "wr_l" twSlack = "6.011" twMaxDelayCrnr="f" twMinDelay = "3.008" twMinDelayCrnr="t" twRelSkew = "0.514" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="103"><twErrCnt>17</twErrCnt><twScore>8304</twScore><twSetupScore>8304</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>915</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>371</twConnCnt></twConstCov><twStats anchorID="104"><twMinPer>5.171</twMinPer><twFootnote number="1" /><twMaxFreq>193.386</twMaxFreq><twMinInBeforeClk>4.133</twMinInBeforeClk><twMinOutAfterClk>6.555</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Apr 11 15:42:46 2016 </twTimestamp></twFoot><twClientInfo anchorID="105"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 239 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
