\doxysection{stm32f4xx\+\_\+gpio.\+h File Reference}
\hypertarget{stm32f4xx__gpio_8h}{}\label{stm32f4xx__gpio_8h}\index{stm32f4xx\_gpio.h@{stm32f4xx\_gpio.h}}


This file contains all the functions prototypes for the GPIO firmware library.  


{\ttfamily \#include "{}stm32f4xx.\+h"{}}\newline
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em GPIO Init structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o_ga68b2a1f0b05c13978217db5439c7f790}{IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o_gacc5fde3eef57ec3c558c11d0011d900c}{IS\+\_\+\+GPIO\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o_ga7145550a414f2b0455d79ddde6100af8}{IS\+\_\+\+GPIO\+\_\+\+OTYPE}}(OTYPE)~(((OTYPE) == \mbox{\hyperlink{group___g_p_i_o_ggae74212e8d66c389f47326b06bdf6d2abad967f141221bf702a343f91ad6acf55f}{GPIO\+\_\+\+OType\+\_\+\+PP}}) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((OTYPE) == \mbox{\hyperlink{group___g_p_i_o_ggae74212e8d66c389f47326b06bdf6d2aba1e3717d7271e0707f559a149a1963e43}{GPIO\+\_\+\+OType\+\_\+\+OD}}))
\item 
\#define \mbox{\hyperlink{group___g_p_i_o_ga888e1f951df2fe9dbf827528051a3a56}{IS\+\_\+\+GPIO\+\_\+\+SPEED}}(SPEED)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o_gae30c92591d1f29dbd594ac3cd855b503}{IS\+\_\+\+GPIO\+\_\+\+PUPD}}(PUPD)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o_ga6b882caa8ed9857c5c7267959a7818c5}{IS\+\_\+\+GPIO\+\_\+\+BIT\+\_\+\+ACTION}}(ACTION)~(((ACTION) == \mbox{\hyperlink{group___g_p_i_o_gga176130b21c0e719121470a6042d4cf19ae2c026f2b44a949f82a65f3385edef09}{Bit\+\_\+\+RESET}}) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((ACTION) == \mbox{\hyperlink{group___g_p_i_o_gga176130b21c0e719121470a6042d4cf19a3c477841a6ceec13fe47ef322432b992}{Bit\+\_\+\+SET}}))
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_gab305b8d1be9f89bf2b4a05589b456049}{GPIO\+\_\+\+Pin\+\_\+0}}~((uint16\+\_\+t)0x0001)  /\texorpdfstring{$\ast$}{*} Pin 0 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_ga29db642c26f1fa0fffc3ecadcd30f82b}{GPIO\+\_\+\+Pin\+\_\+1}}~((uint16\+\_\+t)0x0002)  /\texorpdfstring{$\ast$}{*} Pin 1 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_gabdf6630324b2f99360537a310687187c}{GPIO\+\_\+\+Pin\+\_\+2}}~((uint16\+\_\+t)0x0004)  /\texorpdfstring{$\ast$}{*} Pin 2 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_ga763c6544859dbe28cd3f8ad820045556}{GPIO\+\_\+\+Pin\+\_\+3}}~((uint16\+\_\+t)0x0008)  /\texorpdfstring{$\ast$}{*} Pin 3 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_gacbf04d09b954606cdcc55eb2e81780e3}{GPIO\+\_\+\+Pin\+\_\+4}}~((uint16\+\_\+t)0x0010)  /\texorpdfstring{$\ast$}{*} Pin 4 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_ga32dbe930f52ce5ab60190c65e9dc741e}{GPIO\+\_\+\+Pin\+\_\+5}}~((uint16\+\_\+t)0x0020)  /\texorpdfstring{$\ast$}{*} Pin 5 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_gaf047899d873f27c2db9f50b342e35a58}{GPIO\+\_\+\+Pin\+\_\+6}}~((uint16\+\_\+t)0x0040)  /\texorpdfstring{$\ast$}{*} Pin 6 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_ga7346b6ce5507bd28a7a79e7dcc816c08}{GPIO\+\_\+\+Pin\+\_\+7}}~((uint16\+\_\+t)0x0080)  /\texorpdfstring{$\ast$}{*} Pin 7 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_gac891f0984dc64af3567577fbf13ab304}{GPIO\+\_\+\+Pin\+\_\+8}}~((uint16\+\_\+t)0x0100)  /\texorpdfstring{$\ast$}{*} Pin 8 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_gaad1891082d5d6bcac06c2729a9fdd2f0}{GPIO\+\_\+\+Pin\+\_\+9}}~((uint16\+\_\+t)0x0200)  /\texorpdfstring{$\ast$}{*} Pin 9 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_ga726af6407ba60ac60f02057227c2d348}{GPIO\+\_\+\+Pin\+\_\+10}}~((uint16\+\_\+t)0x0400)  /\texorpdfstring{$\ast$}{*} Pin 10 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_ga5139d5bc3d15784ae7794ed2ae1ff767}{GPIO\+\_\+\+Pin\+\_\+11}}~((uint16\+\_\+t)0x0800)  /\texorpdfstring{$\ast$}{*} Pin 11 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_gada91257dcaab2c86f75fbd8e4b52b98c}{GPIO\+\_\+\+Pin\+\_\+12}}~((uint16\+\_\+t)0x1000)  /\texorpdfstring{$\ast$}{*} Pin 12 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_ga4155a41c433f3657b9c79cfbd4240966}{GPIO\+\_\+\+Pin\+\_\+13}}~((uint16\+\_\+t)0x2000)  /\texorpdfstring{$\ast$}{*} Pin 13 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_ga21cd1d89c0c061a6f09c5a842610bee5}{GPIO\+\_\+\+Pin\+\_\+14}}~((uint16\+\_\+t)0x4000)  /\texorpdfstring{$\ast$}{*} Pin 14 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_gae686a9fc47cf3e420e5db0784210711d}{GPIO\+\_\+\+Pin\+\_\+15}}~((uint16\+\_\+t)0x8000)  /\texorpdfstring{$\ast$}{*} Pin 15 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_gaba3e915ddca17a1211edc07b7fd97e8b}{GPIO\+\_\+\+Pin\+\_\+\+All}}~((uint16\+\_\+t)0x\+FFFF)  /\texorpdfstring{$\ast$}{*} All pins selected \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_gad6ec74e33360395535ad5d91ba6d4781}{IS\+\_\+\+GPIO\+\_\+\+PIN}}(PIN)~((((PIN) \& (uint16\+\_\+t)0x00) == 0x00) \&\& ((PIN) != (uint16\+\_\+t)0x00))
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_gaddf7154b7f30b7c0a70f3aeaff5ddffc}{IS\+\_\+\+GET\+\_\+\+GPIO\+\_\+\+PIN}}(PIN)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_ga028bcbdf5a7fd81ec45830f60a022bb4}{GPIO\+\_\+\+Pin\+Source0}}~((uint8\+\_\+t)0x00)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_gad02324cdd8526a7aacd15a5a910d56f1}{GPIO\+\_\+\+Pin\+Source1}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_ga7808fb6269890fa1e37a322418884607}{GPIO\+\_\+\+Pin\+Source2}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_ga0df17fee84ec9ab096b5525a06871863}{GPIO\+\_\+\+Pin\+Source3}}~((uint8\+\_\+t)0x03)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_gaf5aa545455dacbf315a40cecd0842b6c}{GPIO\+\_\+\+Pin\+Source4}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_gaf231e680fe2db4ea44a7fd0f5d5c5875}{GPIO\+\_\+\+Pin\+Source5}}~((uint8\+\_\+t)0x05)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_gada41b6bd03b2873a2400628df0a1026e}{GPIO\+\_\+\+Pin\+Source6}}~((uint8\+\_\+t)0x06)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_ga609974472a3a7c5274fc56018d7adf16}{GPIO\+\_\+\+Pin\+Source7}}~((uint8\+\_\+t)0x07)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_ga6f5962c5b2ce5734734563bdad18fbd6}{GPIO\+\_\+\+Pin\+Source8}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_gabaaed5961f2b9862082f74e18f5c3f0e}{GPIO\+\_\+\+Pin\+Source9}}~((uint8\+\_\+t)0x09)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_gacec97d9c2d319b450f699adff6430c86}{GPIO\+\_\+\+Pin\+Source10}}~((uint8\+\_\+t)0x0A)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_ga446be4a99e84eefb5c71a643211f598b}{GPIO\+\_\+\+Pin\+Source11}}~((uint8\+\_\+t)0x0B)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_gaaa64892c00d50b0fa49f0ce72a83e6e0}{GPIO\+\_\+\+Pin\+Source12}}~((uint8\+\_\+t)0x0C)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_gace4beb385facd306324fa9e362df5fda}{GPIO\+\_\+\+Pin\+Source13}}~((uint8\+\_\+t)0x0D)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_ga5fbb540a86af4015a46ac16c61ddb1f7}{GPIO\+\_\+\+Pin\+Source14}}~((uint8\+\_\+t)0x0E)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_ga9b29d9a9ecb1579ecedf4ea53ccbfd5b}{GPIO\+\_\+\+Pin\+Source15}}~((uint8\+\_\+t)0x0F)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_ga689e4e72591136b6a8d4df9d895181f7}{IS\+\_\+\+GPIO\+\_\+\+PIN\+\_\+\+SOURCE}}(PINSOURCE)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga93071f0121fab9f8f13e59c612ed6291}{GPIO\+\_\+\+AF\+\_\+\+RTC\+\_\+50\+Hz}}~((uint8\+\_\+t)0x00)  /\texorpdfstring{$\ast$}{*} RTC\+\_\+50\+Hz Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 0 selection ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gacfe2ce01055b82d0fcdd93da513f7cc0}{GPIO\+\_\+\+AF\+\_\+\+MCO}}~((uint8\+\_\+t)0x00)  /\texorpdfstring{$\ast$}{*} MCO (MCO1 and MCO2) Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gac284edf4c3267d864b3d56cc6bf6ac95}{GPIO\+\_\+\+AF\+\_\+\+TAMPER}}~((uint8\+\_\+t)0x00)  /\texorpdfstring{$\ast$}{*} TAMPER (TAMPER\+\_\+1 and TAMPER\+\_\+2) Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga63cfa7c46dc0c5ab9cdf7340cc95f7fc}{GPIO\+\_\+\+AF\+\_\+\+SWJ}}~((uint8\+\_\+t)0x00)  /\texorpdfstring{$\ast$}{*} SWJ (SWD and JTAG) Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gac97ace879d6584f8bd705fa1d199d4d4}{GPIO\+\_\+\+AF\+\_\+\+TRACE}}~((uint8\+\_\+t)0x00)  /\texorpdfstring{$\ast$}{*} TRACE Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga9a65573a3d8684febe1fda5c6cd8c992}{GPIO\+\_\+\+AF\+\_\+\+TIM1}}~((uint8\+\_\+t)0x01)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 1 selection ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga6a1335e47fe67ff5a08ebe0ebfec2ffa}{GPIO\+\_\+\+AF\+\_\+\+TIM2}}~((uint8\+\_\+t)0x01)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga8c6bda0c56abc29eef7709b52d9d3e0d}{GPIO\+\_\+\+AF\+\_\+\+TIM3}}~((uint8\+\_\+t)0x02)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 2 selection ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gabe02d26327e89fe4c9aaf30ec1187009}{GPIO\+\_\+\+AF\+\_\+\+TIM4}}~((uint8\+\_\+t)0x02)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gad1abee116e98620ade37334e649e6006}{GPIO\+\_\+\+AF\+\_\+\+TIM5}}~((uint8\+\_\+t)0x02)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gaf7562d5cf5d33dbc7b7c69df63182583}{GPIO\+\_\+\+AF\+\_\+\+TIM8}}~((uint8\+\_\+t)0x03)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 3 selection ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga6c7cfbf2f21945814c6526a7bacb1384}{GPIO\+\_\+\+AF\+\_\+\+TIM9}}~((uint8\+\_\+t)0x03)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga3881c36c71f0cbd7efacb424b39cd9f4}{GPIO\+\_\+\+AF\+\_\+\+TIM10}}~((uint8\+\_\+t)0x03)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gaeb30ba1cb15de0d4af78933e9dcfd033}{GPIO\+\_\+\+AF\+\_\+\+TIM11}}~((uint8\+\_\+t)0x03)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gaa246f87c460c4bb4036b8ab39e0220f1}{GPIO\+\_\+\+AF\+\_\+\+I2\+C1}}~((uint8\+\_\+t)0x04)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 4 selection ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga4a82500bac7239134e2c28d4656810f1}{GPIO\+\_\+\+AF\+\_\+\+I2\+C2}}~((uint8\+\_\+t)0x04)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga302620e38b718a54d760845de2a06b2b}{GPIO\+\_\+\+AF\+\_\+\+I2\+C3}}~((uint8\+\_\+t)0x04)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga7804aaf9275dbb5502312729a76d13be}{GPIO\+\_\+\+AF\+\_\+\+SPI1}}~((uint8\+\_\+t)0x05)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 5 selection ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga45d0fbf9ba0bf0f554697e78712fc369}{GPIO\+\_\+\+AF\+\_\+\+SPI2}}~((uint8\+\_\+t)0x05)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}/I2\+S2 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gad6e716ad894aa5299273541c6966864a}{GPIO\+\_\+\+AF\+\_\+\+SPI3}}~((uint8\+\_\+t)0x06)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}/I2\+S3 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 6 selection ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga790e1f37e75f475cf09c211f566fb069}{GPIO\+\_\+\+AF\+\_\+\+USART1}}~((uint8\+\_\+t)0x07)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 7 selection ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga5e74db1f4d0fc3527aa067093625171b}{GPIO\+\_\+\+AF\+\_\+\+USART2}}~((uint8\+\_\+t)0x07)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga97742da355d32c599527813eaf109ec7}{GPIO\+\_\+\+AF\+\_\+\+USART3}}~((uint8\+\_\+t)0x07)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga8fac28d42bc99794bb74707c141fc0f6}{GPIO\+\_\+\+AF\+\_\+\+I2\+S3ext}}~((uint8\+\_\+t)0x07)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gad1754187e64b66681cc1447695062706}{GPIO\+\_\+\+AF\+\_\+\+UART4}}~((uint8\+\_\+t)0x08)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 8 selection ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga6250acb0f2f3de33bc8e78615852cc48}{GPIO\+\_\+\+AF\+\_\+\+UART5}}~((uint8\+\_\+t)0x08)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gaf69942861848b5175369145ffc001c41}{GPIO\+\_\+\+AF\+\_\+\+USART6}}~((uint8\+\_\+t)0x08)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gaf5defeedc302bf348e31dd7bdcdd882f}{GPIO\+\_\+\+AF\+\_\+\+CAN1}}~((uint8\+\_\+t)0x09)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 9 selection. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga4896d720d93f50f17207b4059ab5ebfb}{GPIO\+\_\+\+AF\+\_\+\+CAN2}}~((uint8\+\_\+t)0x09)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga681ff7964f5d73ed973a299383b13c90}{GPIO\+\_\+\+AF\+\_\+\+TIM12}}~((uint8\+\_\+t)0x09)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gae89e027f14289052d5c51b4c96f79702}{GPIO\+\_\+\+AF\+\_\+\+TIM13}}~((uint8\+\_\+t)0x09)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga9341da4e7ba3921ed1a683df3ec0e41b}{GPIO\+\_\+\+AF\+\_\+\+TIM14}}~((uint8\+\_\+t)0x09)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gaeba0aeefec841e505170efc7762ae588}{GPIO\+\_\+\+AF\+\_\+\+OTG\+\_\+\+FS}}~((uint8\+\_\+t)0xA)  /\texorpdfstring{$\ast$}{*} OTG\+\_\+\+FS Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 10 selection ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gaa92d928ec3d83bfef06877092178960a}{GPIO\+\_\+\+AF\+\_\+\+OTG\+\_\+\+HS}}~((uint8\+\_\+t)0xA)  /\texorpdfstring{$\ast$}{*} OTG\+\_\+\+HS Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga26cf3f30fe5154bd461b27fab58e45e2}{GPIO\+\_\+\+AF\+\_\+\+ETH}}~((uint8\+\_\+t)0x0B)  /\texorpdfstring{$\ast$}{*} ETHERNET Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 11 selection ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga8378a89ae1a16d5ae5d315ca49a57674}{GPIO\+\_\+\+AF\+\_\+\+FSMC}}~((uint8\+\_\+t)0xC)  /\texorpdfstring{$\ast$}{*} FSMC Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 12 selection ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga5f30e17f7328fa05e6dd8b799ae5e6ee}{GPIO\+\_\+\+AF\+\_\+\+OTG\+\_\+\+HS\+\_\+\+FS}}~((uint8\+\_\+t)0xC)  /\texorpdfstring{$\ast$}{*} OTG HS configured in FS, Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga0ae9928f85fc99947659994eb025cc2b}{GPIO\+\_\+\+AF\+\_\+\+SDIO}}~((uint8\+\_\+t)0xC)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gaa7bfafac663bac5d437bd6d6a2f6774d}{GPIO\+\_\+\+AF\+\_\+\+DCMI}}~((uint8\+\_\+t)0x0D)  /\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}{DCMI}} Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 13 selection ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gacd5e7846b3709cddbf41ece2b1fb068e}{GPIO\+\_\+\+AF\+\_\+\+EVENTOUT}}~((uint8\+\_\+t)0x0F)  /\texorpdfstring{$\ast$}{*} EVENTOUT Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 15 selection ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga79eead44ddc05f1aa13d93c69196bced}{IS\+\_\+\+GPIO\+\_\+\+AF}}(AF)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___legacy_gadf4dafa8caa4e91d2bee996c4bfdf8cc}{GPIO\+\_\+\+Mode\+\_\+\+AIN}}~\mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a6e5c0d7e6d2e22b834b24e1ca1d6d0db}{GPIO\+\_\+\+Mode\+\_\+\+AN}}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___legacy_gaddd737997abcd1154c0998b22333b579}{GPIO\+\_\+\+AF\+\_\+\+OTG1\+\_\+\+FS}}~\mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gaeba0aeefec841e505170efc7762ae588}{GPIO\+\_\+\+AF\+\_\+\+OTG\+\_\+\+FS}}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___legacy_ga54715298b3dc7e843429fd3e24d42cd4}{GPIO\+\_\+\+AF\+\_\+\+OTG2\+\_\+\+HS}}~\mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gaa92d928ec3d83bfef06877092178960a}{GPIO\+\_\+\+AF\+\_\+\+OTG\+\_\+\+HS}}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___legacy_ga85e574d8321b9d9aaa2790351b4f0c1e}{GPIO\+\_\+\+AF\+\_\+\+OTG2\+\_\+\+FS}}~\mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga5f30e17f7328fa05e6dd8b799ae5e6ee}{GPIO\+\_\+\+AF\+\_\+\+OTG\+\_\+\+HS\+\_\+\+FS}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___g_p_i_o_ga1347339e1c84a196fabbb31205eec5d4}{GPIOMode\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a484aa18a6156ce916049b334ba1839de}{GPIO\+\_\+\+Mode\+\_\+\+IN}} = 0x00
, \mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a60f1d530f4119efcad8e1a68c890c6a6}{GPIO\+\_\+\+Mode\+\_\+\+OUT}} = 0x01
, \mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a6d44c35c6c5008d85bac9251a867e701}{GPIO\+\_\+\+Mode\+\_\+\+AF}} = 0x02
, \mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a6e5c0d7e6d2e22b834b24e1ca1d6d0db}{GPIO\+\_\+\+Mode\+\_\+\+AN}} = 0x03
 \}
\begin{DoxyCompactList}\small\item\em GPIO Configuration Mode enumeration. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___g_p_i_o_gae74212e8d66c389f47326b06bdf6d2ab}{GPIOOType\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group___g_p_i_o_ggae74212e8d66c389f47326b06bdf6d2abad967f141221bf702a343f91ad6acf55f}{GPIO\+\_\+\+OType\+\_\+\+PP}} = 0x00
, \mbox{\hyperlink{group___g_p_i_o_ggae74212e8d66c389f47326b06bdf6d2aba1e3717d7271e0707f559a149a1963e43}{GPIO\+\_\+\+OType\+\_\+\+OD}} = 0x01
 \}
\begin{DoxyCompactList}\small\item\em GPIO Output type enumeration. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___g_p_i_o_ga062ad92b67b4a1f301c161022cf3ba8e}{GPIOSpeed\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea9bff9e174639332007c914483361be18}{GPIO\+\_\+\+Speed\+\_\+2\+MHz}} = 0x00
, \mbox{\hyperlink{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea59a0acdf2ccd1b4b8d507e845e497c62}{GPIO\+\_\+\+Speed\+\_\+25\+MHz}} = 0x01
, \mbox{\hyperlink{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea9c47db10456202ac05134b12738ce581}{GPIO\+\_\+\+Speed\+\_\+50\+MHz}} = 0x02
, \mbox{\hyperlink{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea195a0e73cd63d7f5b5d41bd0155eacbb}{GPIO\+\_\+\+Speed\+\_\+100\+MHz}} = 0x03
 \}
\begin{DoxyCompactList}\small\item\em GPIO Output Maximum frequency enumeration. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___g_p_i_o_gafb7ecd99c44b4fd702d669304a36c2c8}{GPIOPu\+Pd\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group___g_p_i_o_ggafb7ecd99c44b4fd702d669304a36c2c8a013a40bdeb6b3f43e02f8e4da896ba51}{GPIO\+\_\+\+Pu\+Pd\+\_\+\+NOPULL}} = 0x00
, \mbox{\hyperlink{group___g_p_i_o_ggafb7ecd99c44b4fd702d669304a36c2c8a474392f71830af3fcf2c4cc3896c9c8b}{GPIO\+\_\+\+Pu\+Pd\+\_\+\+UP}} = 0x01
, \mbox{\hyperlink{group___g_p_i_o_ggafb7ecd99c44b4fd702d669304a36c2c8ab1e6c016575596c73327862984d8955c}{GPIO\+\_\+\+Pu\+Pd\+\_\+\+DOWN}} = 0x02
 \}
\begin{DoxyCompactList}\small\item\em GPIO Configuration Pull\+Up Pull\+Down enumeration. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___g_p_i_o_ga176130b21c0e719121470a6042d4cf19}{Bit\+Action}} \{ \mbox{\hyperlink{group___g_p_i_o_gga176130b21c0e719121470a6042d4cf19ae2c026f2b44a949f82a65f3385edef09}{Bit\+\_\+\+RESET}} = 0
, \mbox{\hyperlink{group___g_p_i_o_gga176130b21c0e719121470a6042d4cf19a3c477841a6ceec13fe47ef322432b992}{Bit\+\_\+\+SET}}
 \}
\begin{DoxyCompactList}\small\item\em GPIO Bit SET and Bit RESET enumeration. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___g_p_i_o_gaa60bdf3182c44b5fa818f237042f52ee}{GPIO\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx)
\begin{DoxyCompactList}\small\item\em Deinitializes the GPIOx peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_ga71abf9404261370d03cca449b88d3a65}{GPIO\+\_\+\+Init}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, \mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIO\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the GPIOx peripheral according to the specified parameters in the GPIO\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_gab28de41278e7f8c63d0851e2733b10df}{GPIO\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIO\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each GPIO\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_gad2f2e615928c69fd0d8c641a7cedaafc}{GPIO\+\_\+\+Pin\+Lock\+Config}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Locks GPIO Pins configuration registers. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___g_p_i_o_ga98772ef6b639b3fa06c8ae5ba28d3aaa}{GPIO\+\_\+\+Read\+Input\+Data\+Bit}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Reads the specified input port pin. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___g_p_i_o_ga139a33adc8409288e9f193bbebb5a0f7}{GPIO\+\_\+\+Read\+Input\+Data}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx)
\begin{DoxyCompactList}\small\item\em Reads the specified GPIO input data port. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___g_p_i_o_ga138270f8695b105b7c6ed405792919c1}{GPIO\+\_\+\+Read\+Output\+Data\+Bit}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Reads the specified output data port bit. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___g_p_i_o_gaf8938a34280b7dc3e39872a7c17bb323}{GPIO\+\_\+\+Read\+Output\+Data}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx)
\begin{DoxyCompactList}\small\item\em Reads the specified GPIO output data port. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_ga9e1352eed7c6620e18af2d86f6b6ff8e}{GPIO\+\_\+\+Set\+Bits}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Sets the selected data port bits. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_ga6fcd35b207a66608dd2c9d7de9247dc8}{GPIO\+\_\+\+Reset\+Bits}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Clears the selected data port bits. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_ga8f7b237fd744d9f7456fbe0da47a9b80}{GPIO\+\_\+\+Write\+Bit}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin, \mbox{\hyperlink{group___g_p_i_o_ga176130b21c0e719121470a6042d4cf19}{Bit\+Action}} Bit\+Val)
\begin{DoxyCompactList}\small\item\em Sets or clears the selected data port bit. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_gaa925f19c8547a00c7a0c269a84873bf9}{GPIO\+\_\+\+Write}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t Port\+Val)
\begin{DoxyCompactList}\small\item\em Writes data to the specified GPIO data port. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_gac1b837c66258872740d5f89f23549ab1}{GPIO\+\_\+\+Toggle\+Bits}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Toggles the specified GPIO pins.. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_ga0a77617a322562ae84f8d72486032c5d}{GPIO\+\_\+\+Pin\+AFConfig}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin\+Source, uint8\+\_\+t GPIO\+\_\+\+AF)
\begin{DoxyCompactList}\small\item\em Changes the mapping of the specified pin. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the GPIO firmware library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }