<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>Crypto</TopModelName>
        <TargetClockPeriod>7.00</TargetClockPeriod>
        <ClockUncertainty>1.89</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.104</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <NTT_STAGE_LOOP>
                <Slack>5.11</Slack>
                <TripCount>12</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <NTT_GROUP_LOOP>
                    <Slack>5.11</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>6</min>
                            <max>25769803758</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                </NTT_GROUP_LOOP>
            </NTT_STAGE_LOOP>
            <INTT_STAGE_LOOP>
                <Slack>5.11</Slack>
                <TripCount>12</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <INTT_GROUP_LOOP>
                    <Slack>5.11</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>6</min>
                            <max>25769803758</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                </INTT_GROUP_LOOP>
            </INTT_STAGE_LOOP>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>128</BRAM_18K>
            <DSP>36</DSP>
            <FF>25372</FF>
            <LUT>25143</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Crypto</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>Crypto</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>Crypto</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>Crypto</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514</InstName>
                    <ModuleName>Crypto_Pipeline_PERMUTE_LOOP1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>514</ID>
                    <BindInstances>add_ln24_fu_820_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615</InstName>
                    <ModuleName>Crypto_Pipeline_PERMUTE_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>615</ID>
                    <BindInstances>add_ln24_fu_820_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716</InstName>
                    <ModuleName>Crypto_Pipeline_POLY_MUL_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>716</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_MUL_MOD_1_fu_558</InstName>
                            <ModuleName>MUL_MOD_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>558</ID>
                            <BindInstances>mul_16ns_16ns_32_2_1_U412 mul_16ns_16ns_32_2_1_U413 mac_muladd_16ns_16ns_32ns_33_4_1_U424 mul_16ns_16ns_32_2_1_U414 mac_muladd_16ns_16ns_32ns_33_4_1_U424 res_mult_fu_184_p2 mul_16ns_16ns_32_2_1_U416 mul_16ns_16ns_32_2_1_U417 mul_16ns_16ns_32_2_1_U418 mul_16ns_16ns_32_2_1_U419 add_ln30_5_fu_287_p2 add_ln30_3_fu_291_p2 res_mult_shift_fu_327_p2 add_ln74_fu_333_p2 mul_16ns_16ns_32_2_1_U421 mac_muladd_16ns_15ns_32ns_33_4_1_U425 mul_16ns_16ns_32_2_1_U422 mul_15ns_16ns_31_2_1_U423 mac_muladd_16ns_15ns_32ns_33_4_1_U425 res_shift_fu_435_p2 sub_ln85_fu_451_p2 sub_ln89_fu_459_p2 sub_ln90_fu_475_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln98_fu_599_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785</InstName>
                    <ModuleName>Crypto_Pipeline_POLY_SUB_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>785</ID>
                    <BindInstances>add_ln88_fu_642_p2 sub_ln53_fu_745_p2 add_ln56_fu_759_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854</InstName>
                    <ModuleName>Crypto_Pipeline_VITIS_LOOP_79_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>854</ID>
                    <BindInstances>add_ln79_fu_576_p2 add_ln40_fu_674_p2 sub_ln44_fu_684_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923</InstName>
                    <ModuleName>Crypto_Pipeline_WRITE_TWIDDLE_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>923</ID>
                    <BindInstances>add_ln68_fu_604_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995</InstName>
                    <ModuleName>Crypto_Pipeline_READ_DATA_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>995</ID>
                    <BindInstances>add_ln58_fu_573_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066</InstName>
                    <ModuleName>Crypto_Pipeline_WRITE_DATA_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1066</ID>
                    <BindInstances>add_ln50_fu_599_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137</InstName>
                    <ModuleName>Crypto_Pipeline_INTT_PERMUTE_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1137</ID>
                    <BindInstances>add_ln143_fu_812_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190</InstName>
                    <ModuleName>Crypto_Pipeline_NTT_PERMUTE_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1190</ID>
                    <BindInstances>add_ln109_fu_812_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243</InstName>
                    <ModuleName>Crypto_Pipeline_MUL_INV_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1243</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_MUL_MOD_fu_578</InstName>
                            <ModuleName>MUL_MOD</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>578</ID>
                            <BindInstances>mul_16ns_16ns_32_2_1_U192 mac_muladd_14ns_16ns_32ns_33_4_0_U204 mul_16ns_16ns_32_2_1_U193 mul_14ns_16ns_30_2_0_U194 mac_muladd_14ns_16ns_32ns_33_4_0_U204 res_mult_fu_210_p2 mul_16ns_16ns_32_2_1_U196 mul_16ns_16ns_32_2_1_U197 mul_16ns_16ns_32_2_1_U198 mul_16ns_16ns_32_2_1_U199 add_ln30_7_fu_313_p2 add_ln30_5_fu_317_p2 res_mult_shift_fu_353_p2 add_ln74_fu_359_p2 mul_16ns_16ns_32_2_1_U201 mac_muladd_16ns_15ns_32ns_33_4_1_U205 mul_16ns_16ns_32_2_1_U202 mul_15ns_16ns_31_2_1_U203 mac_muladd_16ns_15ns_32ns_33_4_1_U205 res_shift_fu_464_p2 sub_ln85_fu_481_p2 sub_ln89_fu_489_p2 sub_ln90_fu_505_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln175_fu_635_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282</InstName>
                    <ModuleName>Crypto_Pipeline_INTT_PE_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1282</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_MUL_MOD_2_fu_1276</InstName>
                            <ModuleName>MUL_MOD_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1276</ID>
                            <BindInstances>mul_16ns_16ns_32_2_1_U105 mul_16ns_16ns_32_2_1_U106 mac_muladd_16ns_16ns_32ns_33_4_1_U117 mul_16ns_16ns_32_2_1_U107 mac_muladd_16ns_16ns_32ns_33_4_1_U117 res_mult_fu_184_p2 mul_16ns_16ns_32_2_1_U109 mul_16ns_16ns_32_2_1_U110 mul_16ns_16ns_32_2_1_U111 mul_16ns_16ns_32_2_1_U112 add_ln30_3_fu_287_p2 add_ln30_1_fu_291_p2 res_mult_shift_fu_327_p2 add_ln74_fu_333_p2 mul_16ns_16ns_32_2_1_U114 mac_muladd_16ns_15ns_32ns_33_4_1_U118 mul_16ns_16ns_32_2_1_U115 mul_15ns_16ns_31_2_1_U116 mac_muladd_16ns_15ns_32ns_33_4_1_U118 res_shift_fu_435_p2 sub_ln85_fu_451_p2 sub_ln89_fu_459_p2 sub_ln90_fu_475_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln156_fu_1455_p2 add_ln158_fu_1316_p2 add_ln158_1_fu_1463_p2 add_ln159_fu_1331_p2 add_ln159_1_fu_1468_p2 add_ln160_fu_1346_p2 add_ln40_fu_1605_p2 sub_ln44_fu_1626_p2 sub_ln53_fu_1614_p2 add_ln56_fu_1630_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343</InstName>
                    <ModuleName>Crypto_Pipeline_NTT_PE_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1343</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_MUL_MOD_2_fu_1276</InstName>
                            <ModuleName>MUL_MOD_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1276</ID>
                            <BindInstances>mul_16ns_16ns_32_2_1_U105 mul_16ns_16ns_32_2_1_U106 mac_muladd_16ns_16ns_32ns_33_4_1_U117 mul_16ns_16ns_32_2_1_U107 mac_muladd_16ns_16ns_32ns_33_4_1_U117 res_mult_fu_184_p2 mul_16ns_16ns_32_2_1_U109 mul_16ns_16ns_32_2_1_U110 mul_16ns_16ns_32_2_1_U111 mul_16ns_16ns_32_2_1_U112 add_ln30_3_fu_287_p2 add_ln30_1_fu_291_p2 res_mult_shift_fu_327_p2 add_ln74_fu_333_p2 mul_16ns_16ns_32_2_1_U114 mac_muladd_16ns_15ns_32ns_33_4_1_U118 mul_16ns_16ns_32_2_1_U115 mul_15ns_16ns_31_2_1_U116 mac_muladd_16ns_15ns_32ns_33_4_1_U118 res_shift_fu_435_p2 sub_ln85_fu_451_p2 sub_ln89_fu_459_p2 sub_ln90_fu_475_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln122_fu_1455_p2 add_ln124_fu_1316_p2 add_ln124_1_fu_1463_p2 add_ln125_fu_1331_p2 add_ln125_1_fu_1468_p2 add_ln126_fu_1346_p2 add_ln40_fu_1605_p2 sub_ln44_fu_1626_p2 sub_ln53_fu_1614_p2 add_ln56_fu_1630_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>DataRAM_U DataRAM_1_U DataRAM_2_U DataRAM_3_U DataRAM_4_U DataRAM_5_U DataRAM_6_U DataRAM_7_U DataRAM_8_U DataRAM_9_U DataRAM_10_U DataRAM_11_U DataRAM_12_U DataRAM_13_U DataRAM_14_U DataRAM_15_U DataRAM_16_U DataRAM_17_U DataRAM_18_U DataRAM_19_U DataRAM_20_U DataRAM_21_U DataRAM_22_U DataRAM_23_U DataRAM_24_U DataRAM_25_U DataRAM_26_U DataRAM_27_U DataRAM_28_U DataRAM_29_U DataRAM_30_U DataRAM_31_U BitReverseData_U BitReverseData_1_U BitReverseData_2_U BitReverseData_3_U BitReverseData_4_U BitReverseData_5_U BitReverseData_6_U BitReverseData_7_U BitReverseData_8_U BitReverseData_9_U BitReverseData_10_U BitReverseData_11_U BitReverseData_12_U BitReverseData_13_U BitReverseData_14_U BitReverseData_15_U NTTTWiddleRAM_U NTTTWiddleRAM_1_U NTTTWiddleRAM_2_U NTTTWiddleRAM_3_U NTTTWiddleRAM_4_U NTTTWiddleRAM_5_U NTTTWiddleRAM_6_U NTTTWiddleRAM_7_U NTTTWiddleRAM_8_U NTTTWiddleRAM_9_U NTTTWiddleRAM_10_U NTTTWiddleRAM_11_U NTTTWiddleRAM_12_U NTTTWiddleRAM_13_U NTTTWiddleRAM_14_U NTTTWiddleRAM_15_U INTTTWiddleRAM_U INTTTWiddleRAM_1_U INTTTWiddleRAM_2_U INTTTWiddleRAM_3_U INTTTWiddleRAM_4_U INTTTWiddleRAM_5_U INTTTWiddleRAM_6_U INTTTWiddleRAM_7_U INTTTWiddleRAM_8_U INTTTWiddleRAM_9_U INTTTWiddleRAM_10_U INTTTWiddleRAM_11_U INTTTWiddleRAM_12_U INTTTWiddleRAM_13_U INTTTWiddleRAM_14_U INTTTWiddleRAM_15_U sub_ln149_fu_1476_p2 sub_ln149_1_fu_1501_p2 add_ln153_fu_1569_p2 sub_ln115_fu_1599_p2 sub_ln115_1_fu_1624_p2 add_ln119_fu_1692_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Crypto_Pipeline_PERMUTE_LOOP1</Name>
            <Loops>
                <PERMUTE_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <EstimatedClockPeriod>3.652</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4100</Best-caseLatency>
                    <Average-caseLatency>4100</Average-caseLatency>
                    <Worst-caseLatency>4100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>28.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4100</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PERMUTE_LOOP>
                        <Name>PERMUTE_LOOP</Name>
                        <Slack>5.11</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4098</Latency>
                        <AbsoluteTimeLatency>28.686 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </PERMUTE_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1224</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>272</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PERMUTE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_820_p2" SOURCE="Utils.cpp:24" URAM="0" VARIABLE="add_ln24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_INTT_PERMUTE_LOOP</Name>
            <Loops>
                <INTT_PERMUTE_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <EstimatedClockPeriod>3.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4100</Best-caseLatency>
                    <Average-caseLatency>4100</Average-caseLatency>
                    <Worst-caseLatency>4100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>28.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4100</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INTT_PERMUTE_LOOP>
                        <Name>INTT_PERMUTE_LOOP</Name>
                        <Slack>5.11</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4098</Latency>
                        <AbsoluteTimeLatency>28.686 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </INTT_PERMUTE_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>704</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>198</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PERMUTE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_812_p2" SOURCE="Crypto.cpp:143" URAM="0" VARIABLE="add_ln143"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MUL_MOD_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.056</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>15</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>1955</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>832</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U105" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U106" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_16ns_32ns_33_4_1_U117" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U107" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_16ns_32ns_33_4_1_U117" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_fu_184_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_mult"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U109" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U110" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U111" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U112" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_3_fu_287_p2" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_291_p2" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_shift_fu_327_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_mult_shift"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_333_p2" SOURCE="Arithmetic.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U114" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_15ns_32ns_33_4_1_U118" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U115" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_16ns_31_2_1_U116" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_15ns_32ns_33_4_1_U118" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="res_shift_fu_435_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_shift"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_fu_451_p2" SOURCE="Arithmetic.cpp:85" URAM="0" VARIABLE="sub_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_fu_459_p2" SOURCE="Arithmetic.cpp:89" URAM="0" VARIABLE="sub_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_fu_475_p2" SOURCE="Arithmetic.cpp:90" URAM="0" VARIABLE="sub_ln90"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_INTT_PE_LOOP</Name>
            <Loops>
                <INTT_PE_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <EstimatedClockPeriod>5.104</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>12884901868</Average-caseLatency>
                    <Worst-caseLatency>25769803756</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.194 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>180.389 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 25769803756</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INTT_PE_LOOP>
                        <Name>INTT_PE_LOOP</Name>
                        <Slack>5.11</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1073741823</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 25769803754</Latency>
                        <AbsoluteTimeLatency>14.000 ns ~ 180.389 sec</AbsoluteTimeLatency>
                        <PipelineII>24</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_MUL_MOD_2_fu_1276</Instance>
                        </InstanceList>
                    </INTT_PE_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3501</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>2638</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_1455_p2" SOURCE="Crypto.cpp:156" URAM="0" VARIABLE="add_ln156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_1316_p2" SOURCE="Crypto.cpp:158" URAM="0" VARIABLE="add_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_1_fu_1463_p2" SOURCE="Crypto.cpp:158" URAM="0" VARIABLE="add_ln158_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_1331_p2" SOURCE="Crypto.cpp:159" URAM="0" VARIABLE="add_ln159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_1_fu_1468_p2" SOURCE="Crypto.cpp:159" URAM="0" VARIABLE="add_ln159_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_1346_p2" SOURCE="Crypto.cpp:160" URAM="0" VARIABLE="add_ln160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1605_p2" SOURCE="Arithmetic.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_fu_1626_p2" SOURCE="Arithmetic.cpp:44" URAM="0" VARIABLE="sub_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_fu_1614_p2" SOURCE="Arithmetic.cpp:53" URAM="0" VARIABLE="sub_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_1630_p2" SOURCE="Arithmetic.cpp:56" URAM="0" VARIABLE="add_ln56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MUL_MOD</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.056</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>15</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>1972</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>845</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U192" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_14ns_16ns_32ns_33_4_0_U204" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U193" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_14ns_16ns_30_2_0_U194" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_14ns_16ns_32ns_33_4_0_U204" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_fu_210_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_mult"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U196" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U197" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U198" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U199" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_7_fu_313_p2" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_5_fu_317_p2" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_shift_fu_353_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_mult_shift"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_359_p2" SOURCE="Arithmetic.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U201" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_15ns_32ns_33_4_1_U205" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U202" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_16ns_31_2_1_U203" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_15ns_32ns_33_4_1_U205" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="res_shift_fu_464_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_shift"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_fu_481_p2" SOURCE="Arithmetic.cpp:85" URAM="0" VARIABLE="sub_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_fu_489_p2" SOURCE="Arithmetic.cpp:89" URAM="0" VARIABLE="sub_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_fu_505_p2" SOURCE="Arithmetic.cpp:90" URAM="0" VARIABLE="sub_ln90"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_MUL_INV_LOOP</Name>
            <Loops>
                <MUL_INV_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <EstimatedClockPeriod>5.056</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>77826</Best-caseLatency>
                    <Average-caseLatency>77826</Average-caseLatency>
                    <Worst-caseLatency>77826</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.545 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.545 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.545 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>77826</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MUL_INV_LOOP>
                        <Name>MUL_INV_LOOP</Name>
                        <Slack>5.11</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>77824</Latency>
                        <AbsoluteTimeLatency>0.545 ms</AbsoluteTimeLatency>
                        <PipelineII>19</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_MUL_MOD_fu_578</Instance>
                        </InstanceList>
                    </MUL_INV_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>3335</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>1662</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MUL_INV_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_fu_635_p2" SOURCE="Crypto.cpp:175" URAM="0" VARIABLE="add_ln175"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_PERMUTE_LOOP</Name>
            <Loops>
                <PERMUTE_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <EstimatedClockPeriod>3.652</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4100</Best-caseLatency>
                    <Average-caseLatency>4100</Average-caseLatency>
                    <Worst-caseLatency>4100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>28.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4100</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PERMUTE_LOOP>
                        <Name>PERMUTE_LOOP</Name>
                        <Slack>5.11</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4098</Latency>
                        <AbsoluteTimeLatency>28.686 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </PERMUTE_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1224</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>272</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PERMUTE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_820_p2" SOURCE="Utils.cpp:24" URAM="0" VARIABLE="add_ln24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_NTT_PERMUTE_LOOP</Name>
            <Loops>
                <NTT_PERMUTE_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <EstimatedClockPeriod>3.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4100</Best-caseLatency>
                    <Average-caseLatency>4100</Average-caseLatency>
                    <Worst-caseLatency>4100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>28.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4100</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NTT_PERMUTE_LOOP>
                        <Name>NTT_PERMUTE_LOOP</Name>
                        <Slack>5.11</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4098</Latency>
                        <AbsoluteTimeLatency>28.686 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </NTT_PERMUTE_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>704</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>198</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PERMUTE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_812_p2" SOURCE="Crypto.cpp:109" URAM="0" VARIABLE="add_ln109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_NTT_PE_LOOP</Name>
            <Loops>
                <NTT_PE_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <EstimatedClockPeriod>5.104</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>12884901868</Average-caseLatency>
                    <Worst-caseLatency>25769803756</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.194 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>180.389 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 25769803756</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NTT_PE_LOOP>
                        <Name>NTT_PE_LOOP</Name>
                        <Slack>5.11</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1073741823</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 25769803754</Latency>
                        <AbsoluteTimeLatency>14.000 ns ~ 180.389 sec</AbsoluteTimeLatency>
                        <PipelineII>24</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_MUL_MOD_2_fu_1276</Instance>
                        </InstanceList>
                    </NTT_PE_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3501</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>2638</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_1455_p2" SOURCE="Crypto.cpp:122" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_1316_p2" SOURCE="Crypto.cpp:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_1_fu_1463_p2" SOURCE="Crypto.cpp:124" URAM="0" VARIABLE="add_ln124_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_1331_p2" SOURCE="Crypto.cpp:125" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_1_fu_1468_p2" SOURCE="Crypto.cpp:125" URAM="0" VARIABLE="add_ln125_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_1346_p2" SOURCE="Crypto.cpp:126" URAM="0" VARIABLE="add_ln126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1605_p2" SOURCE="Arithmetic.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_fu_1626_p2" SOURCE="Arithmetic.cpp:44" URAM="0" VARIABLE="sub_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_fu_1614_p2" SOURCE="Arithmetic.cpp:53" URAM="0" VARIABLE="sub_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_1630_p2" SOURCE="Arithmetic.cpp:56" URAM="0" VARIABLE="add_ln56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MUL_MOD_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.056</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>15</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>1988</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>846</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U412" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U413" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_16ns_32ns_33_4_1_U424" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U414" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_16ns_32ns_33_4_1_U424" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_fu_184_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_mult"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U416" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U417" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U418" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U419" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_5_fu_287_p2" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_3_fu_291_p2" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_shift_fu_327_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_mult_shift"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_333_p2" SOURCE="Arithmetic.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U421" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_15ns_32ns_33_4_1_U425" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U422" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_16ns_31_2_1_U423" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_15ns_32ns_33_4_1_U425" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="res_shift_fu_435_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_shift"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_fu_451_p2" SOURCE="Arithmetic.cpp:85" URAM="0" VARIABLE="sub_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_fu_459_p2" SOURCE="Arithmetic.cpp:89" URAM="0" VARIABLE="sub_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_fu_475_p2" SOURCE="Arithmetic.cpp:90" URAM="0" VARIABLE="sub_ln90"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_POLY_MUL_LOOP</Name>
            <Loops>
                <POLY_MUL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <EstimatedClockPeriod>5.056</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>77826</Best-caseLatency>
                    <Average-caseLatency>77826</Average-caseLatency>
                    <Worst-caseLatency>77826</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.545 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.545 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.545 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>77826</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <POLY_MUL_LOOP>
                        <Name>POLY_MUL_LOOP</Name>
                        <Slack>5.11</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>77824</Latency>
                        <AbsoluteTimeLatency>0.545 ms</AbsoluteTimeLatency>
                        <PipelineII>19</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_MUL_MOD_1_fu_558</Instance>
                        </InstanceList>
                    </POLY_MUL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>3223</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>1422</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_MUL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_599_p2" SOURCE="Crypto.cpp:98" URAM="0" VARIABLE="add_ln98"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_POLY_SUB_LOOP</Name>
            <Loops>
                <POLY_SUB_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <EstimatedClockPeriod>4.616</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8196</Best-caseLatency>
                    <Average-caseLatency>8196</Average-caseLatency>
                    <Worst-caseLatency>8196</Worst-caseLatency>
                    <Best-caseRealTimeLatency>57.372 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>57.372 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>57.372 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8196</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <POLY_SUB_LOOP>
                        <Name>POLY_SUB_LOOP</Name>
                        <Slack>5.11</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>8194</Latency>
                        <AbsoluteTimeLatency>57.358 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </POLY_SUB_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1405</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>542</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_642_p2" SOURCE="Crypto.cpp:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_fu_745_p2" SOURCE="Arithmetic.cpp:53" URAM="0" VARIABLE="sub_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_759_p2" SOURCE="Arithmetic.cpp:56" URAM="0" VARIABLE="add_ln56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_VITIS_LOOP_79_1</Name>
            <Loops>
                <VITIS_LOOP_79_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <EstimatedClockPeriod>4.616</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20482</Best-caseLatency>
                    <Average-caseLatency>20482</Average-caseLatency>
                    <Worst-caseLatency>20482</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.143 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.143 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.143 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20482</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_79_1>
                        <Name>VITIS_LOOP_79_1</Name>
                        <Slack>5.11</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>20480</Latency>
                        <AbsoluteTimeLatency>0.143 ms</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_79_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1285</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>784</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_576_p2" SOURCE="Crypto.cpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_674_p2" SOURCE="Arithmetic.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_fu_684_p2" SOURCE="Arithmetic.cpp:44" URAM="0" VARIABLE="sub_ln44"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_WRITE_TWIDDLE_LOOP</Name>
            <Loops>
                <WRITE_TWIDDLE_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <EstimatedClockPeriod>3.254</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>14.357 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>14.357 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>14.357 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WRITE_TWIDDLE_LOOP>
                        <Name>WRITE_TWIDDLE_LOOP</Name>
                        <Slack>5.11</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>14.343 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WRITE_TWIDDLE_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>103</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TWIDDLE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_604_p2" SOURCE="Crypto.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_READ_DATA_LOOP</Name>
            <Loops>
                <READ_DATA_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <EstimatedClockPeriod>3.652</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4100</Best-caseLatency>
                    <Average-caseLatency>4100</Average-caseLatency>
                    <Worst-caseLatency>4100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>28.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4100</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_DATA_LOOP>
                        <Name>READ_DATA_LOOP</Name>
                        <Slack>5.11</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4098</Latency>
                        <AbsoluteTimeLatency>28.686 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </READ_DATA_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1153</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>240</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_DATA_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_573_p2" SOURCE="Crypto.cpp:58" URAM="0" VARIABLE="add_ln58"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_WRITE_DATA_LOOP</Name>
            <Loops>
                <WRITE_DATA_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <EstimatedClockPeriod>3.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.693 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>28.693 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.693 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WRITE_DATA_LOOP>
                        <Name>WRITE_DATA_LOOP</Name>
                        <Slack>5.11</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>28.679 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WRITE_DATA_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>74</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_DATA_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_599_p2" SOURCE="Crypto.cpp:50" URAM="0" VARIABLE="add_ln50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto</Name>
            <Loops>
                <NTT_STAGE_LOOP>
                    <NTT_GROUP_LOOP/>
                </NTT_STAGE_LOOP>
                <INTT_STAGE_LOOP>
                    <INTT_GROUP_LOOP/>
                </INTT_STAGE_LOOP>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>1.89</ClockUncertainty>
                    <EstimatedClockPeriod>5.104</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NTT_STAGE_LOOP>
                        <Name>NTT_STAGE_LOOP</Name>
                        <Slack>5.11</Slack>
                        <TripCount>12</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <NTT_GROUP_LOOP>
                            <Name>NTT_GROUP_LOOP</Name>
                            <Slack>5.11</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>6</min>
                                    <max>25769803758</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>6 ~ 25769803758</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343</Instance>
                            </InstanceList>
                        </NTT_GROUP_LOOP>
                    </NTT_STAGE_LOOP>
                    <INTT_STAGE_LOOP>
                        <Name>INTT_STAGE_LOOP</Name>
                        <Slack>5.11</Slack>
                        <TripCount>12</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <INTT_GROUP_LOOP>
                            <Name>INTT_GROUP_LOOP</Name>
                            <Slack>5.11</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>6</min>
                                    <max>25769803758</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>6 ~ 25769803758</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282</Instance>
                            </InstanceList>
                        </INTT_GROUP_LOOP>
                    </INTT_STAGE_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>128</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>45</UTIL_BRAM>
                    <DSP>36</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>25372</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>23</UTIL_FF>
                    <LUT>25143</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>47</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_1_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_2_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_3_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_4_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_5_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_6_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_7_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_8_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_9_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_10_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_11_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_12_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_13_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_14_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_15_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_16_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_17_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_18_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_19_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_20_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_21_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_22_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_23_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_24_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_25_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_26_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_27_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_28_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_29_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_30_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataRAM_31_U" SOURCE="Crypto.cpp:22" URAM="0" VARIABLE="DataRAM_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="BitReverseData_U" SOURCE="Crypto.cpp:28" URAM="0" VARIABLE="BitReverseData"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="BitReverseData_1_U" SOURCE="Crypto.cpp:28" URAM="0" VARIABLE="BitReverseData_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="BitReverseData_2_U" SOURCE="Crypto.cpp:28" URAM="0" VARIABLE="BitReverseData_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="BitReverseData_3_U" SOURCE="Crypto.cpp:28" URAM="0" VARIABLE="BitReverseData_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="BitReverseData_4_U" SOURCE="Crypto.cpp:28" URAM="0" VARIABLE="BitReverseData_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="BitReverseData_5_U" SOURCE="Crypto.cpp:28" URAM="0" VARIABLE="BitReverseData_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="BitReverseData_6_U" SOURCE="Crypto.cpp:28" URAM="0" VARIABLE="BitReverseData_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="BitReverseData_7_U" SOURCE="Crypto.cpp:28" URAM="0" VARIABLE="BitReverseData_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="BitReverseData_8_U" SOURCE="Crypto.cpp:28" URAM="0" VARIABLE="BitReverseData_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="BitReverseData_9_U" SOURCE="Crypto.cpp:28" URAM="0" VARIABLE="BitReverseData_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="BitReverseData_10_U" SOURCE="Crypto.cpp:28" URAM="0" VARIABLE="BitReverseData_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="BitReverseData_11_U" SOURCE="Crypto.cpp:28" URAM="0" VARIABLE="BitReverseData_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="BitReverseData_12_U" SOURCE="Crypto.cpp:28" URAM="0" VARIABLE="BitReverseData_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="BitReverseData_13_U" SOURCE="Crypto.cpp:28" URAM="0" VARIABLE="BitReverseData_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="BitReverseData_14_U" SOURCE="Crypto.cpp:28" URAM="0" VARIABLE="BitReverseData_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="BitReverseData_15_U" SOURCE="Crypto.cpp:28" URAM="0" VARIABLE="BitReverseData_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_U" SOURCE="Crypto.cpp:31" URAM="0" VARIABLE="NTTTWiddleRAM"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_1_U" SOURCE="Crypto.cpp:31" URAM="0" VARIABLE="NTTTWiddleRAM_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_2_U" SOURCE="Crypto.cpp:31" URAM="0" VARIABLE="NTTTWiddleRAM_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_3_U" SOURCE="Crypto.cpp:31" URAM="0" VARIABLE="NTTTWiddleRAM_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_4_U" SOURCE="Crypto.cpp:31" URAM="0" VARIABLE="NTTTWiddleRAM_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_5_U" SOURCE="Crypto.cpp:31" URAM="0" VARIABLE="NTTTWiddleRAM_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_6_U" SOURCE="Crypto.cpp:31" URAM="0" VARIABLE="NTTTWiddleRAM_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_7_U" SOURCE="Crypto.cpp:31" URAM="0" VARIABLE="NTTTWiddleRAM_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_8_U" SOURCE="Crypto.cpp:31" URAM="0" VARIABLE="NTTTWiddleRAM_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_9_U" SOURCE="Crypto.cpp:31" URAM="0" VARIABLE="NTTTWiddleRAM_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_10_U" SOURCE="Crypto.cpp:31" URAM="0" VARIABLE="NTTTWiddleRAM_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_11_U" SOURCE="Crypto.cpp:31" URAM="0" VARIABLE="NTTTWiddleRAM_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_12_U" SOURCE="Crypto.cpp:31" URAM="0" VARIABLE="NTTTWiddleRAM_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_13_U" SOURCE="Crypto.cpp:31" URAM="0" VARIABLE="NTTTWiddleRAM_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_14_U" SOURCE="Crypto.cpp:31" URAM="0" VARIABLE="NTTTWiddleRAM_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_15_U" SOURCE="Crypto.cpp:31" URAM="0" VARIABLE="NTTTWiddleRAM_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_U" SOURCE="Crypto.cpp:33" URAM="0" VARIABLE="INTTTWiddleRAM"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_1_U" SOURCE="Crypto.cpp:33" URAM="0" VARIABLE="INTTTWiddleRAM_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_2_U" SOURCE="Crypto.cpp:33" URAM="0" VARIABLE="INTTTWiddleRAM_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_3_U" SOURCE="Crypto.cpp:33" URAM="0" VARIABLE="INTTTWiddleRAM_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_4_U" SOURCE="Crypto.cpp:33" URAM="0" VARIABLE="INTTTWiddleRAM_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_5_U" SOURCE="Crypto.cpp:33" URAM="0" VARIABLE="INTTTWiddleRAM_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_6_U" SOURCE="Crypto.cpp:33" URAM="0" VARIABLE="INTTTWiddleRAM_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_7_U" SOURCE="Crypto.cpp:33" URAM="0" VARIABLE="INTTTWiddleRAM_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_8_U" SOURCE="Crypto.cpp:33" URAM="0" VARIABLE="INTTTWiddleRAM_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_9_U" SOURCE="Crypto.cpp:33" URAM="0" VARIABLE="INTTTWiddleRAM_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_10_U" SOURCE="Crypto.cpp:33" URAM="0" VARIABLE="INTTTWiddleRAM_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_11_U" SOURCE="Crypto.cpp:33" URAM="0" VARIABLE="INTTTWiddleRAM_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_12_U" SOURCE="Crypto.cpp:33" URAM="0" VARIABLE="INTTTWiddleRAM_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_13_U" SOURCE="Crypto.cpp:33" URAM="0" VARIABLE="INTTTWiddleRAM_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_14_U" SOURCE="Crypto.cpp:33" URAM="0" VARIABLE="INTTTWiddleRAM_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_15_U" SOURCE="Crypto.cpp:33" URAM="0" VARIABLE="INTTTWiddleRAM_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln149_fu_1476_p2" SOURCE="Crypto.cpp:149" URAM="0" VARIABLE="sub_ln149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln149_1_fu_1501_p2" SOURCE="Crypto.cpp:149" URAM="0" VARIABLE="sub_ln149_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_GROUP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_1569_p2" SOURCE="Crypto.cpp:153" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln115_fu_1599_p2" SOURCE="Crypto.cpp:115" URAM="0" VARIABLE="sub_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln115_1_fu_1624_p2" SOURCE="Crypto.cpp:115" URAM="0" VARIABLE="sub_ln115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_GROUP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_1692_p2" SOURCE="Crypto.cpp:119" URAM="0" VARIABLE="add_ln119"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="DataIn" index="0" direction="inout" srcType="ap_int&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="DataIn" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="RAMSel" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="RAMSel" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="NTTTwiddleIn" index="2" direction="in" srcType="ap_int&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="NTTTwiddleIn" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="INTTTwiddleIn" index="3" direction="in" srcType="ap_int&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="INTTTwiddleIn" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OP" index="4" direction="in" srcType="CryptoOperation" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="OP" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ModIndex" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="ModIndex" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="16" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="NTTTwiddleIn" offset="8192" range="8192"/>
                <memorie memorieName="DataIn" offset="16384" range="16384"/>
                <memorie memorieName="INTTTwiddleIn" offset="32768" range="8192"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="RAMSel" access="W" description="Data signal of RAMSel" range="32">
                    <fields>
                        <field offset="0" width="32" name="RAMSel" access="W" description="Bit 31 to 0 of RAMSel"/>
                    </fields>
                </register>
                <register offset="0x18" name="OP" access="W" description="Data signal of OP" range="32">
                    <fields>
                        <field offset="0" width="32" name="OP" access="W" description="Bit 31 to 0 of OP"/>
                    </fields>
                </register>
                <register offset="0x20" name="ModIndex" access="W" description="Data signal of ModIndex" range="32">
                    <fields>
                        <field offset="0" width="32" name="ModIndex" access="W" description="Bit 31 to 0 of ModIndex"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16384" argName="DataIn"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="RAMSel"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="8192" argName="NTTTwiddleIn"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32768" argName="INTTTwiddleIn"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="OP"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="ModIndex"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Resource Estimate</keys>
                    <column name="s_axi_control">32, 16, 16384, 0, BRAM=16</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">RAMSel, 0x10, 32, W, Data signal of RAMSel, </column>
                    <column name="s_axi_control">OP, 0x18, 32, W, Data signal of OP, </column>
                    <column name="s_axi_control">ModIndex, 0x20, 32, W, Data signal of ModIndex, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="DataIn">inout, ap_int&lt;32&gt;*</column>
                    <column name="RAMSel">in, int</column>
                    <column name="NTTTwiddleIn">in, ap_int&lt;32&gt;*</column>
                    <column name="INTTTwiddleIn">in, ap_int&lt;32&gt;*</column>
                    <column name="OP">in, CryptoOperation</column>
                    <column name="ModIndex">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="DataIn">s_axi_control, memory, name=DataIn offset=16384 range=16384</column>
                    <column name="RAMSel">s_axi_control, register, name=RAMSel offset=0x10 range=32</column>
                    <column name="NTTTwiddleIn">s_axi_control, memory, name=NTTTwiddleIn offset=8192 range=8192</column>
                    <column name="INTTTwiddleIn">s_axi_control, memory, name=INTTTwiddleIn offset=32768 range=8192</column>
                    <column name="OP">s_axi_control, register, name=OP offset=0x18 range=32</column>
                    <column name="ModIndex">s_axi_control, register, name=ModIndex offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="Arithmetic.cpp:9" status="valid" parentFunction="stepmul" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="Arithmetic.cpp:66" status="valid" parentFunction="mul_mod" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="Crypto.cpp:23" status="valid" parentFunction="crypto" variable="DataRAM" isDirective="0" options="variable=DataRAM complete dim=1"/>
        <Pragma type="array_partition" location="Crypto.cpp:24" status="valid" parentFunction="crypto" variable="DataRAM" isDirective="0" options="variable=DataRAM cyclic factor=16 dim=2"/>
        <Pragma type="array_partition" location="Crypto.cpp:29" status="valid" parentFunction="crypto" variable="BitReverseData" isDirective="0" options="variable=BitReverseData cyclic factor=16"/>
        <Pragma type="array_partition" location="Crypto.cpp:32" status="valid" parentFunction="crypto" variable="NTTTWiddleRAM" isDirective="0" options="variable=NTTTWiddleRAM cyclic factor=16"/>
        <Pragma type="array_partition" location="Crypto.cpp:34" status="valid" parentFunction="crypto" variable="INTTTWiddleRAM" isDirective="0" options="variable=INTTTWiddleRAM cyclic factor=16"/>
        <Pragma type="interface" location="Crypto.cpp:37" status="valid" parentFunction="crypto" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="interface" location="Crypto.cpp:38" status="valid" parentFunction="crypto" variable="DataIn" isDirective="0" options="s_axilite port=DataIn"/>
        <Pragma type="interface" location="Crypto.cpp:39" status="valid" parentFunction="crypto" variable="NTTTwiddleIn" isDirective="0" options="s_axilite port=NTTTwiddleIn"/>
        <Pragma type="interface" location="Crypto.cpp:40" status="valid" parentFunction="crypto" variable="INTTTwiddleIn" isDirective="0" options="s_axilite port=INTTTwiddleIn"/>
        <Pragma type="interface" location="Crypto.cpp:41" status="valid" parentFunction="crypto" variable="RAMSel" isDirective="0" options="s_axilite port=RAMSel"/>
        <Pragma type="interface" location="Crypto.cpp:42" status="valid" parentFunction="crypto" variable="OP" isDirective="0" options="s_axilite port=OP"/>
        <Pragma type="interface" location="Crypto.cpp:43" status="valid" parentFunction="crypto" variable="ModIndex" isDirective="0" options="s_axilite port=ModIndex"/>
        <Pragma type="pipeline" location="Crypto.cpp:77" status="warning" parentFunction="crypto" variable="" isDirective="0" options="II=1">
            <Msg msg_id="207-5564" msg_severity="WARNING" msg_body="Only for/while/do loop or function body support the pipeline pragma"/>
        </Pragma>
        <Pragma type="unroll" location="Crypto.cpp:78" status="warning" parentFunction="crypto" variable="" isDirective="0" options="factor=16">
            <Msg msg_id="207-5575" msg_severity="WARNING" msg_body="'#pragma HLS unroll' can only be applied inside loop body"/>
        </Pragma>
        <Pragma type="pipeline" location="Crypto.cpp:89" status="valid" parentFunction="crypto" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="PE_UNIT.cpp:13" status="valid" parentFunction="pe_unit" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="pow_mod.cpp:7" status="valid" parentFunction="mod65537" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="pow_mod.cpp:10" status="valid" parentFunction="mod65537" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="pow_mod.cpp:42" status="valid" parentFunction="modexp" variable="" isDirective="0" options="min=0 max=16"/>
        <Pragma type="interface" location="pow_mod.cpp:73" status="valid" parentFunction="encode" variable="poly" isDirective="0" options="mode=s_axilite port=poly"/>
        <Pragma type="interface" location="pow_mod.cpp:74" status="valid" parentFunction="encode" variable="basis" isDirective="0" options="mode=s_axilite port=basis"/>
        <Pragma type="interface" location="pow_mod.cpp:75" status="valid" parentFunction="encode" variable="ret" isDirective="0" options="mode=s_axilite port=ret"/>
        <Pragma type="interface" location="pow_mod.cpp:76" status="valid" parentFunction="encode" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="array_partition" location="pow_mod.cpp:78" status="warning" parentFunction="encode" variable="poly" isDirective="0" options="variable=poly factor=2">
            <Msg msg_id="207-5533" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_partition' is ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="pow_mod.cpp:79" status="warning" parentFunction="encode" variable="basis" isDirective="0" options="variable=basis factor=2">
            <Msg msg_id="207-5533" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_partition' is ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="pow_mod.cpp:80" status="warning" parentFunction="encode" variable="ret" isDirective="0" options="variable=ret factor=2">
            <Msg msg_id="207-5533" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_partition' is ignored"/>
        </Pragma>
        <Pragma type="unroll" location="pow_mod.cpp:96" status="valid" parentFunction="encode" variable="" isDirective="0" options="factor=2"/>
    </PragmaReport>
</profile>

