; BTOR description generated by 0.9 reduced for module TOP.
1 sort bitvec 1
2 input 1 #0.IMP.clk
3 input 1 #0.IMP.rst_n
4 sort bitvec 16
5 input 4 #0.IMP.src0
6 input 4 #0.IMP.src1
7 sort bitvec 32
8 input 7 #0.SPEC.src0
9 input 7 #0.SPEC.src0_abs
10 input 7 #0.SPEC.src0_neg
11 input 7 #0.SPEC.src1
12 input 7 #0.SPEC.src1_abs
13 input 7 #0.SPEC.src1_neg
14 input 1 #1.IMP.clk
15 input 1 #1.IMP.rst_n
16 input 4 #1.IMP.src0
17 input 4 #1.IMP.src1
18 input 7 #1.SPEC.src0
19 input 7 #1.SPEC.src0_abs
20 input 7 #1.SPEC.src0_neg
21 input 7 #1.SPEC.src1
22 input 7 #1.SPEC.src1_abs
23 input 7 #1.SPEC.src1_neg
24 input 1 #2.IMP.clk
25 input 1 #2.IMP.rst_n
26 input 4 #2.IMP.src0
27 input 4 #2.IMP.src1
28 input 7 #2.SPEC.src0
29 input 7 #2.SPEC.src0_abs
30 input 7 #2.SPEC.src0_neg
31 input 7 #2.SPEC.src1
32 input 7 #2.SPEC.src1_abs
33 input 7 #2.SPEC.src1_neg
34 input 1 #3.IMP.clk
35 input 1 #3.IMP.rst_n
36 input 4 #3.IMP.src0
37 input 4 #3.IMP.src1
38 input 7 #3.SPEC.src0
39 input 7 #3.SPEC.src0_abs
40 input 7 #3.SPEC.src0_neg
41 input 7 #3.SPEC.src1
42 input 7 #3.SPEC.src1_abs
43 input 7 #3.SPEC.src1_neg
44 redor 1 9
45 not 1 44
46 redor 1 13
47 not 1 46
48 and 1 45 47
49 redor 1 10
50 not 1 49
51 const 4 0000000000000000
52 concat 7 51 5
53 eq 1 8 52
54 and 1 50 53
55 and 1 48 54
56 redor 1 12
57 not 1 56
58 concat 7 51 6
59 eq 1 11 58
60 and 1 57 59
61 and 1 55 60
62 const 7 11111111111111111111111111111111
63 xor 7 8 62
64 const 7 00000000000000000000000000000001
65 add 7 63 64
66 const 7 00000000000000001111111111111111
67 and 7 65 66
68 const 7 00000000000000001000000000000000
69 and 7 8 68
70 redor 1 69
71 ite 7 70 67 8
72 eq 1 9 64
73 ite 7 72 71 8
74 xor 7 73 62
75 add 7 74 64
76 and 7 75 66
77 eq 1 10 64
78 ite 7 77 76 73
79 xor 7 11 62
80 add 7 79 64
81 and 7 80 66
82 and 7 11 68
83 redor 1 82
84 ite 7 83 81 11
85 eq 1 12 64
86 ite 7 85 84 11
87 xor 7 86 62
88 add 7 87 64
89 and 7 88 66
90 eq 1 13 64
91 ite 7 90 89 86
92 mul 7 78 91
93 and 7 92 66
94 concat 7 51 16
95 concat 7 51 17
96 mul 7 94 95
97 and 7 96 66
98 eq 1 93 97
99 not 1 98
100 and 1 61 99
101 not 1 100
102 const 1 1
103 not 1 101
104 and 1 102 103
105 bad 104 fail1
106 concat 7 51 26
107 concat 7 51 27
108 mul 7 106 107
109 and 7 108 66
110 eq 1 93 109
111 not 1 110
112 and 1 61 111
113 not 1 112
114 not 1 113
115 and 1 102 114
116 bad 115 fail2
117 mul 7 52 58
118 and 7 117 66
119 eq 1 93 118
120 not 1 119
121 and 1 61 120
122 not 1 121
123 not 1 122
124 and 1 102 123
125 bad 124 pass1
126 eq 1 93 118
127 not 1 126
128 and 1 61 127
129 not 1 128
130 not 1 129
131 and 1 102 130
132 bad 131 pass2
133 uext 7 118 0 #0.IMP.out_a
134 const 7 00000000000000000000000000000000
135 uext 7 134 0 #0.IMP.output_data
136 uext 7 93 0 #0.SPEC.output_data
137 uext 7 97 0 #1.IMP.out_a
138 uext 7 118 0 #1.IMP.output_data
139 xor 7 18 62
140 add 7 139 64
141 and 7 140 66
142 and 7 18 68
143 redor 1 142
144 ite 7 143 141 18
145 eq 1 19 64
146 ite 7 145 144 18
147 xor 7 146 62
148 add 7 147 64
149 and 7 148 66
150 eq 1 20 64
151 ite 7 150 149 146
152 xor 7 21 62
153 add 7 152 64
154 and 7 153 66
155 and 7 21 68
156 redor 1 155
157 ite 7 156 154 21
158 eq 1 22 64
159 ite 7 158 157 21
160 xor 7 159 62
161 add 7 160 64
162 and 7 161 66
163 eq 1 23 64
164 ite 7 163 162 159
165 mul 7 151 164
166 and 7 165 66
167 uext 7 166 0 #1.SPEC.output_data
168 uext 7 109 0 #2.IMP.out_a
169 uext 7 97 0 #2.IMP.output_data
170 xor 7 28 62
171 add 7 170 64
172 and 7 171 66
173 and 7 28 68
174 redor 1 173
175 ite 7 174 172 28
176 eq 1 29 64
177 ite 7 176 175 28
178 xor 7 177 62
179 add 7 178 64
180 and 7 179 66
181 eq 1 30 64
182 ite 7 181 180 177
183 xor 7 31 62
184 add 7 183 64
185 and 7 184 66
186 and 7 31 68
187 redor 1 186
188 ite 7 187 185 31
189 eq 1 32 64
190 ite 7 189 188 31
191 xor 7 190 62
192 add 7 191 64
193 and 7 192 66
194 eq 1 33 64
195 ite 7 194 193 190
196 mul 7 182 195
197 and 7 196 66
198 uext 7 197 0 #2.SPEC.output_data
199 concat 7 51 36
200 concat 7 51 37
201 mul 7 199 200
202 and 7 201 66
203 uext 7 202 0 #3.IMP.out_a
204 uext 7 109 0 #3.IMP.output_data
205 xor 7 38 62
206 add 7 205 64
207 and 7 206 66
208 and 7 38 68
209 redor 1 208
210 ite 7 209 207 38
211 eq 1 39 64
212 ite 7 211 210 38
213 xor 7 212 62
214 add 7 213 64
215 and 7 214 66
216 eq 1 40 64
217 ite 7 216 215 212
218 xor 7 41 62
219 add 7 218 64
220 and 7 219 66
221 and 7 41 68
222 redor 1 221
223 ite 7 222 220 41
224 eq 1 42 64
225 ite 7 224 223 41
226 xor 7 225 62
227 add 7 226 64
228 and 7 227 66
229 eq 1 43 64
230 ite 7 229 228 225
231 mul 7 217 230
232 and 7 231 66
233 uext 7 232 0 #3.SPEC.output_data