Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 12:10:33 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_13_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 Delay1No21_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.003ns (29.754%)  route 2.368ns (70.246%))
  Logic Levels:           10  (CARRY8=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.436ns = ( 6.436 - 4.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.921ns, distribution 1.080ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.836ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=42497, routed)       2.001     2.938    Delay1No21_instance/clk_IBUF_BUFG
    SLICE_X134Y305       FDCE                                         r  Delay1No21_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y305       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.017 r  Delay1No21_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.938     3.955    Delay1No20_instance/Y_reg[33]_0[1]
    SLICE_X139Y378       LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     4.008 r  Delay1No20_instance/geqOp_carry_i_16/O
                         net (fo=1, routed)           0.013     4.021    Sum10_4_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X139Y378       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.213 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.239    Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X139Y379       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.254 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.280    Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X139Y380       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.332 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.233     4.565    Delay1No21_instance/CO[0]
    SLICE_X138Y382       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136     4.701 f  Delay1No21_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.230     4.931    Delay1No20_instance/Y_reg[23]_0[0]
    SLICE_X138Y381       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     5.027 f  Delay1No20_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.096     5.123    Delay1No20_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X138Y380       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     5.221 f  Delay1No20_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.294     5.515    Delay1No20_instance/shiftVal__5[0]
    SLICE_X142Y381       LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.109     5.624 r  Delay1No20_instance/shiftedFracY_d1[41]_i_2/O
                         net (fo=2, routed)           0.321     5.945    Delay1No20_instance/shiftedFracY_d1[41]_i_2_n_0
    SLICE_X144Y380       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     6.068 r  Delay1No20_instance/shiftedFracY_d1[37]_i_1/O
                         net (fo=2, routed)           0.142     6.210    Delay1No20_instance/level4__0[5]
    SLICE_X144Y380       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.260 r  Delay1No20_instance/shiftedFracY_d1[21]_i_1/O
                         net (fo=1, routed)           0.049     6.309    Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY[10]
    SLICE_X144Y380       FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=42497, routed)       1.789     6.436    Sum10_4_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X144Y380       FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.376     6.811    
                         clock uncertainty           -0.035     6.776    
    SLICE_X144Y380       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.801    Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.801    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                  0.492    




