Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Fri Mar 11 14:59:16 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/conv1_2/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (409)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (409)
--------------------------------
 There are 409 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.210        0.000                      0                   20        0.116        0.000                      0                   20        1.725        0.000                       0                   429  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.210        0.000                      0                   20        0.116        0.000                      0                   20        1.725        0.000                       0                   429  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 genblk1[65].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 1.611ns (43.706%)  route 2.075ns (56.294%))
  Logic Levels:           16  (CARRY8=9 LUT2=7)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 5.885 - 4.000 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.408ns (routing 0.620ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.565ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.612     0.612 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.612    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.612 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.935    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.963 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=428, estimated)      1.408     2.371    genblk1[65].reg_in/CLK
    SLICE_X117Y579       FDRE                                         r  genblk1[65].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y579       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.448 r  genblk1[65].reg_in/reg_out_reg[3]/Q
                         net (fo=3, estimated)        0.146     2.594    conv/mul42/reg_out[10]_i_51[3]
    SLICE_X118Y579       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.682 r  conv/mul42/reg_out[10]_i_125/O
                         net (fo=1, routed)           0.010     2.692    conv/mul42/reg_out[10]_i_125_n_0
    SLICE_X118Y579       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     2.855 r  conv/mul42/reg_out_reg[10]_i_60/O[4]
                         net (fo=2, estimated)        0.227     3.082    conv/add000049/out0_2[4]
    SLICE_X120Y579       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     3.118 r  conv/add000049/reg_out[10]_i_138/O
                         net (fo=1, routed)           0.009     3.127    conv/add000049/reg_out[10]_i_138_n_0
    SLICE_X120Y579       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.168     3.295 r  conv/add000049/reg_out_reg[10]_i_113/O[6]
                         net (fo=1, estimated)        0.226     3.521    conv/add000049/reg_out_reg[10]_i_113_n_9
    SLICE_X121Y580       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.560 r  conv/add000049/reg_out[10]_i_44/O
                         net (fo=1, routed)           0.015     3.575    conv/add000049/reg_out[10]_i_44_n_0
    SLICE_X121Y580       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.692 r  conv/add000049/reg_out_reg[10]_i_29/CO[7]
                         net (fo=1, estimated)        0.026     3.718    conv/add000049/reg_out_reg[10]_i_29_n_0
    SLICE_X121Y581       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.774 r  conv/add000049/reg_out_reg[21]_i_136/O[0]
                         net (fo=2, estimated)        0.263     4.037    conv/add000049/reg_out_reg[21]_i_136_n_15
    SLICE_X117Y583       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     4.089 r  conv/add000049/reg_out[21]_i_142/O
                         net (fo=1, routed)           0.016     4.105    conv/add000049/reg_out[21]_i_142_n_0
    SLICE_X117Y583       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     4.342 r  conv/add000049/reg_out_reg[21]_i_87/O[5]
                         net (fo=1, estimated)        0.280     4.622    conv/add000049/reg_out_reg[21]_i_87_n_10
    SLICE_X120Y584       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     4.657 r  conv/add000049/reg_out[21]_i_39/O
                         net (fo=1, routed)           0.011     4.668    conv/add000049/reg_out[21]_i_39_n_0
    SLICE_X120Y584       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     4.802 r  conv/add000049/reg_out_reg[21]_i_15/O[7]
                         net (fo=3, estimated)        0.335     5.137    conv/add000037/reg_out_reg[18]_i_20[0]
    SLICE_X122Y584       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     5.188 r  conv/add000037/reg_out[18]_i_30/O
                         net (fo=1, routed)           0.010     5.198    conv/add000049/reg_out[18]_i_10_1[0]
    SLICE_X122Y584       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.313 r  conv/add000049/reg_out_reg[18]_i_20/CO[7]
                         net (fo=1, estimated)        0.026     5.339    conv/add000049/reg_out_reg[18]_i_20_n_0
    SLICE_X122Y585       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.395 r  conv/add000049/reg_out_reg[21]_i_9/O[0]
                         net (fo=1, estimated)        0.436     5.831    conv/add000049/reg_out_reg[21]_i_9_n_15
    SLICE_X121Y578       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     5.884 r  conv/add000049/reg_out[21]_i_4/O
                         net (fo=1, routed)           0.013     5.897    conv/add000049/reg_out[21]_i_4_n_0
    SLICE_X121Y578       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     6.031 r  conv/add000049/reg_out_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.026     6.057    reg_out/D[19]
    SLICE_X121Y578       FDRE                                         r  reg_out/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.361     4.361 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.361    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.361 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.648    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.672 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=428, estimated)      1.213     5.885    reg_out/CLK
    SLICE_X121Y578       FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.392     6.277    
                         clock uncertainty           -0.035     6.241    
    SLICE_X121Y578       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.266    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                  0.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 genblk1[65].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.078ns (39.196%)  route 0.121ns (60.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Net Delay (Source):      0.759ns (routing 0.343ns, distribution 0.416ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.380ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.144     0.390    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.407 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=428, estimated)      0.759     1.166    genblk1[65].reg_in/CLK
    SLICE_X118Y579       FDRE                                         r  genblk1[65].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y579       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.205 r  genblk1[65].reg_in/reg_out_reg[0]/Q
                         net (fo=7, estimated)        0.115     1.320    conv/add000049/reg_out_reg[3]_1[0]
    SLICE_X120Y576       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     1.359 r  conv/add000049/reg_out[3]_i_1/O
                         net (fo=1, routed)           0.006     1.365    reg_out/D[1]
    SLICE_X120Y576       FDRE                                         r  reg_out/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.432     0.432 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.432    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.181     0.613    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=428, estimated)      0.861     1.493    reg_out/CLK
    SLICE_X120Y576       FDRE                                         r  reg_out/reg_out_reg[3]/C
                         clock pessimism             -0.291     1.202    
    SLICE_X120Y576       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.249    reg_out/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X122Y582  genblk1[11].reg_in/reg_out_reg[5]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X117Y569  genblk1[33].reg_in/reg_out_reg[5]/C



