Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f737e519c6bf4b31843cd9f2a5877c68 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bitPattern_FSM_tb_behav xil_defaultlib.bitPattern_FSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture fsm_arch of entity xil_defaultlib.bitPattern_FSM [\bitPattern_FSM(n=32)\]
Compiling architecture tb_bitpattern_fsm of entity xil_defaultlib.bitpattern_fsm_tb
Built simulation snapshot bitPattern_FSM_tb_behav
