###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Nov 25 23:44:33 2022
#  Design:            Integrator
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_postCTS -outDir ../Reports/timingReports
###############################################################
Path 1: MET Hold Check with Pin Delay2_reg_reg[0][6]/CN 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.951
+ Hold                         -0.146
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.804
  Arrival Time                 26.879
  Slack Time                    0.075
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.925 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.925 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.405 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.407 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3            | IN_5VX16    | 0.466 |  25.949 |   25.874 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk__L2_N3            | SDFFRQ_5VX1 | 0.002 |  25.951 |   25.876 | 
     | Delay2_reg_reg[0][6]/Q  |   ^   | Delay2_reg_next[1][6] | SDFFRQ_5VX1 | 0.928 |  26.879 |   26.804 | 
     | Delay2_reg_reg[0][6]/D  |   ^   | Delay2_reg_next[1][6] | SDFFRQ_5VX1 | 0.000 |  26.879 |   26.804 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.075 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.075 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.554 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.557 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.466 |  25.949 |   26.024 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.951 |   26.025 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Delay2_reg_reg[0][7]/CN 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.951
+ Hold                         -0.146
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.804
  Arrival Time                 26.880
  Slack Time                    0.075
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.925 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.925 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.404 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.407 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3            | IN_5VX16    | 0.466 |  25.949 |   25.873 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk__L2_N3            | SDFFRQ_5VX1 | 0.002 |  25.951 |   25.875 | 
     | Delay2_reg_reg[0][7]/Q  |   ^   | Delay2_reg_next[1][7] | SDFFRQ_5VX1 | 0.929 |  26.880 |   26.804 | 
     | Delay2_reg_reg[0][7]/D  |   ^   | Delay2_reg_next[1][7] | SDFFRQ_5VX1 | 0.000 |  26.880 |   26.804 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.075 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.075 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.555 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.558 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.466 |  25.949 |   26.024 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.951 |   26.026 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Delay2_reg_reg[0][16]/CN 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][16]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.955
+ Hold                         -0.145
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.811
  Arrival Time                 26.888
  Slack Time                    0.077
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.923 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.923 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.403 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.482 |   25.405 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.952 |   25.875 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.003 |  25.955 |   25.878 | 
     | Delay2_reg_reg[0][16]/Q  |   ^   | Delay2_reg_next[1][16] | SDFFRQ_5VX1 | 0.932 |  26.888 |   26.811 | 
     | Delay2_reg_reg[0][16]/D  |   ^   | Delay2_reg_next[1][16] | SDFFRQ_5VX1 | 0.000 |  26.888 |   26.811 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.077 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.077 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.556 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.559 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.952 |   26.029 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.003 |  25.955 |   26.032 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Delay2_reg_reg[0][4]/CN 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.948
+ Hold                         -0.147
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.801
  Arrival Time                 26.879
  Slack Time                    0.078
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.922 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.922 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.402 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.404 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.465 |  25.947 |   25.869 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.001 |  25.948 |   25.870 | 
     | Delay2_reg_reg[0][4]/Q  |   ^   | Delay2_reg_next[1][4] | SDFFRQ_5VX1 | 0.931 |  26.879 |   26.801 | 
     | Delay2_reg_reg[0][4]/D  |   ^   | Delay2_reg_next[1][4] | SDFFRQ_5VX1 | 0.000 |  26.879 |   26.801 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.078 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.078 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.557 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.560 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.465 |  25.947 |   26.025 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.948 |   26.026 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Delay_out1_reg[20]/CN 
Endpoint:   Delay_out1_reg[20]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[20]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.951
+ Hold                         -0.147
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.804
  Arrival Time                 26.883
  Slack Time                    0.078
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   24.922 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.000 |  25.000 |   24.922 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.479 |  25.479 |   25.401 | 
     | clk__L2_I3/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.482 |   25.404 | 
     | clk__L2_I3/Q          |   v   | clk__L2_N3     | IN_5VX16    | 0.466 |  25.949 |   25.871 | 
     | Delay_out1_reg[20]/CN |   v   | clk__L2_N3     | SDFFRQ_5VX1 | 0.002 |  25.951 |   25.873 | 
     | Delay_out1_reg[20]/Q  |   ^   | Delay_out1[20] | SDFFRQ_5VX1 | 0.932 |  26.883 |   26.804 | 
     | Delay_out1_reg[20]/D  |   ^   | Delay_out1[20] | SDFFRQ_5VX1 | 0.000 |  26.883 |   26.804 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   25.078 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.078 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.558 | 
     | clk__L2_I3/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.560 | 
     | clk__L2_I3/Q          |   v   | clk__L2_N3 | IN_5VX16    | 0.466 |  25.949 |   26.027 | 
     | Delay_out1_reg[20]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.951 |   26.029 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Delay2_reg_reg[0][21]/CN 
Endpoint:   Delay2_reg_reg[0][21]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][21]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
+ Hold                         -0.147
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.802
  Arrival Time                 26.880
  Slack Time                    0.078
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.922 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.922 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.401 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.482 |   25.404 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0             | IN_5VX16    | 0.465 |  25.947 |   25.869 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk__L2_N0             | SDFFRQ_5VX1 | 0.002 |  25.949 |   25.871 | 
     | Delay2_reg_reg[0][21]/Q  |   ^   | Delay2_reg_next[1][21] | SDFFRQ_5VX1 | 0.931 |  26.880 |   26.802 | 
     | Delay2_reg_reg[0][21]/D  |   ^   | Delay2_reg_next[1][21] | SDFFRQ_5VX1 | 0.000 |  26.880 |   26.802 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.078 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.078 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.558 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.560 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0 | IN_5VX16    | 0.465 |  25.947 |   26.026 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.949 |   26.027 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Delay2_reg_reg[0][18]/CN 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][18]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
+ Hold                         -0.145
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.811
  Arrival Time                 26.890
  Slack Time                    0.079
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.921 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.921 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.401 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.482 |   25.404 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.952 |   25.874 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.004 |  25.956 |   25.877 | 
     | Delay2_reg_reg[0][18]/Q  |   ^   | Delay2_reg_next[1][18] | SDFFRQ_5VX1 | 0.934 |  26.890 |   26.811 | 
     | Delay2_reg_reg[0][18]/D  |   ^   | Delay2_reg_next[1][18] | SDFFRQ_5VX1 | 0.000 |  26.890 |   26.811 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.079 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.079 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.558 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.561 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.952 |   26.031 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.956 |   26.035 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Delay2_reg_reg[0][5]/CN 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][5]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.950
+ Hold                         -0.147
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.803
  Arrival Time                 26.882
  Slack Time                    0.079
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.921 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.921 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.401 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.404 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3            | IN_5VX16    | 0.466 |  25.949 |   25.870 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk__L2_N3            | SDFFRQ_5VX1 | 0.001 |  25.950 |   25.871 | 
     | Delay2_reg_reg[0][5]/Q  |   ^   | Delay2_reg_next[1][5] | SDFFRQ_5VX1 | 0.932 |  26.882 |   26.803 | 
     | Delay2_reg_reg[0][5]/D  |   ^   | Delay2_reg_next[1][5] | SDFFRQ_5VX1 | 0.000 |  26.882 |   26.803 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.079 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.079 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.558 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.561 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.466 |  25.949 |   26.028 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.001 |  25.950 |   26.029 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Delay2_reg_reg[0][20]/CN 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][20]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
+ Hold                         -0.147
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.802
  Arrival Time                 26.881
  Slack Time                    0.080
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.920 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.920 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.400 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.482 |   25.403 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0             | IN_5VX16    | 0.465 |  25.947 |   25.868 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk__L2_N0             | SDFFRQ_5VX1 | 0.002 |  25.949 |   25.869 | 
     | Delay2_reg_reg[0][20]/Q  |   ^   | Delay2_reg_next[1][20] | SDFFRQ_5VX1 | 0.932 |  26.881 |   26.802 | 
     | Delay2_reg_reg[0][20]/D  |   ^   | Delay2_reg_next[1][20] | SDFFRQ_5VX1 | 0.000 |  26.881 |   26.802 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.080 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.080 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.559 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.562 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0 | IN_5VX16    | 0.465 |  25.947 |   26.027 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.949 |   26.029 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Delay2_reg_reg[0][3]/CN 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][3]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
+ Hold                         -0.147
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.801
  Arrival Time                 26.881
  Slack Time                    0.080
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.920 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.920 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.400 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.403 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.465 |  25.947 |   25.868 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.001 |  25.949 |   25.869 | 
     | Delay2_reg_reg[0][3]/Q  |   ^   | Delay2_reg_next[1][3] | SDFFRQ_5VX1 | 0.932 |  26.881 |   26.801 | 
     | Delay2_reg_reg[0][3]/D  |   ^   | Delay2_reg_next[1][3] | SDFFRQ_5VX1 | 0.000 |  26.881 |   26.801 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.080 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.080 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.559 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.562 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.465 |  25.947 |   26.027 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.949 |   26.028 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Delay2_reg_reg[0][19]/CN 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][19]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
+ Hold                         -0.145
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.811
  Arrival Time                 26.891
  Slack Time                    0.080
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.920 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.920 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.400 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.482 |   25.402 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.952 |   25.873 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.003 |  25.956 |   25.876 | 
     | Delay2_reg_reg[0][19]/Q  |   ^   | Delay2_reg_next[1][19] | SDFFRQ_5VX1 | 0.935 |  26.891 |   26.811 | 
     | Delay2_reg_reg[0][19]/D  |   ^   | Delay2_reg_next[1][19] | SDFFRQ_5VX1 | 0.000 |  26.891 |   26.811 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.080 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.080 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.559 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.562 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.952 |   26.032 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.003 |  25.956 |   26.035 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin Delay2_reg_reg[0][2]/CN 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
+ Hold                         -0.147
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.802
  Arrival Time                 26.881
  Slack Time                    0.080
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.920 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.920 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.400 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.402 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.465 |  25.947 |   25.868 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.002 |  25.949 |   25.869 | 
     | Delay2_reg_reg[0][2]/Q  |   ^   | Delay2_reg_next[1][2] | SDFFRQ_5VX1 | 0.933 |  26.881 |   26.802 | 
     | Delay2_reg_reg[0][2]/D  |   ^   | Delay2_reg_next[1][2] | SDFFRQ_5VX1 | 0.000 |  26.881 |   26.802 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.080 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.080 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.559 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.562 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.465 |  25.947 |   26.027 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.949 |   26.029 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin Delay2_reg_reg[0][17]/CN 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][17]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
+ Hold                         -0.145
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.811
  Arrival Time                 26.891
  Slack Time                    0.080
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.920 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.920 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.399 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.482 |   25.402 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.952 |   25.872 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.003 |  25.956 |   25.876 | 
     | Delay2_reg_reg[0][17]/Q  |   ^   | Delay2_reg_next[1][17] | SDFFRQ_5VX1 | 0.935 |  26.891 |   26.811 | 
     | Delay2_reg_reg[0][17]/D  |   ^   | Delay2_reg_next[1][17] | SDFFRQ_5VX1 | 0.000 |  26.891 |   26.811 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.080 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.080 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.559 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.562 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.952 |   26.032 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.003 |  25.956 |   26.036 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin Delay2_reg_reg[0][8]/CN 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][8]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.950
+ Hold                         -0.147
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.803
  Arrival Time                 26.884
  Slack Time                    0.080
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.920 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.920 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.399 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.402 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3            | IN_5VX16    | 0.466 |  25.949 |   25.868 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk__L2_N3            | SDFFRQ_5VX1 | 0.001 |  25.950 |   25.870 | 
     | Delay2_reg_reg[0][8]/Q  |   ^   | Delay2_reg_next[1][8] | SDFFRQ_5VX1 | 0.933 |  26.884 |   26.803 | 
     | Delay2_reg_reg[0][8]/D  |   ^   | Delay2_reg_next[1][8] | SDFFRQ_5VX1 | 0.000 |  26.884 |   26.803 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.080 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.080 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.560 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.563 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.466 |  25.949 |   26.029 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.001 |  25.950 |   26.030 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin Delay2_reg_reg[0][15]/CN 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][15]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
+ Hold                         -0.145
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.811
  Arrival Time                 26.893
  Slack Time                    0.083
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.917 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.917 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.397 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.482 |   25.400 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.952 |   25.870 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.004 |  25.956 |   25.873 | 
     | Delay2_reg_reg[0][15]/Q  |   ^   | Delay2_reg_next[1][15] | SDFFRQ_5VX1 | 0.937 |  26.893 |   26.811 | 
     | Delay2_reg_reg[0][15]/D  |   ^   | Delay2_reg_next[1][15] | SDFFRQ_5VX1 | 0.000 |  26.893 |   26.811 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.083 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.083 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.562 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.565 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.952 |   26.035 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.956 |   26.038 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin Delay2_reg_reg[0][13]/CN 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][13]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
+ Hold                         -0.145
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.812
  Arrival Time                 26.896
  Slack Time                    0.083
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.917 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.917 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.396 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.002 |  25.482 |   25.398 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1             | IN_5VX16    | 0.471 |  25.953 |   25.870 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk__L2_N1             | SDFFRQ_5VX1 | 0.004 |  25.957 |   25.874 | 
     | Delay2_reg_reg[0][13]/Q  |   ^   | Delay2_reg_next[1][13] | SDFFRQ_5VX1 | 0.939 |  26.896 |   26.812 | 
     | Delay2_reg_reg[0][13]/D  |   ^   | Delay2_reg_next[1][13] | SDFFRQ_5VX1 | 0.000 |  26.896 |   26.812 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.083 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.083 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.563 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   25.565 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   26.037 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.957 |   26.041 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin Delay2_reg_reg[0][12]/CN 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][12]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
+ Hold                         -0.145
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.813
  Arrival Time                 26.896
  Slack Time                    0.084
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.916 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.916 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.396 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.002 |  25.482 |   25.398 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1             | IN_5VX16    | 0.471 |  25.953 |   25.870 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk__L2_N1             | SDFFRQ_5VX1 | 0.004 |  25.957 |   25.874 | 
     | Delay2_reg_reg[0][12]/Q  |   ^   | Delay2_reg_next[1][12] | SDFFRQ_5VX1 | 0.939 |  26.896 |   26.813 | 
     | Delay2_reg_reg[0][12]/D  |   ^   | Delay2_reg_next[1][12] | SDFFRQ_5VX1 | 0.000 |  26.896 |   26.813 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.084 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.084 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.563 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   25.566 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   26.037 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.957 |   26.041 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin Delay2_reg_reg[0][10]/CN 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][10]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
+ Hold                         -0.145
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.812
  Arrival Time                 26.898
  Slack Time                    0.087
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.913 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.913 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.393 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.002 |  25.482 |   25.395 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1             | IN_5VX16    | 0.471 |  25.953 |   25.867 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk__L2_N1             | SDFFRQ_5VX1 | 0.003 |  25.957 |   25.870 | 
     | Delay2_reg_reg[0][10]/Q  |   ^   | Delay2_reg_next[1][10] | SDFFRQ_5VX1 | 0.942 |  26.898 |   26.812 | 
     | Delay2_reg_reg[0][10]/D  |   ^   | Delay2_reg_next[1][10] | SDFFRQ_5VX1 | 0.000 |  26.898 |   26.812 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.087 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.087 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.566 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   25.569 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   26.040 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.957 |   26.043 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin Delay2_reg_reg[0][0]/CN 
Endpoint:   Delay2_reg_reg[0][0]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][0]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.142
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.824
  Arrival Time                 26.912
  Slack Time                    0.088
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.912 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.912 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.392 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.002 |  25.481 |   25.393 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5            | IN_5VX16    | 0.483 |  25.965 |   25.877 | 
     | Delay2_reg_reg[0][0]/CN |   v   | clk__L2_N5            | SDFFRQ_5VX1 | 0.002 |  25.967 |   25.879 | 
     | Delay2_reg_reg[0][0]/Q  |   ^   | Delay2_reg_next[1][0] | SDFFRQ_5VX1 | 0.946 |  26.912 |   26.824 | 
     | Delay2_reg_reg[0][0]/D  |   ^   | Delay2_reg_next[1][0] | SDFFRQ_5VX1 | 0.000 |  26.912 |   26.824 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.088 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.088 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.567 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   25.569 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   26.053 | 
     | Delay2_reg_reg[0][0]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   26.054 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin Delay2_reg_reg[1][6]/CN 
Endpoint:   Delay2_reg_reg[1][6]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.950
+ Hold                         -0.162
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.789
  Arrival Time                 26.879
  Slack Time                    0.090
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.910 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.910 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.389 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.392 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3            | IN_5VX16    | 0.466 |  25.949 |   25.859 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk__L2_N3            | SDFFRQ_5VX1 | 0.002 |  25.951 |   25.861 | 
     | Delay2_reg_reg[0][6]/Q  |   ^   | Delay2_reg_next[1][6] | SDFFRQ_5VX1 | 0.928 |  26.879 |   26.789 | 
     | Delay2_reg_reg[1][6]/SD |   ^   | Delay2_reg_next[1][6] | SDFFRQ_5VX1 | 0.000 |  26.879 |   26.789 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.090 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.090 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.570 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.572 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.466 |  25.949 |   26.039 | 
     | Delay2_reg_reg[1][6]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.950 |   26.041 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin Delay2_reg_reg[0][1]/CN 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][1]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
+ Hold                         -0.148
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.801
  Arrival Time                 26.892
  Slack Time                    0.091
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.909 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.909 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.389 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.392 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.465 |  25.947 |   25.857 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.002 |  25.949 |   25.858 | 
     | Delay2_reg_reg[0][1]/Q  |   ^   | Delay2_reg_next[1][1] | SDFFRQ_5VX1 | 0.943 |  26.892 |   26.801 | 
     | Delay2_reg_reg[0][1]/D  |   ^   | Delay2_reg_next[1][1] | SDFFRQ_5VX1 | 0.000 |  26.892 |   26.801 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.091 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.091 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.570 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.573 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.465 |  25.947 |   26.038 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.949 |   26.040 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin Delay2_reg_reg[1][7]/CN 
Endpoint:   Delay2_reg_reg[1][7]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.951
+ Hold                         -0.162
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.789
  Arrival Time                 26.880
  Slack Time                    0.091
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.909 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.909 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.389 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.392 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3            | IN_5VX16    | 0.466 |  25.949 |   25.858 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk__L2_N3            | SDFFRQ_5VX1 | 0.002 |  25.951 |   25.860 | 
     | Delay2_reg_reg[0][7]/Q  |   ^   | Delay2_reg_next[1][7] | SDFFRQ_5VX1 | 0.929 |  26.880 |   26.789 | 
     | Delay2_reg_reg[1][7]/SD |   ^   | Delay2_reg_next[1][7] | SDFFRQ_5VX1 | 0.000 |  26.880 |   26.789 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.091 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.091 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.570 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.573 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.466 |  25.949 |   26.039 | 
     | Delay2_reg_reg[1][7]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.951 |   26.041 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin Delay2_reg_reg[1][16]/CN 
Endpoint:   Delay2_reg_reg[1][16]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][16]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.955
+ Hold                         -0.160
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.795
  Arrival Time                 26.888
  Slack Time                    0.092
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.908 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.908 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.387 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.482 |   25.390 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.952 |   25.860 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.003 |  25.955 |   25.863 | 
     | Delay2_reg_reg[0][16]/Q  |   ^   | Delay2_reg_next[1][16] | SDFFRQ_5VX1 | 0.932 |  26.888 |   26.795 | 
     | Delay2_reg_reg[1][16]/SD |   ^   | Delay2_reg_next[1][16] | SDFFRQ_5VX1 | 0.000 |  26.888 |   26.795 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.092 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.092 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.572 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.574 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.952 |   26.045 | 
     | Delay2_reg_reg[1][16]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.003 |  25.955 |   26.047 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Delay2_reg_reg[0][14]/CN 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][14]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
+ Hold                         -0.146
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.810
  Arrival Time                 26.903
  Slack Time                    0.093
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.907 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.907 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.387 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.482 |   25.390 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.952 |   25.860 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.004 |  25.956 |   25.863 | 
     | Delay2_reg_reg[0][14]/Q  |   ^   | Delay2_reg_next[1][14] | SDFFRQ_5VX1 | 0.947 |  26.903 |   26.810 | 
     | Delay2_reg_reg[0][14]/D  |   ^   | Delay2_reg_next[1][14] | SDFFRQ_5VX1 | 0.000 |  26.903 |   26.810 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.093 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.093 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.572 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.575 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.952 |   26.045 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.956 |   26.049 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Delay2_reg_reg[1][4]/CN 
Endpoint:   Delay2_reg_reg[1][4]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
+ Hold                         -0.162
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.786
  Arrival Time                 26.879
  Slack Time                    0.093
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.907 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.907 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.387 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.389 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.465 |  25.947 |   25.855 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.001 |  25.948 |   25.855 | 
     | Delay2_reg_reg[0][4]/Q  |   ^   | Delay2_reg_next[1][4] | SDFFRQ_5VX1 | 0.931 |  26.879 |   26.786 | 
     | Delay2_reg_reg[1][4]/SD |   ^   | Delay2_reg_next[1][4] | SDFFRQ_5VX1 | 0.000 |  26.879 |   26.786 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.093 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.093 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.572 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.575 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.465 |  25.947 |   26.040 | 
     | Delay2_reg_reg[1][4]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.949 |   26.041 | 
     +-----------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Delay2_reg_reg[1][21]/CN 
Endpoint:   Delay2_reg_reg[1][21]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][21]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
+ Hold                         -0.162
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.787
  Arrival Time                 26.880
  Slack Time                    0.093
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.907 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.907 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.386 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.482 |   25.389 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0             | IN_5VX16    | 0.465 |  25.947 |   25.854 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk__L2_N0             | SDFFRQ_5VX1 | 0.002 |  25.949 |   25.856 | 
     | Delay2_reg_reg[0][21]/Q  |   ^   | Delay2_reg_next[1][21] | SDFFRQ_5VX1 | 0.931 |  26.880 |   26.787 | 
     | Delay2_reg_reg[1][21]/SD |   ^   | Delay2_reg_next[1][21] | SDFFRQ_5VX1 | 0.000 |  26.880 |   26.787 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.093 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.093 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.573 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.576 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0 | IN_5VX16    | 0.465 |  25.947 |   26.041 | 
     | Delay2_reg_reg[1][21]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.949 |   26.042 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin Delay1_out1_reg[20]/CN 
Endpoint:   Delay1_out1_reg[20]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[20]/Q   (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.951
+ Hold                         -0.162
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.789
  Arrival Time                 26.883
  Slack Time                    0.094
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   24.906 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.000 |  25.000 |   24.906 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.479 |  25.479 |   25.386 | 
     | clk__L2_I3/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.482 |   25.389 | 
     | clk__L2_I3/Q           |   v   | clk__L2_N3     | IN_5VX16    | 0.466 |  25.949 |   25.855 | 
     | Delay_out1_reg[20]/CN  |   v   | clk__L2_N3     | SDFFRQ_5VX1 | 0.002 |  25.951 |   25.858 | 
     | Delay_out1_reg[20]/Q   |   ^   | Delay_out1[20] | SDFFRQ_5VX1 | 0.932 |  26.883 |   26.789 | 
     | Delay1_out1_reg[20]/SD |   ^   | Delay_out1[20] | SDFFRQ_5VX1 | 0.000 |  26.883 |   26.789 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |   25.094 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.094 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.573 | 
     | clk__L2_I3/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.576 | 
     | clk__L2_I3/Q           |   v   | clk__L2_N3 | IN_5VX16    | 0.466 |  25.949 |   26.042 | 
     | Delay1_out1_reg[20]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.951 |   26.044 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Delay2_reg_reg[0][11]/CN 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][11]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
+ Hold                         -0.146
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.812
  Arrival Time                 26.905
  Slack Time                    0.094
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.906 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.906 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.386 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.002 |  25.482 |   25.388 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1             | IN_5VX16    | 0.471 |  25.953 |   25.860 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk__L2_N1             | SDFFRQ_5VX1 | 0.004 |  25.957 |   25.864 | 
     | Delay2_reg_reg[0][11]/Q  |   ^   | Delay2_reg_next[1][11] | SDFFRQ_5VX1 | 0.948 |  26.905 |   26.812 | 
     | Delay2_reg_reg[0][11]/D  |   ^   | Delay2_reg_next[1][11] | SDFFRQ_5VX1 | 0.000 |  26.905 |   26.812 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.094 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.094 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.573 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   25.576 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   26.047 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.957 |   26.051 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin Delay2_reg_reg[1][18]/CN 
Endpoint:   Delay2_reg_reg[1][18]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][18]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
+ Hold                         -0.160
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.796
  Arrival Time                 26.890
  Slack Time                    0.094
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.906 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.906 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.386 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.482 |   25.389 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.952 |   25.859 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.004 |  25.956 |   25.862 | 
     | Delay2_reg_reg[0][18]/Q  |   ^   | Delay2_reg_next[1][18] | SDFFRQ_5VX1 | 0.934 |  26.890 |   26.796 | 
     | Delay2_reg_reg[1][18]/SD |   ^   | Delay2_reg_next[1][18] | SDFFRQ_5VX1 | 0.000 |  26.890 |   26.796 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.094 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.094 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.573 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.576 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.952 |   26.046 | 
     | Delay2_reg_reg[1][18]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.956 |   26.050 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Delay2_reg_reg[1][5]/CN 
Endpoint:   Delay2_reg_reg[1][5]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][5]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.950
+ Hold                         -0.162
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.788
  Arrival Time                 26.882
  Slack Time                    0.094
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.906 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.906 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.386 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.388 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3            | IN_5VX16    | 0.466 |  25.949 |   25.855 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk__L2_N3            | SDFFRQ_5VX1 | 0.001 |  25.950 |   25.856 | 
     | Delay2_reg_reg[0][5]/Q  |   ^   | Delay2_reg_next[1][5] | SDFFRQ_5VX1 | 0.932 |  26.882 |   26.788 | 
     | Delay2_reg_reg[1][5]/SD |   ^   | Delay2_reg_next[1][5] | SDFFRQ_5VX1 | 0.000 |  26.882 |   26.788 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.094 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.094 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.573 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.576 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.466 |  25.949 |   26.043 | 
     | Delay2_reg_reg[1][5]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.001 |  25.950 |   26.044 | 
     +-----------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin Delay2_reg_reg[1][20]/CN 
Endpoint:   Delay2_reg_reg[1][20]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][20]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
+ Hold                         -0.162
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.787
  Arrival Time                 26.881
  Slack Time                    0.095
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.905 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.905 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.385 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.482 |   25.388 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0             | IN_5VX16    | 0.465 |  25.947 |   25.853 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk__L2_N0             | SDFFRQ_5VX1 | 0.002 |  25.949 |   25.854 | 
     | Delay2_reg_reg[0][20]/Q  |   ^   | Delay2_reg_next[1][20] | SDFFRQ_5VX1 | 0.932 |  26.881 |   26.787 | 
     | Delay2_reg_reg[1][20]/SD |   ^   | Delay2_reg_next[1][20] | SDFFRQ_5VX1 | 0.000 |  26.881 |   26.787 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.095 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.095 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.574 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.577 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0 | IN_5VX16    | 0.465 |  25.947 |   26.042 | 
     | Delay2_reg_reg[1][20]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.949 |   26.044 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Delay2_reg_reg[1][3]/CN 
Endpoint:   Delay2_reg_reg[1][3]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][3]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
+ Hold                         -0.162
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.786
  Arrival Time                 26.881
  Slack Time                    0.095
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.905 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.905 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.385 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.388 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.465 |  25.947 |   25.853 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.001 |  25.949 |   25.854 | 
     | Delay2_reg_reg[0][3]/Q  |   ^   | Delay2_reg_next[1][3] | SDFFRQ_5VX1 | 0.932 |  26.881 |   26.786 | 
     | Delay2_reg_reg[1][3]/SD |   ^   | Delay2_reg_next[1][3] | SDFFRQ_5VX1 | 0.000 |  26.881 |   26.786 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.095 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.095 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.574 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.577 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.465 |  25.947 |   26.042 | 
     | Delay2_reg_reg[1][3]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.949 |   26.044 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Delay2_reg_reg[1][2]/CN 
Endpoint:   Delay2_reg_reg[1][2]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
+ Hold                         -0.162
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.787
  Arrival Time                 26.881
  Slack Time                    0.095
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.905 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.905 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.385 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.388 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.465 |  25.947 |   25.853 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.002 |  25.949 |   25.854 | 
     | Delay2_reg_reg[0][2]/Q  |   ^   | Delay2_reg_next[1][2] | SDFFRQ_5VX1 | 0.933 |  26.881 |   26.787 | 
     | Delay2_reg_reg[1][2]/SD |   ^   | Delay2_reg_next[1][2] | SDFFRQ_5VX1 | 0.000 |  26.881 |   26.787 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.095 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.095 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.574 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.577 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.465 |  25.947 |   26.042 | 
     | Delay2_reg_reg[1][2]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.949 |   26.044 | 
     +-----------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Delay2_reg_reg[1][19]/CN 
Endpoint:   Delay2_reg_reg[1][19]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][19]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
+ Hold                         -0.160
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.796
  Arrival Time                 26.891
  Slack Time                    0.095
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.905 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.905 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.385 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.482 |   25.387 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.952 |   25.858 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.003 |  25.956 |   25.861 | 
     | Delay2_reg_reg[0][19]/Q  |   ^   | Delay2_reg_next[1][19] | SDFFRQ_5VX1 | 0.935 |  26.891 |   26.796 | 
     | Delay2_reg_reg[1][19]/SD |   ^   | Delay2_reg_next[1][19] | SDFFRQ_5VX1 | 0.000 |  26.891 |   26.796 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.095 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.095 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.574 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.577 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.952 |   26.047 | 
     | Delay2_reg_reg[1][19]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.003 |  25.956 |   26.051 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin Delay2_reg_reg[1][17]/CN 
Endpoint:   Delay2_reg_reg[1][17]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][17]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
+ Hold                         -0.160
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.796
  Arrival Time                 26.891
  Slack Time                    0.095
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.905 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.905 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.384 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.482 |   25.387 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.952 |   25.857 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.003 |  25.956 |   25.861 | 
     | Delay2_reg_reg[0][17]/Q  |   ^   | Delay2_reg_next[1][17] | SDFFRQ_5VX1 | 0.935 |  26.891 |   26.796 | 
     | Delay2_reg_reg[1][17]/SD |   ^   | Delay2_reg_next[1][17] | SDFFRQ_5VX1 | 0.000 |  26.891 |   26.796 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.095 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.095 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.575 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.577 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.952 |   26.048 | 
     | Delay2_reg_reg[1][17]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.003 |  25.956 |   26.051 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Delay2_reg_reg[1][8]/CN 
Endpoint:   Delay2_reg_reg[1][8]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][8]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.950
+ Hold                         -0.162
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.788
  Arrival Time                 26.884
  Slack Time                    0.095
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.905 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.905 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.384 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.387 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3            | IN_5VX16    | 0.466 |  25.949 |   25.853 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk__L2_N3            | SDFFRQ_5VX1 | 0.001 |  25.950 |   25.855 | 
     | Delay2_reg_reg[0][8]/Q  |   ^   | Delay2_reg_next[1][8] | SDFFRQ_5VX1 | 0.933 |  26.884 |   26.788 | 
     | Delay2_reg_reg[1][8]/SD |   ^   | Delay2_reg_next[1][8] | SDFFRQ_5VX1 | 0.000 |  26.884 |   26.788 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.095 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.095 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.575 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.578 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.466 |  25.949 |   26.044 | 
     | Delay2_reg_reg[1][8]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.001 |  25.950 |   26.046 | 
     +-----------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Delay2_reg_reg[1][15]/CN 
Endpoint:   Delay2_reg_reg[1][15]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][15]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
+ Hold                         -0.160
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.796
  Arrival Time                 26.893
  Slack Time                    0.098
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.902 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.902 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.382 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.482 |   25.385 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.952 |   25.855 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.004 |  25.956 |   25.858 | 
     | Delay2_reg_reg[0][15]/Q  |   ^   | Delay2_reg_next[1][15] | SDFFRQ_5VX1 | 0.937 |  26.893 |   26.796 | 
     | Delay2_reg_reg[1][15]/SD |   ^   | Delay2_reg_next[1][15] | SDFFRQ_5VX1 | 0.000 |  26.893 |   26.796 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.098 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.098 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.577 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.580 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.952 |   26.050 | 
     | Delay2_reg_reg[1][15]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.956 |   26.054 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Delay2_reg_reg[1][13]/CN 
Endpoint:   Delay2_reg_reg[1][13]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][13]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
+ Hold                         -0.160
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.797
  Arrival Time                 26.896
  Slack Time                    0.099
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.901 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.901 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.381 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.002 |  25.482 |   25.383 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1             | IN_5VX16    | 0.471 |  25.953 |   25.855 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk__L2_N1             | SDFFRQ_5VX1 | 0.004 |  25.957 |   25.859 | 
     | Delay2_reg_reg[0][13]/Q  |   ^   | Delay2_reg_next[1][13] | SDFFRQ_5VX1 | 0.939 |  26.896 |   26.797 | 
     | Delay2_reg_reg[1][13]/SD |   ^   | Delay2_reg_next[1][13] | SDFFRQ_5VX1 | 0.000 |  26.896 |   26.797 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.099 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.099 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.578 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   25.580 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   26.052 | 
     | Delay2_reg_reg[1][13]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.957 |   26.056 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Delay2_reg_reg[1][12]/CN 
Endpoint:   Delay2_reg_reg[1][12]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][12]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
+ Hold                         -0.160
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.798
  Arrival Time                 26.896
  Slack Time                    0.099
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.901 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.901 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.381 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.002 |  25.482 |   25.383 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1             | IN_5VX16    | 0.471 |  25.953 |   25.855 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk__L2_N1             | SDFFRQ_5VX1 | 0.004 |  25.957 |   25.859 | 
     | Delay2_reg_reg[0][12]/Q  |   ^   | Delay2_reg_next[1][12] | SDFFRQ_5VX1 | 0.939 |  26.896 |   26.798 | 
     | Delay2_reg_reg[1][12]/SD |   ^   | Delay2_reg_next[1][12] | SDFFRQ_5VX1 | 0.000 |  26.896 |   26.798 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.099 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.099 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.578 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   25.581 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   26.052 | 
     | Delay2_reg_reg[1][12]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.957 |   26.056 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Delay2_reg_reg[1][10]/CN 
Endpoint:   Delay2_reg_reg[1][10]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][10]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
+ Hold                         -0.160
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.797
  Arrival Time                 26.898
  Slack Time                    0.102
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.898 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.898 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.378 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.002 |  25.482 |   25.380 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1             | IN_5VX16    | 0.471 |  25.953 |   25.851 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk__L2_N1             | SDFFRQ_5VX1 | 0.003 |  25.957 |   25.855 | 
     | Delay2_reg_reg[0][10]/Q  |   ^   | Delay2_reg_next[1][10] | SDFFRQ_5VX1 | 0.942 |  26.898 |   26.797 | 
     | Delay2_reg_reg[1][10]/SD |   ^   | Delay2_reg_next[1][10] | SDFFRQ_5VX1 | 0.000 |  26.898 |   26.797 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.102 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.102 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.581 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   25.584 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   26.055 | 
     | Delay2_reg_reg[1][10]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.003 |  25.957 |   26.059 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Delay2_reg_reg[1][0]/CN 
Endpoint:   Delay2_reg_reg[1][0]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][0]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.157
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.809
  Arrival Time                 26.912
  Slack Time                    0.103
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.897 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.897 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.376 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.002 |  25.481 |   25.378 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5            | IN_5VX16    | 0.483 |  25.965 |   25.862 | 
     | Delay2_reg_reg[0][0]/CN |   v   | clk__L2_N5            | SDFFRQ_5VX1 | 0.002 |  25.967 |   25.864 | 
     | Delay2_reg_reg[0][0]/Q  |   ^   | Delay2_reg_next[1][0] | SDFFRQ_5VX1 | 0.946 |  26.912 |   26.809 | 
     | Delay2_reg_reg[1][0]/SD |   ^   | Delay2_reg_next[1][0] | SDFFRQ_5VX1 | 0.000 |  26.912 |   26.809 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.103 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.103 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.583 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   25.584 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   26.068 | 
     | Delay2_reg_reg[1][0]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   26.070 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Delay2_reg_reg[1][1]/CN 
Endpoint:   Delay2_reg_reg[1][1]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][1]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
+ Hold                         -0.163
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.786
  Arrival Time                 26.892
  Slack Time                    0.106
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.894 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.894 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.374 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.376 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.465 |  25.947 |   25.842 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.002 |  25.949 |   25.843 | 
     | Delay2_reg_reg[0][1]/Q  |   ^   | Delay2_reg_next[1][1] | SDFFRQ_5VX1 | 0.943 |  26.892 |   26.786 | 
     | Delay2_reg_reg[1][1]/SD |   ^   | Delay2_reg_next[1][1] | SDFFRQ_5VX1 | 0.000 |  26.892 |   26.786 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.106 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.106 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.585 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.588 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.465 |  25.947 |   26.053 | 
     | Delay2_reg_reg[1][1]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.949 |   26.055 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Delay2_reg_reg[1][14]/CN 
Endpoint:   Delay2_reg_reg[1][14]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][14]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.956
+ Hold                         -0.161
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.795
  Arrival Time                 26.903
  Slack Time                    0.108
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.892 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.892 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.372 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.482 |   25.375 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.952 |   25.845 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.004 |  25.956 |   25.848 | 
     | Delay2_reg_reg[0][14]/Q  |   ^   | Delay2_reg_next[1][14] | SDFFRQ_5VX1 | 0.947 |  26.903 |   26.795 | 
     | Delay2_reg_reg[1][14]/SD |   ^   | Delay2_reg_next[1][14] | SDFFRQ_5VX1 | 0.000 |  26.903 |   26.795 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.108 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.108 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.587 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.590 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.470 |  25.952 |   26.060 | 
     | Delay2_reg_reg[1][14]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.956 |   26.064 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Delay2_reg_reg[0][9]/CN 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
+ Hold                         -0.149
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.799
  Arrival Time                 26.908
  Slack Time                    0.109
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.891 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.891 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.371 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.374 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.465 |  25.947 |   25.839 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.001 |  25.949 |   25.840 | 
     | Delay2_reg_reg[0][9]/Q  |   ^   | Delay2_reg_next[1][9] | SDFFRQ_5VX1 | 0.959 |  26.908 |   26.799 | 
     | Delay2_reg_reg[0][9]/D  |   ^   | Delay2_reg_next[1][9] | SDFFRQ_5VX1 | 0.000 |  26.908 |   26.799 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.109 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.109 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.588 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.591 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.465 |  25.947 |   26.056 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.949 |   26.057 | 
     +-----------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Delay2_reg_reg[1][11]/CN 
Endpoint:   Delay2_reg_reg[1][11]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][11]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.957
+ Hold                         -0.160
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.797
  Arrival Time                 26.905
  Slack Time                    0.109
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.891 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.891 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.479 |  25.479 |   25.371 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.002 |  25.482 |   25.373 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1             | IN_5VX16    | 0.471 |  25.953 |   25.845 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk__L2_N1             | SDFFRQ_5VX1 | 0.004 |  25.957 |   25.849 | 
     | Delay2_reg_reg[0][11]/Q  |   ^   | Delay2_reg_next[1][11] | SDFFRQ_5VX1 | 0.948 |  26.905 |   26.797 | 
     | Delay2_reg_reg[1][11]/SD |   ^   | Delay2_reg_next[1][11] | SDFFRQ_5VX1 | 0.000 |  26.905 |   26.797 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.109 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.109 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.588 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.482 |   25.591 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.471 |  25.953 |   26.062 | 
     | Delay2_reg_reg[1][11]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.957 |   26.066 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Delay2_reg_reg[1][9]/CN 
Endpoint:   Delay2_reg_reg[1][9]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.949
+ Hold                         -0.164
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.785
  Arrival Time                 26.908
  Slack Time                    0.123
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.877 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.877 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.479 |  25.479 |   25.356 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.482 |   25.359 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.465 |  25.947 |   25.824 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.001 |  25.949 |   25.825 | 
     | Delay2_reg_reg[0][9]/Q  |   ^   | Delay2_reg_next[1][9] | SDFFRQ_5VX1 | 0.959 |  26.908 |   26.785 | 
     | Delay2_reg_reg[1][9]/SD |   ^   | Delay2_reg_next[1][9] | SDFFRQ_5VX1 | 0.000 |  26.908 |   26.785 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.123 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.123 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.603 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.606 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.465 |  25.947 |   26.071 | 
     | Delay2_reg_reg[1][9]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.949 |   26.072 | 
     +-----------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Delay1_out1_reg[20]/CN 
Endpoint:   Delay1_out1_reg[20]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[20]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.951
+ Hold                         -0.150
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.801
  Arrival Time                 26.924
  Slack Time                    0.124
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   24.876 | 
     | clk__L1_I0/A           |   v   | clk             | IN_5VX16    | 0.000 |  25.000 |   24.876 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0      | IN_5VX16    | 0.479 |  25.479 |   25.356 | 
     | clk__L2_I3/A           |   ^   | clk__L1_N0      | IN_5VX16    | 0.003 |  25.482 |   25.359 | 
     | clk__L2_I3/Q           |   v   | clk__L2_N3      | IN_5VX16    | 0.466 |  25.949 |   25.825 | 
     | Delay1_out1_reg[20]/CN |   v   | clk__L2_N3      | SDFFRQ_5VX1 | 0.002 |  25.951 |   25.827 | 
     | Delay1_out1_reg[20]/Q  |   ^   | Delay1_out1[20] | SDFFRQ_5VX1 | 0.974 |  26.924 |   26.801 | 
     | Delay1_out1_reg[20]/D  |   ^   | Delay1_out1[20] | SDFFRQ_5VX1 | 0.000 |  26.924 |   26.801 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |   25.124 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.124 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.603 | 
     | clk__L2_I3/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.606 | 
     | clk__L2_I3/Q           |   v   | clk__L2_N3 | IN_5VX16    | 0.466 |  25.949 |   26.072 | 
     | Delay1_out1_reg[20]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.951 |   26.074 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Delay_out1_reg[9]/CN 
Endpoint:   Delay_out1_reg[9]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[9]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.960
+ Hold                         -0.149
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.812
  Arrival Time                 26.959
  Slack Time                    0.147
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   24.853 | 
     | clk__L1_I0/A         |   v   | clk           | IN_5VX16    | 0.000 |  25.000 |   24.853 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0    | IN_5VX16    | 0.479 |  25.479 |   25.332 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.482 |   25.335 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4    | IN_5VX16    | 0.474 |  25.957 |   25.809 | 
     | Delay_out1_reg[9]/CN |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.960 |   25.813 | 
     | Delay_out1_reg[9]/Q  |   ^   | Delay_out1[9] | SDFFRQ_5VX1 | 0.999 |  26.959 |   26.812 | 
     | Delay_out1_reg[9]/D  |   ^   | Delay_out1[9] | SDFFRQ_5VX1 | 0.000 |  26.959 |   26.812 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                      |       |            |             |       |  Time   |   Time   | 
     |----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk        |             |       |  25.000 |   25.147 | 
     | clk__L1_I0/A         |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.147 | 
     | clk__L1_I0/Q         |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.627 | 
     | clk__L2_I4/A         |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.482 |   25.630 | 
     | clk__L2_I4/Q         |   v   | clk__L2_N4 | IN_5VX16    | 0.474 |  25.957 |   26.104 | 
     | Delay_out1_reg[9]/CN |   v   | clk__L2_N4 | SDFFRQ_5VX1 | 0.004 |  25.960 |   26.108 | 
     +--------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin Delay1_out1_reg[9]/CN 
Endpoint:   Delay1_out1_reg[9]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[9]/Q   (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.161
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.806
  Arrival Time                 26.959
  Slack Time                    0.154
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   24.846 | 
     | clk__L1_I0/A          |   v   | clk           | IN_5VX16    | 0.000 |  25.000 |   24.846 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0    | IN_5VX16    | 0.479 |  25.479 |   25.326 | 
     | clk__L2_I4/A          |   ^   | clk__L1_N0    | IN_5VX16    | 0.003 |  25.482 |   25.329 | 
     | clk__L2_I4/Q          |   v   | clk__L2_N4    | IN_5VX16    | 0.474 |  25.957 |   25.803 | 
     | Delay_out1_reg[9]/CN  |   v   | clk__L2_N4    | SDFFRQ_5VX1 | 0.004 |  25.960 |   25.807 | 
     | Delay_out1_reg[9]/Q   |   ^   | Delay_out1[9] | SDFFRQ_5VX1 | 0.999 |  26.959 |   26.806 | 
     | Delay1_out1_reg[9]/SD |   ^   | Delay_out1[9] | SDFFRQ_5VX1 | 0.000 |  26.959 |   26.806 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   25.154 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.154 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.633 | 
     | clk__L2_I5/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   25.635 | 
     | clk__L2_I5/Q          |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   26.118 | 
     | Delay1_out1_reg[9]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   26.121 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Delay2_reg_reg[1][0]/CN 
Endpoint:   Delay2_reg_reg[1][0]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[1][0]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.967
+ Hold                         -0.147
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.819
  Arrival Time                 26.977
  Slack Time                    0.157
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                         |       |                |             |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk            |             |       |  25.000 |   24.843 | 
     | clk__L1_I0/A            |   v   | clk            | IN_5VX16    | 0.000 |  25.000 |   24.843 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0     | IN_5VX16    | 0.479 |  25.479 |   25.322 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0     | IN_5VX16    | 0.002 |  25.481 |   25.324 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5     | IN_5VX16    | 0.483 |  25.965 |   25.807 | 
     | Delay2_reg_reg[1][0]/CN |   v   | clk__L2_N5     | SDFFRQ_5VX1 | 0.002 |  25.967 |   25.809 | 
     | Delay2_reg_reg[1][0]/Q  |   ^   | Delay2_out1[0] | SDFFRQ_5VX1 | 1.010 |  26.977 |   26.819 | 
     | Delay2_reg_reg[1][0]/D  |   ^   | Delay2_out1[0] | SDFFRQ_5VX1 | 0.000 |  26.977 |   26.819 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.157 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.000 |  25.000 |   25.157 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.479 |  25.479 |   25.637 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.002 |  25.481 |   25.639 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5 | IN_5VX16    | 0.483 |  25.965 |   26.122 | 
     | Delay2_reg_reg[1][0]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  25.967 |   26.124 | 
     +-----------------------------------------------------------------------------------------+ 

