#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Feb  2 11:56:23 2025
# Process ID         : 11424
# Current directory  : C:/Projects/Vivado/Aging/vivado_project/aging-study
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent32700 C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.xpr
# Log file           : C:/Projects/Vivado/Aging/vivado_project/aging-study/vivado.log
# Journal file       : C:/Projects/Vivado/Aging/vivado_project/aging-study\vivado.jou
# Running On         : LucasNogueira
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16890 MB
# Swap memory        : 23622 MB
# Total Virtual      : 40512 MB
# Available Virtual  : 23300 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.xpr
INFO: [Project 1-313] Project file moved from '/home/tools/Documents/agfing/aging-study' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Projects/Vivado/fixed_routing.dcp', nor could it be found using path 'C:/home/tools/fixed_routing.dcp'.
WARNING: [Project 1-865] Could not find the file C:/Projects/Vivado/fixed_routing.dcp
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file C:/Projects/Vivado/fixed_routing.dcp
WARNING: [Project 1-865] Could not find the file C:/Projects/Vivado/fixed_routing.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_clk_wiz_0_0

INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  design_1_clk_wiz_0_0] -log ip_upgrade.log
Reading bloexit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 12:08:40 2025...
-study.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:module_ref:BinToBCD:1.0 - BinToBCD_0
Adding component instance block -- xilinx.com:module_ref:DisplayController:1.0 - DisplayController_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:module_ref:Dff:1.0 - Dff_0
Adding component instance block -- xilinx.com:module_ref:temp_catcher:1.0 - temp_catcher_0
Adding component instance block -- xilinx.com:module_ref:modern_sensible:1.0 - modern_sensible_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:not_series:1.0 - not_series_0
Adding component instance block -- xilinx.com:module_ref:sensor_stream:1.0 - sensor_stream_0
Adding component instance block -- xilinx.com:module_ref:uart_tx:1.0 - uart_tx_0
Successfully read diagram <design_1> from block design file <C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_clk_wiz_0_0_synth_1

INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLK_OUT3_PORT' from 'clk_out3' to 'sensor1' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLK_OUT4_PORT' from 'clk_out4' to 'sensor2' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLK_OUT5_PORT' from 'clk_out5' to 'sensor3' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLK_OUT6_PORT' from 'clk_out6' to 'sensor4' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLK_OUT7_PORT' from 'clk_out7' to 'sensor5' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT3_REQUESTED_PHASE' from '0.000' to '-135' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT4_REQUESTED_PHASE' from '0.000' to '-140' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT5_REQUESTED_PHASE' from '0.000' to '-145' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT6_REQUESTED_PHASE' from '0.000' to '-150' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT7_REQUESTED_PHASE' from '0.000' to '-155' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKOUT2_PHASE' from '0.000' to '-135.000' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKOUT3_PHASE' from '0.000' to '-140.000' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKOUT4_PHASE' from '0.000' to '-145.000' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKOUT5_PHASE' from '0.000' to '-150.000' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKOUT6_PHASE' from '0.000' to '-155.000' has been ignored for IP 'design_1_clk_wiz_0_0'
INFO: [IP_Flow 19-3420] Updated design_1_clk_wiz_0_0 to use current project options
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_clk_wiz_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/Vivado/Aging/vivado_project/aging-study/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Vivado/Aging/vivado_project/aging-study/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1510.465 ; gain = 231.461
export_ip_user_files -of_objects [get_ips design_1_clk_wiz_0_0] -no_script -sync -force -quiet
update_module_reference [get_ips  {design_1_uart_tx_0_0 design_1_not_series_0_0 design_1_Dff_0_0 design_1_DisplayController_0_0 design_1_temp_catcher_0_0 design_1_BinToBCD_0_0 design_1_sensor_stream_0_0 design_1_modern_sensible_0_0}]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'N' by 18 for port or parameter 'count'
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.CLK_FREQ')) / spirit:decode(id('MODELPARAM_VALUE.BAUDRATE'))) * 10)" into user parameter "COUNT".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-4821] For module 'temp_catcher', parameter 'ASK' is inferred to be bitString format.
INFO: [IP_Flow 19-4821] For module 'temp_catcher', parameter 'GET' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.CLK_FREQ')) / spirit:decode(id('MODELPARAM_VALUE.BAUDRATE')))" into user parameter "COUNT".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'N' by 18 for port or parameter 'count'
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.CLK_FREQ')) / spirit:decode(id('MODELPARAM_VALUE.BAUDRATE'))) * 10)" into user parameter "COUNT".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-4821] For module 'temp_catcher', parameter 'ASK' is inferred to be bitString format.
INFO: [IP_Flow 19-4821] For module 'temp_catcher', parameter 'GET' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.CLK_FREQ')) / spirit:decode(id('MODELPARAM_VALUE.BAUDRATE')))" into user parameter "COUNT".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_BinToBCD_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_Dff_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_DisplayController_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_modern_sensible_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_not_series_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_sensor_stream_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_temp_catcher_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_uart_tx_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_BinToBCD_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_Dff_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_DisplayController_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_modern_sensible_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_not_series_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_sensor_stream_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_temp_catcher_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_uart_tx_0_0 to use current project options
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1643.191 ; gain = 132.727
generate_target all [get_files  C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-166] Source port for the net:modern_sensible_1_alarm is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/sensor_stream_0/temp'(24) to pin '/temp_catcher_0/temp'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-166] Source port for the net:modern_sensible_1_alarm is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/sensor_stream_0/temp'(24) to pin '/temp_catcher_0/temp'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BinToBCD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DisplayController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Dff_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block temp_catcher_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block modern_sensible_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block not_series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sensor_stream_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_tx_0 .
Exporting to file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
export_ip_user_files -of_objects [get_files C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_BinToBCD_0_0_synth_1 design_1_Dff_0_0_synth_1 design_1_DisplayController_0_0_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_modern_sensible_0_0_synth_1 design_1_not_series_0_0_synth_1 design_1_sensor_stream_0_0_synth_1 design_1_temp_catcher_0_0_synth_1 design_1_uart_tx_0_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
[Sun Feb  2 12:08:47 2025] Launched design_1_BinToBCD_0_0_synth_1, design_1_Dff_0_0_synth_1, design_1_DisplayController_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_modern_sensible_0_0_synth_1, design_1_not_series_0_0_synth_1, design_1_sensor_stream_0_0_synth_1, design_1_temp_catcher_0_0_synth_1, design_1_uart_tx_0_0_synth_1...
Run output will be captured here:
design_1_BinToBCD_0_0_synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_BinToBCD_0_0_synth_1/runme.log
design_1_Dff_0_0_synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_Dff_0_0_synth_1/runme.log
design_1_DisplayController_0_0_synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_DisplayController_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_modern_sensible_0_0_synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_modern_sensible_0_0_synth_1/runme.log
design_1_not_series_0_0_synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_not_series_0_0_synth_1/runme.log
design_1_sensor_stream_0_0_synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_sensor_stream_0_0_synth_1/runme.log
design_1_temp_catcher_0_0_synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_temp_catcher_0_0_synth_1/runme.log
design_1_uart_tx_0_0_synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_uart_tx_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/compile_simlib/modelsim} {questa=C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/compile_simlib/questa} {riviera=C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/compile_simlib/riviera} {activehdl=C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.ip_user_files -ipstatic_source_dir C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1736.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1804.645 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2331.238 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2331.238 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2331.238 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.238 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2331.238 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2331.238 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2331.238 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2560.910 ; gain = 824.152
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
startgroup 
set_property is_bel_fixed true [get_cells [list {design_1_i/not_series_0/inst/genblk1[1].INV} {design_1_i/not_series_0/inst/genblk1[4].INV} {design_1_i/not_series_0/inst/genblk1[11].INV} {design_1_i/not_series_0/inst/genblk1[0].INV} {design_1_i/not_series_0/inst/genblk1[6].INV} {design_1_i/not_series_0/inst/genblk1[7].INV} {design_1_i/not_series_0/inst/genblk1[8].INV} {design_1_i/not_series_0/inst/genblk1[10].INV} {design_1_i/not_series_0/inst/genblk1[2].INV} {design_1_i/not_series_0/inst/genblk1[5].INV} {design_1_i/not_series_0/inst/genblk1[9].INV} {design_1_i/not_series_0/inst/genblk1[3].INV} design_1_i/not_series_0/inst/start_reg]]
set_property is_loc_fixed true [get_cells [list {design_1_i/not_series_0/inst/genblk1[1].INV} {design_1_i/not_series_0/inst/genblk1[4].INV} {design_1_i/not_series_0/inst/genblk1[11].INV} {design_1_i/not_series_0/inst/genblk1[0].INV} {design_1_i/not_series_0/inst/genblk1[6].INV} {design_1_i/not_series_0/inst/genblk1[7].INV} {design_1_i/not_series_0/inst/genblk1[8].INV} {design_1_i/not_series_0/inst/genblk1[10].INV} {design_1_i/not_series_0/inst/genblk1[2].INV} {design_1_i/not_series_0/inst/genblk1[5].INV} {design_1_i/not_series_0/inst/genblk1[9].INV} {design_1_i/not_series_0/inst/genblk1[3].INV} design_1_i/not_series_0/inst/start_reg]]
endgroup
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
set_property CONTAIN_ROUTING 0 [get_pblocks pblock_not_series_0_and_sensor]
set_property IS_SOFT 0 [get_pblocks pblock_not_series_0_and_sensor]
set_property IS_SOFT 1 [get_pblocks pblock_not_series_0_and_sensor]
save_constraints -force
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/utils_1/imports/synth_1/BinToBCD.dcp with file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/design_1_wrapper.dcp
reset_run impl_1
launch_runs impl_1 -jobs 18
[Sun Feb  2 12:21:12 2025] Launched synth_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/runme.log
[Sun Feb  2 12:21:13 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3569.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3569.359 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3569.359 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3569.359 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3569.359 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3569.359 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3569.359 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3569.359 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3569.359 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
startgroup 
set_property is_bel_fixed true [get_cells [list {design_1_i/not_series_0/inst/genblk1[6].INV} {design_1_i/not_series_0/inst/genblk1[12].INV} {design_1_i/not_series_0/inst/genblk1[0].INV} {design_1_i/not_series_0/inst/genblk1[1].INV} {design_1_i/not_series_0/inst/genblk1[7].INV} {design_1_i/not_series_0/inst/genblk1[2].INV} {design_1_i/not_series_0/inst/genblk1[11].INV} {design_1_i/not_series_0/inst/genblk1[5].INV} {design_1_i/not_series_0/inst/genblk1[8].INV} {design_1_i/not_series_0/inst/genblk1[9].INV} design_1_i/not_series_0/inst/start_reg {design_1_i/not_series_0/inst/genblk1[3].INV} {design_1_i/not_series_0/inst/genblk1[4].INV} {design_1_i/not_series_0/inst/genblk1[10].INV} design_1_i/modern_sensible_0/inst/FF2]]
set_property is_loc_fixed true [get_cells [list {design_1_i/not_series_0/inst/genblk1[6].INV} {design_1_i/not_series_0/inst/genblk1[12].INV} {design_1_i/not_series_0/inst/genblk1[0].INV} {design_1_i/not_series_0/inst/genblk1[1].INV} {design_1_i/not_series_0/inst/genblk1[7].INV} {design_1_i/not_series_0/inst/genblk1[2].INV} {design_1_i/not_series_0/inst/genblk1[11].INV} {design_1_i/not_series_0/inst/genblk1[5].INV} {design_1_i/not_series_0/inst/genblk1[8].INV} {design_1_i/not_series_0/inst/genblk1[9].INV} design_1_i/not_series_0/inst/start_reg {design_1_i/not_series_0/inst/genblk1[3].INV} {design_1_i/not_series_0/inst/genblk1[4].INV} {design_1_i/not_series_0/inst/genblk1[10].INV} design_1_i/modern_sensible_0/inst/FF2]]
endgroup
save_constraints
set_property IS_ROUTE_FIXED 1 [get_nets design_1_i/not_series_0/critpath]
startgroup 
set_property is_bel_fixed true [get_cells [list design_1_i/modern_sensible_0/inst/XOR1 design_1_i/modern_sensible_0/inst/AND1 design_1_i/modern_sensible_0/inst/BUF1 design_1_i/modern_sensible_0/inst/FF1 design_1_i/modern_sensible_0/inst/FF3]]
set_property is_loc_fixed true [get_cells [list design_1_i/modern_sensible_0/inst/XOR1 design_1_i/modern_sensible_0/inst/AND1 design_1_i/modern_sensible_0/inst/BUF1 design_1_i/modern_sensible_0/inst/FF1 design_1_i/modern_sensible_0/inst/FF3]]
endgroup
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
save_constraints -force
open_bd_design {C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT2_REQUESTED_PHASE {-120} \
  CONFIG.MMCM_CLKOUT1_PHASE {-120.000} \
] [get_bd_cells clk_wiz_0]
endgroup
reset_run design_1_clk_wiz_0_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/utils_1/imports/synth_1/BinToBCD.dcp with file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/design_1_wrapper.dcp
save_bd_design
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -jobs 18
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-166] Source port for the net:modern_sensible_1_alarm is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/sensor_stream_0/temp'(24) to pin '/temp_catcher_0/temp'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-166] Source port for the net:modern_sensible_1_alarm is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/sensor_stream_0/temp'(24) to pin '/temp_catcher_0/temp'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
[Sun Feb  2 12:31:29 2025] Launched design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/runme.log
[Sun Feb  2 12:31:29 2025] Launched impl_1...
Run output will be captured here: C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3569.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3569.359 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3569.359 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3569.359 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3569.359 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3569.359 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3569.359 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 3569.359 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 3569.359 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1569325056 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
open_bd_design {C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT2_REQUESTED_PHASE {-130} \
  CONFIG.MMCM_CLKOUT1_PHASE {-130.000} \
] [get_bd_cells clk_wiz_0]
endgroup
add_files -fileset utils_1 -norecurse C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/design_1_wrapper_routed.dcp
set_property incremental_checkpoint {C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.runs\impl_1\design_1_wrapper_routed.dcp} [get_runs impl_1]
CRITICAL WARNING: [Vivado 12-3202] The incremental checkpoint file 'C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/design_1_wrapper_routed.dcp' is in the run directory 'C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1' and will be deleted the next time this run is reset.
set_property STEPS.ROUTE_DESIGN.TCL.POST {} [get_runs impl_1]
reset_run design_1_clk_wiz_0_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/utils_1/imports/synth_1/BinToBCD.dcp with file C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/synth_1/design_1_wrapper.dcp
save_bd_design
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -jobs 18
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-597] NET <modern_sensible_1_alarm> has no source
Wrote  : <C:\Projects\Vivado\Aging\vivado_project\aging-study\aging-study.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-166] Source port for the net:modern_sensible_1_alarm is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/sensor_stream_0/temp'(24) to pin '/temp_catcher_0/temp'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-166] Source port for the net:modern_sensible_1_alarm is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/sensor_stream_0/temp'(24) to pin '/temp_catcher_0/temp'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 768abb2f62365d23 to dir: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/ip/2024.2/7/6/768abb2f62365d23/design_1_clk_wiz_0_0.dcp to c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/ip/2024.2/7/6/768abb2f62365d23/design_1_clk_wiz_0_0_sim_netlist.v to c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/ip/2024.2/7/6/768abb2f62365d23/design_1_clk_wiz_0_0_sim_netlist.vhdl to c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/ip/2024.2/7/6/768abb2f62365d23/design_1_clk_wiz_0_0_stub.v to c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.cache/ip/2024.2/7/6/768abb2f62365d23/design_1_clk_wiz_0_0_stub.vhdl to c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_0_0, cache-ID = 768abb2f62365d23; cache size = 3.007 MB.
ERROR: [Vivado 12-3280] Incremental checkpoint file 'C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.runs/impl_1/design_1_wrapper_routed.dcp' set on run 'impl_1' does not exist.
write_checkpoint -force fixed_pnr.dcp
WARNING: [Designutils 20-600] Both RLOC and LOC Inst Constraints in physical block ROOT. RLOCs ignored.
WARNING: [Designutils 20-600] Both RLOC and LOC Inst Constraints in physical block ROOT. RLOCs ignored.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5371.828 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 5371.980 ; gain = 0.152
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5371.980 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 5371.980 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5371.980 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5371.980 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 5371.980 ; gain = 0.152
INFO: [Common 17-1381] The checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/fixed_pnr.dcp' has been generated.
c:/Projects/Vivado/Aging/vivado_project/aging-study/fixed_pnr.dcp
open_checkpoint fixed_pnr.dcp
Command: open_checkpoint fixed_pnr.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5371.980 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 5373.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5389.758 ; gain = 0.137
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5450.102 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 5450.102 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 5450.102 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5450.102 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 5450.102 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 5450.102 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 5450.102 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5450.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
checkpoint_fixed_pnr
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: design_1_wrapper
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38548
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5520.461 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/imports/Projects/uart_test/uart_test.srcs/sources_1/new/sensor_stream.v:44]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/imports/Projects/uart_test/uart_test.srcs/sources_1/new/sensor_stream.v:44]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/imports/Projects/uart_test/uart_test.srcs/sources_1/new/sensor_stream.v:44]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/imports/Projects/uart_test/uart_test.srcs/sources_1/new/sensor_stream.v:44]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/sources_1/imports/Projects/uart_test/uart_test.srcs/sources_1/new/sensor_stream.v:44]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_BinToBCD_0_0' [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_BinToBCD_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_BinToBCD_0_0' (0#1) [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_BinToBCD_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_Dff_0_0' [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_Dff_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Dff_0_0' (0#1) [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_Dff_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_DisplayController_0_0' [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_DisplayController_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_DisplayController_0_0' (0#1) [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_DisplayController_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (0#1) [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_clk_wiz_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:123]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 5 connections declared, but only 4 given [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:123]
INFO: [Synth 8-6157] synthesizing module 'design_1_modern_sensible_0_0' [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_modern_sensible_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_modern_sensible_0_0' (0#1) [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_modern_sensible_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'xor_out' of module 'design_1_modern_sensible_0_0' is unconnected for instance 'modern_sensible_0' [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:128]
WARNING: [Synth 8-7023] instance 'modern_sensible_0' of module 'design_1_modern_sensible_0_0' has 7 connections declared, but only 6 given [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:128]
INFO: [Synth 8-6157] synthesizing module 'design_1_not_series_0_0' [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_not_series_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_not_series_0_0' (0#1) [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_not_series_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_sensor_stream_0_0' [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_sensor_stream_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sensor_stream_0_0' (0#1) [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_sensor_stream_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_temp_catcher_0_0' [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_temp_catcher_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_temp_catcher_0_0' (0#1) [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_temp_catcher_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_uart_tx_0_0' [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_uart_tx_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_uart_tx_0_0' (0#1) [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_uart_tx_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'tx_busy' of module 'design_1_uart_tx_0_0' is unconnected for instance 'uart_tx_0' [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:156]
WARNING: [Synth 8-7023] instance 'uart_tx_0' of module 'design_1_uart_tx_0_0' has 6 connections declared, but only 5 given [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:156]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_0' [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_0' (0#1) [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xadc_wiz_0_0' [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_xadc_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xadc_wiz_0_0' (0#1) [C:/Projects/Vivado/Aging/vivado_project/aging-study/.Xil/Vivado-11424-LucasNogueira/realtime/design_1_xadc_wiz_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'busy_out' of module 'design_1_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:165]
WARNING: [Synth 8-7071] port 'channel_out' of module 'design_1_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:165]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'design_1_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:165]
WARNING: [Synth 8-7071] port 'eos_out' of module 'design_1_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:165]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'design_1_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:165]
WARNING: [Synth 8-7023] instance 'xadc_wiz_0' of module 'design_1_xadc_wiz_0_0' has 15 connections declared, but only 10 given [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:165]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-3848] Net LED1 in module/entity design_1 does not have driver. [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/synth/design_1.v:43]
WARNING: [Synth 8-7129] Port LED1 in module design_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5520.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5520.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5520.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_BinToBCD_0_0/design_1_BinToBCD_0_0.dcp' for cell 'design_1_i/BinToBCD_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_Dff_0_0/design_1_Dff_0_0.dcp' for cell 'design_1_i/Dff_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_DisplayController_0_0/design_1_DisplayController_0_0.dcp' for cell 'design_1_i/DisplayController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_modern_sensible_0_0/design_1_modern_sensible_0_0.dcp' for cell 'design_1_i/modern_sensible_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_not_series_0_0/design_1_not_series_0_0.dcp' for cell 'design_1_i/not_series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_sensor_stream_0_0/design_1_sensor_stream_0_0.dcp' for cell 'design_1_i/sensor_stream_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_temp_catcher_0_0/design_1_temp_catcher_0_0.dcp' for cell 'design_1_i/temp_catcher_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_uart_tx_0_0/design_1_uart_tx_0_0.dcp' for cell 'design_1_i/uart_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp' for cell 'design_1_i/xadc_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5520.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/inst'
Parsing XDC File [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc]
WARNING: [Constraints 18-619] A clock with name 'CLK100MHZ' already exists, overwriting the previous clock with the same name. [C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:35]
Finished Parsing XDC File [C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_late.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Projects/Vivado/Aging/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_late.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5520.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5520.461 ; gain = 0.000
48 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5520.461 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 16:18:06 2025...
