// Seed: 2587142458
module module_0;
  wire id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  wire id_2;
  wire id_4;
  wire id_5;
  assign module_2.id_1 = 0;
endmodule
module module_1;
  module_0 modCall_1 ();
  assign id_1 = 1;
  assign id_1 = 1;
  tri0 id_2, id_3, id_4, id_5, id_6;
  id_7(
      {1{id_5}}, 1, 1, 1 - 1'b0 == 1, 1'h0, id_5 - id_5, id_3, id_5, 1
  );
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1
);
  wor id_3 = 1'd0;
  module_0 modCall_1 ();
  wire id_4;
endmodule
