# VSD Hardware Design Program

Welcome to my journey through the VSD-HDP program! Below are links to my day-wise progress and learnings.

## üîΩ Links to Detailed Logs

| Day # | Topic(s) Covered | Status |
|---|---|---|
| [Day 0 ‚Äî Tools Installation](Day0/README.md) | **Tools Installation** | ‚úÖ Done |
| [Day 1 ‚Äî Introduction to Verilog RTL design and Synthesis](Day1/README.md) | **Introduction to Verilog RTL design and Synthesis** | ‚úÖ Done |
| [Day 2 ‚Äî Timing libs, hierarchical vs flat synthesis and efficient flop coding styles](Day2/README.md) | **Timing libs, hierarchical vs flat synthesis and efficient flop coding styles** | ‚úÖ Done |
| [Day 3 ‚Äî Combinational and sequential optimizations](Day3/README.md) | **Combinational and sequential optimizations** | ‚úÖ Done |
| [Day 4 ‚Äî GLS, blocking vs non-blocking and Synthesis-Simulation mismatch](Day4/README.md) | **GLS, blocking vs non-blocking and Synthesis-Simulation mismatch** | ‚úÖ Done |
| [Day 5 ‚Äî VSDBabySoC Design and Modeling](Day5/README.md) | **VSDBabySoC Design and Modeling** | ‚úÖ Done |
| [Day 6 ‚Äî VSDBabySoC Post-Synthesis Simulation](Day6/README.md) | **VSDBabySoC Post-Synthesis Simulation** | ‚úÖ Done |
| [Day 7 ‚Äî Timing Graphs using openSTA](Day7/README.md) | **Timing Graphs using openSTA** | ‚úÖ Done |
| [Day 8 ‚Äî CMOS Circuit Design and SPICE Simulations](Day8/README.md) | **CMOS Circuit Design and SPICE Simulations** | ‚úÖ Done |
| [Day 9 ‚Äî Velocity Saturation and basics of CMOS inverter VTC](Day9/README.md) | **Velocity Saturation and basics of CMOS inverter VTC** | ‚úÖ Done |
| [Day 10 ‚Äî CMOS Switching threshold and dynamic simulations](Day10/README.md) | **CMOS Switching threshold and dynamic simulations** | üõ†Ô∏è Work In Progress |

