Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 15:27:26
gem5 executing on mnemosyne.ecn.purdue.edu, pid 24371
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/x264/lpbt_m_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec x264 -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/x264 --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969e028eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969e02cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969e038f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969e041f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969e04af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969dfd3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969dfddf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969dfe6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969dfeff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969dff7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969e001f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969e009f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df92f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df9bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969dfa4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969dfaef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969dfb7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969dfc0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969dfc9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df53f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df5bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df65f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df6df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df76f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df80f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df89f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df12f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df1af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df24f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df2df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df38f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df40f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df4af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969ded2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969dedaf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969dee4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969deecf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969def6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969defef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df08f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969df10f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969de9af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969dea3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969deadf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969deb7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969debff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969dec9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969ded1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969de5cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969de64f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969de6ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969de76f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969de7ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969de88f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969de12f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969de1bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969de23f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969de2ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969de36f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969de3ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969de47f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969de50f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969ddd9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f969dde2f28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969ddebc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969ddf46a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969ddfe128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969ddfeb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969de065f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969de10080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969de10ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd98550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd98f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dda0a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969ddaa4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969ddaaef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969ddb2978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969ddbc400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969ddbce48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969ddc58d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969ddcd358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969ddcdda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd57828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd602b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd60cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd68780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd73208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd73c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd7b6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd85160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd85ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd8d630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd160b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd16b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd20588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd20fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd28a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd324e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd32f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd3b9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd41438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd41e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd4c908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dcd5390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dcd5dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dcde860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dce82e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dce8d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dcef7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dcf9240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dcf9c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd02710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd0a198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dd0abe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dc94668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dc9c0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dc9cb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dca45c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dcaf048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dcafa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dcb7518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dcb7f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dcc19e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dccb470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dccbeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dc53940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dc5c3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f969dc5ce10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc64780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc649b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc64be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc64e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc70080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc702b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc704e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc70710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc70940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc70b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc70da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc70fd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc7a240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc7a470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc7a6a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc7a8d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc7ab00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc7ad30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc7af60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc861d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc86400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc86630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc86860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc86a90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc86cc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc86ef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc12160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc12390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc125c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc127f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc12a20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f969dc12c50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f969dbf7630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f969dbf7c50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_x264
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/x264/cpt.643180385013500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/x264/cpt.643180385013500
Real time: 195.15s
Total real time: 195.15s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/x264/lpbt_m_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 643180385013500.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/sim/simulate.cc:194: info: Entering event queue @ 643180385480552.  Starting simulation...
Exiting @ tick 643180385480552 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  643.180385480552  simulated seconds
Real time: 0.65s
Total real time: 195.80s
Dumping and resetting stats...
Switched CPUS @ tick 643180385480552
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 643180385501855.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 643180386274286 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  643.180386274286  simulated seconds
Real time: 0.60s
Total real time: 202.62s
Dumping and resetting stats...
Done with simulation! Completely exiting...
