<stg><name>WBSlave::WBSlave_WBSlave::processBus</name>


<trans_list>

<trans id="308" from="1" to="2">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="2" to="3">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="3" to="4">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="4" to="9">
<condition id="134">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp1" val="0"/>
<literal name="or_cond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="4" to="5">
<condition id="136">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp1" val="0"/>
<literal name="or_cond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="4" to="10">
<condition id="150">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="4" to="18">
<condition id="164">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="icmp" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="4" to="14">
<condition id="166">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="icmp" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="4" to="19">
<condition id="181">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="5" to="6">
<condition id="137">
<or_exp><and_exp><literal name="exitcond_i4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="5" to="5">
<condition id="139">
<or_exp><and_exp><literal name="exitcond_i4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="6" to="7">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="7" to="7">
<condition id="144">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="7" to="8">
<condition id="146">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp><and_exp><literal name="exitcond_i5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="8" to="9">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="9" to="25">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="10" to="11">
<condition id="151">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="10" to="10">
<condition id="153">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="11" to="12">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="12" to="12">
<condition id="158">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="exitcond105_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="12" to="13">
<condition id="160">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp><and_exp><literal name="exitcond105_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="13" to="9">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="14" to="15">
<condition id="167">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="14" to="14">
<condition id="169">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="15" to="16">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="16" to="16">
<condition id="174">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="icmp5" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="16" to="17">
<condition id="176">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp><and_exp><literal name="icmp5" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="17" to="18">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="18" to="25">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="19" to="20">
<condition id="182">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="19" to="19">
<condition id="184">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="20" to="21">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="21" to="22">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="22" to="23">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="23" to="23">
<condition id="191">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="exitcond78_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="23" to="24">
<condition id="193">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="icmp8" val="1"/>
</and_exp><and_exp><literal name="exitcond78_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="24" to="25">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="25" to="3">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !156

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !160

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %adr_i), !map !164

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dat_i), !map !168

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %we_i), !map !172

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stb_i), !map !176

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %cyc_i), !map !180

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %sel_i), !map !184

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dat_o), !map !188

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %ack_o), !map !192

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %int_o), !map !196

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %WBSlave_regs), !map !200

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([500 x i32]* %WBSlave_PBuffer), !map !204

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_CTRL_ADDR_V), !map !208

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_STAT_ADDR_V), !map !212

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(float* %WBSlave_log_in), !map !216

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(float* %WBSlave_log_out), !map !220

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %WBSlave_log_start_V), !map !224

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %WBSlave_log_done_V), !map !228

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG0_ADDR_V), !map !232

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG1_ADDR_V), !map !236

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG2_ADDR_V), !map !240

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG3_ADDR_V), !map !244

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG4_ADDR_V), !map !248

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_DELAY_ADDR_V), !map !252

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_LAST_ADDR_V), !map !256

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [4 x i8]* @p_str10, i32 0, i32 0, i1* %clk) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [6 x i8]* @p_str11, i32 0, i32 0, i1* %reset) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [8 x i8]* @p_str15, [6 x i8]* @p_str16, i32 0, i32 0, i32* %adr_i) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [8 x i8]* @p_str15, [6 x i8]* @p_str17, i32 0, i32 0, i32* %dat_i) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [5 x i8]* @p_str18, i32 0, i32 0, i1* %we_i) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [6 x i8]* @p_str19, i32 0, i32 0, i1* %stb_i) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [6 x i8]* @p_str20, i32 0, i32 0, i1* %cyc_i) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="4">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [31 x i8]* @p_str21, [6 x i8]* @p_str22, i32 0, i32 0, i4* %sel_i) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 1, [8 x i8]* @p_str15, [6 x i8]* @p_str23, i32 0, i32 0, i32* %dat_o) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 1, [7 x i8]* @p_str14, [6 x i8]* @p_str24, i32 0, i32 0, i1* %ack_o) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 1, [7 x i8]* @p_str14, [6 x i8]* @p_str25, i32 0, i32 0, i1* %int_o) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecProcessDef([8 x i8]* @p_str8, i32 2, [11 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:38  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str42)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str43) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

]]></node>
<StgValue><ssdm name="p_ssdm_reset_v"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %dat_o, i32 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:42  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:43  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %int_o, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:44  %WBSlave_DELAY_ADDR_V_read = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %WBSlave_DELAY_ADDR_V)

]]></node>
<StgValue><ssdm name="WBSlave_DELAY_ADDR_V_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="3">
<![CDATA[
:45  %tmp = zext i3 %WBSlave_DELAY_ADDR_V_read to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %WBSlave_regs_addr = getelementptr [16 x i32]* %WBSlave_regs, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="WBSlave_regs_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:47  store i32 0, i32* %WBSlave_regs_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:49  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str42, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:50  %WBSlave_STAT_ADDR_V_read = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %WBSlave_STAT_ADDR_V)

]]></node>
<StgValue><ssdm name="WBSlave_STAT_ADDR_V_read"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="3">
<![CDATA[
:51  %tmp_6 = zext i3 %WBSlave_STAT_ADDR_V_read to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %WBSlave_regs_addr_3 = getelementptr [16 x i32]* %WBSlave_regs, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="WBSlave_regs_addr_3"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0">
<![CDATA[
:53  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_7 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %stb_i)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_7, label %2, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %tmp_8 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %cyc_i)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge:0  %tmp_3 = phi i1 [ %tmp_8, %2 ], [ false, %1 ]

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:1  call void (...)* @_ssdm_op_Poll(i1 %tmp_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:2  %tmp_13 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %we_i)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %val_V = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %adr_i)

]]></node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:4  %r_V = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %val_V, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5  br i1 %tmp_13, label %3, label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_15 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %val_V, i32 6, i32 31)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:1  %icmp1 = icmp eq i26 %tmp_15, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp1, label %18, label %24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_19 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %val_V, i32 8, i32 31)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1  %icmp3 = icmp ne i24 %tmp_19, 0

]]></node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_9 = icmp ult i32 %val_V, 1280

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond_i1 = and i1 %icmp3, %tmp_9

]]></node>
<StgValue><ssdm name="or_cond_i1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond_i1, label %25, label %._crit_edge.i59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp1" val="0"/>
<literal name="or_cond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %val_V_5 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %sel_i)

]]></node>
<StgValue><ssdm name="val_V_5"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp1" val="0"/>
<literal name="or_cond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="4">
<![CDATA[
:1  %select_3 = zext i4 %val_V_5 to i32

]]></node>
<StgValue><ssdm name="select_3"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp1" val="0"/>
<literal name="or_cond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %val_V_3 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %sel_i)

]]></node>
<StgValue><ssdm name="val_V_3"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="4">
<![CDATA[
:1  %select_1 = zext i4 %val_V_3 to i32

]]></node>
<StgValue><ssdm name="select_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %val_V_1 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %dat_i)

]]></node>
<StgValue><ssdm name="val_V_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_14 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %val_V, i32 6, i32 31)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:2  %icmp = icmp eq i26 %tmp_14, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp, label %4, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_18 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %val_V, i32 8, i32 31)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1  %icmp2 = icmp ne i24 %tmp_18, 0

]]></node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_5 = icmp ult i32 %val_V, 1280

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond_i = and i1 %icmp2, %tmp_5

]]></node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond_i, label %11, label %._crit_edge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="icmp" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %val_V_4 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %sel_i)

]]></node>
<StgValue><ssdm name="val_V_4"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="icmp" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="4">
<![CDATA[
:1  %select_2 = zext i4 %val_V_4 to i32

]]></node>
<StgValue><ssdm name="select_2"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="icmp" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %val_V_2 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %sel_i)

]]></node>
<StgValue><ssdm name="val_V_2"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="4">
<![CDATA[
:1  %select = zext i4 %val_V_2 to i32

]]></node>
<StgValue><ssdm name="select"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %mask_12 = phi i32 [ 0, %25 ], [ %mask_15, %27 ]

]]></node>
<StgValue><ssdm name="mask_12"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %select_0_i3 = phi i32 [ %select_3, %25 ], [ %select_7, %27 ]

]]></node>
<StgValue><ssdm name="select_0_i3"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:2  %i_0_i3 = phi i3 [ 0, %25 ], [ %i_3, %27 ]

]]></node>
<StgValue><ssdm name="i_0_i3"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %exitcond_i4 = icmp eq i3 %i_0_i3, -4

]]></node>
<StgValue><ssdm name="exitcond_i4"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %i_3 = add i3 %i_0_i3, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_i4, label %gen_select_mask.exit78, label %27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_i4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mask_13 = shl i32 %mask_12, 8

]]></node>
<StgValue><ssdm name="mask_13"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_i4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_0_i3, i32 3)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_i4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %mask_14 = or i32 %mask_13, 255

]]></node>
<StgValue><ssdm name="mask_14"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_i4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %mask_15 = select i1 %tmp_40, i32 %mask_14, i32 %mask_13

]]></node>
<StgValue><ssdm name="mask_15"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_i4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %select_7 = shl i32 %select_0_i3, 1

]]></node>
<StgValue><ssdm name="select_7"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_i4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="30">
<![CDATA[
gen_select_mask.exit78:0  %tmp_27 = zext i30 %r_V to i64

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
gen_select_mask.exit78:1  %WBSlave_PBuffer_addr_1 = getelementptr [500 x i32]* %WBSlave_PBuffer, i64 0, i64 %tmp_27

]]></node>
<StgValue><ssdm name="WBSlave_PBuffer_addr_1"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="9">
<![CDATA[
gen_select_mask.exit78:2  %WBSlave_PBuffer_load_1 = load i32* %WBSlave_PBuffer_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBSlave_PBuffer_load_1"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="4">
<![CDATA[
gen_select_mask.exit78:5  %WBSlave_regs_load_5 = load i32* %WBSlave_regs_addr, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="138" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="9">
<![CDATA[
gen_select_mask.exit78:2  %WBSlave_PBuffer_load_1 = load i32* %WBSlave_PBuffer_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBSlave_PBuffer_load_1"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
gen_select_mask.exit78:3  %v_V_1 = and i32 %WBSlave_PBuffer_load_1, %mask_12

]]></node>
<StgValue><ssdm name="v_V_1"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
gen_select_mask.exit78:4  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %dat_o, i32 %v_V_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="4">
<![CDATA[
gen_select_mask.exit78:5  %WBSlave_regs_load_5 = load i32* %WBSlave_regs_addr, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_5"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
gen_select_mask.exit78:6  %tmp_28 = icmp eq i32 %WBSlave_regs_load_5, 0

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
gen_select_mask.exit78:7  br i1 %tmp_28, label %_ZN7_ap_sc_7sc_core4waitEi.exit.i58, label %28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_43 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %WBSlave_regs_load_5, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1  %icmp6 = icmp slt i31 %tmp_43, 1

]]></node>
<StgValue><ssdm name="icmp6"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp6, label %29, label %.preheader.i53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit3.i54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader.i53:0  %i_i2_0_i1 = phi i31 [ %i_7, %30 ], [ 0, %28 ]

]]></node>
<StgValue><ssdm name="i_i2_0_i1"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="31">
<![CDATA[
.preheader.i53:1  %i_i2_0_i1_cast = zext i31 %i_i2_0_i1 to i32

]]></node>
<StgValue><ssdm name="i_i2_0_i1_cast"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i53:2  %exitcond_i5 = icmp eq i32 %i_i2_0_i1_cast, %WBSlave_regs_load_5

]]></node>
<StgValue><ssdm name="exitcond_i5"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i53:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 -1, i64 0)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader.i53:4  %i_7 = add i31 %i_i2_0_i1, 1

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i53:5  br i1 %exitcond_i5, label %_ZN7_ap_sc_7sc_core4waitEi.exit3.i54, label %30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader.i53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="exitcond_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit3.i54:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit.i58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp><and_exp><literal name="exitcond_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:1  %WBSlave_regs_load_9 = load i32* %WBSlave_regs_addr_3, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:1  %WBSlave_regs_load_9 = load i32* %WBSlave_regs_addr_3, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_9"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:2  %v_3 = icmp ne i32 %WBSlave_regs_load_9, 0

]]></node>
<StgValue><ssdm name="v_3"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %int_o, i1 %v_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="icmp1" val="0"/>
<literal name="or_cond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="icmp1" val="0"/>
<literal name="or_cond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:5  br label %._crit_edge.i59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i59:0  br label %send.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:5  br label %send.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="0">
<![CDATA[
send.exit:0  br label %31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %mask_4 = phi i32 [ 0, %18 ], [ %mask_7, %20 ]

]]></node>
<StgValue><ssdm name="mask_4"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %select_0_i1 = phi i32 [ %select_1, %18 ], [ %select_5, %20 ]

]]></node>
<StgValue><ssdm name="select_0_i1"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:2  %i_0_i1 = phi i3 [ 0, %18 ], [ %i_1, %20 ]

]]></node>
<StgValue><ssdm name="i_0_i1"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %exitcond_i2 = icmp eq i3 %i_0_i1, -4

]]></node>
<StgValue><ssdm name="exitcond_i2"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %i_1 = add i3 %i_0_i1, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_i2, label %gen_select_mask.exit72, label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mask_5 = shl i32 %mask_4, 8

]]></node>
<StgValue><ssdm name="mask_5"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_0_i1, i32 3)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %mask_6 = or i32 %mask_5, 255

]]></node>
<StgValue><ssdm name="mask_6"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %mask_7 = select i1 %tmp_32, i32 %mask_6, i32 %mask_5

]]></node>
<StgValue><ssdm name="mask_7"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %select_5 = shl i32 %select_0_i1, 1

]]></node>
<StgValue><ssdm name="select_5"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="64" op_0_bw="30">
<![CDATA[
gen_select_mask.exit72:0  %tmp_16 = zext i30 %r_V to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
gen_select_mask.exit72:1  %WBSlave_regs_addr_2 = getelementptr [16 x i32]* %WBSlave_regs, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="WBSlave_regs_addr_2"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="4">
<![CDATA[
gen_select_mask.exit72:2  %WBSlave_regs_load_2 = load i32* %WBSlave_regs_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_2"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="4">
<![CDATA[
gen_select_mask.exit72:5  %WBSlave_regs_load_3 = load i32* %WBSlave_regs_addr, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="186" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="4">
<![CDATA[
gen_select_mask.exit72:2  %WBSlave_regs_load_2 = load i32* %WBSlave_regs_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_2"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
gen_select_mask.exit72:3  %v_V = and i32 %WBSlave_regs_load_2, %mask_4

]]></node>
<StgValue><ssdm name="v_V"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
gen_select_mask.exit72:4  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %dat_o, i32 %v_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="4">
<![CDATA[
gen_select_mask.exit72:5  %WBSlave_regs_load_3 = load i32* %WBSlave_regs_addr, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_3"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
gen_select_mask.exit72:6  %tmp_17 = icmp eq i32 %WBSlave_regs_load_3, 0

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
gen_select_mask.exit72:7  br i1 %tmp_17, label %_ZN7_ap_sc_7sc_core4waitEi.exit11.i, label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_38 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %WBSlave_regs_load_3, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1  %icmp4 = icmp slt i31 %tmp_38, 1

]]></node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp4, label %22, label %.preheader106.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit7.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader106.i:0  %i_i6_0_i = phi i31 [ %i_5, %23 ], [ 0, %21 ]

]]></node>
<StgValue><ssdm name="i_i6_0_i"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="31">
<![CDATA[
.preheader106.i:1  %i_i6_0_i_cast = zext i31 %i_i6_0_i to i32

]]></node>
<StgValue><ssdm name="i_i6_0_i_cast"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader106.i:2  %exitcond105_i = icmp eq i32 %i_i6_0_i_cast, %WBSlave_regs_load_3

]]></node>
<StgValue><ssdm name="exitcond105_i"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader106.i:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 -1, i64 0)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader106.i:4  %i_5 = add i31 %i_i6_0_i, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader106.i:5  br i1 %exitcond105_i, label %_ZN7_ap_sc_7sc_core4waitEi.exit7.i, label %23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="exitcond105_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="exitcond105_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader106.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="exitcond105_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit7.i:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit11.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp><and_exp><literal name="exitcond105_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:1  %WBSlave_regs_load_7 = load i32* %WBSlave_regs_addr_3, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:1  %WBSlave_regs_load_7 = load i32* %WBSlave_regs_addr_3, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_7"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:2  %v_1 = icmp ne i32 %WBSlave_regs_load_7, 0

]]></node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %int_o, i1 %v_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %mask_8 = phi i32 [ 0, %11 ], [ %mask_11, %13 ]

]]></node>
<StgValue><ssdm name="mask_8"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %select_0_i2 = phi i32 [ %select_2, %11 ], [ %select_6, %13 ]

]]></node>
<StgValue><ssdm name="select_0_i2"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:2  %i_0_i2 = phi i3 [ 0, %11 ], [ %i_2, %13 ]

]]></node>
<StgValue><ssdm name="i_0_i2"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %exitcond_i3 = icmp eq i3 %i_0_i2, -4

]]></node>
<StgValue><ssdm name="exitcond_i3"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %i_2 = add i3 %i_0_i2, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_i3, label %gen_select_mask.exit66, label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mask_9 = shl i32 %mask_8, 8

]]></node>
<StgValue><ssdm name="mask_9"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_0_i2, i32 3)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %mask_10 = or i32 %mask_9, 255

]]></node>
<StgValue><ssdm name="mask_10"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %mask_11 = select i1 %tmp_36, i32 %mask_10, i32 %mask_9

]]></node>
<StgValue><ssdm name="mask_11"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %select_6 = shl i32 %select_0_i2, 1

]]></node>
<StgValue><ssdm name="select_6"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="30">
<![CDATA[
gen_select_mask.exit66:0  %tmp_20 = zext i30 %r_V to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
gen_select_mask.exit66:1  %WBSlave_PBuffer_addr = getelementptr [500 x i32]* %WBSlave_PBuffer, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="WBSlave_PBuffer_addr"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="9">
<![CDATA[
gen_select_mask.exit66:2  %WBSlave_PBuffer_load = load i32* %WBSlave_PBuffer_addr, align 4

]]></node>
<StgValue><ssdm name="WBSlave_PBuffer_load"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="4">
<![CDATA[
gen_select_mask.exit66:8  %WBSlave_regs_load_4 = load i32* %WBSlave_regs_addr, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="228" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="9">
<![CDATA[
gen_select_mask.exit66:2  %WBSlave_PBuffer_load = load i32* %WBSlave_PBuffer_addr, align 4

]]></node>
<StgValue><ssdm name="WBSlave_PBuffer_load"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
gen_select_mask.exit66:3  %tmp_22 = xor i32 %mask_8, -1

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
gen_select_mask.exit66:4  %tmp_23 = and i32 %WBSlave_PBuffer_load, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
gen_select_mask.exit66:5  %tmp_24 = and i32 %mask_8, %val_V_1

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
gen_select_mask.exit66:6  %tmp_25 = or i32 %tmp_23, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
gen_select_mask.exit66:7  store i32 %tmp_25, i32* %WBSlave_PBuffer_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="4">
<![CDATA[
gen_select_mask.exit66:8  %WBSlave_regs_load_4 = load i32* %WBSlave_regs_addr, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_4"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
gen_select_mask.exit66:9  %tmp_26 = icmp eq i32 %WBSlave_regs_load_4, 0

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
gen_select_mask.exit66:10  br i1 %tmp_26, label %_ZN7_ap_sc_7sc_core4waitEi.exit.i, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_42 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %WBSlave_regs_load_4, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1  %icmp5 = icmp slt i31 %tmp_42, 1

]]></node>
<StgValue><ssdm name="icmp5"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp5, label %15, label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="icmp5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="icmp5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit3.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader.i:0  %i_i2_0_i = phi i31 [ %i_6, %16 ], [ 0, %14 ]

]]></node>
<StgValue><ssdm name="i_i2_0_i"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="31">
<![CDATA[
.preheader.i:1  %i_i2_0_i_cast = zext i31 %i_i2_0_i to i32

]]></node>
<StgValue><ssdm name="i_i2_0_i_cast"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:2  %exitcond_i = icmp eq i32 %i_i2_0_i_cast, %WBSlave_regs_load_4

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 -1, i64 0)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader.i:4  %i_6 = add i31 %i_i2_0_i, 1

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %exitcond_i, label %_ZN7_ap_sc_7sc_core4waitEi.exit3.i, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="icmp5" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="icmp5" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="icmp5" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="0" op_0_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit3.i:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp><and_exp><literal name="icmp5" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit.i:1  %WBSlave_regs_load_8 = load i32* %WBSlave_regs_addr_3, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_8"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit.i:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit.i:1  %WBSlave_regs_load_8 = load i32* %WBSlave_regs_addr_3, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_8"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit.i:2  %v_2 = icmp ne i32 %WBSlave_regs_load_8, 0

]]></node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit.i:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %int_o, i1 %v_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="256" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit.i:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit.i:5  br label %._crit_edge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:0  br label %receive.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="259" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %mask = phi i32 [ 0, %4 ], [ %mask_3, %6 ]

]]></node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %select_0_i = phi i32 [ %select, %4 ], [ %select_4, %6 ]

]]></node>
<StgValue><ssdm name="select_0_i"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:2  %i_0_i = phi i3 [ 0, %4 ], [ %i, %6 ]

]]></node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %exitcond_i1 = icmp eq i3 %i_0_i, -4

]]></node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %i = add i3 %i_0_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_i1, label %gen_select_mask.exit, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mask_1 = shl i32 %mask, 8

]]></node>
<StgValue><ssdm name="mask_1"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_0_i, i32 3)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %mask_2 = or i32 %mask_1, 255

]]></node>
<StgValue><ssdm name="mask_2"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %mask_3 = select i1 %tmp_21, i32 %mask_2, i32 %mask_1

]]></node>
<StgValue><ssdm name="mask_3"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %select_4 = shl i32 %select_0_i, 1

]]></node>
<StgValue><ssdm name="select_4"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="64" op_0_bw="30">
<![CDATA[
gen_select_mask.exit:0  %tmp_1 = zext i30 %r_V to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
gen_select_mask.exit:1  %WBSlave_regs_addr_1 = getelementptr [16 x i32]* %WBSlave_regs, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="WBSlave_regs_addr_1"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="4">
<![CDATA[
gen_select_mask.exit:2  %WBSlave_regs_load = load i32* %WBSlave_regs_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="275" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="4">
<![CDATA[
gen_select_mask.exit:2  %WBSlave_regs_load = load i32* %WBSlave_regs_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
gen_select_mask.exit:3  %tmp_2 = xor i32 %mask, -1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
gen_select_mask.exit:4  %tmp_4 = and i32 %WBSlave_regs_load, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
gen_select_mask.exit:5  %tmp_10 = and i32 %mask, %val_V_1

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
gen_select_mask.exit:6  %tmp_11 = or i32 %tmp_4, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
gen_select_mask.exit:7  store i32 %tmp_11, i32* %WBSlave_regs_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="281" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="4">
<![CDATA[
gen_select_mask.exit:8  %WBSlave_regs_load_1 = load i32* %WBSlave_regs_addr, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="282" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="4">
<![CDATA[
gen_select_mask.exit:8  %WBSlave_regs_load_1 = load i32* %WBSlave_regs_addr, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_1"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
gen_select_mask.exit:9  %tmp_12 = icmp eq i32 %WBSlave_regs_load_1, 0

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
gen_select_mask.exit:10  br i1 %tmp_12, label %_ZN7_ap_sc_7sc_core4waitEi.exit9.i, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_34 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %WBSlave_regs_load_1, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1  %icmp8 = icmp slt i31 %tmp_34, 1

]]></node>
<StgValue><ssdm name="icmp8"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp8, label %8, label %.preheader79.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit5.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="290" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="icmp8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader79.i:0  %i_i4_0_i = phi i31 [ %i_4, %9 ], [ 0, %7 ]

]]></node>
<StgValue><ssdm name="i_i4_0_i"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="icmp8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="31">
<![CDATA[
.preheader79.i:1  %i_i4_0_i_cast = zext i31 %i_i4_0_i to i32

]]></node>
<StgValue><ssdm name="i_i4_0_i_cast"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="icmp8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader79.i:2  %exitcond78_i = icmp eq i32 %i_i4_0_i_cast, %WBSlave_regs_load_1

]]></node>
<StgValue><ssdm name="exitcond78_i"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="icmp8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader79.i:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 -1, i64 0)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="294" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="icmp8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader79.i:4  %i_4 = add i31 %i_i4_0_i, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="295" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="icmp8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader79.i:5  br i1 %exitcond78_i, label %_ZN7_ap_sc_7sc_core4waitEi.exit5.i, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="exitcond78_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="exitcond78_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader79.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="exitcond78_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="0" op_0_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit5.i:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit9.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="icmp8" val="1"/>
</and_exp><and_exp><literal name="exitcond78_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:1  %WBSlave_regs_load_6 = load i32* %WBSlave_regs_addr_3, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="300" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:1  %WBSlave_regs_load_6 = load i32* %WBSlave_regs_addr_3, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_6"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:2  %v = icmp ne i32 %WBSlave_regs_load_6, 0

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %int_o, i1 %v)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="304" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="0" op_0_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:5  br label %receive.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="0" op_0_bw="0">
<![CDATA[
receive.exit:0  br label %31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
