#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 29 23:30:28 2023
# Process ID: 9248
# Current directory: C:/Users/hjh09/Desktop/project/spi_test/prj
# Command line: vivado.exe -source ../tcl/non_prj.tcl
# Log file: C:/Users/hjh09/Desktop/project/spi_test/prj/vivado.log
# Journal file: C:/Users/hjh09/Desktop/project/spi_test/prj\vivado.jou
#-----------------------------------------------------------
start_gui
source ../tcl/non_prj.tcl
# set device      xc7a35t
# set package     fgg484
# set speed       -2
# set part        $device$package$speed
# set prjName     top
# set prjDir      ./
# set srcDir      ../src
# create_project $prjName $prjDir -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Software/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 730.781 ; gain = 82.809
# add_files   [glob $srcDir/rtl/*.v]
# update_compile_order -fileset sources_1
# set_property top top [current_fileset]
# add_files -fileset constrs_1 [glob $srcDir/xdc/*.xdc]
# add_files -fileset sim_1 [glob $srcDir/tb/*.v]
# update_compile_order -fileset sim_1
# start_gui
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <C:\Users\hjh09\Desktop\project\spi_test\prj\top.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
set_property -dict [list CONFIG.C_USE_STARTUP {0} CONFIG.C_USE_STARTUP_INT {0} CONFIG.C_FIFO_DEPTH {256}] [get_bd_cells axi_quad_spi_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 spi_rtl_0
INFO: [board_rule 100-100] connect_bd_intf_net /spi_rtl_0 /axi_quad_spi_0/SPI_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
endgroup
set_property location {1 87 -189} [get_bd_cells jtag_axi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {2 263 -74} [get_bd_cells clk_wiz_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/reset] [get_bd_pins clk_wiz_0/clk_in1]
endgroup
delete_bd_objs [get_bd_nets reset_0_1]
delete_bd_objs [get_bd_ports reset_0]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT1_PORT {clk_100m} CONFIG.CLK_OUT2_PORT {clk_50m} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.NUM_OUT_CLKS {2} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {162.035} CONFIG.CLKOUT1_PHASE_ERROR {164.985} CONFIG.CLKOUT2_JITTER {192.113} CONFIG.CLKOUT2_PHASE_ERROR {164.985}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/resetn]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_100m] [get_bd_pins jtag_axi_0/aclk]
startgroup
set_property -dict [list CONFIG.PROTOCOL {2}] [get_bd_cells jtag_axi_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins jtag_axi_0/M_AXI] [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
connect_bd_net [get_bd_pins axi_quad_spi_0/ext_spi_clk] [get_bd_pins clk_wiz_0/clk_50m]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins axi_quad_spi_0/s_axi_aresetn]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /axi_quad_spi_0/s_axi_aresetn(rst)
connect_bd_net [get_bd_pins jtag_axi_0/aresetn] [get_bd_pins clk_wiz_0/locked]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /jtag_axi_0/aresetn(rst)
connect_bd_net [get_bd_pins axi_quad_spi_0/s_axi_aclk] [get_bd_pins clk_wiz_0/clk_100m]
set_property location {725 -163} [get_bd_intf_ports spi_rtl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
set_property location {3.5 844 -6} [get_bd_cells ila_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
set_property location {3 850 131} [get_bd_cells vio_0]
set_property -dict [list CONFIG.C_NUM_PROBE_OUT {0}] [get_bd_cells vio_0]
connect_bd_net [get_bd_pins vio_0/clk] [get_bd_pins clk_wiz_0/clk_100m]
connect_bd_net [get_bd_pins vio_0/probe_in0] [get_bd_pins axi_quad_spi_0/ip2intc_irpt]
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_0/probe_in0(undef) and /axi_quad_spi_0/ip2intc_irpt(intr)
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_DATA_DEPTH {16384} CONFIG.C_NUM_OF_PROBES {20} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins clk_wiz_0/clk_100m]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins axi_quad_spi_0/io0_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/io0_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins axi_quad_spi_0/io0_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/io0_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins ila_0/probe2] [get_bd_pins axi_quad_spi_0/io0_t]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/io0_t is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins ila_0/probe3] [get_bd_pins axi_quad_spi_0/io1_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/io1_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins ila_0/probe4] [get_bd_pins axi_quad_spi_0/io1_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/io1_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins ila_0/probe5] [get_bd_pins axi_quad_spi_0/io1_t]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/io1_t is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins ila_0/probe6] [get_bd_pins axi_quad_spi_0/sck_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/sck_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins ila_0/probe7] [get_bd_pins axi_quad_spi_0/sck_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/sck_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins ila_0/probe8] [get_bd_pins axi_quad_spi_0/sck_t]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/sck_t is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins ila_0/probe9] [get_bd_pins axi_quad_spi_0/ss_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/ss_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins ila_0/probe10] [get_bd_pins axi_quad_spi_0/ss_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/ss_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins ila_0/probe11] [get_bd_pins axi_quad_spi_0/ss_t]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/ss_t is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins ila_0/probe12] [get_bd_pins axi_quad_spi_0/ip2intc_irpt]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_quad_spi_0/ip2intc_irpt(intr) and /ila_0/probe12(undef)
delete_bd_objs [get_bd_cells vio_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {13}] [get_bd_cells ila_0]
endgroup
assign_bd_address
Slave segment </axi_quad_spi_0/AXI_LITE/Reg> is being mapped into address space </jtag_axi_0/Data> at <0x44A0_0000 [ 64K ]>
set_property offset 0x00000000 [get_bd_addr_segs {jtag_axi_0/Data/SEG_axi_quad_spi_0_Reg}]
set_property range 4K [get_bd_addr_segs {jtag_axi_0/Data/SEG_axi_quad_spi_0_Reg}]
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
WARNING: [BD 41-597] NET <Net1> has no source
WARNING: [BD 41-597] NET <Net2> has no source
WARNING: [BD 41-597] NET <Net3> has no source
Wrote  : <C:\Users\hjh09\Desktop\project\spi_test\prj\top.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /clk_wiz_0/clk_in1(50000000) and /clk_in1_0(100000000)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets clk_in1_0_1] [get_bd_ports clk_in1_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
WARNING: [BD 41-597] NET <Net1> has no source
WARNING: [BD 41-597] NET <Net2> has no source
WARNING: [BD 41-597] NET <Net3> has no source
Wrote  : <C:\Users\hjh09\Desktop\project\spi_test\prj\top.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_quad_spi_0/io0_i
/axi_quad_spi_0/io1_i
/axi_quad_spi_0/sck_i
/axi_quad_spi_0/ss_i
/ila_0/probe0
/ila_0/probe3
/ila_0/probe6
/ila_0/probe9

delete_bd_objs [get_bd_nets Net]
delete_bd_objs [get_bd_nets Net1]
delete_bd_objs [get_bd_nets Net2]
delete_bd_objs [get_bd_nets Net3]
delete_bd_objs [get_bd_nets axi_quad_spi_0_io0_o]
delete_bd_objs [get_bd_nets axi_quad_spi_0_io0_t]
delete_bd_objs [get_bd_nets axi_quad_spi_0_io1_o]
delete_bd_objs [get_bd_nets axi_quad_spi_0_io1_t]
delete_bd_objs [get_bd_nets axi_quad_spi_0_sck_o]
delete_bd_objs [get_bd_nets axi_quad_spi_0_sck_t]
delete_bd_objs [get_bd_nets axi_quad_spi_0_ss_o]
delete_bd_objs [get_bd_nets axi_quad_spi_0_ss_t]
delete_bd_objs [get_bd_nets axi_quad_spi_0_ip2intc_irpt]
connect_bd_net [get_bd_pins axi_quad_spi_0/io0_o] [get_bd_pins ila_0/probe0]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/io0_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins axi_quad_spi_0/io0_t] [get_bd_pins ila_0/probe1]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/io0_t is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins axi_quad_spi_0/io1_o] [get_bd_pins ila_0/probe2]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/io1_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins axi_quad_spi_0/io1_t] [get_bd_pins ila_0/probe3]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/io1_t is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins axi_quad_spi_0/sck_o] [get_bd_pins ila_0/probe4]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/sck_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins axi_quad_spi_0/sck_t] [get_bd_pins ila_0/probe5]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/sck_t is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins axi_quad_spi_0/ss_o] [get_bd_pins ila_0/probe6]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/ss_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins axi_quad_spi_0/ss_t] [get_bd_pins ila_0/probe7]
WARNING: [BD 41-1306] The connection to interface pin /axi_quad_spi_0/ss_t is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
connect_bd_net [get_bd_pins axi_quad_spi_0/ip2intc_irpt] [get_bd_pins ila_0/probe8]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_quad_spi_0/ip2intc_irpt(intr) and /ila_0/probe8(undef)
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {9}] [get_bd_cells ila_0]
endgroup
save_bd_design
Wrote  : <C:\Users\hjh09\Desktop\project\spi_test\prj\top.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
save_bd_design
Wrote  : <C:\Users\hjh09\Desktop\project\spi_test\prj\top.srcs\sources_1\bd\design_1\design_1.bd> 
generate_target all [get_files  C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1295.828 ; gain = 152.445
catch { config_ip_cache -export [get_ips -all design_1_axi_quad_spi_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_jtag_axi_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_axi_quad_spi_0_0_synth_1 design_1_jtag_axi_0_0_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_ila_0_0_synth_1}
[Mon May 29 23:47:27 2023] Launched design_1_axi_quad_spi_0_0_synth_1, design_1_jtag_axi_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_ila_0_0_synth_1...
Run output will be captured here:
design_1_axi_quad_spi_0_0_synth_1: C:/Users/hjh09/Desktop/project/spi_test/prj/top.runs/design_1_axi_quad_spi_0_0_synth_1/runme.log
design_1_jtag_axi_0_0_synth_1: C:/Users/hjh09/Desktop/project/spi_test/prj/top.runs/design_1_jtag_axi_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: C:/Users/hjh09/Desktop/project/spi_test/prj/top.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_ila_0_0_synth_1: C:/Users/hjh09/Desktop/project/spi_test/prj/top.runs/design_1_ila_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files -ipstatic_source_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/modelsim} {questa=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/questa} {riviera=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/riviera} {activehdl=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
update_files -from_files C:/Users/hjh09/Desktop/project/spi_test/src/xdc/pin.xdc -to_files C:/Users/hjh09/Desktop/project/spi_test/src/xdc/led.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/hjh09/Desktop/project/spi_test/src/xdc/led.xdc' with file 'C:/Users/hjh09/Desktop/project/spi_test/src/xdc/pin.xdc'.
set_property name sys_clk [get_bd_ports clk_in1_0]
set_property name rst_n [get_bd_ports resetn_0]
save_bd_design
Wrote  : <C:\Users\hjh09\Desktop\project\spi_test\prj\top.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
Wrote  : <C:\Users\hjh09\Desktop\project\spi_test\prj\top.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files -ipstatic_source_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/modelsim} {questa=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/questa} {riviera=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/riviera} {activehdl=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_nets axi_quad_spi_0_io1_o] [get_bd_nets axi_quad_spi_0_sck_t] [get_bd_nets axi_quad_spi_0_ss_o] [get_bd_nets axi_quad_spi_0_io0_o] [get_bd_nets axi_quad_spi_0_io0_t] [get_bd_nets axi_quad_spi_0_io1_t] [get_bd_nets axi_quad_spi_0_sck_o] [get_bd_nets axi_quad_spi_0_ss_t] [get_bd_nets axi_quad_spi_0_ip2intc_irpt] [get_bd_cells ila_0]
delete_bd_objs [get_bd_intf_nets axi_quad_spi_0_SPI_0] [get_bd_intf_ports spi_rtl_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_0/ip2intc_irpt]
make_bd_intf_pins_external  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
endgroup
save_bd_design
Wrote  : <C:\Users\hjh09\Desktop\project\spi_test\prj\top.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
Wrote  : <C:\Users\hjh09\Desktop\project\spi_test\prj\top.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files -ipstatic_source_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/modelsim} {questa=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/questa} {riviera=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/riviera} {activehdl=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property top top [current_fileset]
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir c:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/ip
set_property -dict [list CONFIG.C_DATA_DEPTH {16384} CONFIG.C_NUM_OF_PROBES {9}] [get_ips ila_0]
generate_target {instantiation_template} [get_files c:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target all [get_files  c:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files c:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 12 ila_0_synth_1
[Tue May 30 00:03:11 2023] Launched ila_0_synth_1...
Run output will be captured here: C:/Users/hjh09/Desktop/project/spi_test/prj/top.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files -ipstatic_source_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/modelsim} {questa=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/questa} {riviera=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/riviera} {activehdl=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_port -dir O -type clk ACLK
connect_bd_net [get_bd_ports ACLK] [get_bd_pins clk_wiz_0/clk_100m]
save_bd_design
Wrote  : <C:\Users\hjh09\Desktop\project\spi_test\prj\top.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports ACLK] [get_bd_pins clk_wiz_0/clk_100m]'
connect_bd_net [get_bd_ports ACLK] [get_bd_pins clk_wiz_0/clk_50m]
set_property -dict [list CONFIG.FREQ_HZ {50000000}] [get_bd_ports ACLK]
set_property name spi_clk [get_bd_ports ACLK]
save_bd_design
Wrote  : <C:\Users\hjh09\Desktop\project\spi_test\prj\top.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
Wrote  : <C:\Users\hjh09\Desktop\project\spi_test\prj\top.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files -ipstatic_source_dir C:/Users/hjh09/Desktop/project/spi_test/prj/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/modelsim} {questa=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/questa} {riviera=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/riviera} {activehdl=C:/Users/hjh09/Desktop/project/spi_test/prj/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue May 30 00:15:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/hjh09/Desktop/project/spi_test/prj/top.runs/synth_1/runme.log
[Tue May 30 00:15:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/hjh09/Desktop/project/spi_test/prj/top.runs/impl_1/runme.log
reset_target all [get_files  C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hjh09/Desktop/project/spi_test/prj/top.runs/design_1_axi_quad_spi_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hjh09/Desktop/project/spi_test/prj/top.runs/design_1_jtag_axi_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hjh09/Desktop/project/spi_test/prj/top.runs/design_1_clk_wiz_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hjh09/Desktop/project/spi_test/prj/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hjh09/Desktop/project/spi_test/prj/top.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_quad_spi_0_0, cache-ID = d0f6ac2455ff982f; cache size = 19.056 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_0_0, cache-ID = 9e04574686798c1f; cache size = 19.056 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_jtag_axi_0_0, cache-ID = 6e9aed507bc79632; cache size = 19.056 MB.
[Tue May 30 00:21:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/hjh09/Desktop/project/spi_test/prj/top.runs/synth_1/runme.log
[Tue May 30 00:21:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/hjh09/Desktop/project/spi_test/prj/top.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1974.297 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 30 00:27:14 2023...
