Classic Timing Analyzer report for hardware
Fri May 04 14:05:36 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                      ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.605 ns                         ; reset                     ; controlador:ctrl|state[4]              ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 39.843 ns                        ; controlador:ctrl|state[6] ; WriteDataReg[0]                        ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.098 ns                        ; reset                     ; controlador:ctrl|state[1]              ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 30.51 MHz ( period = 32.774 ns ) ; controlador:ctrl|state[6] ; Banco_reg:BancoDeRegistradores|Reg1[0] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                           ;                                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 30.51 MHz ( period = 32.774 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.570 ns               ;
; N/A                                     ; 30.51 MHz ( period = 32.774 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.570 ns               ;
; N/A                                     ; 30.56 MHz ( period = 32.725 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.521 ns               ;
; N/A                                     ; 30.56 MHz ( period = 32.725 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.521 ns               ;
; N/A                                     ; 30.59 MHz ( period = 32.687 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.483 ns               ;
; N/A                                     ; 30.59 MHz ( period = 32.687 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.483 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.684 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.458 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.683 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.457 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.677 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.469 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.677 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.469 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.672 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.454 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.672 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.454 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.665 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.479 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.664 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.478 ns               ;
; N/A                                     ; 30.63 MHz ( period = 32.652 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.463 ns               ;
; N/A                                     ; 30.63 MHz ( period = 32.651 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.462 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.637 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.446 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.635 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.409 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.635 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.444 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.634 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.408 ns               ;
; N/A                                     ; 30.65 MHz ( period = 32.628 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.420 ns               ;
; N/A                                     ; 30.65 MHz ( period = 32.628 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.420 ns               ;
; N/A                                     ; 30.66 MHz ( period = 32.616 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.430 ns               ;
; N/A                                     ; 30.66 MHz ( period = 32.615 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.429 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.608 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.394 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.608 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.390 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.608 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.394 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.608 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.390 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.603 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.414 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.602 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.413 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.597 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.371 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.596 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.370 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.591 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.377 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.591 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.377 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.590 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.382 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.590 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.382 ns               ;
; N/A                                     ; 30.69 MHz ( period = 32.588 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.397 ns               ;
; N/A                                     ; 30.69 MHz ( period = 32.586 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.395 ns               ;
; N/A                                     ; 30.69 MHz ( period = 32.584 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.380 ns               ;
; N/A                                     ; 30.69 MHz ( period = 32.584 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.380 ns               ;
; N/A                                     ; 30.69 MHz ( period = 32.582 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.342 ns               ;
; N/A                                     ; 30.69 MHz ( period = 32.581 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.341 ns               ;
; N/A                                     ; 30.69 MHz ( period = 32.581 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.365 ns               ;
; N/A                                     ; 30.69 MHz ( period = 32.581 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.365 ns               ;
; N/A                                     ; 30.70 MHz ( period = 32.578 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.392 ns               ;
; N/A                                     ; 30.70 MHz ( period = 32.577 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.391 ns               ;
; N/A                                     ; 30.70 MHz ( period = 32.575 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.353 ns               ;
; N/A                                     ; 30.70 MHz ( period = 32.575 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.353 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.565 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.376 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.564 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.375 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.563 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.363 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.562 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.362 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.550 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.359 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.550 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.347 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.549 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.346 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.548 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.357 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.535 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.330 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.533 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.328 ns               ;
; N/A                                     ; 30.75 MHz ( period = 32.518 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.282 ns               ;
; N/A                                     ; 30.75 MHz ( period = 32.518 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.278 ns               ;
; N/A                                     ; 30.75 MHz ( period = 32.517 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.281 ns               ;
; N/A                                     ; 30.75 MHz ( period = 32.517 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.277 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.511 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.293 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.511 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.289 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.511 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.293 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.511 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.289 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.508 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.292 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.508 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.292 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.501 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.265 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.500 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.264 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.499 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.303 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.499 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.299 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.498 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.302 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.498 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.298 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.494 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.268 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.494 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.276 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.494 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.276 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.493 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.267 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.491 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.253 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.490 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.252 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.487 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.279 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.487 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.279 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.486 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.287 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.486 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.283 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.485 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.286 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.485 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.282 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.484 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.264 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.484 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.264 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.482 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.286 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.481 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.285 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.476 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.257 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.476 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.257 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.475 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.289 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.474 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.288 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.472 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.274 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.471 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.270 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.471 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.266 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.471 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.273 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.469 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.268 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.469 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.264 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.469 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.270 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.468 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.269 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.462 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.273 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.461 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.272 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.459 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.258 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.458 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.257 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.454 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.253 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.452 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.251 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.447 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.256 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.445 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.254 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.444 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.241 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.442 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.239 ns               ;
; N/A                                     ; 30.84 MHz ( period = 32.430 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.212 ns               ;
; N/A                                     ; 30.84 MHz ( period = 32.430 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.212 ns               ;
; N/A                                     ; 30.84 MHz ( period = 32.428 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.210 ns               ;
; N/A                                     ; 30.84 MHz ( period = 32.428 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.210 ns               ;
; N/A                                     ; 30.85 MHz ( period = 32.418 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.180 ns               ;
; N/A                                     ; 30.85 MHz ( period = 32.418 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 32.237 ns               ;
; N/A                                     ; 30.85 MHz ( period = 32.417 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.179 ns               ;
; N/A                                     ; 30.85 MHz ( period = 32.415 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.234 ns               ;
; N/A                                     ; 30.85 MHz ( period = 32.411 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.191 ns               ;
; N/A                                     ; 30.85 MHz ( period = 32.411 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.191 ns               ;
; N/A                                     ; 30.86 MHz ( period = 32.405 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.223 ns               ;
; N/A                                     ; 30.86 MHz ( period = 32.404 ns )                    ; controlador:ctrl|state[5]        ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.200 ns               ;
; N/A                                     ; 30.86 MHz ( period = 32.404 ns )                    ; controlador:ctrl|state[5]        ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.200 ns               ;
; N/A                                     ; 30.86 MHz ( period = 32.404 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 32.222 ns               ;
; N/A                                     ; 30.86 MHz ( period = 32.402 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.218 ns               ;
; N/A                                     ; 30.86 MHz ( period = 32.402 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.218 ns               ;
; N/A                                     ; 30.87 MHz ( period = 32.399 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.201 ns               ;
; N/A                                     ; 30.87 MHz ( period = 32.398 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.200 ns               ;
; N/A                                     ; 30.87 MHz ( period = 32.390 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.174 ns               ;
; N/A                                     ; 30.87 MHz ( period = 32.390 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.174 ns               ;
; N/A                                     ; 30.88 MHz ( period = 32.386 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.145 ns               ;
; N/A                                     ; 30.88 MHz ( period = 32.386 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.185 ns               ;
; N/A                                     ; 30.88 MHz ( period = 32.385 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.144 ns               ;
; N/A                                     ; 30.88 MHz ( period = 32.385 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.184 ns               ;
; N/A                                     ; 30.88 MHz ( period = 32.379 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.156 ns               ;
; N/A                                     ; 30.88 MHz ( period = 32.379 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.156 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.371 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.168 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.369 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 32.188 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.369 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.166 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.368 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 32.169 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.368 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 32.169 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.367 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.166 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.366 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.185 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.366 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.165 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.356 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.174 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.355 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 32.173 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.354 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.150 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.353 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.149 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.353 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.169 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.353 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.169 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.343 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.155 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.343 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.155 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.340 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.100 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.339 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.099 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.339 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.133 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.338 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.098 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.337 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.097 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.337 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.131 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.333 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.111 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.333 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.111 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.331 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 32.150 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.331 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.109 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.331 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.109 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.328 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.147 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.324 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 32.129 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.321 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.121 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.321 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 32.123 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.320 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.120 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.320 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 32.125 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.319 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.119 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.319 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 32.120 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.319 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 32.120 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.318 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.118 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.318 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.136 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.317 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 32.119 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.317 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 32.135 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.316 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 32.121 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.315 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.131 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.315 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.131 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.314 ns )                    ; controlador:ctrl|state[5]        ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.088 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.313 ns )                    ; controlador:ctrl|state[5]        ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.087 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.313 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.118 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.309 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.113 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.309 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.113 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.308 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.105 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.307 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.104 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.307 ns )                    ; controlador:ctrl|state[5]        ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.099 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.307 ns )                    ; controlador:ctrl|state[5]        ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.099 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.307 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 32.121 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.306 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.103 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.306 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.120 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.305 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.102 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.303 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.107 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.302 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 32.106 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.062 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.102 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.102 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.299 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.061 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 1.605 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 1.368 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 1.368 ns   ; reset ; controlador:ctrl|state[6] ; clock    ;
; N/A   ; None         ; 1.368 ns   ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A   ; None         ; 1.368 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 1.368 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 1.346 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 39.843 ns  ; controlador:ctrl|state[6]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.794 ns  ; controlador:ctrl|state[0]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.756 ns  ; controlador:ctrl|state[3]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.741 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.677 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.677 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.660 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.653 ns  ; controlador:ctrl|state[2]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.650 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.577 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.545 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.499 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.497 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.473 ns  ; controlador:ctrl|state[5]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.459 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.363 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.341 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 38.979 ns  ; controlador:ctrl|state[4]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 38.939 ns  ; controlador:ctrl|state[6]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.931 ns  ; controlador:ctrl|state[1]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 38.890 ns  ; controlador:ctrl|state[0]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.852 ns  ; controlador:ctrl|state[3]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.837 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.773 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.773 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.756 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.749 ns  ; controlador:ctrl|state[2]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.746 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.673 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.641 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.603 ns  ; controlador:ctrl|state[6]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.595 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.593 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.569 ns  ; controlador:ctrl|state[5]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.555 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.554 ns  ; controlador:ctrl|state[0]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.516 ns  ; controlador:ctrl|state[3]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.501 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.459 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.437 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.437 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.437 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.420 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.413 ns  ; controlador:ctrl|state[2]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.410 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.337 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.305 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.259 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.257 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.233 ns  ; controlador:ctrl|state[5]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.219 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.123 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.110 ns  ; controlador:ctrl|state[6]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.101 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.075 ns  ; controlador:ctrl|state[4]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.061 ns  ; controlador:ctrl|state[0]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.027 ns  ; controlador:ctrl|state[1]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.023 ns  ; controlador:ctrl|state[3]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.008 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.989 ns  ; controlador:ctrl|state[6]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.969 ns  ; controlador:ctrl|state[6]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.944 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.944 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.940 ns  ; controlador:ctrl|state[0]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.927 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.920 ns  ; controlador:ctrl|state[2]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.920 ns  ; controlador:ctrl|state[0]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.917 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.902 ns  ; controlador:ctrl|state[3]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.887 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.882 ns  ; controlador:ctrl|state[3]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.867 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.844 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.823 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.823 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.812 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.806 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.803 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.803 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.799 ns  ; controlador:ctrl|state[2]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.796 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.786 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.779 ns  ; controlador:ctrl|state[2]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.776 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.766 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.764 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.740 ns  ; controlador:ctrl|state[5]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.739 ns  ; controlador:ctrl|state[4]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.726 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.723 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.703 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.691 ns  ; controlador:ctrl|state[1]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.691 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.671 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.645 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.643 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.630 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.625 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.623 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.619 ns  ; controlador:ctrl|state[5]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.608 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.605 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.599 ns  ; controlador:ctrl|state[5]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.597 ns  ; Registrador:B|Saida[0]           ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 37.585 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.540 ns  ; Registrador:B|Saida[1]           ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 37.509 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.489 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.487 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.467 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.246 ns  ; controlador:ctrl|state[4]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.198 ns  ; controlador:ctrl|state[1]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.135 ns  ; controlador:ctrl|state[6]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.125 ns  ; controlador:ctrl|state[4]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.119 ns  ; RegDesloc:Deslocamento|temp[0]   ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 37.105 ns  ; controlador:ctrl|state[4]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.100 ns  ; controlador:ctrl|state[6]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.086 ns  ; controlador:ctrl|state[0]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.077 ns  ; controlador:ctrl|state[1]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.057 ns  ; controlador:ctrl|state[1]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.051 ns  ; controlador:ctrl|state[0]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.048 ns  ; controlador:ctrl|state[3]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.033 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.013 ns  ; controlador:ctrl|state[3]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.998 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.969 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.969 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.952 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.945 ns  ; controlador:ctrl|state[2]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.942 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.934 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.934 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.917 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.910 ns  ; controlador:ctrl|state[2]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.907 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.869 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.837 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.834 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.802 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.791 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.789 ns  ; controlador:ctrl|state[6]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.789 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.765 ns  ; controlador:ctrl|state[5]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.756 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.754 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.751 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.740 ns  ; controlador:ctrl|state[0]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.730 ns  ; controlador:ctrl|state[5]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.716 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.702 ns  ; controlador:ctrl|state[3]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.693 ns  ; Registrador:B|Saida[0]           ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 36.687 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.655 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.636 ns  ; Registrador:B|Saida[1]           ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 36.633 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.623 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.623 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.620 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.606 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.599 ns  ; controlador:ctrl|state[2]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.598 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.596 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.553 ns  ; Registrador:A|Saida[1]           ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 36.523 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.491 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.445 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.443 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.419 ns  ; controlador:ctrl|state[5]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.405 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.377 ns  ; Registrador:B|Saida[2]           ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 36.357 ns  ; Registrador:B|Saida[0]           ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 36.309 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.300 ns  ; Registrador:B|Saida[1]           ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 36.287 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.271 ns  ; controlador:ctrl|state[4]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.266 ns  ; controlador:ctrl|state[6]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.236 ns  ; controlador:ctrl|state[4]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.223 ns  ; controlador:ctrl|state[1]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.217 ns  ; controlador:ctrl|state[0]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.216 ns  ; Registrador:B|Saida[3]           ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 36.215 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 36.188 ns  ; controlador:ctrl|state[1]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.179 ns  ; controlador:ctrl|state[3]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.164 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.100 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.100 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.083 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.076 ns  ; controlador:ctrl|state[2]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.073 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.037 ns  ; RegDesloc:Deslocamento|temp[2]   ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 36.000 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 35.968 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 35.925 ns  ; controlador:ctrl|state[4]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.922 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 35.920 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 35.896 ns  ; controlador:ctrl|state[5]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 35.882 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 35.879 ns  ; RegDesloc:Deslocamento|temp[0]   ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 35.877 ns  ; controlador:ctrl|state[1]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.864 ns  ; Registrador:B|Saida[0]           ; MaiorULA            ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -1.098 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -1.120 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -1.120 ns ; reset ; controlador:ctrl|state[6] ; clock    ;
; N/A           ; None        ; -1.120 ns ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A           ; None        ; -1.120 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -1.120 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -1.357 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 04 14:05:35 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 30.51 MHz between source register "controlador:ctrl|state[6]" and destination register "Banco_reg:BancoDeRegistradores|Reg3[0]" (period= 32.774 ns)
    Info: + Longest register to register delay is 32.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y37_N15; Fanout = 84; REG Node = 'controlador:ctrl|state[6]'
        Info: 2: + IC(1.579 ns) + CELL(0.545 ns) = 2.124 ns; Loc. = LCCOMB_X57_Y36_N4; Fanout = 1; COMB Node = 'controlador:ctrl|Selector21~18'
        Info: 3: + IC(0.308 ns) + CELL(0.322 ns) = 2.754 ns; Loc. = LCCOMB_X57_Y36_N22; Fanout = 2; COMB Node = 'controlador:ctrl|Selector21~19'
        Info: 4: + IC(0.301 ns) + CELL(0.178 ns) = 3.233 ns; Loc. = LCCOMB_X57_Y36_N16; Fanout = 1; COMB Node = 'controlador:ctrl|Selector21~28'
        Info: 5: + IC(0.300 ns) + CELL(0.322 ns) = 3.855 ns; Loc. = LCCOMB_X57_Y36_N20; Fanout = 50; COMB Node = 'controlador:ctrl|Selector21~34'
        Info: 6: + IC(0.868 ns) + CELL(0.322 ns) = 5.045 ns; Loc. = LCCOMB_X54_Y36_N26; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux30~0'
        Info: 7: + IC(0.293 ns) + CELL(0.178 ns) = 5.516 ns; Loc. = LCCOMB_X54_Y36_N22; Fanout = 4; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux30~1'
        Info: 8: + IC(1.200 ns) + CELL(0.178 ns) = 6.894 ns; Loc. = LCCOMB_X57_Y38_N24; Fanout = 2; COMB Node = 'Ula32:ULA|Mux62~0'
        Info: 9: + IC(0.311 ns) + CELL(0.319 ns) = 7.524 ns; Loc. = LCCOMB_X57_Y38_N12; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~14'
        Info: 10: + IC(0.322 ns) + CELL(0.178 ns) = 8.024 ns; Loc. = LCCOMB_X57_Y38_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~16'
        Info: 11: + IC(0.305 ns) + CELL(0.521 ns) = 8.850 ns; Loc. = LCCOMB_X57_Y38_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~19'
        Info: 12: + IC(0.306 ns) + CELL(0.319 ns) = 9.475 ns; Loc. = LCCOMB_X57_Y38_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~20'
        Info: 13: + IC(0.299 ns) + CELL(0.178 ns) = 9.952 ns; Loc. = LCCOMB_X57_Y38_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~23'
        Info: 14: + IC(0.301 ns) + CELL(0.178 ns) = 10.431 ns; Loc. = LCCOMB_X57_Y38_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~24'
        Info: 15: + IC(0.299 ns) + CELL(0.178 ns) = 10.908 ns; Loc. = LCCOMB_X57_Y38_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~25'
        Info: 16: + IC(0.322 ns) + CELL(0.178 ns) = 11.408 ns; Loc. = LCCOMB_X57_Y38_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~26'
        Info: 17: + IC(1.129 ns) + CELL(0.322 ns) = 12.859 ns; Loc. = LCCOMB_X52_Y38_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~28'
        Info: 18: + IC(0.316 ns) + CELL(0.319 ns) = 13.494 ns; Loc. = LCCOMB_X52_Y38_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~30'
        Info: 19: + IC(0.312 ns) + CELL(0.322 ns) = 14.128 ns; Loc. = LCCOMB_X52_Y38_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~31'
        Info: 20: + IC(0.313 ns) + CELL(0.178 ns) = 14.619 ns; Loc. = LCCOMB_X52_Y38_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~32'
        Info: 21: + IC(0.310 ns) + CELL(0.322 ns) = 15.251 ns; Loc. = LCCOMB_X52_Y38_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~34'
        Info: 22: + IC(0.305 ns) + CELL(0.178 ns) = 15.734 ns; Loc. = LCCOMB_X52_Y38_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~36'
        Info: 23: + IC(0.312 ns) + CELL(0.322 ns) = 16.368 ns; Loc. = LCCOMB_X52_Y38_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~37'
        Info: 24: + IC(0.311 ns) + CELL(0.178 ns) = 16.857 ns; Loc. = LCCOMB_X52_Y38_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~39'
        Info: 25: + IC(0.314 ns) + CELL(0.322 ns) = 17.493 ns; Loc. = LCCOMB_X52_Y38_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~40'
        Info: 26: + IC(0.314 ns) + CELL(0.178 ns) = 17.985 ns; Loc. = LCCOMB_X52_Y38_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~42'
        Info: 27: + IC(0.310 ns) + CELL(0.322 ns) = 18.617 ns; Loc. = LCCOMB_X52_Y38_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~43'
        Info: 28: + IC(0.937 ns) + CELL(0.178 ns) = 19.732 ns; Loc. = LCCOMB_X51_Y35_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~44'
        Info: 29: + IC(0.536 ns) + CELL(0.322 ns) = 20.590 ns; Loc. = LCCOMB_X51_Y35_N22; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[21]~46'
        Info: 30: + IC(0.320 ns) + CELL(0.178 ns) = 21.088 ns; Loc. = LCCOMB_X51_Y35_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~47'
        Info: 31: + IC(0.309 ns) + CELL(0.322 ns) = 21.719 ns; Loc. = LCCOMB_X51_Y35_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~49'
        Info: 32: + IC(0.308 ns) + CELL(0.178 ns) = 22.205 ns; Loc. = LCCOMB_X51_Y35_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~51'
        Info: 33: + IC(0.303 ns) + CELL(0.322 ns) = 22.830 ns; Loc. = LCCOMB_X51_Y35_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~52'
        Info: 34: + IC(0.887 ns) + CELL(0.178 ns) = 23.895 ns; Loc. = LCCOMB_X52_Y36_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~53'
        Info: 35: + IC(0.305 ns) + CELL(0.322 ns) = 24.522 ns; Loc. = LCCOMB_X52_Y36_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~55'
        Info: 36: + IC(0.918 ns) + CELL(0.178 ns) = 25.618 ns; Loc. = LCCOMB_X52_Y33_N30; Fanout = 2; COMB Node = 'Ula32:ULA|soma_temp[28]'
        Info: 37: + IC(0.911 ns) + CELL(0.278 ns) = 26.807 ns; Loc. = LCCOMB_X52_Y36_N30; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~0'
        Info: 38: + IC(0.290 ns) + CELL(0.178 ns) = 27.275 ns; Loc. = LCCOMB_X52_Y36_N6; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~2'
        Info: 39: + IC(0.310 ns) + CELL(0.178 ns) = 27.763 ns; Loc. = LCCOMB_X52_Y36_N18; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~3'
        Info: 40: + IC(0.297 ns) + CELL(0.178 ns) = 28.238 ns; Loc. = LCCOMB_X52_Y36_N2; Fanout = 2; COMB Node = 'Ula32:ULA|Maior~4'
        Info: 41: + IC(0.305 ns) + CELL(0.178 ns) = 28.721 ns; Loc. = LCCOMB_X52_Y36_N24; Fanout = 1; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~1'
        Info: 42: + IC(1.795 ns) + CELL(0.322 ns) = 30.838 ns; Loc. = LCCOMB_X35_Y31_N16; Fanout = 33; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~3'
        Info: 43: + IC(1.319 ns) + CELL(0.413 ns) = 32.570 ns; Loc. = LCFF_X36_Y33_N1; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores|Reg3[0]'
        Info: Total cell delay = 10.960 ns ( 33.65 % )
        Info: Total interconnect delay = 21.610 ns ( 66.35 % )
    Info: - Smallest clock skew is 0.035 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.064 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1616; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.312 ns) + CELL(0.602 ns) = 3.064 ns; Loc. = LCFF_X36_Y33_N1; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores|Reg3[0]'
            Info: Total cell delay = 1.628 ns ( 53.13 % )
            Info: Total interconnect delay = 1.436 ns ( 46.87 % )
        Info: - Longest clock path from clock "clock" to source register is 3.029 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1616; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.277 ns) + CELL(0.602 ns) = 3.029 ns; Loc. = LCFF_X58_Y37_N15; Fanout = 84; REG Node = 'controlador:ctrl|state[6]'
            Info: Total cell delay = 1.628 ns ( 53.75 % )
            Info: Total interconnect delay = 1.401 ns ( 46.25 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[4]" (data pin = "reset", clock pin = "clock") is 1.605 ns
    Info: + Longest pin to register delay is 4.697 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'reset'
        Info: 2: + IC(3.091 ns) + CELL(0.580 ns) = 4.697 ns; Loc. = LCFF_X59_Y35_N1; Fanout = 77; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.606 ns ( 34.19 % )
        Info: Total interconnect delay = 3.091 ns ( 65.81 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.054 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1616; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.302 ns) + CELL(0.602 ns) = 3.054 ns; Loc. = LCFF_X59_Y35_N1; Fanout = 77; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.628 ns ( 53.31 % )
        Info: Total interconnect delay = 1.426 ns ( 46.69 % )
Info: tco from clock "clock" to destination pin "WriteDataReg[0]" through register "controlador:ctrl|state[6]" is 39.843 ns
    Info: + Longest clock path from clock "clock" to source register is 3.029 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1616; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.277 ns) + CELL(0.602 ns) = 3.029 ns; Loc. = LCFF_X58_Y37_N15; Fanout = 84; REG Node = 'controlador:ctrl|state[6]'
        Info: Total cell delay = 1.628 ns ( 53.75 % )
        Info: Total interconnect delay = 1.401 ns ( 46.25 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 36.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y37_N15; Fanout = 84; REG Node = 'controlador:ctrl|state[6]'
        Info: 2: + IC(1.579 ns) + CELL(0.545 ns) = 2.124 ns; Loc. = LCCOMB_X57_Y36_N4; Fanout = 1; COMB Node = 'controlador:ctrl|Selector21~18'
        Info: 3: + IC(0.308 ns) + CELL(0.322 ns) = 2.754 ns; Loc. = LCCOMB_X57_Y36_N22; Fanout = 2; COMB Node = 'controlador:ctrl|Selector21~19'
        Info: 4: + IC(0.301 ns) + CELL(0.178 ns) = 3.233 ns; Loc. = LCCOMB_X57_Y36_N16; Fanout = 1; COMB Node = 'controlador:ctrl|Selector21~28'
        Info: 5: + IC(0.300 ns) + CELL(0.322 ns) = 3.855 ns; Loc. = LCCOMB_X57_Y36_N20; Fanout = 50; COMB Node = 'controlador:ctrl|Selector21~34'
        Info: 6: + IC(0.868 ns) + CELL(0.322 ns) = 5.045 ns; Loc. = LCCOMB_X54_Y36_N26; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux30~0'
        Info: 7: + IC(0.293 ns) + CELL(0.178 ns) = 5.516 ns; Loc. = LCCOMB_X54_Y36_N22; Fanout = 4; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux30~1'
        Info: 8: + IC(1.200 ns) + CELL(0.178 ns) = 6.894 ns; Loc. = LCCOMB_X57_Y38_N24; Fanout = 2; COMB Node = 'Ula32:ULA|Mux62~0'
        Info: 9: + IC(0.311 ns) + CELL(0.319 ns) = 7.524 ns; Loc. = LCCOMB_X57_Y38_N12; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~14'
        Info: 10: + IC(0.322 ns) + CELL(0.178 ns) = 8.024 ns; Loc. = LCCOMB_X57_Y38_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~16'
        Info: 11: + IC(0.305 ns) + CELL(0.521 ns) = 8.850 ns; Loc. = LCCOMB_X57_Y38_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~19'
        Info: 12: + IC(0.306 ns) + CELL(0.319 ns) = 9.475 ns; Loc. = LCCOMB_X57_Y38_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~20'
        Info: 13: + IC(0.299 ns) + CELL(0.178 ns) = 9.952 ns; Loc. = LCCOMB_X57_Y38_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~23'
        Info: 14: + IC(0.301 ns) + CELL(0.178 ns) = 10.431 ns; Loc. = LCCOMB_X57_Y38_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~24'
        Info: 15: + IC(0.299 ns) + CELL(0.178 ns) = 10.908 ns; Loc. = LCCOMB_X57_Y38_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~25'
        Info: 16: + IC(0.322 ns) + CELL(0.178 ns) = 11.408 ns; Loc. = LCCOMB_X57_Y38_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~26'
        Info: 17: + IC(1.129 ns) + CELL(0.322 ns) = 12.859 ns; Loc. = LCCOMB_X52_Y38_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~28'
        Info: 18: + IC(0.316 ns) + CELL(0.319 ns) = 13.494 ns; Loc. = LCCOMB_X52_Y38_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~30'
        Info: 19: + IC(0.312 ns) + CELL(0.322 ns) = 14.128 ns; Loc. = LCCOMB_X52_Y38_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~31'
        Info: 20: + IC(0.313 ns) + CELL(0.178 ns) = 14.619 ns; Loc. = LCCOMB_X52_Y38_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~32'
        Info: 21: + IC(0.310 ns) + CELL(0.322 ns) = 15.251 ns; Loc. = LCCOMB_X52_Y38_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~34'
        Info: 22: + IC(0.305 ns) + CELL(0.178 ns) = 15.734 ns; Loc. = LCCOMB_X52_Y38_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~36'
        Info: 23: + IC(0.312 ns) + CELL(0.322 ns) = 16.368 ns; Loc. = LCCOMB_X52_Y38_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~37'
        Info: 24: + IC(0.311 ns) + CELL(0.178 ns) = 16.857 ns; Loc. = LCCOMB_X52_Y38_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~39'
        Info: 25: + IC(0.314 ns) + CELL(0.322 ns) = 17.493 ns; Loc. = LCCOMB_X52_Y38_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~40'
        Info: 26: + IC(0.314 ns) + CELL(0.178 ns) = 17.985 ns; Loc. = LCCOMB_X52_Y38_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~42'
        Info: 27: + IC(0.310 ns) + CELL(0.322 ns) = 18.617 ns; Loc. = LCCOMB_X52_Y38_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~43'
        Info: 28: + IC(0.937 ns) + CELL(0.178 ns) = 19.732 ns; Loc. = LCCOMB_X51_Y35_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~44'
        Info: 29: + IC(0.536 ns) + CELL(0.322 ns) = 20.590 ns; Loc. = LCCOMB_X51_Y35_N22; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[21]~46'
        Info: 30: + IC(0.320 ns) + CELL(0.178 ns) = 21.088 ns; Loc. = LCCOMB_X51_Y35_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~47'
        Info: 31: + IC(0.309 ns) + CELL(0.322 ns) = 21.719 ns; Loc. = LCCOMB_X51_Y35_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~49'
        Info: 32: + IC(0.308 ns) + CELL(0.178 ns) = 22.205 ns; Loc. = LCCOMB_X51_Y35_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~51'
        Info: 33: + IC(0.303 ns) + CELL(0.322 ns) = 22.830 ns; Loc. = LCCOMB_X51_Y35_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~52'
        Info: 34: + IC(0.887 ns) + CELL(0.178 ns) = 23.895 ns; Loc. = LCCOMB_X52_Y36_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~53'
        Info: 35: + IC(0.305 ns) + CELL(0.322 ns) = 24.522 ns; Loc. = LCCOMB_X52_Y36_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~55'
        Info: 36: + IC(0.918 ns) + CELL(0.178 ns) = 25.618 ns; Loc. = LCCOMB_X52_Y33_N30; Fanout = 2; COMB Node = 'Ula32:ULA|soma_temp[28]'
        Info: 37: + IC(0.911 ns) + CELL(0.278 ns) = 26.807 ns; Loc. = LCCOMB_X52_Y36_N30; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~0'
        Info: 38: + IC(0.290 ns) + CELL(0.178 ns) = 27.275 ns; Loc. = LCCOMB_X52_Y36_N6; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~2'
        Info: 39: + IC(0.310 ns) + CELL(0.178 ns) = 27.763 ns; Loc. = LCCOMB_X52_Y36_N18; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~3'
        Info: 40: + IC(0.297 ns) + CELL(0.178 ns) = 28.238 ns; Loc. = LCCOMB_X52_Y36_N2; Fanout = 2; COMB Node = 'Ula32:ULA|Maior~4'
        Info: 41: + IC(0.305 ns) + CELL(0.178 ns) = 28.721 ns; Loc. = LCCOMB_X52_Y36_N24; Fanout = 1; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~1'
        Info: 42: + IC(1.795 ns) + CELL(0.322 ns) = 30.838 ns; Loc. = LCCOMB_X35_Y31_N16; Fanout = 33; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~3'
        Info: 43: + IC(2.713 ns) + CELL(2.986 ns) = 36.537 ns; Loc. = PIN_F13; Fanout = 0; PIN Node = 'WriteDataReg[0]'
        Info: Total cell delay = 13.533 ns ( 37.04 % )
        Info: Total interconnect delay = 23.004 ns ( 62.96 % )
Info: th for register "controlador:ctrl|state[1]" (data pin = "reset", clock pin = "clock") is -1.098 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.071 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1616; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.319 ns) + CELL(0.602 ns) = 3.071 ns; Loc. = LCFF_X58_Y33_N9; Fanout = 70; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.628 ns ( 53.01 % )
        Info: Total interconnect delay = 1.443 ns ( 46.99 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.455 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'reset'
        Info: 2: + IC(2.849 ns) + CELL(0.580 ns) = 4.455 ns; Loc. = LCFF_X58_Y33_N9; Fanout = 70; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.606 ns ( 36.05 % )
        Info: Total interconnect delay = 2.849 ns ( 63.95 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 212 megabytes
    Info: Processing ended: Fri May 04 14:05:37 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


