
STM32_ILI9341_XPT2046_PARA_LCD_DINOCHROME.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061fc  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08006390  08006390  00007390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063c0  080063c0  00008018  2**0
                  CONTENTS
  4 .ARM          00000000  080063c0  080063c0  00008018  2**0
                  CONTENTS
  5 .preinit_array 00000000  080063c0  080063c0  00008018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063c0  080063c0  000073c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080063c4  080063c4  000073c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  080063c8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008018  2**0
                  CONTENTS
 10 .bss          000000f8  20000018  20000018  00008018  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000110  20000110  00008018  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008018  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d390  00000000  00000000  00008048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022c2  00000000  00000000  000153d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d38  00000000  00000000  000176a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a37  00000000  00000000  000183d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021b32  00000000  00000000  00018e0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012999  00000000  00000000  0003a941  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cea68  00000000  00000000  0004d2da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011bd42  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003638  00000000  00000000  0011bd88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  0011f3c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000018 	.word	0x20000018
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08006378 	.word	0x08006378

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	2000001c 	.word	0x2000001c
 80001d0:	08006378 	.word	0x08006378

080001d4 <LCD_write>:
u16 DeviceCode;	 



void LCD_write(u16 VAL)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	80fb      	strh	r3, [r7, #6]
	LCD_CS_CLR;  
 80001de:	4b0a      	ldr	r3, [pc, #40]	@ (8000208 <LCD_write+0x34>)
 80001e0:	2202      	movs	r2, #2
 80001e2:	629a      	str	r2, [r3, #40]	@ 0x28
	DATAOUT(VAL);
 80001e4:	4a09      	ldr	r2, [pc, #36]	@ (800020c <LCD_write+0x38>)
 80001e6:	88fb      	ldrh	r3, [r7, #6]
 80001e8:	6153      	str	r3, [r2, #20]
	LCD_WR_CLR;
 80001ea:	4b07      	ldr	r3, [pc, #28]	@ (8000208 <LCD_write+0x34>)
 80001ec:	2208      	movs	r2, #8
 80001ee:	629a      	str	r2, [r3, #40]	@ 0x28
	LCD_WR_SET;
 80001f0:	4b05      	ldr	r3, [pc, #20]	@ (8000208 <LCD_write+0x34>)
 80001f2:	2208      	movs	r2, #8
 80001f4:	619a      	str	r2, [r3, #24]
	LCD_CS_SET;
 80001f6:	4b04      	ldr	r3, [pc, #16]	@ (8000208 <LCD_write+0x34>)
 80001f8:	2202      	movs	r2, #2
 80001fa:	619a      	str	r2, [r3, #24]
}
 80001fc:	bf00      	nop
 80001fe:	370c      	adds	r7, #12
 8000200:	46bd      	mov	sp, r7
 8000202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000206:	4770      	bx	lr
 8000208:	48000800 	.word	0x48000800
 800020c:	48000400 	.word	0x48000400

08000210 <LCD_WR_REG>:
 * @function   :Write an 16-bit command to the LCD screen
 * @parameters :data:Command value to be written
 * @retvalue   :None
******************************************************************************/
void LCD_WR_REG(u16 data)
{ 
 8000210:	b580      	push	{r7, lr}
 8000212:	b082      	sub	sp, #8
 8000214:	af00      	add	r7, sp, #0
 8000216:	4603      	mov	r3, r0
 8000218:	80fb      	strh	r3, [r7, #6]
   LCD_RS_CLR;     
 800021a:	4b05      	ldr	r3, [pc, #20]	@ (8000230 <LCD_WR_REG+0x20>)
 800021c:	2204      	movs	r2, #4
 800021e:	629a      	str	r2, [r3, #40]	@ 0x28
	 #if LCD_USE8BIT_MODEL
	 LCD_write(data<<8);
	 #else
	 LCD_write(data);
 8000220:	88fb      	ldrh	r3, [r7, #6]
 8000222:	4618      	mov	r0, r3
 8000224:	f7ff ffd6 	bl	80001d4 <LCD_write>
	 #endif
}
 8000228:	bf00      	nop
 800022a:	3708      	adds	r7, #8
 800022c:	46bd      	mov	sp, r7
 800022e:	bd80      	pop	{r7, pc}
 8000230:	48000800 	.word	0x48000800

08000234 <LCD_WriteReg>:
 * @parameters :LCD_Reg:Register address
                LCD_RegValue:Data to be written
 * @retvalue   :None
******************************************************************************/
void LCD_WriteReg(u16 LCD_Reg, u16 LCD_RegValue)
{	
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	4603      	mov	r3, r0
 800023c:	460a      	mov	r2, r1
 800023e:	80fb      	strh	r3, [r7, #6]
 8000240:	4613      	mov	r3, r2
 8000242:	80bb      	strh	r3, [r7, #4]
	LCD_WR_REG(LCD_Reg);  
 8000244:	88fb      	ldrh	r3, [r7, #6]
 8000246:	4618      	mov	r0, r3
 8000248:	f7ff ffe2 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(LCD_RegValue);	    		 
 800024c:	4b0a      	ldr	r3, [pc, #40]	@ (8000278 <LCD_WriteReg+0x44>)
 800024e:	2204      	movs	r2, #4
 8000250:	619a      	str	r2, [r3, #24]
 8000252:	4b09      	ldr	r3, [pc, #36]	@ (8000278 <LCD_WriteReg+0x44>)
 8000254:	2202      	movs	r2, #2
 8000256:	629a      	str	r2, [r3, #40]	@ 0x28
 8000258:	4a08      	ldr	r2, [pc, #32]	@ (800027c <LCD_WriteReg+0x48>)
 800025a:	88bb      	ldrh	r3, [r7, #4]
 800025c:	6153      	str	r3, [r2, #20]
 800025e:	4b06      	ldr	r3, [pc, #24]	@ (8000278 <LCD_WriteReg+0x44>)
 8000260:	2208      	movs	r2, #8
 8000262:	629a      	str	r2, [r3, #40]	@ 0x28
 8000264:	4b04      	ldr	r3, [pc, #16]	@ (8000278 <LCD_WriteReg+0x44>)
 8000266:	2208      	movs	r2, #8
 8000268:	619a      	str	r2, [r3, #24]
 800026a:	4b03      	ldr	r3, [pc, #12]	@ (8000278 <LCD_WriteReg+0x44>)
 800026c:	2202      	movs	r2, #2
 800026e:	619a      	str	r2, [r3, #24]
}	   
 8000270:	bf00      	nop
 8000272:	3708      	adds	r7, #8
 8000274:	46bd      	mov	sp, r7
 8000276:	bd80      	pop	{r7, pc}
 8000278:	48000800 	.word	0x48000800
 800027c:	48000400 	.word	0x48000400

08000280 <LCD_WriteRAM_Prepare>:
 * @function   :Write GRAM
 * @parameters :None
 * @retvalue   :None
******************************************************************************/	 
void LCD_WriteRAM_Prepare(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
	LCD_WR_REG(lcddev.wramcmd);
 8000284:	4b03      	ldr	r3, [pc, #12]	@ (8000294 <LCD_WriteRAM_Prepare+0x14>)
 8000286:	891b      	ldrh	r3, [r3, #8]
 8000288:	4618      	mov	r0, r3
 800028a:	f7ff ffc1 	bl	8000210 <LCD_WR_REG>
}	 
 800028e:	bf00      	nop
 8000290:	bd80      	pop	{r7, pc}
 8000292:	bf00      	nop
 8000294:	20000034 	.word	0x20000034

08000298 <Lcd_WriteData_16Bit>:
 * @function   :Write an 16-bit command to the LCD screen
 * @parameters :Data:Data to be written
 * @retvalue   :None
******************************************************************************/	 
void Lcd_WriteData_16Bit(u16 Data)
{	
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
 800029e:	4603      	mov	r3, r0
 80002a0:	80fb      	strh	r3, [r7, #6]
   LCD_RS_SET; 
 80002a2:	4b05      	ldr	r3, [pc, #20]	@ (80002b8 <Lcd_WriteData_16Bit+0x20>)
 80002a4:	2204      	movs	r2, #4
 80002a6:	619a      	str	r2, [r3, #24]
		LCD_WR_SET;
		LCD_CS_SET;
 //  LCD_write(Data&0xFF00);
//	 LCD_write(Data<<8);
	 #else
	 LCD_write(Data);
 80002a8:	88fb      	ldrh	r3, [r7, #6]
 80002aa:	4618      	mov	r0, r3
 80002ac:	f7ff ff92 	bl	80001d4 <LCD_write>
	 #endif
}
 80002b0:	bf00      	nop
 80002b2:	3708      	adds	r7, #8
 80002b4:	46bd      	mov	sp, r7
 80002b6:	bd80      	pop	{r7, pc}
 80002b8:	48000800 	.word	0x48000800

080002bc <LCD_DrawPoint>:
 * @parameters :x:the x coordinate of the pixel
                y:the y coordinate of the pixel
 * @retvalue   :None
******************************************************************************/	
void LCD_DrawPoint(u16 x,u16 y)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b082      	sub	sp, #8
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	4603      	mov	r3, r0
 80002c4:	460a      	mov	r2, r1
 80002c6:	80fb      	strh	r3, [r7, #6]
 80002c8:	4613      	mov	r3, r2
 80002ca:	80bb      	strh	r3, [r7, #4]
	LCD_SetCursor(x,y);//���ù��λ�� 
 80002cc:	88ba      	ldrh	r2, [r7, #4]
 80002ce:	88fb      	ldrh	r3, [r7, #6]
 80002d0:	4611      	mov	r1, r2
 80002d2:	4618      	mov	r0, r3
 80002d4:	f000 fe56 	bl	8000f84 <LCD_SetCursor>
	Lcd_WriteData_16Bit(POINT_COLOR); 
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <LCD_DrawPoint+0x30>)
 80002da:	881b      	ldrh	r3, [r3, #0]
 80002dc:	4618      	mov	r0, r3
 80002de:	f7ff ffdb 	bl	8000298 <Lcd_WriteData_16Bit>
}
 80002e2:	bf00      	nop
 80002e4:	3708      	adds	r7, #8
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bd80      	pop	{r7, pc}
 80002ea:	bf00      	nop
 80002ec:	20000044 	.word	0x20000044

080002f0 <LCD_Clear>:
 * @function   :Full screen filled LCD screen
 * @parameters :color:Filled color
 * @retvalue   :None
******************************************************************************/	
void LCD_Clear(u16 Color)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b084      	sub	sp, #16
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	4603      	mov	r3, r0
 80002f8:	80fb      	strh	r3, [r7, #6]
  unsigned int i;//,m;  
	LCD_SetWindows(0,0,lcddev.width-1,lcddev.height-1);   
 80002fa:	4b13      	ldr	r3, [pc, #76]	@ (8000348 <LCD_Clear+0x58>)
 80002fc:	881b      	ldrh	r3, [r3, #0]
 80002fe:	3b01      	subs	r3, #1
 8000300:	b29a      	uxth	r2, r3
 8000302:	4b11      	ldr	r3, [pc, #68]	@ (8000348 <LCD_Clear+0x58>)
 8000304:	885b      	ldrh	r3, [r3, #2]
 8000306:	3b01      	subs	r3, #1
 8000308:	b29b      	uxth	r3, r3
 800030a:	2100      	movs	r1, #0
 800030c:	2000      	movs	r0, #0
 800030e:	f000 fd77 	bl	8000e00 <LCD_SetWindows>
	for(i=0;i<lcddev.height*lcddev.width;i++)
 8000312:	2300      	movs	r3, #0
 8000314:	60fb      	str	r3, [r7, #12]
 8000316:	e006      	b.n	8000326 <LCD_Clear+0x36>
	{
 //   for(m=0;m<lcddev.width;m++)
  //  {	
			Lcd_WriteData_16Bit(Color);
 8000318:	88fb      	ldrh	r3, [r7, #6]
 800031a:	4618      	mov	r0, r3
 800031c:	f7ff ffbc 	bl	8000298 <Lcd_WriteData_16Bit>
	for(i=0;i<lcddev.height*lcddev.width;i++)
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	3301      	adds	r3, #1
 8000324:	60fb      	str	r3, [r7, #12]
 8000326:	4b08      	ldr	r3, [pc, #32]	@ (8000348 <LCD_Clear+0x58>)
 8000328:	885b      	ldrh	r3, [r3, #2]
 800032a:	461a      	mov	r2, r3
 800032c:	4b06      	ldr	r3, [pc, #24]	@ (8000348 <LCD_Clear+0x58>)
 800032e:	881b      	ldrh	r3, [r3, #0]
 8000330:	fb02 f303 	mul.w	r3, r2, r3
 8000334:	461a      	mov	r2, r3
 8000336:	68fb      	ldr	r3, [r7, #12]
 8000338:	4293      	cmp	r3, r2
 800033a:	d3ed      	bcc.n	8000318 <LCD_Clear+0x28>
	//	}
	}
} 
 800033c:	bf00      	nop
 800033e:	bf00      	nop
 8000340:	3710      	adds	r7, #16
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}
 8000346:	bf00      	nop
 8000348:	20000034 	.word	0x20000034

0800034c <LCD_RESET>:
 * @function   :Reset LCD screen
 * @parameters :None
 * @retvalue   :None
******************************************************************************/	
void LCD_RESET(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	af00      	add	r7, sp, #0
	LCD_RST_CLR;
 8000350:	4b06      	ldr	r3, [pc, #24]	@ (800036c <LCD_RESET+0x20>)
 8000352:	2201      	movs	r2, #1
 8000354:	629a      	str	r2, [r3, #40]	@ 0x28
	delay_ms(100);	
 8000356:	2064      	movs	r0, #100	@ 0x64
 8000358:	f000 ffaa 	bl	80012b0 <delay_ms>
	LCD_RST_SET;
 800035c:	4b03      	ldr	r3, [pc, #12]	@ (800036c <LCD_RESET+0x20>)
 800035e:	2201      	movs	r2, #1
 8000360:	619a      	str	r2, [r3, #24]
	delay_ms(50);
 8000362:	2032      	movs	r0, #50	@ 0x32
 8000364:	f000 ffa4 	bl	80012b0 <delay_ms>
}
 8000368:	bf00      	nop
 800036a:	bd80      	pop	{r7, pc}
 800036c:	48000800 	.word	0x48000800

08000370 <ILI9341_paradriver_Init>:
 * @function   :Initialization LCD screen
 * @parameters :None
 * @retvalue   :None
******************************************************************************/	 	 
void ILI9341_paradriver_Init(void)
{  
 8000370:	b580      	push	{r7, lr}
 8000372:	af00      	add	r7, sp, #0
	//LCD_GPIOInit();	// already done with CUBE MX
 	LCD_RESET(); //LCD ��λ
 8000374:	f7ff ffea 	bl	800034c <LCD_RESET>
//*************2.4inch ILI9341��ʼ��**********//	
	LCD_WR_REG(0xCF);  
 8000378:	20cf      	movs	r0, #207	@ 0xcf
 800037a:	f7ff ff49 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x00); 
 800037e:	4b9b      	ldr	r3, [pc, #620]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000380:	2204      	movs	r2, #4
 8000382:	619a      	str	r2, [r3, #24]
 8000384:	4b99      	ldr	r3, [pc, #612]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000386:	2202      	movs	r2, #2
 8000388:	629a      	str	r2, [r3, #40]	@ 0x28
 800038a:	4b99      	ldr	r3, [pc, #612]	@ (80005f0 <ILI9341_paradriver_Init+0x280>)
 800038c:	2200      	movs	r2, #0
 800038e:	615a      	str	r2, [r3, #20]
 8000390:	4b96      	ldr	r3, [pc, #600]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000392:	2208      	movs	r2, #8
 8000394:	629a      	str	r2, [r3, #40]	@ 0x28
 8000396:	4b95      	ldr	r3, [pc, #596]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000398:	2208      	movs	r2, #8
 800039a:	619a      	str	r2, [r3, #24]
 800039c:	4b93      	ldr	r3, [pc, #588]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800039e:	2202      	movs	r2, #2
 80003a0:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0xD9); //0xC1 
 80003a2:	4b92      	ldr	r3, [pc, #584]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80003a4:	2204      	movs	r2, #4
 80003a6:	619a      	str	r2, [r3, #24]
 80003a8:	4b90      	ldr	r3, [pc, #576]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80003aa:	2202      	movs	r2, #2
 80003ac:	629a      	str	r2, [r3, #40]	@ 0x28
 80003ae:	4b90      	ldr	r3, [pc, #576]	@ (80005f0 <ILI9341_paradriver_Init+0x280>)
 80003b0:	22d9      	movs	r2, #217	@ 0xd9
 80003b2:	615a      	str	r2, [r3, #20]
 80003b4:	4b8d      	ldr	r3, [pc, #564]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80003b6:	2208      	movs	r2, #8
 80003b8:	629a      	str	r2, [r3, #40]	@ 0x28
 80003ba:	4b8c      	ldr	r3, [pc, #560]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80003bc:	2208      	movs	r2, #8
 80003be:	619a      	str	r2, [r3, #24]
 80003c0:	4b8a      	ldr	r3, [pc, #552]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80003c2:	2202      	movs	r2, #2
 80003c4:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0X30); 
 80003c6:	4b89      	ldr	r3, [pc, #548]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80003c8:	2204      	movs	r2, #4
 80003ca:	619a      	str	r2, [r3, #24]
 80003cc:	4b87      	ldr	r3, [pc, #540]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80003ce:	2202      	movs	r2, #2
 80003d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80003d2:	4b87      	ldr	r3, [pc, #540]	@ (80005f0 <ILI9341_paradriver_Init+0x280>)
 80003d4:	2230      	movs	r2, #48	@ 0x30
 80003d6:	615a      	str	r2, [r3, #20]
 80003d8:	4b84      	ldr	r3, [pc, #528]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80003da:	2208      	movs	r2, #8
 80003dc:	629a      	str	r2, [r3, #40]	@ 0x28
 80003de:	4b83      	ldr	r3, [pc, #524]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80003e0:	2208      	movs	r2, #8
 80003e2:	619a      	str	r2, [r3, #24]
 80003e4:	4b81      	ldr	r3, [pc, #516]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80003e6:	2202      	movs	r2, #2
 80003e8:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0xED);  
 80003ea:	20ed      	movs	r0, #237	@ 0xed
 80003ec:	f7ff ff10 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x64); 
 80003f0:	4b7e      	ldr	r3, [pc, #504]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80003f2:	2204      	movs	r2, #4
 80003f4:	619a      	str	r2, [r3, #24]
 80003f6:	4b7d      	ldr	r3, [pc, #500]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80003f8:	2202      	movs	r2, #2
 80003fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80003fc:	4b7c      	ldr	r3, [pc, #496]	@ (80005f0 <ILI9341_paradriver_Init+0x280>)
 80003fe:	2264      	movs	r2, #100	@ 0x64
 8000400:	615a      	str	r2, [r3, #20]
 8000402:	4b7a      	ldr	r3, [pc, #488]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000404:	2208      	movs	r2, #8
 8000406:	629a      	str	r2, [r3, #40]	@ 0x28
 8000408:	4b78      	ldr	r3, [pc, #480]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800040a:	2208      	movs	r2, #8
 800040c:	619a      	str	r2, [r3, #24]
 800040e:	4b77      	ldr	r3, [pc, #476]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000410:	2202      	movs	r2, #2
 8000412:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x03); 
 8000414:	4b75      	ldr	r3, [pc, #468]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000416:	2204      	movs	r2, #4
 8000418:	619a      	str	r2, [r3, #24]
 800041a:	4b74      	ldr	r3, [pc, #464]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800041c:	2202      	movs	r2, #2
 800041e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000420:	4b73      	ldr	r3, [pc, #460]	@ (80005f0 <ILI9341_paradriver_Init+0x280>)
 8000422:	2203      	movs	r2, #3
 8000424:	615a      	str	r2, [r3, #20]
 8000426:	4b71      	ldr	r3, [pc, #452]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000428:	2208      	movs	r2, #8
 800042a:	629a      	str	r2, [r3, #40]	@ 0x28
 800042c:	4b6f      	ldr	r3, [pc, #444]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800042e:	2208      	movs	r2, #8
 8000430:	619a      	str	r2, [r3, #24]
 8000432:	4b6e      	ldr	r3, [pc, #440]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000434:	2202      	movs	r2, #2
 8000436:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0X12); 
 8000438:	4b6c      	ldr	r3, [pc, #432]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800043a:	2204      	movs	r2, #4
 800043c:	619a      	str	r2, [r3, #24]
 800043e:	4b6b      	ldr	r3, [pc, #428]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000440:	2202      	movs	r2, #2
 8000442:	629a      	str	r2, [r3, #40]	@ 0x28
 8000444:	4b6a      	ldr	r3, [pc, #424]	@ (80005f0 <ILI9341_paradriver_Init+0x280>)
 8000446:	2212      	movs	r2, #18
 8000448:	615a      	str	r2, [r3, #20]
 800044a:	4b68      	ldr	r3, [pc, #416]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800044c:	2208      	movs	r2, #8
 800044e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000450:	4b66      	ldr	r3, [pc, #408]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000452:	2208      	movs	r2, #8
 8000454:	619a      	str	r2, [r3, #24]
 8000456:	4b65      	ldr	r3, [pc, #404]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000458:	2202      	movs	r2, #2
 800045a:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0X81); 
 800045c:	4b63      	ldr	r3, [pc, #396]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800045e:	2204      	movs	r2, #4
 8000460:	619a      	str	r2, [r3, #24]
 8000462:	4b62      	ldr	r3, [pc, #392]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000464:	2202      	movs	r2, #2
 8000466:	629a      	str	r2, [r3, #40]	@ 0x28
 8000468:	4b61      	ldr	r3, [pc, #388]	@ (80005f0 <ILI9341_paradriver_Init+0x280>)
 800046a:	2281      	movs	r2, #129	@ 0x81
 800046c:	615a      	str	r2, [r3, #20]
 800046e:	4b5f      	ldr	r3, [pc, #380]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000470:	2208      	movs	r2, #8
 8000472:	629a      	str	r2, [r3, #40]	@ 0x28
 8000474:	4b5d      	ldr	r3, [pc, #372]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000476:	2208      	movs	r2, #8
 8000478:	619a      	str	r2, [r3, #24]
 800047a:	4b5c      	ldr	r3, [pc, #368]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800047c:	2202      	movs	r2, #2
 800047e:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0xE8);  
 8000480:	20e8      	movs	r0, #232	@ 0xe8
 8000482:	f7ff fec5 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x85); 
 8000486:	4b59      	ldr	r3, [pc, #356]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000488:	2204      	movs	r2, #4
 800048a:	619a      	str	r2, [r3, #24]
 800048c:	4b57      	ldr	r3, [pc, #348]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800048e:	2202      	movs	r2, #2
 8000490:	629a      	str	r2, [r3, #40]	@ 0x28
 8000492:	4b57      	ldr	r3, [pc, #348]	@ (80005f0 <ILI9341_paradriver_Init+0x280>)
 8000494:	2285      	movs	r2, #133	@ 0x85
 8000496:	615a      	str	r2, [r3, #20]
 8000498:	4b54      	ldr	r3, [pc, #336]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800049a:	2208      	movs	r2, #8
 800049c:	629a      	str	r2, [r3, #40]	@ 0x28
 800049e:	4b53      	ldr	r3, [pc, #332]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80004a0:	2208      	movs	r2, #8
 80004a2:	619a      	str	r2, [r3, #24]
 80004a4:	4b51      	ldr	r3, [pc, #324]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80004a6:	2202      	movs	r2, #2
 80004a8:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x10); 
 80004aa:	4b50      	ldr	r3, [pc, #320]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80004ac:	2204      	movs	r2, #4
 80004ae:	619a      	str	r2, [r3, #24]
 80004b0:	4b4e      	ldr	r3, [pc, #312]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80004b2:	2202      	movs	r2, #2
 80004b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80004b6:	4b4e      	ldr	r3, [pc, #312]	@ (80005f0 <ILI9341_paradriver_Init+0x280>)
 80004b8:	2210      	movs	r2, #16
 80004ba:	615a      	str	r2, [r3, #20]
 80004bc:	4b4b      	ldr	r3, [pc, #300]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80004be:	2208      	movs	r2, #8
 80004c0:	629a      	str	r2, [r3, #40]	@ 0x28
 80004c2:	4b4a      	ldr	r3, [pc, #296]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80004c4:	2208      	movs	r2, #8
 80004c6:	619a      	str	r2, [r3, #24]
 80004c8:	4b48      	ldr	r3, [pc, #288]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80004ca:	2202      	movs	r2, #2
 80004cc:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x7A); 
 80004ce:	4b47      	ldr	r3, [pc, #284]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80004d0:	2204      	movs	r2, #4
 80004d2:	619a      	str	r2, [r3, #24]
 80004d4:	4b45      	ldr	r3, [pc, #276]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80004d6:	2202      	movs	r2, #2
 80004d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80004da:	4b45      	ldr	r3, [pc, #276]	@ (80005f0 <ILI9341_paradriver_Init+0x280>)
 80004dc:	227a      	movs	r2, #122	@ 0x7a
 80004de:	615a      	str	r2, [r3, #20]
 80004e0:	4b42      	ldr	r3, [pc, #264]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80004e2:	2208      	movs	r2, #8
 80004e4:	629a      	str	r2, [r3, #40]	@ 0x28
 80004e6:	4b41      	ldr	r3, [pc, #260]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80004e8:	2208      	movs	r2, #8
 80004ea:	619a      	str	r2, [r3, #24]
 80004ec:	4b3f      	ldr	r3, [pc, #252]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80004ee:	2202      	movs	r2, #2
 80004f0:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0xCB);  
 80004f2:	20cb      	movs	r0, #203	@ 0xcb
 80004f4:	f7ff fe8c 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x39); 
 80004f8:	4b3c      	ldr	r3, [pc, #240]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80004fa:	2204      	movs	r2, #4
 80004fc:	619a      	str	r2, [r3, #24]
 80004fe:	4b3b      	ldr	r3, [pc, #236]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000500:	2202      	movs	r2, #2
 8000502:	629a      	str	r2, [r3, #40]	@ 0x28
 8000504:	4b3a      	ldr	r3, [pc, #232]	@ (80005f0 <ILI9341_paradriver_Init+0x280>)
 8000506:	2239      	movs	r2, #57	@ 0x39
 8000508:	615a      	str	r2, [r3, #20]
 800050a:	4b38      	ldr	r3, [pc, #224]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800050c:	2208      	movs	r2, #8
 800050e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000510:	4b36      	ldr	r3, [pc, #216]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000512:	2208      	movs	r2, #8
 8000514:	619a      	str	r2, [r3, #24]
 8000516:	4b35      	ldr	r3, [pc, #212]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000518:	2202      	movs	r2, #2
 800051a:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x2C); 
 800051c:	4b33      	ldr	r3, [pc, #204]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800051e:	2204      	movs	r2, #4
 8000520:	619a      	str	r2, [r3, #24]
 8000522:	4b32      	ldr	r3, [pc, #200]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000524:	2202      	movs	r2, #2
 8000526:	629a      	str	r2, [r3, #40]	@ 0x28
 8000528:	4b31      	ldr	r3, [pc, #196]	@ (80005f0 <ILI9341_paradriver_Init+0x280>)
 800052a:	222c      	movs	r2, #44	@ 0x2c
 800052c:	615a      	str	r2, [r3, #20]
 800052e:	4b2f      	ldr	r3, [pc, #188]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000530:	2208      	movs	r2, #8
 8000532:	629a      	str	r2, [r3, #40]	@ 0x28
 8000534:	4b2d      	ldr	r3, [pc, #180]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000536:	2208      	movs	r2, #8
 8000538:	619a      	str	r2, [r3, #24]
 800053a:	4b2c      	ldr	r3, [pc, #176]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800053c:	2202      	movs	r2, #2
 800053e:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x00); 
 8000540:	4b2a      	ldr	r3, [pc, #168]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000542:	2204      	movs	r2, #4
 8000544:	619a      	str	r2, [r3, #24]
 8000546:	4b29      	ldr	r3, [pc, #164]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000548:	2202      	movs	r2, #2
 800054a:	629a      	str	r2, [r3, #40]	@ 0x28
 800054c:	4b28      	ldr	r3, [pc, #160]	@ (80005f0 <ILI9341_paradriver_Init+0x280>)
 800054e:	2200      	movs	r2, #0
 8000550:	615a      	str	r2, [r3, #20]
 8000552:	4b26      	ldr	r3, [pc, #152]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000554:	2208      	movs	r2, #8
 8000556:	629a      	str	r2, [r3, #40]	@ 0x28
 8000558:	4b24      	ldr	r3, [pc, #144]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800055a:	2208      	movs	r2, #8
 800055c:	619a      	str	r2, [r3, #24]
 800055e:	4b23      	ldr	r3, [pc, #140]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000560:	2202      	movs	r2, #2
 8000562:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x34); 
 8000564:	4b21      	ldr	r3, [pc, #132]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000566:	2204      	movs	r2, #4
 8000568:	619a      	str	r2, [r3, #24]
 800056a:	4b20      	ldr	r3, [pc, #128]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800056c:	2202      	movs	r2, #2
 800056e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000570:	4b1f      	ldr	r3, [pc, #124]	@ (80005f0 <ILI9341_paradriver_Init+0x280>)
 8000572:	2234      	movs	r2, #52	@ 0x34
 8000574:	615a      	str	r2, [r3, #20]
 8000576:	4b1d      	ldr	r3, [pc, #116]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000578:	2208      	movs	r2, #8
 800057a:	629a      	str	r2, [r3, #40]	@ 0x28
 800057c:	4b1b      	ldr	r3, [pc, #108]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800057e:	2208      	movs	r2, #8
 8000580:	619a      	str	r2, [r3, #24]
 8000582:	4b1a      	ldr	r3, [pc, #104]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000584:	2202      	movs	r2, #2
 8000586:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x02); 
 8000588:	4b18      	ldr	r3, [pc, #96]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800058a:	2204      	movs	r2, #4
 800058c:	619a      	str	r2, [r3, #24]
 800058e:	4b17      	ldr	r3, [pc, #92]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 8000590:	2202      	movs	r2, #2
 8000592:	629a      	str	r2, [r3, #40]	@ 0x28
 8000594:	4b16      	ldr	r3, [pc, #88]	@ (80005f0 <ILI9341_paradriver_Init+0x280>)
 8000596:	2202      	movs	r2, #2
 8000598:	615a      	str	r2, [r3, #20]
 800059a:	4b14      	ldr	r3, [pc, #80]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 800059c:	2208      	movs	r2, #8
 800059e:	629a      	str	r2, [r3, #40]	@ 0x28
 80005a0:	4b12      	ldr	r3, [pc, #72]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80005a2:	2208      	movs	r2, #8
 80005a4:	619a      	str	r2, [r3, #24]
 80005a6:	4b11      	ldr	r3, [pc, #68]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80005a8:	2202      	movs	r2, #2
 80005aa:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0xF7);  
 80005ac:	20f7      	movs	r0, #247	@ 0xf7
 80005ae:	f7ff fe2f 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x20); 
 80005b2:	4b0e      	ldr	r3, [pc, #56]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80005b4:	2204      	movs	r2, #4
 80005b6:	619a      	str	r2, [r3, #24]
 80005b8:	4b0c      	ldr	r3, [pc, #48]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80005ba:	2202      	movs	r2, #2
 80005bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80005be:	4b0c      	ldr	r3, [pc, #48]	@ (80005f0 <ILI9341_paradriver_Init+0x280>)
 80005c0:	2220      	movs	r2, #32
 80005c2:	615a      	str	r2, [r3, #20]
 80005c4:	4b09      	ldr	r3, [pc, #36]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80005c6:	2208      	movs	r2, #8
 80005c8:	629a      	str	r2, [r3, #40]	@ 0x28
 80005ca:	4b08      	ldr	r3, [pc, #32]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80005cc:	2208      	movs	r2, #8
 80005ce:	619a      	str	r2, [r3, #24]
 80005d0:	4b06      	ldr	r3, [pc, #24]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80005d2:	2202      	movs	r2, #2
 80005d4:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0xEA);  
 80005d6:	20ea      	movs	r0, #234	@ 0xea
 80005d8:	f7ff fe1a 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x00); 
 80005dc:	4b03      	ldr	r3, [pc, #12]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80005de:	2204      	movs	r2, #4
 80005e0:	619a      	str	r2, [r3, #24]
 80005e2:	4b02      	ldr	r3, [pc, #8]	@ (80005ec <ILI9341_paradriver_Init+0x27c>)
 80005e4:	2202      	movs	r2, #2
 80005e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80005e8:	e004      	b.n	80005f4 <ILI9341_paradriver_Init+0x284>
 80005ea:	bf00      	nop
 80005ec:	48000800 	.word	0x48000800
 80005f0:	48000400 	.word	0x48000400
 80005f4:	4b9f      	ldr	r3, [pc, #636]	@ (8000874 <ILI9341_paradriver_Init+0x504>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	615a      	str	r2, [r3, #20]
 80005fa:	4b9f      	ldr	r3, [pc, #636]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80005fc:	2208      	movs	r2, #8
 80005fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8000600:	4b9d      	ldr	r3, [pc, #628]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000602:	2208      	movs	r2, #8
 8000604:	619a      	str	r2, [r3, #24]
 8000606:	4b9c      	ldr	r3, [pc, #624]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000608:	2202      	movs	r2, #2
 800060a:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x00); 
 800060c:	4b9a      	ldr	r3, [pc, #616]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800060e:	2204      	movs	r2, #4
 8000610:	619a      	str	r2, [r3, #24]
 8000612:	4b99      	ldr	r3, [pc, #612]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000614:	2202      	movs	r2, #2
 8000616:	629a      	str	r2, [r3, #40]	@ 0x28
 8000618:	4b96      	ldr	r3, [pc, #600]	@ (8000874 <ILI9341_paradriver_Init+0x504>)
 800061a:	2200      	movs	r2, #0
 800061c:	615a      	str	r2, [r3, #20]
 800061e:	4b96      	ldr	r3, [pc, #600]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000620:	2208      	movs	r2, #8
 8000622:	629a      	str	r2, [r3, #40]	@ 0x28
 8000624:	4b94      	ldr	r3, [pc, #592]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000626:	2208      	movs	r2, #8
 8000628:	619a      	str	r2, [r3, #24]
 800062a:	4b93      	ldr	r3, [pc, #588]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800062c:	2202      	movs	r2, #2
 800062e:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0xC0);    //Power control 
 8000630:	20c0      	movs	r0, #192	@ 0xc0
 8000632:	f7ff fded 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0] 
 8000636:	4b90      	ldr	r3, [pc, #576]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000638:	2204      	movs	r2, #4
 800063a:	619a      	str	r2, [r3, #24]
 800063c:	4b8e      	ldr	r3, [pc, #568]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800063e:	2202      	movs	r2, #2
 8000640:	629a      	str	r2, [r3, #40]	@ 0x28
 8000642:	4b8c      	ldr	r3, [pc, #560]	@ (8000874 <ILI9341_paradriver_Init+0x504>)
 8000644:	221b      	movs	r2, #27
 8000646:	615a      	str	r2, [r3, #20]
 8000648:	4b8b      	ldr	r3, [pc, #556]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800064a:	2208      	movs	r2, #8
 800064c:	629a      	str	r2, [r3, #40]	@ 0x28
 800064e:	4b8a      	ldr	r3, [pc, #552]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000650:	2208      	movs	r2, #8
 8000652:	619a      	str	r2, [r3, #24]
 8000654:	4b88      	ldr	r3, [pc, #544]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000656:	2202      	movs	r2, #2
 8000658:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0xC1);    //Power control 
 800065a:	20c1      	movs	r0, #193	@ 0xc1
 800065c:	f7ff fdd8 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x12);   //SAP[2:0];BT[3:0] 0x01
 8000660:	4b85      	ldr	r3, [pc, #532]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000662:	2204      	movs	r2, #4
 8000664:	619a      	str	r2, [r3, #24]
 8000666:	4b84      	ldr	r3, [pc, #528]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000668:	2202      	movs	r2, #2
 800066a:	629a      	str	r2, [r3, #40]	@ 0x28
 800066c:	4b81      	ldr	r3, [pc, #516]	@ (8000874 <ILI9341_paradriver_Init+0x504>)
 800066e:	2212      	movs	r2, #18
 8000670:	615a      	str	r2, [r3, #20]
 8000672:	4b81      	ldr	r3, [pc, #516]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000674:	2208      	movs	r2, #8
 8000676:	629a      	str	r2, [r3, #40]	@ 0x28
 8000678:	4b7f      	ldr	r3, [pc, #508]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800067a:	2208      	movs	r2, #8
 800067c:	619a      	str	r2, [r3, #24]
 800067e:	4b7e      	ldr	r3, [pc, #504]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000680:	2202      	movs	r2, #2
 8000682:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0xC5);    //VCM control 
 8000684:	20c5      	movs	r0, #197	@ 0xc5
 8000686:	f7ff fdc3 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x08); 	 //30
 800068a:	4b7b      	ldr	r3, [pc, #492]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800068c:	2204      	movs	r2, #4
 800068e:	619a      	str	r2, [r3, #24]
 8000690:	4b79      	ldr	r3, [pc, #484]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000692:	2202      	movs	r2, #2
 8000694:	629a      	str	r2, [r3, #40]	@ 0x28
 8000696:	4b77      	ldr	r3, [pc, #476]	@ (8000874 <ILI9341_paradriver_Init+0x504>)
 8000698:	2208      	movs	r2, #8
 800069a:	615a      	str	r2, [r3, #20]
 800069c:	4b76      	ldr	r3, [pc, #472]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800069e:	2208      	movs	r2, #8
 80006a0:	629a      	str	r2, [r3, #40]	@ 0x28
 80006a2:	4b75      	ldr	r3, [pc, #468]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80006a4:	2208      	movs	r2, #8
 80006a6:	619a      	str	r2, [r3, #24]
 80006a8:	4b73      	ldr	r3, [pc, #460]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80006aa:	2202      	movs	r2, #2
 80006ac:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x26); 	 //30
 80006ae:	4b72      	ldr	r3, [pc, #456]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80006b0:	2204      	movs	r2, #4
 80006b2:	619a      	str	r2, [r3, #24]
 80006b4:	4b70      	ldr	r3, [pc, #448]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80006b6:	2202      	movs	r2, #2
 80006b8:	629a      	str	r2, [r3, #40]	@ 0x28
 80006ba:	4b6e      	ldr	r3, [pc, #440]	@ (8000874 <ILI9341_paradriver_Init+0x504>)
 80006bc:	2226      	movs	r2, #38	@ 0x26
 80006be:	615a      	str	r2, [r3, #20]
 80006c0:	4b6d      	ldr	r3, [pc, #436]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80006c2:	2208      	movs	r2, #8
 80006c4:	629a      	str	r2, [r3, #40]	@ 0x28
 80006c6:	4b6c      	ldr	r3, [pc, #432]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80006c8:	2208      	movs	r2, #8
 80006ca:	619a      	str	r2, [r3, #24]
 80006cc:	4b6a      	ldr	r3, [pc, #424]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80006ce:	2202      	movs	r2, #2
 80006d0:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0xC7);    //VCM control2 
 80006d2:	20c7      	movs	r0, #199	@ 0xc7
 80006d4:	f7ff fd9c 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0XB7); 
 80006d8:	4b67      	ldr	r3, [pc, #412]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80006da:	2204      	movs	r2, #4
 80006dc:	619a      	str	r2, [r3, #24]
 80006de:	4b66      	ldr	r3, [pc, #408]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80006e0:	2202      	movs	r2, #2
 80006e2:	629a      	str	r2, [r3, #40]	@ 0x28
 80006e4:	4b63      	ldr	r3, [pc, #396]	@ (8000874 <ILI9341_paradriver_Init+0x504>)
 80006e6:	22b7      	movs	r2, #183	@ 0xb7
 80006e8:	615a      	str	r2, [r3, #20]
 80006ea:	4b63      	ldr	r3, [pc, #396]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80006ec:	2208      	movs	r2, #8
 80006ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80006f0:	4b61      	ldr	r3, [pc, #388]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80006f2:	2208      	movs	r2, #8
 80006f4:	619a      	str	r2, [r3, #24]
 80006f6:	4b60      	ldr	r3, [pc, #384]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80006f8:	2202      	movs	r2, #2
 80006fa:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0x36);    // Memory Access Control 
 80006fc:	2036      	movs	r0, #54	@ 0x36
 80006fe:	f7ff fd87 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x08); 
 8000702:	4b5d      	ldr	r3, [pc, #372]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000704:	2204      	movs	r2, #4
 8000706:	619a      	str	r2, [r3, #24]
 8000708:	4b5b      	ldr	r3, [pc, #364]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800070a:	2202      	movs	r2, #2
 800070c:	629a      	str	r2, [r3, #40]	@ 0x28
 800070e:	4b59      	ldr	r3, [pc, #356]	@ (8000874 <ILI9341_paradriver_Init+0x504>)
 8000710:	2208      	movs	r2, #8
 8000712:	615a      	str	r2, [r3, #20]
 8000714:	4b58      	ldr	r3, [pc, #352]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000716:	2208      	movs	r2, #8
 8000718:	629a      	str	r2, [r3, #40]	@ 0x28
 800071a:	4b57      	ldr	r3, [pc, #348]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800071c:	2208      	movs	r2, #8
 800071e:	619a      	str	r2, [r3, #24]
 8000720:	4b55      	ldr	r3, [pc, #340]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000722:	2202      	movs	r2, #2
 8000724:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0x3A);   
 8000726:	203a      	movs	r0, #58	@ 0x3a
 8000728:	f7ff fd72 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x55); 
 800072c:	4b52      	ldr	r3, [pc, #328]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800072e:	2204      	movs	r2, #4
 8000730:	619a      	str	r2, [r3, #24]
 8000732:	4b51      	ldr	r3, [pc, #324]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000734:	2202      	movs	r2, #2
 8000736:	629a      	str	r2, [r3, #40]	@ 0x28
 8000738:	4b4e      	ldr	r3, [pc, #312]	@ (8000874 <ILI9341_paradriver_Init+0x504>)
 800073a:	2255      	movs	r2, #85	@ 0x55
 800073c:	615a      	str	r2, [r3, #20]
 800073e:	4b4e      	ldr	r3, [pc, #312]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000740:	2208      	movs	r2, #8
 8000742:	629a      	str	r2, [r3, #40]	@ 0x28
 8000744:	4b4c      	ldr	r3, [pc, #304]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000746:	2208      	movs	r2, #8
 8000748:	619a      	str	r2, [r3, #24]
 800074a:	4b4b      	ldr	r3, [pc, #300]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800074c:	2202      	movs	r2, #2
 800074e:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0xB1);   
 8000750:	20b1      	movs	r0, #177	@ 0xb1
 8000752:	f7ff fd5d 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x00);   
 8000756:	4b48      	ldr	r3, [pc, #288]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000758:	2204      	movs	r2, #4
 800075a:	619a      	str	r2, [r3, #24]
 800075c:	4b46      	ldr	r3, [pc, #280]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800075e:	2202      	movs	r2, #2
 8000760:	629a      	str	r2, [r3, #40]	@ 0x28
 8000762:	4b44      	ldr	r3, [pc, #272]	@ (8000874 <ILI9341_paradriver_Init+0x504>)
 8000764:	2200      	movs	r2, #0
 8000766:	615a      	str	r2, [r3, #20]
 8000768:	4b43      	ldr	r3, [pc, #268]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800076a:	2208      	movs	r2, #8
 800076c:	629a      	str	r2, [r3, #40]	@ 0x28
 800076e:	4b42      	ldr	r3, [pc, #264]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000770:	2208      	movs	r2, #8
 8000772:	619a      	str	r2, [r3, #24]
 8000774:	4b40      	ldr	r3, [pc, #256]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000776:	2202      	movs	r2, #2
 8000778:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x1A); 
 800077a:	4b3f      	ldr	r3, [pc, #252]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800077c:	2204      	movs	r2, #4
 800077e:	619a      	str	r2, [r3, #24]
 8000780:	4b3d      	ldr	r3, [pc, #244]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000782:	2202      	movs	r2, #2
 8000784:	629a      	str	r2, [r3, #40]	@ 0x28
 8000786:	4b3b      	ldr	r3, [pc, #236]	@ (8000874 <ILI9341_paradriver_Init+0x504>)
 8000788:	221a      	movs	r2, #26
 800078a:	615a      	str	r2, [r3, #20]
 800078c:	4b3a      	ldr	r3, [pc, #232]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800078e:	2208      	movs	r2, #8
 8000790:	629a      	str	r2, [r3, #40]	@ 0x28
 8000792:	4b39      	ldr	r3, [pc, #228]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000794:	2208      	movs	r2, #8
 8000796:	619a      	str	r2, [r3, #24]
 8000798:	4b37      	ldr	r3, [pc, #220]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800079a:	2202      	movs	r2, #2
 800079c:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0xB6);    // Display Function Control 
 800079e:	20b6      	movs	r0, #182	@ 0xb6
 80007a0:	f7ff fd36 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x0A); 
 80007a4:	4b34      	ldr	r3, [pc, #208]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80007a6:	2204      	movs	r2, #4
 80007a8:	619a      	str	r2, [r3, #24]
 80007aa:	4b33      	ldr	r3, [pc, #204]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80007ac:	2202      	movs	r2, #2
 80007ae:	629a      	str	r2, [r3, #40]	@ 0x28
 80007b0:	4b30      	ldr	r3, [pc, #192]	@ (8000874 <ILI9341_paradriver_Init+0x504>)
 80007b2:	220a      	movs	r2, #10
 80007b4:	615a      	str	r2, [r3, #20]
 80007b6:	4b30      	ldr	r3, [pc, #192]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80007b8:	2208      	movs	r2, #8
 80007ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80007bc:	4b2e      	ldr	r3, [pc, #184]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80007be:	2208      	movs	r2, #8
 80007c0:	619a      	str	r2, [r3, #24]
 80007c2:	4b2d      	ldr	r3, [pc, #180]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80007c4:	2202      	movs	r2, #2
 80007c6:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0xA2); 
 80007c8:	4b2b      	ldr	r3, [pc, #172]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80007ca:	2204      	movs	r2, #4
 80007cc:	619a      	str	r2, [r3, #24]
 80007ce:	4b2a      	ldr	r3, [pc, #168]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80007d0:	2202      	movs	r2, #2
 80007d2:	629a      	str	r2, [r3, #40]	@ 0x28
 80007d4:	4b27      	ldr	r3, [pc, #156]	@ (8000874 <ILI9341_paradriver_Init+0x504>)
 80007d6:	22a2      	movs	r2, #162	@ 0xa2
 80007d8:	615a      	str	r2, [r3, #20]
 80007da:	4b27      	ldr	r3, [pc, #156]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80007dc:	2208      	movs	r2, #8
 80007de:	629a      	str	r2, [r3, #40]	@ 0x28
 80007e0:	4b25      	ldr	r3, [pc, #148]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80007e2:	2208      	movs	r2, #8
 80007e4:	619a      	str	r2, [r3, #24]
 80007e6:	4b24      	ldr	r3, [pc, #144]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80007e8:	2202      	movs	r2, #2
 80007ea:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable 
 80007ec:	20f2      	movs	r0, #242	@ 0xf2
 80007ee:	f7ff fd0f 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x00); 
 80007f2:	4b21      	ldr	r3, [pc, #132]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80007f4:	2204      	movs	r2, #4
 80007f6:	619a      	str	r2, [r3, #24]
 80007f8:	4b1f      	ldr	r3, [pc, #124]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 80007fa:	2202      	movs	r2, #2
 80007fc:	629a      	str	r2, [r3, #40]	@ 0x28
 80007fe:	4b1d      	ldr	r3, [pc, #116]	@ (8000874 <ILI9341_paradriver_Init+0x504>)
 8000800:	2200      	movs	r2, #0
 8000802:	615a      	str	r2, [r3, #20]
 8000804:	4b1c      	ldr	r3, [pc, #112]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000806:	2208      	movs	r2, #8
 8000808:	629a      	str	r2, [r3, #40]	@ 0x28
 800080a:	4b1b      	ldr	r3, [pc, #108]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800080c:	2208      	movs	r2, #8
 800080e:	619a      	str	r2, [r3, #24]
 8000810:	4b19      	ldr	r3, [pc, #100]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000812:	2202      	movs	r2, #2
 8000814:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0x26);    //Gamma curve selected 
 8000816:	2026      	movs	r0, #38	@ 0x26
 8000818:	f7ff fcfa 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x01); 
 800081c:	4b16      	ldr	r3, [pc, #88]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800081e:	2204      	movs	r2, #4
 8000820:	619a      	str	r2, [r3, #24]
 8000822:	4b15      	ldr	r3, [pc, #84]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000824:	2202      	movs	r2, #2
 8000826:	629a      	str	r2, [r3, #40]	@ 0x28
 8000828:	4b12      	ldr	r3, [pc, #72]	@ (8000874 <ILI9341_paradriver_Init+0x504>)
 800082a:	2201      	movs	r2, #1
 800082c:	615a      	str	r2, [r3, #20]
 800082e:	4b12      	ldr	r3, [pc, #72]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000830:	2208      	movs	r2, #8
 8000832:	629a      	str	r2, [r3, #40]	@ 0x28
 8000834:	4b10      	ldr	r3, [pc, #64]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000836:	2208      	movs	r2, #8
 8000838:	619a      	str	r2, [r3, #24]
 800083a:	4b0f      	ldr	r3, [pc, #60]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800083c:	2202      	movs	r2, #2
 800083e:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0xE0);    //Set Gamma 
 8000840:	20e0      	movs	r0, #224	@ 0xe0
 8000842:	f7ff fce5 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x0F); 
 8000846:	4b0c      	ldr	r3, [pc, #48]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000848:	2204      	movs	r2, #4
 800084a:	619a      	str	r2, [r3, #24]
 800084c:	4b0a      	ldr	r3, [pc, #40]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800084e:	2202      	movs	r2, #2
 8000850:	629a      	str	r2, [r3, #40]	@ 0x28
 8000852:	4b08      	ldr	r3, [pc, #32]	@ (8000874 <ILI9341_paradriver_Init+0x504>)
 8000854:	220f      	movs	r2, #15
 8000856:	615a      	str	r2, [r3, #20]
 8000858:	4b07      	ldr	r3, [pc, #28]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800085a:	2208      	movs	r2, #8
 800085c:	629a      	str	r2, [r3, #40]	@ 0x28
 800085e:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000860:	2208      	movs	r2, #8
 8000862:	619a      	str	r2, [r3, #24]
 8000864:	4b04      	ldr	r3, [pc, #16]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 8000866:	2202      	movs	r2, #2
 8000868:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x1D); 
 800086a:	4b03      	ldr	r3, [pc, #12]	@ (8000878 <ILI9341_paradriver_Init+0x508>)
 800086c:	2204      	movs	r2, #4
 800086e:	619a      	str	r2, [r3, #24]
 8000870:	e004      	b.n	800087c <ILI9341_paradriver_Init+0x50c>
 8000872:	bf00      	nop
 8000874:	48000400 	.word	0x48000400
 8000878:	48000800 	.word	0x48000800
 800087c:	4b99      	ldr	r3, [pc, #612]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 800087e:	2202      	movs	r2, #2
 8000880:	629a      	str	r2, [r3, #40]	@ 0x28
 8000882:	4b99      	ldr	r3, [pc, #612]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 8000884:	221d      	movs	r2, #29
 8000886:	615a      	str	r2, [r3, #20]
 8000888:	4b96      	ldr	r3, [pc, #600]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 800088a:	2208      	movs	r2, #8
 800088c:	629a      	str	r2, [r3, #40]	@ 0x28
 800088e:	4b95      	ldr	r3, [pc, #596]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000890:	2208      	movs	r2, #8
 8000892:	619a      	str	r2, [r3, #24]
 8000894:	4b93      	ldr	r3, [pc, #588]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000896:	2202      	movs	r2, #2
 8000898:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x1A); 
 800089a:	4b92      	ldr	r3, [pc, #584]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 800089c:	2204      	movs	r2, #4
 800089e:	619a      	str	r2, [r3, #24]
 80008a0:	4b90      	ldr	r3, [pc, #576]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80008a2:	2202      	movs	r2, #2
 80008a4:	629a      	str	r2, [r3, #40]	@ 0x28
 80008a6:	4b90      	ldr	r3, [pc, #576]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 80008a8:	221a      	movs	r2, #26
 80008aa:	615a      	str	r2, [r3, #20]
 80008ac:	4b8d      	ldr	r3, [pc, #564]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80008ae:	2208      	movs	r2, #8
 80008b0:	629a      	str	r2, [r3, #40]	@ 0x28
 80008b2:	4b8c      	ldr	r3, [pc, #560]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80008b4:	2208      	movs	r2, #8
 80008b6:	619a      	str	r2, [r3, #24]
 80008b8:	4b8a      	ldr	r3, [pc, #552]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80008ba:	2202      	movs	r2, #2
 80008bc:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x0A); 
 80008be:	4b89      	ldr	r3, [pc, #548]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80008c0:	2204      	movs	r2, #4
 80008c2:	619a      	str	r2, [r3, #24]
 80008c4:	4b87      	ldr	r3, [pc, #540]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80008c6:	2202      	movs	r2, #2
 80008c8:	629a      	str	r2, [r3, #40]	@ 0x28
 80008ca:	4b87      	ldr	r3, [pc, #540]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 80008cc:	220a      	movs	r2, #10
 80008ce:	615a      	str	r2, [r3, #20]
 80008d0:	4b84      	ldr	r3, [pc, #528]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80008d2:	2208      	movs	r2, #8
 80008d4:	629a      	str	r2, [r3, #40]	@ 0x28
 80008d6:	4b83      	ldr	r3, [pc, #524]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80008d8:	2208      	movs	r2, #8
 80008da:	619a      	str	r2, [r3, #24]
 80008dc:	4b81      	ldr	r3, [pc, #516]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80008de:	2202      	movs	r2, #2
 80008e0:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x0D); 
 80008e2:	4b80      	ldr	r3, [pc, #512]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80008e4:	2204      	movs	r2, #4
 80008e6:	619a      	str	r2, [r3, #24]
 80008e8:	4b7e      	ldr	r3, [pc, #504]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80008ea:	2202      	movs	r2, #2
 80008ec:	629a      	str	r2, [r3, #40]	@ 0x28
 80008ee:	4b7e      	ldr	r3, [pc, #504]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 80008f0:	220d      	movs	r2, #13
 80008f2:	615a      	str	r2, [r3, #20]
 80008f4:	4b7b      	ldr	r3, [pc, #492]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80008f6:	2208      	movs	r2, #8
 80008f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80008fa:	4b7a      	ldr	r3, [pc, #488]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80008fc:	2208      	movs	r2, #8
 80008fe:	619a      	str	r2, [r3, #24]
 8000900:	4b78      	ldr	r3, [pc, #480]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000902:	2202      	movs	r2, #2
 8000904:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x07); 
 8000906:	4b77      	ldr	r3, [pc, #476]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000908:	2204      	movs	r2, #4
 800090a:	619a      	str	r2, [r3, #24]
 800090c:	4b75      	ldr	r3, [pc, #468]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 800090e:	2202      	movs	r2, #2
 8000910:	629a      	str	r2, [r3, #40]	@ 0x28
 8000912:	4b75      	ldr	r3, [pc, #468]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 8000914:	2207      	movs	r2, #7
 8000916:	615a      	str	r2, [r3, #20]
 8000918:	4b72      	ldr	r3, [pc, #456]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 800091a:	2208      	movs	r2, #8
 800091c:	629a      	str	r2, [r3, #40]	@ 0x28
 800091e:	4b71      	ldr	r3, [pc, #452]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000920:	2208      	movs	r2, #8
 8000922:	619a      	str	r2, [r3, #24]
 8000924:	4b6f      	ldr	r3, [pc, #444]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000926:	2202      	movs	r2, #2
 8000928:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x49); 
 800092a:	4b6e      	ldr	r3, [pc, #440]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 800092c:	2204      	movs	r2, #4
 800092e:	619a      	str	r2, [r3, #24]
 8000930:	4b6c      	ldr	r3, [pc, #432]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000932:	2202      	movs	r2, #2
 8000934:	629a      	str	r2, [r3, #40]	@ 0x28
 8000936:	4b6c      	ldr	r3, [pc, #432]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 8000938:	2249      	movs	r2, #73	@ 0x49
 800093a:	615a      	str	r2, [r3, #20]
 800093c:	4b69      	ldr	r3, [pc, #420]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 800093e:	2208      	movs	r2, #8
 8000940:	629a      	str	r2, [r3, #40]	@ 0x28
 8000942:	4b68      	ldr	r3, [pc, #416]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000944:	2208      	movs	r2, #8
 8000946:	619a      	str	r2, [r3, #24]
 8000948:	4b66      	ldr	r3, [pc, #408]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 800094a:	2202      	movs	r2, #2
 800094c:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0X66); 
 800094e:	4b65      	ldr	r3, [pc, #404]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000950:	2204      	movs	r2, #4
 8000952:	619a      	str	r2, [r3, #24]
 8000954:	4b63      	ldr	r3, [pc, #396]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000956:	2202      	movs	r2, #2
 8000958:	629a      	str	r2, [r3, #40]	@ 0x28
 800095a:	4b63      	ldr	r3, [pc, #396]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 800095c:	2266      	movs	r2, #102	@ 0x66
 800095e:	615a      	str	r2, [r3, #20]
 8000960:	4b60      	ldr	r3, [pc, #384]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000962:	2208      	movs	r2, #8
 8000964:	629a      	str	r2, [r3, #40]	@ 0x28
 8000966:	4b5f      	ldr	r3, [pc, #380]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000968:	2208      	movs	r2, #8
 800096a:	619a      	str	r2, [r3, #24]
 800096c:	4b5d      	ldr	r3, [pc, #372]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 800096e:	2202      	movs	r2, #2
 8000970:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x3B); 
 8000972:	4b5c      	ldr	r3, [pc, #368]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000974:	2204      	movs	r2, #4
 8000976:	619a      	str	r2, [r3, #24]
 8000978:	4b5a      	ldr	r3, [pc, #360]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 800097a:	2202      	movs	r2, #2
 800097c:	629a      	str	r2, [r3, #40]	@ 0x28
 800097e:	4b5a      	ldr	r3, [pc, #360]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 8000980:	223b      	movs	r2, #59	@ 0x3b
 8000982:	615a      	str	r2, [r3, #20]
 8000984:	4b57      	ldr	r3, [pc, #348]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000986:	2208      	movs	r2, #8
 8000988:	629a      	str	r2, [r3, #40]	@ 0x28
 800098a:	4b56      	ldr	r3, [pc, #344]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 800098c:	2208      	movs	r2, #8
 800098e:	619a      	str	r2, [r3, #24]
 8000990:	4b54      	ldr	r3, [pc, #336]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000992:	2202      	movs	r2, #2
 8000994:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x07); 
 8000996:	4b53      	ldr	r3, [pc, #332]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000998:	2204      	movs	r2, #4
 800099a:	619a      	str	r2, [r3, #24]
 800099c:	4b51      	ldr	r3, [pc, #324]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 800099e:	2202      	movs	r2, #2
 80009a0:	629a      	str	r2, [r3, #40]	@ 0x28
 80009a2:	4b51      	ldr	r3, [pc, #324]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 80009a4:	2207      	movs	r2, #7
 80009a6:	615a      	str	r2, [r3, #20]
 80009a8:	4b4e      	ldr	r3, [pc, #312]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80009aa:	2208      	movs	r2, #8
 80009ac:	629a      	str	r2, [r3, #40]	@ 0x28
 80009ae:	4b4d      	ldr	r3, [pc, #308]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80009b0:	2208      	movs	r2, #8
 80009b2:	619a      	str	r2, [r3, #24]
 80009b4:	4b4b      	ldr	r3, [pc, #300]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80009b6:	2202      	movs	r2, #2
 80009b8:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x11); 
 80009ba:	4b4a      	ldr	r3, [pc, #296]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80009bc:	2204      	movs	r2, #4
 80009be:	619a      	str	r2, [r3, #24]
 80009c0:	4b48      	ldr	r3, [pc, #288]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80009c2:	2202      	movs	r2, #2
 80009c4:	629a      	str	r2, [r3, #40]	@ 0x28
 80009c6:	4b48      	ldr	r3, [pc, #288]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 80009c8:	2211      	movs	r2, #17
 80009ca:	615a      	str	r2, [r3, #20]
 80009cc:	4b45      	ldr	r3, [pc, #276]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80009ce:	2208      	movs	r2, #8
 80009d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80009d2:	4b44      	ldr	r3, [pc, #272]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80009d4:	2208      	movs	r2, #8
 80009d6:	619a      	str	r2, [r3, #24]
 80009d8:	4b42      	ldr	r3, [pc, #264]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80009da:	2202      	movs	r2, #2
 80009dc:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x01); 
 80009de:	4b41      	ldr	r3, [pc, #260]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80009e0:	2204      	movs	r2, #4
 80009e2:	619a      	str	r2, [r3, #24]
 80009e4:	4b3f      	ldr	r3, [pc, #252]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80009e6:	2202      	movs	r2, #2
 80009e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80009ea:	4b3f      	ldr	r3, [pc, #252]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 80009ec:	2201      	movs	r2, #1
 80009ee:	615a      	str	r2, [r3, #20]
 80009f0:	4b3c      	ldr	r3, [pc, #240]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80009f2:	2208      	movs	r2, #8
 80009f4:	629a      	str	r2, [r3, #40]	@ 0x28
 80009f6:	4b3b      	ldr	r3, [pc, #236]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80009f8:	2208      	movs	r2, #8
 80009fa:	619a      	str	r2, [r3, #24]
 80009fc:	4b39      	ldr	r3, [pc, #228]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 80009fe:	2202      	movs	r2, #2
 8000a00:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x09); 
 8000a02:	4b38      	ldr	r3, [pc, #224]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a04:	2204      	movs	r2, #4
 8000a06:	619a      	str	r2, [r3, #24]
 8000a08:	4b36      	ldr	r3, [pc, #216]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a0a:	2202      	movs	r2, #2
 8000a0c:	629a      	str	r2, [r3, #40]	@ 0x28
 8000a0e:	4b36      	ldr	r3, [pc, #216]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 8000a10:	2209      	movs	r2, #9
 8000a12:	615a      	str	r2, [r3, #20]
 8000a14:	4b33      	ldr	r3, [pc, #204]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a16:	2208      	movs	r2, #8
 8000a18:	629a      	str	r2, [r3, #40]	@ 0x28
 8000a1a:	4b32      	ldr	r3, [pc, #200]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a1c:	2208      	movs	r2, #8
 8000a1e:	619a      	str	r2, [r3, #24]
 8000a20:	4b30      	ldr	r3, [pc, #192]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a22:	2202      	movs	r2, #2
 8000a24:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x05); 
 8000a26:	4b2f      	ldr	r3, [pc, #188]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a28:	2204      	movs	r2, #4
 8000a2a:	619a      	str	r2, [r3, #24]
 8000a2c:	4b2d      	ldr	r3, [pc, #180]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a2e:	2202      	movs	r2, #2
 8000a30:	629a      	str	r2, [r3, #40]	@ 0x28
 8000a32:	4b2d      	ldr	r3, [pc, #180]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 8000a34:	2205      	movs	r2, #5
 8000a36:	615a      	str	r2, [r3, #20]
 8000a38:	4b2a      	ldr	r3, [pc, #168]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a3a:	2208      	movs	r2, #8
 8000a3c:	629a      	str	r2, [r3, #40]	@ 0x28
 8000a3e:	4b29      	ldr	r3, [pc, #164]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a40:	2208      	movs	r2, #8
 8000a42:	619a      	str	r2, [r3, #24]
 8000a44:	4b27      	ldr	r3, [pc, #156]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a46:	2202      	movs	r2, #2
 8000a48:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x04); 		 
 8000a4a:	4b26      	ldr	r3, [pc, #152]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a4c:	2204      	movs	r2, #4
 8000a4e:	619a      	str	r2, [r3, #24]
 8000a50:	4b24      	ldr	r3, [pc, #144]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a52:	2202      	movs	r2, #2
 8000a54:	629a      	str	r2, [r3, #40]	@ 0x28
 8000a56:	4b24      	ldr	r3, [pc, #144]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 8000a58:	2204      	movs	r2, #4
 8000a5a:	615a      	str	r2, [r3, #20]
 8000a5c:	4b21      	ldr	r3, [pc, #132]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a5e:	2208      	movs	r2, #8
 8000a60:	629a      	str	r2, [r3, #40]	@ 0x28
 8000a62:	4b20      	ldr	r3, [pc, #128]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a64:	2208      	movs	r2, #8
 8000a66:	619a      	str	r2, [r3, #24]
 8000a68:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a6a:	2202      	movs	r2, #2
 8000a6c:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0XE1);    //Set Gamma 
 8000a6e:	20e1      	movs	r0, #225	@ 0xe1
 8000a70:	f7ff fbce 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x00); 
 8000a74:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a76:	2204      	movs	r2, #4
 8000a78:	619a      	str	r2, [r3, #24]
 8000a7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a7c:	2202      	movs	r2, #2
 8000a7e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000a80:	4b19      	ldr	r3, [pc, #100]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	615a      	str	r2, [r3, #20]
 8000a86:	4b17      	ldr	r3, [pc, #92]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a88:	2208      	movs	r2, #8
 8000a8a:	629a      	str	r2, [r3, #40]	@ 0x28
 8000a8c:	4b15      	ldr	r3, [pc, #84]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a8e:	2208      	movs	r2, #8
 8000a90:	619a      	str	r2, [r3, #24]
 8000a92:	4b14      	ldr	r3, [pc, #80]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a94:	2202      	movs	r2, #2
 8000a96:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x18); 
 8000a98:	4b12      	ldr	r3, [pc, #72]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000a9a:	2204      	movs	r2, #4
 8000a9c:	619a      	str	r2, [r3, #24]
 8000a9e:	4b11      	ldr	r3, [pc, #68]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000aa0:	2202      	movs	r2, #2
 8000aa2:	629a      	str	r2, [r3, #40]	@ 0x28
 8000aa4:	4b10      	ldr	r3, [pc, #64]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 8000aa6:	2218      	movs	r2, #24
 8000aa8:	615a      	str	r2, [r3, #20]
 8000aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000aac:	2208      	movs	r2, #8
 8000aae:	629a      	str	r2, [r3, #40]	@ 0x28
 8000ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000ab2:	2208      	movs	r2, #8
 8000ab4:	619a      	str	r2, [r3, #24]
 8000ab6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000ab8:	2202      	movs	r2, #2
 8000aba:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x1D); 
 8000abc:	4b09      	ldr	r3, [pc, #36]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000abe:	2204      	movs	r2, #4
 8000ac0:	619a      	str	r2, [r3, #24]
 8000ac2:	4b08      	ldr	r3, [pc, #32]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000ac4:	2202      	movs	r2, #2
 8000ac6:	629a      	str	r2, [r3, #40]	@ 0x28
 8000ac8:	4b07      	ldr	r3, [pc, #28]	@ (8000ae8 <ILI9341_paradriver_Init+0x778>)
 8000aca:	221d      	movs	r2, #29
 8000acc:	615a      	str	r2, [r3, #20]
 8000ace:	4b05      	ldr	r3, [pc, #20]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000ad0:	2208      	movs	r2, #8
 8000ad2:	629a      	str	r2, [r3, #40]	@ 0x28
 8000ad4:	4b03      	ldr	r3, [pc, #12]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000ad6:	2208      	movs	r2, #8
 8000ad8:	619a      	str	r2, [r3, #24]
 8000ada:	4b02      	ldr	r3, [pc, #8]	@ (8000ae4 <ILI9341_paradriver_Init+0x774>)
 8000adc:	2202      	movs	r2, #2
 8000ade:	619a      	str	r2, [r3, #24]
 8000ae0:	e004      	b.n	8000aec <ILI9341_paradriver_Init+0x77c>
 8000ae2:	bf00      	nop
 8000ae4:	48000800 	.word	0x48000800
 8000ae8:	48000400 	.word	0x48000400
	LCD_WR_DATA(0x02); 
 8000aec:	4b99      	ldr	r3, [pc, #612]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000aee:	2204      	movs	r2, #4
 8000af0:	619a      	str	r2, [r3, #24]
 8000af2:	4b98      	ldr	r3, [pc, #608]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000af4:	2202      	movs	r2, #2
 8000af6:	629a      	str	r2, [r3, #40]	@ 0x28
 8000af8:	4b97      	ldr	r3, [pc, #604]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000afa:	2202      	movs	r2, #2
 8000afc:	615a      	str	r2, [r3, #20]
 8000afe:	4b95      	ldr	r3, [pc, #596]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b00:	2208      	movs	r2, #8
 8000b02:	629a      	str	r2, [r3, #40]	@ 0x28
 8000b04:	4b93      	ldr	r3, [pc, #588]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b06:	2208      	movs	r2, #8
 8000b08:	619a      	str	r2, [r3, #24]
 8000b0a:	4b92      	ldr	r3, [pc, #584]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b0c:	2202      	movs	r2, #2
 8000b0e:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x0F); 
 8000b10:	4b90      	ldr	r3, [pc, #576]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b12:	2204      	movs	r2, #4
 8000b14:	619a      	str	r2, [r3, #24]
 8000b16:	4b8f      	ldr	r3, [pc, #572]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b18:	2202      	movs	r2, #2
 8000b1a:	629a      	str	r2, [r3, #40]	@ 0x28
 8000b1c:	4b8e      	ldr	r3, [pc, #568]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000b1e:	220f      	movs	r2, #15
 8000b20:	615a      	str	r2, [r3, #20]
 8000b22:	4b8c      	ldr	r3, [pc, #560]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b24:	2208      	movs	r2, #8
 8000b26:	629a      	str	r2, [r3, #40]	@ 0x28
 8000b28:	4b8a      	ldr	r3, [pc, #552]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b2a:	2208      	movs	r2, #8
 8000b2c:	619a      	str	r2, [r3, #24]
 8000b2e:	4b89      	ldr	r3, [pc, #548]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b30:	2202      	movs	r2, #2
 8000b32:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x04); 
 8000b34:	4b87      	ldr	r3, [pc, #540]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b36:	2204      	movs	r2, #4
 8000b38:	619a      	str	r2, [r3, #24]
 8000b3a:	4b86      	ldr	r3, [pc, #536]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b3c:	2202      	movs	r2, #2
 8000b3e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000b40:	4b85      	ldr	r3, [pc, #532]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000b42:	2204      	movs	r2, #4
 8000b44:	615a      	str	r2, [r3, #20]
 8000b46:	4b83      	ldr	r3, [pc, #524]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b48:	2208      	movs	r2, #8
 8000b4a:	629a      	str	r2, [r3, #40]	@ 0x28
 8000b4c:	4b81      	ldr	r3, [pc, #516]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b4e:	2208      	movs	r2, #8
 8000b50:	619a      	str	r2, [r3, #24]
 8000b52:	4b80      	ldr	r3, [pc, #512]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b54:	2202      	movs	r2, #2
 8000b56:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x36); 
 8000b58:	4b7e      	ldr	r3, [pc, #504]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b5a:	2204      	movs	r2, #4
 8000b5c:	619a      	str	r2, [r3, #24]
 8000b5e:	4b7d      	ldr	r3, [pc, #500]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b60:	2202      	movs	r2, #2
 8000b62:	629a      	str	r2, [r3, #40]	@ 0x28
 8000b64:	4b7c      	ldr	r3, [pc, #496]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000b66:	2236      	movs	r2, #54	@ 0x36
 8000b68:	615a      	str	r2, [r3, #20]
 8000b6a:	4b7a      	ldr	r3, [pc, #488]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b6c:	2208      	movs	r2, #8
 8000b6e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000b70:	4b78      	ldr	r3, [pc, #480]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b72:	2208      	movs	r2, #8
 8000b74:	619a      	str	r2, [r3, #24]
 8000b76:	4b77      	ldr	r3, [pc, #476]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b78:	2202      	movs	r2, #2
 8000b7a:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x13); 
 8000b7c:	4b75      	ldr	r3, [pc, #468]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b7e:	2204      	movs	r2, #4
 8000b80:	619a      	str	r2, [r3, #24]
 8000b82:	4b74      	ldr	r3, [pc, #464]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b84:	2202      	movs	r2, #2
 8000b86:	629a      	str	r2, [r3, #40]	@ 0x28
 8000b88:	4b73      	ldr	r3, [pc, #460]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000b8a:	2213      	movs	r2, #19
 8000b8c:	615a      	str	r2, [r3, #20]
 8000b8e:	4b71      	ldr	r3, [pc, #452]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b90:	2208      	movs	r2, #8
 8000b92:	629a      	str	r2, [r3, #40]	@ 0x28
 8000b94:	4b6f      	ldr	r3, [pc, #444]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b96:	2208      	movs	r2, #8
 8000b98:	619a      	str	r2, [r3, #24]
 8000b9a:	4b6e      	ldr	r3, [pc, #440]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000b9c:	2202      	movs	r2, #2
 8000b9e:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x4C); 
 8000ba0:	4b6c      	ldr	r3, [pc, #432]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000ba2:	2204      	movs	r2, #4
 8000ba4:	619a      	str	r2, [r3, #24]
 8000ba6:	4b6b      	ldr	r3, [pc, #428]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000ba8:	2202      	movs	r2, #2
 8000baa:	629a      	str	r2, [r3, #40]	@ 0x28
 8000bac:	4b6a      	ldr	r3, [pc, #424]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000bae:	224c      	movs	r2, #76	@ 0x4c
 8000bb0:	615a      	str	r2, [r3, #20]
 8000bb2:	4b68      	ldr	r3, [pc, #416]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000bb4:	2208      	movs	r2, #8
 8000bb6:	629a      	str	r2, [r3, #40]	@ 0x28
 8000bb8:	4b66      	ldr	r3, [pc, #408]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000bba:	2208      	movs	r2, #8
 8000bbc:	619a      	str	r2, [r3, #24]
 8000bbe:	4b65      	ldr	r3, [pc, #404]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000bc0:	2202      	movs	r2, #2
 8000bc2:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x07); 
 8000bc4:	4b63      	ldr	r3, [pc, #396]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000bc6:	2204      	movs	r2, #4
 8000bc8:	619a      	str	r2, [r3, #24]
 8000bca:	4b62      	ldr	r3, [pc, #392]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000bcc:	2202      	movs	r2, #2
 8000bce:	629a      	str	r2, [r3, #40]	@ 0x28
 8000bd0:	4b61      	ldr	r3, [pc, #388]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000bd2:	2207      	movs	r2, #7
 8000bd4:	615a      	str	r2, [r3, #20]
 8000bd6:	4b5f      	ldr	r3, [pc, #380]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000bd8:	2208      	movs	r2, #8
 8000bda:	629a      	str	r2, [r3, #40]	@ 0x28
 8000bdc:	4b5d      	ldr	r3, [pc, #372]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000bde:	2208      	movs	r2, #8
 8000be0:	619a      	str	r2, [r3, #24]
 8000be2:	4b5c      	ldr	r3, [pc, #368]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000be4:	2202      	movs	r2, #2
 8000be6:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x13); 
 8000be8:	4b5a      	ldr	r3, [pc, #360]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000bea:	2204      	movs	r2, #4
 8000bec:	619a      	str	r2, [r3, #24]
 8000bee:	4b59      	ldr	r3, [pc, #356]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000bf0:	2202      	movs	r2, #2
 8000bf2:	629a      	str	r2, [r3, #40]	@ 0x28
 8000bf4:	4b58      	ldr	r3, [pc, #352]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000bf6:	2213      	movs	r2, #19
 8000bf8:	615a      	str	r2, [r3, #20]
 8000bfa:	4b56      	ldr	r3, [pc, #344]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000bfc:	2208      	movs	r2, #8
 8000bfe:	629a      	str	r2, [r3, #40]	@ 0x28
 8000c00:	4b54      	ldr	r3, [pc, #336]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c02:	2208      	movs	r2, #8
 8000c04:	619a      	str	r2, [r3, #24]
 8000c06:	4b53      	ldr	r3, [pc, #332]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c08:	2202      	movs	r2, #2
 8000c0a:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x0F); 
 8000c0c:	4b51      	ldr	r3, [pc, #324]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c0e:	2204      	movs	r2, #4
 8000c10:	619a      	str	r2, [r3, #24]
 8000c12:	4b50      	ldr	r3, [pc, #320]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c14:	2202      	movs	r2, #2
 8000c16:	629a      	str	r2, [r3, #40]	@ 0x28
 8000c18:	4b4f      	ldr	r3, [pc, #316]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000c1a:	220f      	movs	r2, #15
 8000c1c:	615a      	str	r2, [r3, #20]
 8000c1e:	4b4d      	ldr	r3, [pc, #308]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c20:	2208      	movs	r2, #8
 8000c22:	629a      	str	r2, [r3, #40]	@ 0x28
 8000c24:	4b4b      	ldr	r3, [pc, #300]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c26:	2208      	movs	r2, #8
 8000c28:	619a      	str	r2, [r3, #24]
 8000c2a:	4b4a      	ldr	r3, [pc, #296]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c2c:	2202      	movs	r2, #2
 8000c2e:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x2E); 
 8000c30:	4b48      	ldr	r3, [pc, #288]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c32:	2204      	movs	r2, #4
 8000c34:	619a      	str	r2, [r3, #24]
 8000c36:	4b47      	ldr	r3, [pc, #284]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c38:	2202      	movs	r2, #2
 8000c3a:	629a      	str	r2, [r3, #40]	@ 0x28
 8000c3c:	4b46      	ldr	r3, [pc, #280]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000c3e:	222e      	movs	r2, #46	@ 0x2e
 8000c40:	615a      	str	r2, [r3, #20]
 8000c42:	4b44      	ldr	r3, [pc, #272]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c44:	2208      	movs	r2, #8
 8000c46:	629a      	str	r2, [r3, #40]	@ 0x28
 8000c48:	4b42      	ldr	r3, [pc, #264]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c4a:	2208      	movs	r2, #8
 8000c4c:	619a      	str	r2, [r3, #24]
 8000c4e:	4b41      	ldr	r3, [pc, #260]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c50:	2202      	movs	r2, #2
 8000c52:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x2F); 
 8000c54:	4b3f      	ldr	r3, [pc, #252]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c56:	2204      	movs	r2, #4
 8000c58:	619a      	str	r2, [r3, #24]
 8000c5a:	4b3e      	ldr	r3, [pc, #248]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c5c:	2202      	movs	r2, #2
 8000c5e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000c60:	4b3d      	ldr	r3, [pc, #244]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000c62:	222f      	movs	r2, #47	@ 0x2f
 8000c64:	615a      	str	r2, [r3, #20]
 8000c66:	4b3b      	ldr	r3, [pc, #236]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c68:	2208      	movs	r2, #8
 8000c6a:	629a      	str	r2, [r3, #40]	@ 0x28
 8000c6c:	4b39      	ldr	r3, [pc, #228]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c6e:	2208      	movs	r2, #8
 8000c70:	619a      	str	r2, [r3, #24]
 8000c72:	4b38      	ldr	r3, [pc, #224]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c74:	2202      	movs	r2, #2
 8000c76:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x05); 
 8000c78:	4b36      	ldr	r3, [pc, #216]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c7a:	2204      	movs	r2, #4
 8000c7c:	619a      	str	r2, [r3, #24]
 8000c7e:	4b35      	ldr	r3, [pc, #212]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c80:	2202      	movs	r2, #2
 8000c82:	629a      	str	r2, [r3, #40]	@ 0x28
 8000c84:	4b34      	ldr	r3, [pc, #208]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000c86:	2205      	movs	r2, #5
 8000c88:	615a      	str	r2, [r3, #20]
 8000c8a:	4b32      	ldr	r3, [pc, #200]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c8c:	2208      	movs	r2, #8
 8000c8e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000c90:	4b30      	ldr	r3, [pc, #192]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c92:	2208      	movs	r2, #8
 8000c94:	619a      	str	r2, [r3, #24]
 8000c96:	4b2f      	ldr	r3, [pc, #188]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000c98:	2202      	movs	r2, #2
 8000c9a:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0x2B); 
 8000c9c:	202b      	movs	r0, #43	@ 0x2b
 8000c9e:	f7ff fab7 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000ca2:	4b2c      	ldr	r3, [pc, #176]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000ca4:	2204      	movs	r2, #4
 8000ca6:	619a      	str	r2, [r3, #24]
 8000ca8:	4b2a      	ldr	r3, [pc, #168]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000caa:	2202      	movs	r2, #2
 8000cac:	629a      	str	r2, [r3, #40]	@ 0x28
 8000cae:	4b2a      	ldr	r3, [pc, #168]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	615a      	str	r2, [r3, #20]
 8000cb4:	4b27      	ldr	r3, [pc, #156]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000cb6:	2208      	movs	r2, #8
 8000cb8:	629a      	str	r2, [r3, #40]	@ 0x28
 8000cba:	4b26      	ldr	r3, [pc, #152]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000cbc:	2208      	movs	r2, #8
 8000cbe:	619a      	str	r2, [r3, #24]
 8000cc0:	4b24      	ldr	r3, [pc, #144]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000cc2:	2202      	movs	r2, #2
 8000cc4:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x00);
 8000cc6:	4b23      	ldr	r3, [pc, #140]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000cc8:	2204      	movs	r2, #4
 8000cca:	619a      	str	r2, [r3, #24]
 8000ccc:	4b21      	ldr	r3, [pc, #132]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000cce:	2202      	movs	r2, #2
 8000cd0:	629a      	str	r2, [r3, #40]	@ 0x28
 8000cd2:	4b21      	ldr	r3, [pc, #132]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	615a      	str	r2, [r3, #20]
 8000cd8:	4b1e      	ldr	r3, [pc, #120]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000cda:	2208      	movs	r2, #8
 8000cdc:	629a      	str	r2, [r3, #40]	@ 0x28
 8000cde:	4b1d      	ldr	r3, [pc, #116]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000ce0:	2208      	movs	r2, #8
 8000ce2:	619a      	str	r2, [r3, #24]
 8000ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000ce6:	2202      	movs	r2, #2
 8000ce8:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x01);
 8000cea:	4b1a      	ldr	r3, [pc, #104]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000cec:	2204      	movs	r2, #4
 8000cee:	619a      	str	r2, [r3, #24]
 8000cf0:	4b18      	ldr	r3, [pc, #96]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000cf2:	2202      	movs	r2, #2
 8000cf4:	629a      	str	r2, [r3, #40]	@ 0x28
 8000cf6:	4b18      	ldr	r3, [pc, #96]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	615a      	str	r2, [r3, #20]
 8000cfc:	4b15      	ldr	r3, [pc, #84]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000cfe:	2208      	movs	r2, #8
 8000d00:	629a      	str	r2, [r3, #40]	@ 0x28
 8000d02:	4b14      	ldr	r3, [pc, #80]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000d04:	2208      	movs	r2, #8
 8000d06:	619a      	str	r2, [r3, #24]
 8000d08:	4b12      	ldr	r3, [pc, #72]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000d0a:	2202      	movs	r2, #2
 8000d0c:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x3f);
 8000d0e:	4b11      	ldr	r3, [pc, #68]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000d10:	2204      	movs	r2, #4
 8000d12:	619a      	str	r2, [r3, #24]
 8000d14:	4b0f      	ldr	r3, [pc, #60]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000d16:	2202      	movs	r2, #2
 8000d18:	629a      	str	r2, [r3, #40]	@ 0x28
 8000d1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000d1c:	223f      	movs	r2, #63	@ 0x3f
 8000d1e:	615a      	str	r2, [r3, #20]
 8000d20:	4b0c      	ldr	r3, [pc, #48]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000d22:	2208      	movs	r2, #8
 8000d24:	629a      	str	r2, [r3, #40]	@ 0x28
 8000d26:	4b0b      	ldr	r3, [pc, #44]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000d28:	2208      	movs	r2, #8
 8000d2a:	619a      	str	r2, [r3, #24]
 8000d2c:	4b09      	ldr	r3, [pc, #36]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000d2e:	2202      	movs	r2, #2
 8000d30:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0x2A); 
 8000d32:	202a      	movs	r0, #42	@ 0x2a
 8000d34:	f7ff fa6c 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000d38:	4b06      	ldr	r3, [pc, #24]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000d3a:	2204      	movs	r2, #4
 8000d3c:	619a      	str	r2, [r3, #24]
 8000d3e:	4b05      	ldr	r3, [pc, #20]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000d40:	2202      	movs	r2, #2
 8000d42:	629a      	str	r2, [r3, #40]	@ 0x28
 8000d44:	4b04      	ldr	r3, [pc, #16]	@ (8000d58 <ILI9341_paradriver_Init+0x9e8>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	615a      	str	r2, [r3, #20]
 8000d4a:	4b02      	ldr	r3, [pc, #8]	@ (8000d54 <ILI9341_paradriver_Init+0x9e4>)
 8000d4c:	2208      	movs	r2, #8
 8000d4e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000d50:	e004      	b.n	8000d5c <ILI9341_paradriver_Init+0x9ec>
 8000d52:	bf00      	nop
 8000d54:	48000800 	.word	0x48000800
 8000d58:	48000400 	.word	0x48000400
 8000d5c:	4b26      	ldr	r3, [pc, #152]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000d5e:	2208      	movs	r2, #8
 8000d60:	619a      	str	r2, [r3, #24]
 8000d62:	4b25      	ldr	r3, [pc, #148]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000d64:	2202      	movs	r2, #2
 8000d66:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x00);
 8000d68:	4b23      	ldr	r3, [pc, #140]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000d6a:	2204      	movs	r2, #4
 8000d6c:	619a      	str	r2, [r3, #24]
 8000d6e:	4b22      	ldr	r3, [pc, #136]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000d70:	2202      	movs	r2, #2
 8000d72:	629a      	str	r2, [r3, #40]	@ 0x28
 8000d74:	4b21      	ldr	r3, [pc, #132]	@ (8000dfc <ILI9341_paradriver_Init+0xa8c>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	615a      	str	r2, [r3, #20]
 8000d7a:	4b1f      	ldr	r3, [pc, #124]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000d7c:	2208      	movs	r2, #8
 8000d7e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000d80:	4b1d      	ldr	r3, [pc, #116]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000d82:	2208      	movs	r2, #8
 8000d84:	619a      	str	r2, [r3, #24]
 8000d86:	4b1c      	ldr	r3, [pc, #112]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000d88:	2202      	movs	r2, #2
 8000d8a:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x00);
 8000d8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000d8e:	2204      	movs	r2, #4
 8000d90:	619a      	str	r2, [r3, #24]
 8000d92:	4b19      	ldr	r3, [pc, #100]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000d94:	2202      	movs	r2, #2
 8000d96:	629a      	str	r2, [r3, #40]	@ 0x28
 8000d98:	4b18      	ldr	r3, [pc, #96]	@ (8000dfc <ILI9341_paradriver_Init+0xa8c>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	615a      	str	r2, [r3, #20]
 8000d9e:	4b16      	ldr	r3, [pc, #88]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000da0:	2208      	movs	r2, #8
 8000da2:	629a      	str	r2, [r3, #40]	@ 0x28
 8000da4:	4b14      	ldr	r3, [pc, #80]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000da6:	2208      	movs	r2, #8
 8000da8:	619a      	str	r2, [r3, #24]
 8000daa:	4b13      	ldr	r3, [pc, #76]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000dac:	2202      	movs	r2, #2
 8000dae:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0xef);	 
 8000db0:	4b11      	ldr	r3, [pc, #68]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000db2:	2204      	movs	r2, #4
 8000db4:	619a      	str	r2, [r3, #24]
 8000db6:	4b10      	ldr	r3, [pc, #64]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000db8:	2202      	movs	r2, #2
 8000dba:	629a      	str	r2, [r3, #40]	@ 0x28
 8000dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8000dfc <ILI9341_paradriver_Init+0xa8c>)
 8000dbe:	22ef      	movs	r2, #239	@ 0xef
 8000dc0:	615a      	str	r2, [r3, #20]
 8000dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000dc4:	2208      	movs	r2, #8
 8000dc6:	629a      	str	r2, [r3, #40]	@ 0x28
 8000dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000dca:	2208      	movs	r2, #8
 8000dcc:	619a      	str	r2, [r3, #24]
 8000dce:	4b0a      	ldr	r3, [pc, #40]	@ (8000df8 <ILI9341_paradriver_Init+0xa88>)
 8000dd0:	2202      	movs	r2, #2
 8000dd2:	619a      	str	r2, [r3, #24]
	LCD_WR_REG(0x11); //Exit Sleep
 8000dd4:	2011      	movs	r0, #17
 8000dd6:	f7ff fa1b 	bl	8000210 <LCD_WR_REG>
	delay_ms(120);
 8000dda:	2078      	movs	r0, #120	@ 0x78
 8000ddc:	f000 fa68 	bl	80012b0 <delay_ms>
	LCD_WR_REG(0x29); //display on		
 8000de0:	2029      	movs	r0, #41	@ 0x29
 8000de2:	f7ff fa15 	bl	8000210 <LCD_WR_REG>

  LCD_direction(USE_HORIZONTAL);//����LCD��ʾ����
 8000de6:	2001      	movs	r0, #1
 8000de8:	f000 f8de 	bl	8000fa8 <LCD_direction>
//	LCD_LED=1;//��������	 
	LCD_Clear(WHITE);//��ȫ����ɫ
 8000dec:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000df0:	f7ff fa7e 	bl	80002f0 <LCD_Clear>
}
 8000df4:	bf00      	nop
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	48000800 	.word	0x48000800
 8000dfc:	48000400 	.word	0x48000400

08000e00 <LCD_SetWindows>:
								xEnd:the endning x coordinate of the LCD display window
								yEnd:the endning y coordinate of the LCD display window
 * @retvalue   :None
******************************************************************************/ 
void LCD_SetWindows(u16 xStar, u16 yStar,u16 xEnd,u16 yEnd)
{	
 8000e00:	b590      	push	{r4, r7, lr}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4604      	mov	r4, r0
 8000e08:	4608      	mov	r0, r1
 8000e0a:	4611      	mov	r1, r2
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	4623      	mov	r3, r4
 8000e10:	80fb      	strh	r3, [r7, #6]
 8000e12:	4603      	mov	r3, r0
 8000e14:	80bb      	strh	r3, [r7, #4]
 8000e16:	460b      	mov	r3, r1
 8000e18:	807b      	strh	r3, [r7, #2]
 8000e1a:	4613      	mov	r3, r2
 8000e1c:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(lcddev.setxcmd);	
 8000e1e:	4b56      	ldr	r3, [pc, #344]	@ (8000f78 <LCD_SetWindows+0x178>)
 8000e20:	899b      	ldrh	r3, [r3, #12]
 8000e22:	4618      	mov	r0, r3
 8000e24:	f7ff f9f4 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(xStar>>8);
 8000e28:	4b54      	ldr	r3, [pc, #336]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000e2a:	2204      	movs	r2, #4
 8000e2c:	619a      	str	r2, [r3, #24]
 8000e2e:	4b53      	ldr	r3, [pc, #332]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000e30:	2202      	movs	r2, #2
 8000e32:	629a      	str	r2, [r3, #40]	@ 0x28
 8000e34:	88fb      	ldrh	r3, [r7, #6]
 8000e36:	0a1b      	lsrs	r3, r3, #8
 8000e38:	b29a      	uxth	r2, r3
 8000e3a:	4b51      	ldr	r3, [pc, #324]	@ (8000f80 <LCD_SetWindows+0x180>)
 8000e3c:	615a      	str	r2, [r3, #20]
 8000e3e:	4b4f      	ldr	r3, [pc, #316]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000e40:	2208      	movs	r2, #8
 8000e42:	629a      	str	r2, [r3, #40]	@ 0x28
 8000e44:	4b4d      	ldr	r3, [pc, #308]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000e46:	2208      	movs	r2, #8
 8000e48:	619a      	str	r2, [r3, #24]
 8000e4a:	4b4c      	ldr	r3, [pc, #304]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000e4c:	2202      	movs	r2, #2
 8000e4e:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x00FF&xStar);		
 8000e50:	4b4a      	ldr	r3, [pc, #296]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000e52:	2204      	movs	r2, #4
 8000e54:	619a      	str	r2, [r3, #24]
 8000e56:	4b49      	ldr	r3, [pc, #292]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000e58:	2202      	movs	r2, #2
 8000e5a:	629a      	str	r2, [r3, #40]	@ 0x28
 8000e5c:	88fb      	ldrh	r3, [r7, #6]
 8000e5e:	4a48      	ldr	r2, [pc, #288]	@ (8000f80 <LCD_SetWindows+0x180>)
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	6153      	str	r3, [r2, #20]
 8000e64:	4b45      	ldr	r3, [pc, #276]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000e66:	2208      	movs	r2, #8
 8000e68:	629a      	str	r2, [r3, #40]	@ 0x28
 8000e6a:	4b44      	ldr	r3, [pc, #272]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000e6c:	2208      	movs	r2, #8
 8000e6e:	619a      	str	r2, [r3, #24]
 8000e70:	4b42      	ldr	r3, [pc, #264]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000e72:	2202      	movs	r2, #2
 8000e74:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(xEnd>>8);
 8000e76:	4b41      	ldr	r3, [pc, #260]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000e78:	2204      	movs	r2, #4
 8000e7a:	619a      	str	r2, [r3, #24]
 8000e7c:	4b3f      	ldr	r3, [pc, #252]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000e7e:	2202      	movs	r2, #2
 8000e80:	629a      	str	r2, [r3, #40]	@ 0x28
 8000e82:	887b      	ldrh	r3, [r7, #2]
 8000e84:	0a1b      	lsrs	r3, r3, #8
 8000e86:	b29a      	uxth	r2, r3
 8000e88:	4b3d      	ldr	r3, [pc, #244]	@ (8000f80 <LCD_SetWindows+0x180>)
 8000e8a:	615a      	str	r2, [r3, #20]
 8000e8c:	4b3b      	ldr	r3, [pc, #236]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000e8e:	2208      	movs	r2, #8
 8000e90:	629a      	str	r2, [r3, #40]	@ 0x28
 8000e92:	4b3a      	ldr	r3, [pc, #232]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000e94:	2208      	movs	r2, #8
 8000e96:	619a      	str	r2, [r3, #24]
 8000e98:	4b38      	ldr	r3, [pc, #224]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000e9a:	2202      	movs	r2, #2
 8000e9c:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x00FF&xEnd);
 8000e9e:	4b37      	ldr	r3, [pc, #220]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000ea0:	2204      	movs	r2, #4
 8000ea2:	619a      	str	r2, [r3, #24]
 8000ea4:	4b35      	ldr	r3, [pc, #212]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000ea6:	2202      	movs	r2, #2
 8000ea8:	629a      	str	r2, [r3, #40]	@ 0x28
 8000eaa:	887b      	ldrh	r3, [r7, #2]
 8000eac:	4a34      	ldr	r2, [pc, #208]	@ (8000f80 <LCD_SetWindows+0x180>)
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	6153      	str	r3, [r2, #20]
 8000eb2:	4b32      	ldr	r3, [pc, #200]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000eb4:	2208      	movs	r2, #8
 8000eb6:	629a      	str	r2, [r3, #40]	@ 0x28
 8000eb8:	4b30      	ldr	r3, [pc, #192]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000eba:	2208      	movs	r2, #8
 8000ebc:	619a      	str	r2, [r3, #24]
 8000ebe:	4b2f      	ldr	r3, [pc, #188]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000ec0:	2202      	movs	r2, #2
 8000ec2:	619a      	str	r2, [r3, #24]

	LCD_WR_REG(lcddev.setycmd);	
 8000ec4:	4b2c      	ldr	r3, [pc, #176]	@ (8000f78 <LCD_SetWindows+0x178>)
 8000ec6:	89db      	ldrh	r3, [r3, #14]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff f9a1 	bl	8000210 <LCD_WR_REG>
	LCD_WR_DATA(yStar>>8);
 8000ece:	4b2b      	ldr	r3, [pc, #172]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000ed0:	2204      	movs	r2, #4
 8000ed2:	619a      	str	r2, [r3, #24]
 8000ed4:	4b29      	ldr	r3, [pc, #164]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000ed6:	2202      	movs	r2, #2
 8000ed8:	629a      	str	r2, [r3, #40]	@ 0x28
 8000eda:	88bb      	ldrh	r3, [r7, #4]
 8000edc:	0a1b      	lsrs	r3, r3, #8
 8000ede:	b29a      	uxth	r2, r3
 8000ee0:	4b27      	ldr	r3, [pc, #156]	@ (8000f80 <LCD_SetWindows+0x180>)
 8000ee2:	615a      	str	r2, [r3, #20]
 8000ee4:	4b25      	ldr	r3, [pc, #148]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000ee6:	2208      	movs	r2, #8
 8000ee8:	629a      	str	r2, [r3, #40]	@ 0x28
 8000eea:	4b24      	ldr	r3, [pc, #144]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000eec:	2208      	movs	r2, #8
 8000eee:	619a      	str	r2, [r3, #24]
 8000ef0:	4b22      	ldr	r3, [pc, #136]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000ef2:	2202      	movs	r2, #2
 8000ef4:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x00FF&yStar);		
 8000ef6:	4b21      	ldr	r3, [pc, #132]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000ef8:	2204      	movs	r2, #4
 8000efa:	619a      	str	r2, [r3, #24]
 8000efc:	4b1f      	ldr	r3, [pc, #124]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000efe:	2202      	movs	r2, #2
 8000f00:	629a      	str	r2, [r3, #40]	@ 0x28
 8000f02:	88bb      	ldrh	r3, [r7, #4]
 8000f04:	4a1e      	ldr	r2, [pc, #120]	@ (8000f80 <LCD_SetWindows+0x180>)
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	6153      	str	r3, [r2, #20]
 8000f0a:	4b1c      	ldr	r3, [pc, #112]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000f0c:	2208      	movs	r2, #8
 8000f0e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000f10:	4b1a      	ldr	r3, [pc, #104]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000f12:	2208      	movs	r2, #8
 8000f14:	619a      	str	r2, [r3, #24]
 8000f16:	4b19      	ldr	r3, [pc, #100]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000f18:	2202      	movs	r2, #2
 8000f1a:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(yEnd>>8);
 8000f1c:	4b17      	ldr	r3, [pc, #92]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000f1e:	2204      	movs	r2, #4
 8000f20:	619a      	str	r2, [r3, #24]
 8000f22:	4b16      	ldr	r3, [pc, #88]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000f24:	2202      	movs	r2, #2
 8000f26:	629a      	str	r2, [r3, #40]	@ 0x28
 8000f28:	883b      	ldrh	r3, [r7, #0]
 8000f2a:	0a1b      	lsrs	r3, r3, #8
 8000f2c:	b29a      	uxth	r2, r3
 8000f2e:	4b14      	ldr	r3, [pc, #80]	@ (8000f80 <LCD_SetWindows+0x180>)
 8000f30:	615a      	str	r2, [r3, #20]
 8000f32:	4b12      	ldr	r3, [pc, #72]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000f34:	2208      	movs	r2, #8
 8000f36:	629a      	str	r2, [r3, #40]	@ 0x28
 8000f38:	4b10      	ldr	r3, [pc, #64]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000f3a:	2208      	movs	r2, #8
 8000f3c:	619a      	str	r2, [r3, #24]
 8000f3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000f40:	2202      	movs	r2, #2
 8000f42:	619a      	str	r2, [r3, #24]
	LCD_WR_DATA(0x00FF&yEnd);
 8000f44:	4b0d      	ldr	r3, [pc, #52]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000f46:	2204      	movs	r2, #4
 8000f48:	619a      	str	r2, [r3, #24]
 8000f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000f4c:	2202      	movs	r2, #2
 8000f4e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000f50:	883b      	ldrh	r3, [r7, #0]
 8000f52:	4a0b      	ldr	r2, [pc, #44]	@ (8000f80 <LCD_SetWindows+0x180>)
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	6153      	str	r3, [r2, #20]
 8000f58:	4b08      	ldr	r3, [pc, #32]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000f5a:	2208      	movs	r2, #8
 8000f5c:	629a      	str	r2, [r3, #40]	@ 0x28
 8000f5e:	4b07      	ldr	r3, [pc, #28]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000f60:	2208      	movs	r2, #8
 8000f62:	619a      	str	r2, [r3, #24]
 8000f64:	4b05      	ldr	r3, [pc, #20]	@ (8000f7c <LCD_SetWindows+0x17c>)
 8000f66:	2202      	movs	r2, #2
 8000f68:	619a      	str	r2, [r3, #24]

	LCD_WriteRAM_Prepare();	//��ʼд��GRAM			
 8000f6a:	f7ff f989 	bl	8000280 <LCD_WriteRAM_Prepare>
}   
 8000f6e:	bf00      	nop
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd90      	pop	{r4, r7, pc}
 8000f76:	bf00      	nop
 8000f78:	20000034 	.word	0x20000034
 8000f7c:	48000800 	.word	0x48000800
 8000f80:	48000400 	.word	0x48000400

08000f84 <LCD_SetCursor>:
 * @parameters :Xpos:the  x coordinate of the pixel
								Ypos:the  y coordinate of the pixel
 * @retvalue   :None
******************************************************************************/ 
void LCD_SetCursor(u16 Xpos, u16 Ypos)
{	  	    			
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	460a      	mov	r2, r1
 8000f8e:	80fb      	strh	r3, [r7, #6]
 8000f90:	4613      	mov	r3, r2
 8000f92:	80bb      	strh	r3, [r7, #4]
	LCD_SetWindows(Xpos,Ypos,Xpos,Ypos);	
 8000f94:	88bb      	ldrh	r3, [r7, #4]
 8000f96:	88fa      	ldrh	r2, [r7, #6]
 8000f98:	88b9      	ldrh	r1, [r7, #4]
 8000f9a:	88f8      	ldrh	r0, [r7, #6]
 8000f9c:	f7ff ff30 	bl	8000e00 <LCD_SetWindows>
} 
 8000fa0:	bf00      	nop
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <LCD_direction>:
													2-180 degree
													3-270 degree
 * @retvalue   :None
******************************************************************************/ 
void LCD_direction(u8 direction)
{ 
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	4603      	mov	r3, r0
 8000fb0:	71fb      	strb	r3, [r7, #7]
			lcddev.setxcmd=0x2A;
 8000fb2:	4b28      	ldr	r3, [pc, #160]	@ (8001054 <LCD_direction+0xac>)
 8000fb4:	222a      	movs	r2, #42	@ 0x2a
 8000fb6:	819a      	strh	r2, [r3, #12]
			lcddev.setycmd=0x2B;
 8000fb8:	4b26      	ldr	r3, [pc, #152]	@ (8001054 <LCD_direction+0xac>)
 8000fba:	222b      	movs	r2, #43	@ 0x2b
 8000fbc:	81da      	strh	r2, [r3, #14]
			lcddev.wramcmd=0x2C;
 8000fbe:	4b25      	ldr	r3, [pc, #148]	@ (8001054 <LCD_direction+0xac>)
 8000fc0:	222c      	movs	r2, #44	@ 0x2c
 8000fc2:	811a      	strh	r2, [r3, #8]
			lcddev.rramcmd=0x2E;
 8000fc4:	4b23      	ldr	r3, [pc, #140]	@ (8001054 <LCD_direction+0xac>)
 8000fc6:	222e      	movs	r2, #46	@ 0x2e
 8000fc8:	815a      	strh	r2, [r3, #10]
	switch(direction){		  
 8000fca:	79fb      	ldrb	r3, [r7, #7]
 8000fcc:	2b03      	cmp	r3, #3
 8000fce:	d83b      	bhi.n	8001048 <LCD_direction+0xa0>
 8000fd0:	a201      	add	r2, pc, #4	@ (adr r2, 8000fd8 <LCD_direction+0x30>)
 8000fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fd6:	bf00      	nop
 8000fd8:	08000fe9 	.word	0x08000fe9
 8000fdc:	08001001 	.word	0x08001001
 8000fe0:	08001019 	.word	0x08001019
 8000fe4:	08001031 	.word	0x08001031
		case 0:						 	 		
			lcddev.width=LCD_W;
 8000fe8:	4b1a      	ldr	r3, [pc, #104]	@ (8001054 <LCD_direction+0xac>)
 8000fea:	22f0      	movs	r2, #240	@ 0xf0
 8000fec:	801a      	strh	r2, [r3, #0]
			lcddev.height=LCD_H;		
 8000fee:	4b19      	ldr	r3, [pc, #100]	@ (8001054 <LCD_direction+0xac>)
 8000ff0:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000ff4:	805a      	strh	r2, [r3, #2]
			LCD_WriteReg(0x36,(1<<3));
 8000ff6:	2108      	movs	r1, #8
 8000ff8:	2036      	movs	r0, #54	@ 0x36
 8000ffa:	f7ff f91b 	bl	8000234 <LCD_WriteReg>
		break;
 8000ffe:	e024      	b.n	800104a <LCD_direction+0xa2>
		case 1:
			lcddev.width=LCD_H;
 8001000:	4b14      	ldr	r3, [pc, #80]	@ (8001054 <LCD_direction+0xac>)
 8001002:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001006:	801a      	strh	r2, [r3, #0]
			lcddev.height=LCD_W;
 8001008:	4b12      	ldr	r3, [pc, #72]	@ (8001054 <LCD_direction+0xac>)
 800100a:	22f0      	movs	r2, #240	@ 0xf0
 800100c:	805a      	strh	r2, [r3, #2]
			LCD_WriteReg(0x36,(1<<3)|(1<<5)|(1<<6));
 800100e:	2168      	movs	r1, #104	@ 0x68
 8001010:	2036      	movs	r0, #54	@ 0x36
 8001012:	f7ff f90f 	bl	8000234 <LCD_WriteReg>
		break;
 8001016:	e018      	b.n	800104a <LCD_direction+0xa2>
		case 2:						 	 		
			lcddev.width=LCD_W;
 8001018:	4b0e      	ldr	r3, [pc, #56]	@ (8001054 <LCD_direction+0xac>)
 800101a:	22f0      	movs	r2, #240	@ 0xf0
 800101c:	801a      	strh	r2, [r3, #0]
			lcddev.height=LCD_H;	
 800101e:	4b0d      	ldr	r3, [pc, #52]	@ (8001054 <LCD_direction+0xac>)
 8001020:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001024:	805a      	strh	r2, [r3, #2]
			LCD_WriteReg(0x36,(1<<3)|(1<<7)|(1<<4)|(1<<6));
 8001026:	21d8      	movs	r1, #216	@ 0xd8
 8001028:	2036      	movs	r0, #54	@ 0x36
 800102a:	f7ff f903 	bl	8000234 <LCD_WriteReg>
		break;
 800102e:	e00c      	b.n	800104a <LCD_direction+0xa2>
		case 3:
			lcddev.width=LCD_H;
 8001030:	4b08      	ldr	r3, [pc, #32]	@ (8001054 <LCD_direction+0xac>)
 8001032:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001036:	801a      	strh	r2, [r3, #0]
			lcddev.height=LCD_W;
 8001038:	4b06      	ldr	r3, [pc, #24]	@ (8001054 <LCD_direction+0xac>)
 800103a:	22f0      	movs	r2, #240	@ 0xf0
 800103c:	805a      	strh	r2, [r3, #2]
			LCD_WriteReg(0x36,(1<<3)|(1<<7)|(1<<5)|(1<<4));
 800103e:	21b8      	movs	r1, #184	@ 0xb8
 8001040:	2036      	movs	r0, #54	@ 0x36
 8001042:	f7ff f8f7 	bl	8000234 <LCD_WriteReg>
		break;	
 8001046:	e000      	b.n	800104a <LCD_direction+0xa2>
		default:break;
 8001048:	bf00      	nop
	}		
}	 
 800104a:	bf00      	nop
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20000034 	.word	0x20000034

08001058 <LCD_Fill>:
								ey:the ending y coordinate of the specified area
								color:the filled color value
 * @retvalue   :None
********************************************************************/
void LCD_Fill(int16_t sx,u16 sy,int16_t ex,u16 ey,u16 color)	// x must be not less than 0 for obstacle shifting
{																// changing u16 to int16_t
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b085      	sub	sp, #20
 800105c:	af00      	add	r7, sp, #0
 800105e:	4604      	mov	r4, r0
 8001060:	4608      	mov	r0, r1
 8001062:	4611      	mov	r1, r2
 8001064:	461a      	mov	r2, r3
 8001066:	4623      	mov	r3, r4
 8001068:	80fb      	strh	r3, [r7, #6]
 800106a:	4603      	mov	r3, r0
 800106c:	80bb      	strh	r3, [r7, #4]
 800106e:	460b      	mov	r3, r1
 8001070:	807b      	strh	r3, [r7, #2]
 8001072:	4613      	mov	r3, r2
 8001074:	803b      	strh	r3, [r7, #0]

	if(sx<0)
 8001076:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800107a:	2b00      	cmp	r3, #0
 800107c:	da01      	bge.n	8001082 <LCD_Fill+0x2a>
	{
		sx=0;
 800107e:	2300      	movs	r3, #0
 8001080:	80fb      	strh	r3, [r7, #6]
	}

	if(ex<0)
 8001082:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001086:	2b00      	cmp	r3, #0
 8001088:	da01      	bge.n	800108e <LCD_Fill+0x36>
	{
		ex=0;
 800108a:	2300      	movs	r3, #0
 800108c:	807b      	strh	r3, [r7, #2]
	}

	u16 i,j;
	u16 width=ex-sx+1; 		//�õ����Ŀ��
 800108e:	887a      	ldrh	r2, [r7, #2]
 8001090:	88fb      	ldrh	r3, [r7, #6]
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	b29b      	uxth	r3, r3
 8001096:	3301      	adds	r3, #1
 8001098:	817b      	strh	r3, [r7, #10]
	u16 height=ey-sy+1;		//�߶�
 800109a:	883a      	ldrh	r2, [r7, #0]
 800109c:	88bb      	ldrh	r3, [r7, #4]
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	b29b      	uxth	r3, r3
 80010a2:	3301      	adds	r3, #1
 80010a4:	813b      	strh	r3, [r7, #8]
	LCD_SetWindows(sx,sy,ex,ey);//������ʾ����
 80010a6:	88f8      	ldrh	r0, [r7, #6]
 80010a8:	887a      	ldrh	r2, [r7, #2]
 80010aa:	883b      	ldrh	r3, [r7, #0]
 80010ac:	88b9      	ldrh	r1, [r7, #4]
 80010ae:	f7ff fea7 	bl	8000e00 <LCD_SetWindows>
	for(i=0;i<height;i++)
 80010b2:	2300      	movs	r3, #0
 80010b4:	81fb      	strh	r3, [r7, #14]
 80010b6:	e010      	b.n	80010da <LCD_Fill+0x82>
	{
		for(j=0;j<width;j++)
 80010b8:	2300      	movs	r3, #0
 80010ba:	81bb      	strh	r3, [r7, #12]
 80010bc:	e006      	b.n	80010cc <LCD_Fill+0x74>
		Lcd_WriteData_16Bit(color);	//д������
 80010be:	8c3b      	ldrh	r3, [r7, #32]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff f8e9 	bl	8000298 <Lcd_WriteData_16Bit>
		for(j=0;j<width;j++)
 80010c6:	89bb      	ldrh	r3, [r7, #12]
 80010c8:	3301      	adds	r3, #1
 80010ca:	81bb      	strh	r3, [r7, #12]
 80010cc:	89ba      	ldrh	r2, [r7, #12]
 80010ce:	897b      	ldrh	r3, [r7, #10]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d3f4      	bcc.n	80010be <LCD_Fill+0x66>
	for(i=0;i<height;i++)
 80010d4:	89fb      	ldrh	r3, [r7, #14]
 80010d6:	3301      	adds	r3, #1
 80010d8:	81fb      	strh	r3, [r7, #14]
 80010da:	89fa      	ldrh	r2, [r7, #14]
 80010dc:	893b      	ldrh	r3, [r7, #8]
 80010de:	429a      	cmp	r2, r3
 80010e0:	d3ea      	bcc.n	80010b8 <LCD_Fill+0x60>
	}
	LCD_SetWindows(0,0,lcddev.width-1,lcddev.height-1);//�ָ���������Ϊȫ��
 80010e2:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <LCD_Fill+0xac>)
 80010e4:	881b      	ldrh	r3, [r3, #0]
 80010e6:	3b01      	subs	r3, #1
 80010e8:	b29a      	uxth	r2, r3
 80010ea:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <LCD_Fill+0xac>)
 80010ec:	885b      	ldrh	r3, [r3, #2]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	2100      	movs	r1, #0
 80010f4:	2000      	movs	r0, #0
 80010f6:	f7ff fe83 	bl	8000e00 <LCD_SetWindows>
}
 80010fa:	bf00      	nop
 80010fc:	3714      	adds	r7, #20
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd90      	pop	{r4, r7, pc}
 8001102:	bf00      	nop
 8001104:	20000034 	.word	0x20000034

08001108 <LCD_DrawLine>:
								x2:the ending x coordinate of the line
								y2:the ending y coordinate of the line
 * @retvalue   :None
********************************************************************/
void LCD_DrawLine(u16 x1, u16 y1, u16 x2, u16 y2)
{
 8001108:	b590      	push	{r4, r7, lr}
 800110a:	b08d      	sub	sp, #52	@ 0x34
 800110c:	af00      	add	r7, sp, #0
 800110e:	4604      	mov	r4, r0
 8001110:	4608      	mov	r0, r1
 8001112:	4611      	mov	r1, r2
 8001114:	461a      	mov	r2, r3
 8001116:	4623      	mov	r3, r4
 8001118:	80fb      	strh	r3, [r7, #6]
 800111a:	4603      	mov	r3, r0
 800111c:	80bb      	strh	r3, [r7, #4]
 800111e:	460b      	mov	r3, r1
 8001120:	807b      	strh	r3, [r7, #2]
 8001122:	4613      	mov	r3, r2
 8001124:	803b      	strh	r3, [r7, #0]
	u16 t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 8001126:	2300      	movs	r3, #0
 8001128:	62bb      	str	r3, [r7, #40]	@ 0x28
 800112a:	2300      	movs	r3, #0
 800112c:	627b      	str	r3, [r7, #36]	@ 0x24
	int incx,incy,uRow,uCol;

	delta_x=x2-x1; //������������
 800112e:	887a      	ldrh	r2, [r7, #2]
 8001130:	88fb      	ldrh	r3, [r7, #6]
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 8001136:	883a      	ldrh	r2, [r7, #0]
 8001138:	88bb      	ldrh	r3, [r7, #4]
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 800113e:	88fb      	ldrh	r3, [r7, #6]
 8001140:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 8001142:	88bb      	ldrh	r3, [r7, #4]
 8001144:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1; //���õ�������
 8001146:	6a3b      	ldr	r3, [r7, #32]
 8001148:	2b00      	cmp	r3, #0
 800114a:	dd02      	ble.n	8001152 <LCD_DrawLine+0x4a>
 800114c:	2301      	movs	r3, #1
 800114e:	617b      	str	r3, [r7, #20]
 8001150:	e00b      	b.n	800116a <LCD_DrawLine+0x62>
	else if(delta_x==0)incx=0;//��ֱ��
 8001152:	6a3b      	ldr	r3, [r7, #32]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d102      	bne.n	800115e <LCD_DrawLine+0x56>
 8001158:	2300      	movs	r3, #0
 800115a:	617b      	str	r3, [r7, #20]
 800115c:	e005      	b.n	800116a <LCD_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 800115e:	f04f 33ff 	mov.w	r3, #4294967295
 8001162:	617b      	str	r3, [r7, #20]
 8001164:	6a3b      	ldr	r3, [r7, #32]
 8001166:	425b      	negs	r3, r3
 8001168:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	2b00      	cmp	r3, #0
 800116e:	dd02      	ble.n	8001176 <LCD_DrawLine+0x6e>
 8001170:	2301      	movs	r3, #1
 8001172:	613b      	str	r3, [r7, #16]
 8001174:	e00b      	b.n	800118e <LCD_DrawLine+0x86>
	else if(delta_y==0)incy=0;//ˮƽ��
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d102      	bne.n	8001182 <LCD_DrawLine+0x7a>
 800117c:	2300      	movs	r3, #0
 800117e:	613b      	str	r3, [r7, #16]
 8001180:	e005      	b.n	800118e <LCD_DrawLine+0x86>
	else{incy=-1;delta_y=-delta_y;}
 8001182:	f04f 33ff 	mov.w	r3, #4294967295
 8001186:	613b      	str	r3, [r7, #16]
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	425b      	negs	r3, r3
 800118c:	61fb      	str	r3, [r7, #28]
	if( delta_x>delta_y)distance=delta_x; //ѡȡ��������������
 800118e:	6a3a      	ldr	r2, [r7, #32]
 8001190:	69fb      	ldr	r3, [r7, #28]
 8001192:	429a      	cmp	r2, r3
 8001194:	dd02      	ble.n	800119c <LCD_DrawLine+0x94>
 8001196:	6a3b      	ldr	r3, [r7, #32]
 8001198:	61bb      	str	r3, [r7, #24]
 800119a:	e001      	b.n	80011a0 <LCD_DrawLine+0x98>
	else distance=delta_y;
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	61bb      	str	r3, [r7, #24]
	for(t=0;t<=distance+1;t++ )//�������
 80011a0:	2300      	movs	r3, #0
 80011a2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80011a4:	e02a      	b.n	80011fc <LCD_DrawLine+0xf4>
	{
		LCD_DrawPoint(uRow,uCol);//����
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	68ba      	ldr	r2, [r7, #8]
 80011ac:	b292      	uxth	r2, r2
 80011ae:	4611      	mov	r1, r2
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff f883 	bl	80002bc <LCD_DrawPoint>
		xerr+=delta_x ;
 80011b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80011b8:	6a3b      	ldr	r3, [r7, #32]
 80011ba:	4413      	add	r3, r2
 80011bc:	62bb      	str	r3, [r7, #40]	@ 0x28
		yerr+=delta_y ;
 80011be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	4413      	add	r3, r2
 80011c4:	627b      	str	r3, [r7, #36]	@ 0x24
		if(xerr>distance)
 80011c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80011c8:	69bb      	ldr	r3, [r7, #24]
 80011ca:	429a      	cmp	r2, r3
 80011cc:	dd07      	ble.n	80011de <LCD_DrawLine+0xd6>
		{
			xerr-=distance;
 80011ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	62bb      	str	r3, [r7, #40]	@ 0x28
			uRow+=incx;
 80011d6:	68fa      	ldr	r2, [r7, #12]
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	4413      	add	r3, r2
 80011dc:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 80011de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011e0:	69bb      	ldr	r3, [r7, #24]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	dd07      	ble.n	80011f6 <LCD_DrawLine+0xee>
		{
			yerr-=distance;
 80011e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011e8:	69bb      	ldr	r3, [r7, #24]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	627b      	str	r3, [r7, #36]	@ 0x24
			uCol+=incy;
 80011ee:	68ba      	ldr	r2, [r7, #8]
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	4413      	add	r3, r2
 80011f4:	60bb      	str	r3, [r7, #8]
	for(t=0;t<=distance+1;t++ )//�������
 80011f6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80011f8:	3301      	adds	r3, #1
 80011fa:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80011fc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	3301      	adds	r3, #1
 8001202:	429a      	cmp	r2, r3
 8001204:	ddcf      	ble.n	80011a6 <LCD_DrawLine+0x9e>
		}
	}
}
 8001206:	bf00      	nop
 8001208:	bf00      	nop
 800120a:	3734      	adds	r7, #52	@ 0x34
 800120c:	46bd      	mov	sp, r7
 800120e:	bd90      	pop	{r4, r7, pc}

08001210 <delay_init>:
// Initialize delay function
// When using uC/OS, this function initializes the uC/OS clock tick.
// The SYSTICK clock is fixed to the AHB clock.
// SYSCLK: System clock frequency
void delay_init(u8 SYSCLK)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	71fb      	strb	r3, [r7, #7]
#if SYSTEM_SUPPORT_OS                         // If OS support is needed
    u32 reload;
#endif
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK); // SysTick frequency is HCLK
 800121a:	2004      	movs	r0, #4
 800121c:	f002 fdb4 	bl	8003d88 <HAL_SYSTICK_CLKSourceConfig>
    fac_us=SYSCLK;                        // fac_us is used regardless of OS usage
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	4a03      	ldr	r2, [pc, #12]	@ (8001230 <delay_init+0x20>)
 8001224:	6013      	str	r3, [r2, #0]
    SysTick->CTRL|=SysTick_CTRL_TICKINT_Msk; // Enable SysTick interrupt
    SysTick->LOAD=reload;                   // Interrupt every 1/OS_TICKS_PER_SEC second
    SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk; // Enable SysTick
#else
#endif
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	20000048 	.word	0x20000048

08001234 <delay_us>:

// Delay for nus microseconds
// nus: Number of microseconds to delay
// nus: 0~190887435 (maximum value is 2^32/fac_us when fac_us=22.5)
void delay_us(u32 nus)
{
 8001234:	b480      	push	{r7}
 8001236:	b089      	sub	sp, #36	@ 0x24
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
    u32 ticks;
    u32 told,tnow,tcnt=0;
 800123c:	2300      	movs	r3, #0
 800123e:	61bb      	str	r3, [r7, #24]
    u32 reload=SysTick->LOAD;                // Value of LOAD
 8001240:	4b19      	ldr	r3, [pc, #100]	@ (80012a8 <delay_us+0x74>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	617b      	str	r3, [r7, #20]
    ticks=nus*fac_us;                        // Number of ticks needed
 8001246:	4b19      	ldr	r3, [pc, #100]	@ (80012ac <delay_us+0x78>)
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	fb02 f303 	mul.w	r3, r2, r3
 8001250:	613b      	str	r3, [r7, #16]
    told=SysTick->VAL;                        // Counter value upon entry
 8001252:	4b15      	ldr	r3, [pc, #84]	@ (80012a8 <delay_us+0x74>)
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	61fb      	str	r3, [r7, #28]
    while(1)
    {
        tnow=SysTick->VAL;
 8001258:	4b13      	ldr	r3, [pc, #76]	@ (80012a8 <delay_us+0x74>)
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	60fb      	str	r3, [r7, #12]
        if(tnow!=told)
 800125e:	68fa      	ldr	r2, [r7, #12]
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	429a      	cmp	r2, r3
 8001264:	d0f8      	beq.n	8001258 <delay_us+0x24>
        {
            if(tnow<told)tcnt+=told-tnow;    // Note that SYSTICK is a decrementing counter.
 8001266:	68fa      	ldr	r2, [r7, #12]
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	429a      	cmp	r2, r3
 800126c:	d206      	bcs.n	800127c <delay_us+0x48>
 800126e:	69fa      	ldr	r2, [r7, #28]
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	1ad3      	subs	r3, r2, r3
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	4413      	add	r3, r2
 8001278:	61bb      	str	r3, [r7, #24]
 800127a:	e007      	b.n	800128c <delay_us+0x58>
            else tcnt+=reload-tnow+told;
 800127c:	697a      	ldr	r2, [r7, #20]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	1ad2      	subs	r2, r2, r3
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	4413      	add	r3, r2
 8001286:	69ba      	ldr	r2, [r7, #24]
 8001288:	4413      	add	r3, r2
 800128a:	61bb      	str	r3, [r7, #24]
            told=tnow;
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	61fb      	str	r3, [r7, #28]
            if(tcnt>=ticks)break;            // Exit if time exceeds or equals the delay time.
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	429a      	cmp	r2, r3
 8001296:	d200      	bcs.n	800129a <delay_us+0x66>
        tnow=SysTick->VAL;
 8001298:	e7de      	b.n	8001258 <delay_us+0x24>
            if(tcnt>=ticks)break;            // Exit if time exceeds or equals the delay time.
 800129a:	bf00      	nop
        }
    };
}
 800129c:	bf00      	nop
 800129e:	3724      	adds	r7, #36	@ 0x24
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr
 80012a8:	e000e010 	.word	0xe000e010
 80012ac:	20000048 	.word	0x20000048

080012b0 <delay_ms>:

// Delay for nms milliseconds
// nms: Number of milliseconds to delay
void delay_ms(u16 nms)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	80fb      	strh	r3, [r7, #6]
    u32 i;
    for(i=0;i<nms;i++) delay_us(1000);
 80012ba:	2300      	movs	r3, #0
 80012bc:	60fb      	str	r3, [r7, #12]
 80012be:	e006      	b.n	80012ce <delay_ms+0x1e>
 80012c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012c4:	f7ff ffb6 	bl	8001234 <delay_us>
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	3301      	adds	r3, #1
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	88fb      	ldrh	r3, [r7, #6]
 80012d0:	68fa      	ldr	r2, [r7, #12]
 80012d2:	429a      	cmp	r2, r3
 80012d4:	d3f4      	bcc.n	80012c0 <delay_ms+0x10>
}
 80012d6:	bf00      	nop
 80012d8:	bf00      	nop
 80012da:	3710      	adds	r7, #16
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}

080012e0 <DinoDetector>:
static uint16_t obs_y2s=0;	// ..



void DinoDetector(uint16_t altitude)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	80fb      	strh	r3, [r7, #6]
	// include jumping
	dino_y1 = 160 - altitude;
 80012ea:	88fb      	ldrh	r3, [r7, #6]
 80012ec:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	4b07      	ldr	r3, [pc, #28]	@ (8001310 <DinoDetector+0x30>)
 80012f4:	801a      	strh	r2, [r3, #0]
	dino_y2 = 207 - altitude;
 80012f6:	88fb      	ldrh	r3, [r7, #6]
 80012f8:	f1c3 03cf 	rsb	r3, r3, #207	@ 0xcf
 80012fc:	b29a      	uxth	r2, r3
 80012fe:	4b05      	ldr	r3, [pc, #20]	@ (8001314 <DinoDetector+0x34>)
 8001300:	801a      	strh	r2, [r3, #0]
}
 8001302:	bf00      	nop
 8001304:	370c      	adds	r7, #12
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	20000002 	.word	0x20000002
 8001314:	20000006 	.word	0x20000006

08001318 <ObsDetector>:



void ObsDetector(uint16_t shift)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	80fb      	strh	r3, [r7, #6]
	if(obstacle_type == 1)
 8001322:	4b2f      	ldr	r3, [pc, #188]	@ (80013e0 <ObsDetector+0xc8>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d112      	bne.n	8001350 <ObsDetector+0x38>
	{
		// include moving
		obs_x1 = 340 - shift;
 800132a:	88fb      	ldrh	r3, [r7, #6]
 800132c:	f5c3 73aa 	rsb	r3, r3, #340	@ 0x154
 8001330:	b29a      	uxth	r2, r3
 8001332:	4b2c      	ldr	r3, [pc, #176]	@ (80013e4 <ObsDetector+0xcc>)
 8001334:	801a      	strh	r2, [r3, #0]
		obs_y1 = 150;
 8001336:	4b2c      	ldr	r3, [pc, #176]	@ (80013e8 <ObsDetector+0xd0>)
 8001338:	2296      	movs	r2, #150	@ 0x96
 800133a:	801a      	strh	r2, [r3, #0]
		obs_x2 = 372 - shift;
 800133c:	88fb      	ldrh	r3, [r7, #6]
 800133e:	f5c3 73ba 	rsb	r3, r3, #372	@ 0x174
 8001342:	b29a      	uxth	r2, r3
 8001344:	4b29      	ldr	r3, [pc, #164]	@ (80013ec <ObsDetector+0xd4>)
 8001346:	801a      	strh	r2, [r3, #0]
		obs_y2 = 210;
 8001348:	4b29      	ldr	r3, [pc, #164]	@ (80013f0 <ObsDetector+0xd8>)
 800134a:	22d2      	movs	r2, #210	@ 0xd2
 800134c:	801a      	strh	r2, [r3, #0]
		obs_x1s = 379 - shift;
		obs_y1s = 170;
		obs_x2s = 401 - shift;
		obs_y2s = 210;
	}
}
 800134e:	e040      	b.n	80013d2 <ObsDetector+0xba>
	else if(obstacle_type == 2)
 8001350:	4b23      	ldr	r3, [pc, #140]	@ (80013e0 <ObsDetector+0xc8>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b02      	cmp	r3, #2
 8001356:	d112      	bne.n	800137e <ObsDetector+0x66>
		obs_x1 = 344 - shift;
 8001358:	88fb      	ldrh	r3, [r7, #6]
 800135a:	f5c3 73ac 	rsb	r3, r3, #344	@ 0x158
 800135e:	b29a      	uxth	r2, r3
 8001360:	4b20      	ldr	r3, [pc, #128]	@ (80013e4 <ObsDetector+0xcc>)
 8001362:	801a      	strh	r2, [r3, #0]
		obs_y1 = 170;
 8001364:	4b20      	ldr	r3, [pc, #128]	@ (80013e8 <ObsDetector+0xd0>)
 8001366:	22aa      	movs	r2, #170	@ 0xaa
 8001368:	801a      	strh	r2, [r3, #0]
		obs_x2 = 366 - shift;
 800136a:	88fb      	ldrh	r3, [r7, #6]
 800136c:	f5c3 73b7 	rsb	r3, r3, #366	@ 0x16e
 8001370:	b29a      	uxth	r2, r3
 8001372:	4b1e      	ldr	r3, [pc, #120]	@ (80013ec <ObsDetector+0xd4>)
 8001374:	801a      	strh	r2, [r3, #0]
		obs_y2 = 210;
 8001376:	4b1e      	ldr	r3, [pc, #120]	@ (80013f0 <ObsDetector+0xd8>)
 8001378:	22d2      	movs	r2, #210	@ 0xd2
 800137a:	801a      	strh	r2, [r3, #0]
}
 800137c:	e029      	b.n	80013d2 <ObsDetector+0xba>
	else if(obstacle_type == 3)
 800137e:	4b18      	ldr	r3, [pc, #96]	@ (80013e0 <ObsDetector+0xc8>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	2b03      	cmp	r3, #3
 8001384:	d125      	bne.n	80013d2 <ObsDetector+0xba>
		obs_x1 = 344 - shift;
 8001386:	88fb      	ldrh	r3, [r7, #6]
 8001388:	f5c3 73ac 	rsb	r3, r3, #344	@ 0x158
 800138c:	b29a      	uxth	r2, r3
 800138e:	4b15      	ldr	r3, [pc, #84]	@ (80013e4 <ObsDetector+0xcc>)
 8001390:	801a      	strh	r2, [r3, #0]
		obs_y1 = 150;
 8001392:	4b15      	ldr	r3, [pc, #84]	@ (80013e8 <ObsDetector+0xd0>)
 8001394:	2296      	movs	r2, #150	@ 0x96
 8001396:	801a      	strh	r2, [r3, #0]
		obs_x2 = 376 - shift;
 8001398:	88fb      	ldrh	r3, [r7, #6]
 800139a:	f5c3 73bc 	rsb	r3, r3, #376	@ 0x178
 800139e:	b29a      	uxth	r2, r3
 80013a0:	4b12      	ldr	r3, [pc, #72]	@ (80013ec <ObsDetector+0xd4>)
 80013a2:	801a      	strh	r2, [r3, #0]
		obs_y2 = 210;
 80013a4:	4b12      	ldr	r3, [pc, #72]	@ (80013f0 <ObsDetector+0xd8>)
 80013a6:	22d2      	movs	r2, #210	@ 0xd2
 80013a8:	801a      	strh	r2, [r3, #0]
		obs_x1s = 379 - shift;
 80013aa:	88fb      	ldrh	r3, [r7, #6]
 80013ac:	f5c3 73bd 	rsb	r3, r3, #378	@ 0x17a
 80013b0:	3301      	adds	r3, #1
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	4b0f      	ldr	r3, [pc, #60]	@ (80013f4 <ObsDetector+0xdc>)
 80013b6:	801a      	strh	r2, [r3, #0]
		obs_y1s = 170;
 80013b8:	4b0f      	ldr	r3, [pc, #60]	@ (80013f8 <ObsDetector+0xe0>)
 80013ba:	22aa      	movs	r2, #170	@ 0xaa
 80013bc:	801a      	strh	r2, [r3, #0]
		obs_x2s = 401 - shift;
 80013be:	88fb      	ldrh	r3, [r7, #6]
 80013c0:	f5c3 73c8 	rsb	r3, r3, #400	@ 0x190
 80013c4:	3301      	adds	r3, #1
 80013c6:	b29a      	uxth	r2, r3
 80013c8:	4b0c      	ldr	r3, [pc, #48]	@ (80013fc <ObsDetector+0xe4>)
 80013ca:	801a      	strh	r2, [r3, #0]
		obs_y2s = 210;
 80013cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001400 <ObsDetector+0xe8>)
 80013ce:	22d2      	movs	r2, #210	@ 0xd2
 80013d0:	801a      	strh	r2, [r3, #0]
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	20000067 	.word	0x20000067
 80013e4:	2000004c 	.word	0x2000004c
 80013e8:	2000004e 	.word	0x2000004e
 80013ec:	20000050 	.word	0x20000050
 80013f0:	20000052 	.word	0x20000052
 80013f4:	20000054 	.word	0x20000054
 80013f8:	20000056 	.word	0x20000056
 80013fc:	20000058 	.word	0x20000058
 8001400:	2000005a 	.word	0x2000005a

08001404 <CollisionDetector>:



uint8_t CollisionDetector(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
	// check if coordinates do not overlap
	if(((obs_x1 <= dino_x2) && (obs_x2 >= dino_x1) && (dino_y2 >= obs_y1)) ||			// first obstacle
 8001408:	4b38      	ldr	r3, [pc, #224]	@ (80014ec <CollisionDetector+0xe8>)
 800140a:	881a      	ldrh	r2, [r3, #0]
 800140c:	4b38      	ldr	r3, [pc, #224]	@ (80014f0 <CollisionDetector+0xec>)
 800140e:	881b      	ldrh	r3, [r3, #0]
 8001410:	429a      	cmp	r2, r3
 8001412:	d80b      	bhi.n	800142c <CollisionDetector+0x28>
 8001414:	4b37      	ldr	r3, [pc, #220]	@ (80014f4 <CollisionDetector+0xf0>)
 8001416:	881a      	ldrh	r2, [r3, #0]
 8001418:	4b37      	ldr	r3, [pc, #220]	@ (80014f8 <CollisionDetector+0xf4>)
 800141a:	881b      	ldrh	r3, [r3, #0]
 800141c:	429a      	cmp	r2, r3
 800141e:	d305      	bcc.n	800142c <CollisionDetector+0x28>
 8001420:	4b36      	ldr	r3, [pc, #216]	@ (80014fc <CollisionDetector+0xf8>)
 8001422:	881a      	ldrh	r2, [r3, #0]
 8001424:	4b36      	ldr	r3, [pc, #216]	@ (8001500 <CollisionDetector+0xfc>)
 8001426:	881b      	ldrh	r3, [r3, #0]
 8001428:	429a      	cmp	r2, r3
 800142a:	d211      	bcs.n	8001450 <CollisionDetector+0x4c>
			((obs_x1s <= dino_x2) && (obs_x2s >= dino_x1) && (dino_y2 >= obs_y1s)) )	// second obstacle (if is)
 800142c:	4b35      	ldr	r3, [pc, #212]	@ (8001504 <CollisionDetector+0x100>)
 800142e:	881a      	ldrh	r2, [r3, #0]
 8001430:	4b2f      	ldr	r3, [pc, #188]	@ (80014f0 <CollisionDetector+0xec>)
 8001432:	881b      	ldrh	r3, [r3, #0]
	if(((obs_x1 <= dino_x2) && (obs_x2 >= dino_x1) && (dino_y2 >= obs_y1)) ||			// first obstacle
 8001434:	429a      	cmp	r2, r3
 8001436:	d853      	bhi.n	80014e0 <CollisionDetector+0xdc>
			((obs_x1s <= dino_x2) && (obs_x2s >= dino_x1) && (dino_y2 >= obs_y1s)) )	// second obstacle (if is)
 8001438:	4b33      	ldr	r3, [pc, #204]	@ (8001508 <CollisionDetector+0x104>)
 800143a:	881a      	ldrh	r2, [r3, #0]
 800143c:	4b2e      	ldr	r3, [pc, #184]	@ (80014f8 <CollisionDetector+0xf4>)
 800143e:	881b      	ldrh	r3, [r3, #0]
 8001440:	429a      	cmp	r2, r3
 8001442:	d34d      	bcc.n	80014e0 <CollisionDetector+0xdc>
 8001444:	4b2d      	ldr	r3, [pc, #180]	@ (80014fc <CollisionDetector+0xf8>)
 8001446:	881a      	ldrh	r2, [r3, #0]
 8001448:	4b30      	ldr	r3, [pc, #192]	@ (800150c <CollisionDetector+0x108>)
 800144a:	881b      	ldrh	r3, [r3, #0]
 800144c:	429a      	cmp	r2, r3
 800144e:	d347      	bcc.n	80014e0 <CollisionDetector+0xdc>
	{
		// obstacle get into half of dino while jumping XD
		if( ((obs_x1 < dino_x2) && (obs_x1 > ((dino_x1+dino_x2)/2)) && (dino_y2 < ((obs_y1+obs_y2)/2))) ||			// first obstacle
 8001450:	4b26      	ldr	r3, [pc, #152]	@ (80014ec <CollisionDetector+0xe8>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	4b26      	ldr	r3, [pc, #152]	@ (80014f0 <CollisionDetector+0xec>)
 8001456:	881b      	ldrh	r3, [r3, #0]
 8001458:	429a      	cmp	r2, r3
 800145a:	d21b      	bcs.n	8001494 <CollisionDetector+0x90>
 800145c:	4b23      	ldr	r3, [pc, #140]	@ (80014ec <CollisionDetector+0xe8>)
 800145e:	881b      	ldrh	r3, [r3, #0]
 8001460:	4619      	mov	r1, r3
 8001462:	4b25      	ldr	r3, [pc, #148]	@ (80014f8 <CollisionDetector+0xf4>)
 8001464:	881b      	ldrh	r3, [r3, #0]
 8001466:	461a      	mov	r2, r3
 8001468:	4b21      	ldr	r3, [pc, #132]	@ (80014f0 <CollisionDetector+0xec>)
 800146a:	881b      	ldrh	r3, [r3, #0]
 800146c:	4413      	add	r3, r2
 800146e:	0fda      	lsrs	r2, r3, #31
 8001470:	4413      	add	r3, r2
 8001472:	105b      	asrs	r3, r3, #1
 8001474:	4299      	cmp	r1, r3
 8001476:	dd0d      	ble.n	8001494 <CollisionDetector+0x90>
 8001478:	4b20      	ldr	r3, [pc, #128]	@ (80014fc <CollisionDetector+0xf8>)
 800147a:	881b      	ldrh	r3, [r3, #0]
 800147c:	4619      	mov	r1, r3
 800147e:	4b20      	ldr	r3, [pc, #128]	@ (8001500 <CollisionDetector+0xfc>)
 8001480:	881b      	ldrh	r3, [r3, #0]
 8001482:	461a      	mov	r2, r3
 8001484:	4b22      	ldr	r3, [pc, #136]	@ (8001510 <CollisionDetector+0x10c>)
 8001486:	881b      	ldrh	r3, [r3, #0]
 8001488:	4413      	add	r3, r2
 800148a:	0fda      	lsrs	r2, r3, #31
 800148c:	4413      	add	r3, r2
 800148e:	105b      	asrs	r3, r3, #1
 8001490:	4299      	cmp	r1, r3
 8001492:	db21      	blt.n	80014d8 <CollisionDetector+0xd4>
				((obs_x1s < dino_x2) && (obs_x1s > ((dino_x1+dino_x2)/2)) && (dino_y2 < ((obs_y1s+obs_y2s)/2))) )	// second obstacle (if is)
 8001494:	4b1b      	ldr	r3, [pc, #108]	@ (8001504 <CollisionDetector+0x100>)
 8001496:	881a      	ldrh	r2, [r3, #0]
 8001498:	4b15      	ldr	r3, [pc, #84]	@ (80014f0 <CollisionDetector+0xec>)
 800149a:	881b      	ldrh	r3, [r3, #0]
		if( ((obs_x1 < dino_x2) && (obs_x1 > ((dino_x1+dino_x2)/2)) && (dino_y2 < ((obs_y1+obs_y2)/2))) ||			// first obstacle
 800149c:	429a      	cmp	r2, r3
 800149e:	d21d      	bcs.n	80014dc <CollisionDetector+0xd8>
				((obs_x1s < dino_x2) && (obs_x1s > ((dino_x1+dino_x2)/2)) && (dino_y2 < ((obs_y1s+obs_y2s)/2))) )	// second obstacle (if is)
 80014a0:	4b18      	ldr	r3, [pc, #96]	@ (8001504 <CollisionDetector+0x100>)
 80014a2:	881b      	ldrh	r3, [r3, #0]
 80014a4:	4619      	mov	r1, r3
 80014a6:	4b14      	ldr	r3, [pc, #80]	@ (80014f8 <CollisionDetector+0xf4>)
 80014a8:	881b      	ldrh	r3, [r3, #0]
 80014aa:	461a      	mov	r2, r3
 80014ac:	4b10      	ldr	r3, [pc, #64]	@ (80014f0 <CollisionDetector+0xec>)
 80014ae:	881b      	ldrh	r3, [r3, #0]
 80014b0:	4413      	add	r3, r2
 80014b2:	0fda      	lsrs	r2, r3, #31
 80014b4:	4413      	add	r3, r2
 80014b6:	105b      	asrs	r3, r3, #1
 80014b8:	4299      	cmp	r1, r3
 80014ba:	dd0f      	ble.n	80014dc <CollisionDetector+0xd8>
 80014bc:	4b0f      	ldr	r3, [pc, #60]	@ (80014fc <CollisionDetector+0xf8>)
 80014be:	881b      	ldrh	r3, [r3, #0]
 80014c0:	4619      	mov	r1, r3
 80014c2:	4b12      	ldr	r3, [pc, #72]	@ (800150c <CollisionDetector+0x108>)
 80014c4:	881b      	ldrh	r3, [r3, #0]
 80014c6:	461a      	mov	r2, r3
 80014c8:	4b12      	ldr	r3, [pc, #72]	@ (8001514 <CollisionDetector+0x110>)
 80014ca:	881b      	ldrh	r3, [r3, #0]
 80014cc:	4413      	add	r3, r2
 80014ce:	0fda      	lsrs	r2, r3, #31
 80014d0:	4413      	add	r3, r2
 80014d2:	105b      	asrs	r3, r3, #1
 80014d4:	4299      	cmp	r1, r3
 80014d6:	da01      	bge.n	80014dc <CollisionDetector+0xd8>
		{
			return 2;	// wait a moment
 80014d8:	2302      	movs	r3, #2
 80014da:	e002      	b.n	80014e2 <CollisionDetector+0xde>
		}

		else return 1;	// collision detected GAME OVER
 80014dc:	2301      	movs	r3, #1
 80014de:	e000      	b.n	80014e2 <CollisionDetector+0xde>
	}

	else return 0;	// no colision WP
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr
 80014ec:	2000004c 	.word	0x2000004c
 80014f0:	20000004 	.word	0x20000004
 80014f4:	20000050 	.word	0x20000050
 80014f8:	20000000 	.word	0x20000000
 80014fc:	20000006 	.word	0x20000006
 8001500:	2000004e 	.word	0x2000004e
 8001504:	20000054 	.word	0x20000054
 8001508:	20000058 	.word	0x20000058
 800150c:	20000056 	.word	0x20000056
 8001510:	20000052 	.word	0x20000052
 8001514:	2000005a 	.word	0x2000005a

08001518 <DinoAnimation>:

// ------------------------------------------------------------------------------------
// ----------------------------------- ANIMATIONS -------------------------------------
// ------------------------------------------------------------------------------------
void DinoAnimation(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
	if((TOUCH==0) || (jump_step != 0))	// jumping
 800151c:	2110      	movs	r1, #16
 800151e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001522:	f002 fdd7 	bl	80040d4 <HAL_GPIO_ReadPin>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d004      	beq.n	8001536 <DinoAnimation+0x1e>
 800152c:	4b5e      	ldr	r3, [pc, #376]	@ (80016a8 <DinoAnimation+0x190>)
 800152e:	881b      	ldrh	r3, [r3, #0]
 8001530:	2b00      	cmp	r3, #0
 8001532:	f000 8092 	beq.w	800165a <DinoAnimation+0x142>
	{
		if(refresh == 1)
 8001536:	4b5d      	ldr	r3, [pc, #372]	@ (80016ac <DinoAnimation+0x194>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b01      	cmp	r3, #1
 800153c:	f040 80b2 	bne.w	80016a4 <DinoAnimation+0x18c>
		{
			switch(jump_step)
 8001540:	4b59      	ldr	r3, [pc, #356]	@ (80016a8 <DinoAnimation+0x190>)
 8001542:	881b      	ldrh	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d047      	beq.n	80015d8 <DinoAnimation+0xc0>
 8001548:	2b00      	cmp	r3, #0
 800154a:	db61      	blt.n	8001610 <DinoAnimation+0xf8>
 800154c:	2b3b      	cmp	r3, #59	@ 0x3b
 800154e:	dc5f      	bgt.n	8001610 <DinoAnimation+0xf8>
 8001550:	2b1e      	cmp	r3, #30
 8001552:	db5d      	blt.n	8001610 <DinoAnimation+0xf8>
 8001554:	3b1e      	subs	r3, #30
 8001556:	2b1d      	cmp	r3, #29
 8001558:	d85a      	bhi.n	8001610 <DinoAnimation+0xf8>
 800155a:	a201      	add	r2, pc, #4	@ (adr r2, 8001560 <DinoAnimation+0x48>)
 800155c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001560:	080015e1 	.word	0x080015e1
 8001564:	08001611 	.word	0x08001611
 8001568:	08001611 	.word	0x08001611
 800156c:	08001611 	.word	0x08001611
 8001570:	08001611 	.word	0x08001611
 8001574:	08001611 	.word	0x08001611
 8001578:	08001611 	.word	0x08001611
 800157c:	08001611 	.word	0x08001611
 8001580:	08001611 	.word	0x08001611
 8001584:	08001611 	.word	0x08001611
 8001588:	080015e9 	.word	0x080015e9
 800158c:	08001611 	.word	0x08001611
 8001590:	08001611 	.word	0x08001611
 8001594:	080015f1 	.word	0x080015f1
 8001598:	08001611 	.word	0x08001611
 800159c:	08001611 	.word	0x08001611
 80015a0:	080015f9 	.word	0x080015f9
 80015a4:	08001611 	.word	0x08001611
 80015a8:	08001611 	.word	0x08001611
 80015ac:	08001601 	.word	0x08001601
 80015b0:	08001611 	.word	0x08001611
 80015b4:	08001611 	.word	0x08001611
 80015b8:	08001611 	.word	0x08001611
 80015bc:	08001611 	.word	0x08001611
 80015c0:	08001611 	.word	0x08001611
 80015c4:	08001611 	.word	0x08001611
 80015c8:	08001611 	.word	0x08001611
 80015cc:	08001611 	.word	0x08001611
 80015d0:	08001611 	.word	0x08001611
 80015d4:	08001609 	.word	0x08001609
			{
				case 0:
					velocity = 4;	//30
 80015d8:	4b35      	ldr	r3, [pc, #212]	@ (80016b0 <DinoAnimation+0x198>)
 80015da:	2204      	movs	r2, #4
 80015dc:	701a      	strb	r2, [r3, #0]
					break;
 80015de:	e018      	b.n	8001612 <DinoAnimation+0xfa>
				case 30:
					velocity = 2;	//10
 80015e0:	4b33      	ldr	r3, [pc, #204]	@ (80016b0 <DinoAnimation+0x198>)
 80015e2:	2202      	movs	r2, #2
 80015e4:	701a      	strb	r2, [r3, #0]
					break;
 80015e6:	e014      	b.n	8001612 <DinoAnimation+0xfa>
				case 40:
					velocity = 1;	//3
 80015e8:	4b31      	ldr	r3, [pc, #196]	@ (80016b0 <DinoAnimation+0x198>)
 80015ea:	2201      	movs	r2, #1
 80015ec:	701a      	strb	r2, [r3, #0]
					break;
 80015ee:	e010      	b.n	8001612 <DinoAnimation+0xfa>
				case 43:
					velocity = 0;	//3
 80015f0:	4b2f      	ldr	r3, [pc, #188]	@ (80016b0 <DinoAnimation+0x198>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	701a      	strb	r2, [r3, #0]
					break;
 80015f6:	e00c      	b.n	8001612 <DinoAnimation+0xfa>
				case 46:
					velocity = -1;	//3
 80015f8:	4b2d      	ldr	r3, [pc, #180]	@ (80016b0 <DinoAnimation+0x198>)
 80015fa:	22ff      	movs	r2, #255	@ 0xff
 80015fc:	701a      	strb	r2, [r3, #0]
					break;
 80015fe:	e008      	b.n	8001612 <DinoAnimation+0xfa>
				case 49:
					velocity = -2;	//10
 8001600:	4b2b      	ldr	r3, [pc, #172]	@ (80016b0 <DinoAnimation+0x198>)
 8001602:	22fe      	movs	r2, #254	@ 0xfe
 8001604:	701a      	strb	r2, [r3, #0]
					break;
 8001606:	e004      	b.n	8001612 <DinoAnimation+0xfa>
				case 59:
					velocity = -4;	//30
 8001608:	4b29      	ldr	r3, [pc, #164]	@ (80016b0 <DinoAnimation+0x198>)
 800160a:	22fc      	movs	r2, #252	@ 0xfc
 800160c:	701a      	strb	r2, [r3, #0]
					break;
 800160e:	e000      	b.n	8001612 <DinoAnimation+0xfa>
				default:
					break;
 8001610:	bf00      	nop
			}

			jump_step++;
 8001612:	4b25      	ldr	r3, [pc, #148]	@ (80016a8 <DinoAnimation+0x190>)
 8001614:	881b      	ldrh	r3, [r3, #0]
 8001616:	3301      	adds	r3, #1
 8001618:	b29a      	uxth	r2, r3
 800161a:	4b23      	ldr	r3, [pc, #140]	@ (80016a8 <DinoAnimation+0x190>)
 800161c:	801a      	strh	r2, [r3, #0]

			if(jump_step>88)	// in fact "jumping resolution"
 800161e:	4b22      	ldr	r3, [pc, #136]	@ (80016a8 <DinoAnimation+0x190>)
 8001620:	881b      	ldrh	r3, [r3, #0]
 8001622:	2b58      	cmp	r3, #88	@ 0x58
 8001624:	d902      	bls.n	800162c <DinoAnimation+0x114>
			{
				jump_step = 0;	// get back on base position
 8001626:	4b20      	ldr	r3, [pc, #128]	@ (80016a8 <DinoAnimation+0x190>)
 8001628:	2200      	movs	r2, #0
 800162a:	801a      	strh	r2, [r3, #0]
			}

			jump_pos = jump_pos + velocity;		// calculate position while jumping
 800162c:	4b20      	ldr	r3, [pc, #128]	@ (80016b0 <DinoAnimation+0x198>)
 800162e:	f993 3000 	ldrsb.w	r3, [r3]
 8001632:	b29a      	uxth	r2, r3
 8001634:	4b1f      	ldr	r3, [pc, #124]	@ (80016b4 <DinoAnimation+0x19c>)
 8001636:	881b      	ldrh	r3, [r3, #0]
 8001638:	4413      	add	r3, r2
 800163a:	b29a      	uxth	r2, r3
 800163c:	4b1d      	ldr	r3, [pc, #116]	@ (80016b4 <DinoAnimation+0x19c>)
 800163e:	801a      	strh	r2, [r3, #0]

			DrawDino(jump_pos,0,0);
 8001640:	4b1c      	ldr	r3, [pc, #112]	@ (80016b4 <DinoAnimation+0x19c>)
 8001642:	881b      	ldrh	r3, [r3, #0]
 8001644:	2200      	movs	r2, #0
 8001646:	2100      	movs	r1, #0
 8001648:	4618      	mov	r0, r3
 800164a:	f000 f98f 	bl	800196c <DrawDino>
			DinoDetector(jump_pos);
 800164e:	4b19      	ldr	r3, [pc, #100]	@ (80016b4 <DinoAnimation+0x19c>)
 8001650:	881b      	ldrh	r3, [r3, #0]
 8001652:	4618      	mov	r0, r3
 8001654:	f7ff fe44 	bl	80012e0 <DinoDetector>
		if(refresh == 1)
 8001658:	e024      	b.n	80016a4 <DinoAnimation+0x18c>
		}
	}

	else	// walking with leg animation
	{
		if(refresh == 1)
 800165a:	4b14      	ldr	r3, [pc, #80]	@ (80016ac <DinoAnimation+0x194>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d120      	bne.n	80016a4 <DinoAnimation+0x18c>
		{
			walk_step++;
 8001662:	4b15      	ldr	r3, [pc, #84]	@ (80016b8 <DinoAnimation+0x1a0>)
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	3301      	adds	r3, #1
 8001668:	b2da      	uxtb	r2, r3
 800166a:	4b13      	ldr	r3, [pc, #76]	@ (80016b8 <DinoAnimation+0x1a0>)
 800166c:	701a      	strb	r2, [r3, #0]

			if(walk_step>40)		//delay between steps
 800166e:	4b12      	ldr	r3, [pc, #72]	@ (80016b8 <DinoAnimation+0x1a0>)
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	2b28      	cmp	r3, #40	@ 0x28
 8001674:	d902      	bls.n	800167c <DinoAnimation+0x164>
			{
				walk_step = 0;
 8001676:	4b10      	ldr	r3, [pc, #64]	@ (80016b8 <DinoAnimation+0x1a0>)
 8001678:	2200      	movs	r2, #0
 800167a:	701a      	strb	r2, [r3, #0]
			}

			if(walk_step < 20)
 800167c:	4b0e      	ldr	r3, [pc, #56]	@ (80016b8 <DinoAnimation+0x1a0>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	2b13      	cmp	r3, #19
 8001682:	d805      	bhi.n	8001690 <DinoAnimation+0x178>
			{
				DrawDino(0,0,3);
 8001684:	2203      	movs	r2, #3
 8001686:	2100      	movs	r1, #0
 8001688:	2000      	movs	r0, #0
 800168a:	f000 f96f 	bl	800196c <DrawDino>
				DrawDino(0,3,0);
			}

		}
	}
}
 800168e:	e009      	b.n	80016a4 <DinoAnimation+0x18c>
			else if(walk_step >= 20)
 8001690:	4b09      	ldr	r3, [pc, #36]	@ (80016b8 <DinoAnimation+0x1a0>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b13      	cmp	r3, #19
 8001696:	d905      	bls.n	80016a4 <DinoAnimation+0x18c>
				DrawDino(0,3,0);
 8001698:	2200      	movs	r2, #0
 800169a:	2103      	movs	r1, #3
 800169c:	2000      	movs	r0, #0
 800169e:	f000 f965 	bl	800196c <DrawDino>
}
 80016a2:	e7ff      	b.n	80016a4 <DinoAnimation+0x18c>
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	2000005c 	.word	0x2000005c
 80016ac:	20000108 	.word	0x20000108
 80016b0:	20000060 	.word	0x20000060
 80016b4:	2000005e 	.word	0x2000005e
 80016b8:	20000061 	.word	0x20000061

080016bc <ObstacleAnimation>:
	}
}*/


void ObstacleAnimation(uint8_t obs_type, uint8_t obs_acc)		// obs_acc - obstacle velocity (max 7)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	460a      	mov	r2, r1
 80016c6:	71fb      	strb	r3, [r7, #7]
 80016c8:	4613      	mov	r3, r2
 80016ca:	71bb      	strb	r3, [r7, #6]
	if(obs_refresh==0)
 80016cc:	4b56      	ldr	r3, [pc, #344]	@ (8001828 <ObstacleAnimation+0x16c>)
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	f040 80a4 	bne.w	800181e <ObstacleAnimation+0x162>
	{
		obs_step++;
 80016d6:	4b55      	ldr	r3, [pc, #340]	@ (800182c <ObstacleAnimation+0x170>)
 80016d8:	881b      	ldrh	r3, [r3, #0]
 80016da:	3301      	adds	r3, #1
 80016dc:	b29a      	uxth	r2, r3
 80016de:	4b53      	ldr	r3, [pc, #332]	@ (800182c <ObstacleAnimation+0x170>)
 80016e0:	801a      	strh	r2, [r3, #0]

		switch(obs_acc)		// calculate obstacle speed
 80016e2:	79bb      	ldrb	r3, [r7, #6]
 80016e4:	3b01      	subs	r3, #1
 80016e6:	2b06      	cmp	r3, #6
 80016e8:	d84d      	bhi.n	8001786 <ObstacleAnimation+0xca>
 80016ea:	a201      	add	r2, pc, #4	@ (adr r2, 80016f0 <ObstacleAnimation+0x34>)
 80016ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016f0:	0800170d 	.word	0x0800170d
 80016f4:	08001715 	.word	0x08001715
 80016f8:	08001733 	.word	0x08001733
 80016fc:	0800173b 	.word	0x0800173b
 8001700:	08001759 	.word	0x08001759
 8001704:	08001761 	.word	0x08001761
 8001708:	0800177f 	.word	0x0800177f
		{
			case 1:
				obs_acc_temp = 1;
 800170c:	4b48      	ldr	r3, [pc, #288]	@ (8001830 <ObstacleAnimation+0x174>)
 800170e:	2201      	movs	r2, #1
 8001710:	701a      	strb	r2, [r3, #0]
				break;
 8001712:	e03c      	b.n	800178e <ObstacleAnimation+0xd2>
			case 2:
				if(obs_step%2 == 0) obs_acc_temp = 1; else obs_acc_temp = 2;
 8001714:	4b45      	ldr	r3, [pc, #276]	@ (800182c <ObstacleAnimation+0x170>)
 8001716:	881b      	ldrh	r3, [r3, #0]
 8001718:	f003 0301 	and.w	r3, r3, #1
 800171c:	b29b      	uxth	r3, r3
 800171e:	2b00      	cmp	r3, #0
 8001720:	d103      	bne.n	800172a <ObstacleAnimation+0x6e>
 8001722:	4b43      	ldr	r3, [pc, #268]	@ (8001830 <ObstacleAnimation+0x174>)
 8001724:	2201      	movs	r2, #1
 8001726:	701a      	strb	r2, [r3, #0]
				break;
 8001728:	e031      	b.n	800178e <ObstacleAnimation+0xd2>
				if(obs_step%2 == 0) obs_acc_temp = 1; else obs_acc_temp = 2;
 800172a:	4b41      	ldr	r3, [pc, #260]	@ (8001830 <ObstacleAnimation+0x174>)
 800172c:	2202      	movs	r2, #2
 800172e:	701a      	strb	r2, [r3, #0]
				break;
 8001730:	e02d      	b.n	800178e <ObstacleAnimation+0xd2>
			case 3:
				obs_acc_temp = 2;
 8001732:	4b3f      	ldr	r3, [pc, #252]	@ (8001830 <ObstacleAnimation+0x174>)
 8001734:	2202      	movs	r2, #2
 8001736:	701a      	strb	r2, [r3, #0]
				break;
 8001738:	e029      	b.n	800178e <ObstacleAnimation+0xd2>
			case 4:
				if(obs_step%2 == 0) obs_acc_temp = 2; else obs_acc_temp = 3;
 800173a:	4b3c      	ldr	r3, [pc, #240]	@ (800182c <ObstacleAnimation+0x170>)
 800173c:	881b      	ldrh	r3, [r3, #0]
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	b29b      	uxth	r3, r3
 8001744:	2b00      	cmp	r3, #0
 8001746:	d103      	bne.n	8001750 <ObstacleAnimation+0x94>
 8001748:	4b39      	ldr	r3, [pc, #228]	@ (8001830 <ObstacleAnimation+0x174>)
 800174a:	2202      	movs	r2, #2
 800174c:	701a      	strb	r2, [r3, #0]
				break;
 800174e:	e01e      	b.n	800178e <ObstacleAnimation+0xd2>
				if(obs_step%2 == 0) obs_acc_temp = 2; else obs_acc_temp = 3;
 8001750:	4b37      	ldr	r3, [pc, #220]	@ (8001830 <ObstacleAnimation+0x174>)
 8001752:	2203      	movs	r2, #3
 8001754:	701a      	strb	r2, [r3, #0]
				break;
 8001756:	e01a      	b.n	800178e <ObstacleAnimation+0xd2>
			case 5:
				obs_acc_temp = 3;
 8001758:	4b35      	ldr	r3, [pc, #212]	@ (8001830 <ObstacleAnimation+0x174>)
 800175a:	2203      	movs	r2, #3
 800175c:	701a      	strb	r2, [r3, #0]
				break;
 800175e:	e016      	b.n	800178e <ObstacleAnimation+0xd2>
			case 6:
				if(obs_step%2 == 0) obs_acc_temp = 3; else obs_acc_temp = 4;
 8001760:	4b32      	ldr	r3, [pc, #200]	@ (800182c <ObstacleAnimation+0x170>)
 8001762:	881b      	ldrh	r3, [r3, #0]
 8001764:	f003 0301 	and.w	r3, r3, #1
 8001768:	b29b      	uxth	r3, r3
 800176a:	2b00      	cmp	r3, #0
 800176c:	d103      	bne.n	8001776 <ObstacleAnimation+0xba>
 800176e:	4b30      	ldr	r3, [pc, #192]	@ (8001830 <ObstacleAnimation+0x174>)
 8001770:	2203      	movs	r2, #3
 8001772:	701a      	strb	r2, [r3, #0]
				break;
 8001774:	e00b      	b.n	800178e <ObstacleAnimation+0xd2>
				if(obs_step%2 == 0) obs_acc_temp = 3; else obs_acc_temp = 4;
 8001776:	4b2e      	ldr	r3, [pc, #184]	@ (8001830 <ObstacleAnimation+0x174>)
 8001778:	2204      	movs	r2, #4
 800177a:	701a      	strb	r2, [r3, #0]
				break;
 800177c:	e007      	b.n	800178e <ObstacleAnimation+0xd2>
			case 7:
				obs_acc_temp = 4;
 800177e:	4b2c      	ldr	r3, [pc, #176]	@ (8001830 <ObstacleAnimation+0x174>)
 8001780:	2204      	movs	r2, #4
 8001782:	701a      	strb	r2, [r3, #0]
				break;
 8001784:	e003      	b.n	800178e <ObstacleAnimation+0xd2>
			default:
				obs_acc_temp = 0;
 8001786:	4b2a      	ldr	r3, [pc, #168]	@ (8001830 <ObstacleAnimation+0x174>)
 8001788:	2200      	movs	r2, #0
 800178a:	701a      	strb	r2, [r3, #0]
				break;
 800178c:	bf00      	nop
		}

		obs_pos = obs_pos + obs_acc;	// calculate obstacle position
 800178e:	79bb      	ldrb	r3, [r7, #6]
 8001790:	b29a      	uxth	r2, r3
 8001792:	4b28      	ldr	r3, [pc, #160]	@ (8001834 <ObstacleAnimation+0x178>)
 8001794:	881b      	ldrh	r3, [r3, #0]
 8001796:	4413      	add	r3, r2
 8001798:	b29a      	uxth	r2, r3
 800179a:	4b26      	ldr	r3, [pc, #152]	@ (8001834 <ObstacleAnimation+0x178>)
 800179c:	801a      	strh	r2, [r3, #0]

		if(obs_pos>410)		// do not go too far..
 800179e:	4b25      	ldr	r3, [pc, #148]	@ (8001834 <ObstacleAnimation+0x178>)
 80017a0:	881b      	ldrh	r3, [r3, #0]
 80017a2:	f5b3 7fcd 	cmp.w	r3, #410	@ 0x19a
 80017a6:	d905      	bls.n	80017b4 <ObstacleAnimation+0xf8>
		{
			obs_step = 0;	// reset step
 80017a8:	4b20      	ldr	r3, [pc, #128]	@ (800182c <ObstacleAnimation+0x170>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	801a      	strh	r2, [r3, #0]
			obs_pos = 0;	// place obstacle on base position - out of screen (TYPE OF OBSTACLE CAN BE CHANGED NOW)
 80017ae:	4b21      	ldr	r3, [pc, #132]	@ (8001834 <ObstacleAnimation+0x178>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	801a      	strh	r2, [r3, #0]
		}

		switch(obs_type)	// which obstacle to draw
 80017b4:	79fb      	ldrb	r3, [r7, #7]
 80017b6:	2b03      	cmp	r3, #3
 80017b8:	d022      	beq.n	8001800 <ObstacleAnimation+0x144>
 80017ba:	2b03      	cmp	r3, #3
 80017bc:	dc2e      	bgt.n	800181c <ObstacleAnimation+0x160>
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d002      	beq.n	80017c8 <ObstacleAnimation+0x10c>
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d00e      	beq.n	80017e4 <ObstacleAnimation+0x128>
				DrawObstacle3(obs_pos);
				obstacle_type = 3;
				ObsDetector(obs_pos);
				break;
			default:
				break;
 80017c6:	e029      	b.n	800181c <ObstacleAnimation+0x160>
				DrawObstacle1(obs_pos);
 80017c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001834 <ObstacleAnimation+0x178>)
 80017ca:	881b      	ldrh	r3, [r3, #0]
 80017cc:	4618      	mov	r0, r3
 80017ce:	f000 fc9f 	bl	8002110 <DrawObstacle1>
				obstacle_type = 1;
 80017d2:	4b19      	ldr	r3, [pc, #100]	@ (8001838 <ObstacleAnimation+0x17c>)
 80017d4:	2201      	movs	r2, #1
 80017d6:	701a      	strb	r2, [r3, #0]
				ObsDetector(obs_pos);
 80017d8:	4b16      	ldr	r3, [pc, #88]	@ (8001834 <ObstacleAnimation+0x178>)
 80017da:	881b      	ldrh	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff fd9b 	bl	8001318 <ObsDetector>
				break;
 80017e2:	e01c      	b.n	800181e <ObstacleAnimation+0x162>
				DrawObstacle2(obs_pos);
 80017e4:	4b13      	ldr	r3, [pc, #76]	@ (8001834 <ObstacleAnimation+0x178>)
 80017e6:	881b      	ldrh	r3, [r3, #0]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f000 fdbc 	bl	8002366 <DrawObstacle2>
				obstacle_type = 2;
 80017ee:	4b12      	ldr	r3, [pc, #72]	@ (8001838 <ObstacleAnimation+0x17c>)
 80017f0:	2202      	movs	r2, #2
 80017f2:	701a      	strb	r2, [r3, #0]
				ObsDetector(obs_pos);
 80017f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001834 <ObstacleAnimation+0x178>)
 80017f6:	881b      	ldrh	r3, [r3, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7ff fd8d 	bl	8001318 <ObsDetector>
				break;
 80017fe:	e00e      	b.n	800181e <ObstacleAnimation+0x162>
				DrawObstacle3(obs_pos);
 8001800:	4b0c      	ldr	r3, [pc, #48]	@ (8001834 <ObstacleAnimation+0x178>)
 8001802:	881b      	ldrh	r3, [r3, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	f000 fed9 	bl	80025bc <DrawObstacle3>
				obstacle_type = 3;
 800180a:	4b0b      	ldr	r3, [pc, #44]	@ (8001838 <ObstacleAnimation+0x17c>)
 800180c:	2203      	movs	r2, #3
 800180e:	701a      	strb	r2, [r3, #0]
				ObsDetector(obs_pos);
 8001810:	4b08      	ldr	r3, [pc, #32]	@ (8001834 <ObstacleAnimation+0x178>)
 8001812:	881b      	ldrh	r3, [r3, #0]
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff fd7f 	bl	8001318 <ObsDetector>
				break;
 800181a:	e000      	b.n	800181e <ObstacleAnimation+0x162>
				break;
 800181c:	bf00      	nop
		}
	}
}
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20000109 	.word	0x20000109
 800182c:	20000062 	.word	0x20000062
 8001830:	20000066 	.word	0x20000066
 8001834:	20000064 	.word	0x20000064
 8001838:	20000067 	.word	0x20000067

0800183c <GAME>:

// ------------------------------------------------------------------------------------
// ---------------------------------- GAME PENDING ------------------------------------
// ------------------------------------------------------------------------------------
void GAME(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
	if(CollisionDetector() == 0)
 8001840:	f7ff fde0 	bl	8001404 <CollisionDetector>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d158      	bne.n	80018fc <GAME+0xc0>
	{
		if(refresh==0)
 800184a:	4b44      	ldr	r3, [pc, #272]	@ (800195c <GAME+0x120>)
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d14d      	bne.n	80018ee <GAME+0xb2>
		{
			POINT_COLOR=GRAY;
 8001852:	4b43      	ldr	r3, [pc, #268]	@ (8001960 <GAME+0x124>)
 8001854:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001858:	801a      	strh	r2, [r3, #0]
			LCD_DrawLine(0,190,320,190);	// draw ground
 800185a:	23be      	movs	r3, #190	@ 0xbe
 800185c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001860:	21be      	movs	r1, #190	@ 0xbe
 8001862:	2000      	movs	r0, #0
 8001864:	f7ff fc50 	bl	8001108 <LCD_DrawLine>


			time++;
 8001868:	4b3e      	ldr	r3, [pc, #248]	@ (8001964 <GAME+0x128>)
 800186a:	881b      	ldrh	r3, [r3, #0]
 800186c:	3301      	adds	r3, #1
 800186e:	b29a      	uxth	r2, r3
 8001870:	4b3c      	ldr	r3, [pc, #240]	@ (8001964 <GAME+0x128>)
 8001872:	801a      	strh	r2, [r3, #0]

			if(time == 400)
 8001874:	4b3b      	ldr	r3, [pc, #236]	@ (8001964 <GAME+0x128>)
 8001876:	881b      	ldrh	r3, [r3, #0]
 8001878:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800187c:	d103      	bne.n	8001886 <GAME+0x4a>
			{
				spd = 2;
 800187e:	4b3a      	ldr	r3, [pc, #232]	@ (8001968 <GAME+0x12c>)
 8001880:	2202      	movs	r2, #2
 8001882:	701a      	strb	r2, [r3, #0]
 8001884:	e02b      	b.n	80018de <GAME+0xa2>
			}
			else if(time == 800)
 8001886:	4b37      	ldr	r3, [pc, #220]	@ (8001964 <GAME+0x128>)
 8001888:	881b      	ldrh	r3, [r3, #0]
 800188a:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 800188e:	d103      	bne.n	8001898 <GAME+0x5c>
			{
				spd = 3;
 8001890:	4b35      	ldr	r3, [pc, #212]	@ (8001968 <GAME+0x12c>)
 8001892:	2203      	movs	r2, #3
 8001894:	701a      	strb	r2, [r3, #0]
 8001896:	e022      	b.n	80018de <GAME+0xa2>
			}
			else if(time == 1200)
 8001898:	4b32      	ldr	r3, [pc, #200]	@ (8001964 <GAME+0x128>)
 800189a:	881b      	ldrh	r3, [r3, #0]
 800189c:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 80018a0:	d103      	bne.n	80018aa <GAME+0x6e>
			{
				spd = 4;
 80018a2:	4b31      	ldr	r3, [pc, #196]	@ (8001968 <GAME+0x12c>)
 80018a4:	2204      	movs	r2, #4
 80018a6:	701a      	strb	r2, [r3, #0]
 80018a8:	e019      	b.n	80018de <GAME+0xa2>
			}
			else if(time == 1600)
 80018aa:	4b2e      	ldr	r3, [pc, #184]	@ (8001964 <GAME+0x128>)
 80018ac:	881b      	ldrh	r3, [r3, #0]
 80018ae:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80018b2:	d103      	bne.n	80018bc <GAME+0x80>
			{
				spd = 5;
 80018b4:	4b2c      	ldr	r3, [pc, #176]	@ (8001968 <GAME+0x12c>)
 80018b6:	2205      	movs	r2, #5
 80018b8:	701a      	strb	r2, [r3, #0]
 80018ba:	e010      	b.n	80018de <GAME+0xa2>
			}
			else if(time == 2000)
 80018bc:	4b29      	ldr	r3, [pc, #164]	@ (8001964 <GAME+0x128>)
 80018be:	881b      	ldrh	r3, [r3, #0]
 80018c0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80018c4:	d103      	bne.n	80018ce <GAME+0x92>
			{
				spd = 6;
 80018c6:	4b28      	ldr	r3, [pc, #160]	@ (8001968 <GAME+0x12c>)
 80018c8:	2206      	movs	r2, #6
 80018ca:	701a      	strb	r2, [r3, #0]
 80018cc:	e007      	b.n	80018de <GAME+0xa2>
			}
			else if(time == 2400)
 80018ce:	4b25      	ldr	r3, [pc, #148]	@ (8001964 <GAME+0x128>)
 80018d0:	881b      	ldrh	r3, [r3, #0]
 80018d2:	f5b3 6f16 	cmp.w	r3, #2400	@ 0x960
 80018d6:	d102      	bne.n	80018de <GAME+0xa2>
			{
				spd = 7;
 80018d8:	4b23      	ldr	r3, [pc, #140]	@ (8001968 <GAME+0x12c>)
 80018da:	2207      	movs	r2, #7
 80018dc:	701a      	strb	r2, [r3, #0]
			}

			if(time>2800)
 80018de:	4b21      	ldr	r3, [pc, #132]	@ (8001964 <GAME+0x128>)
 80018e0:	881b      	ldrh	r3, [r3, #0]
 80018e2:	f5b3 6f2f 	cmp.w	r3, #2800	@ 0xaf0
 80018e6:	d902      	bls.n	80018ee <GAME+0xb2>
			{
				time = 0;
 80018e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001964 <GAME+0x128>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	801a      	strh	r2, [r3, #0]
			}
		}

		DinoAnimation();
 80018ee:	f7ff fe13 	bl	8001518 <DinoAnimation>
		ObstacleAnimation(3,3);
 80018f2:	2103      	movs	r1, #3
 80018f4:	2003      	movs	r0, #3
 80018f6:	f7ff fee1 	bl	80016bc <ObstacleAnimation>
		DinoAnimation();
		ObstacleAnimation(3,3);
	}


}
 80018fa:	e02d      	b.n	8001958 <GAME+0x11c>
	else if(CollisionDetector() == 1)
 80018fc:	f7ff fd82 	bl	8001404 <CollisionDetector>
 8001900:	4603      	mov	r3, r0
 8001902:	2b01      	cmp	r3, #1
 8001904:	d10e      	bne.n	8001924 <GAME+0xe8>
			DinoAnimation();
 8001906:	f7ff fe07 	bl	8001518 <DinoAnimation>
			POINT_COLOR=RED;
 800190a:	4b15      	ldr	r3, [pc, #84]	@ (8001960 <GAME+0x124>)
 800190c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001910:	801a      	strh	r2, [r3, #0]
			LCD_DrawLine(0,190,320,190);	// DO SOMETHING AT THE END
 8001912:	23be      	movs	r3, #190	@ 0xbe
 8001914:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001918:	21be      	movs	r1, #190	@ 0xbe
 800191a:	2000      	movs	r0, #0
 800191c:	f7ff fbf4 	bl	8001108 <LCD_DrawLine>
			while(1);	// game over
 8001920:	bf00      	nop
 8001922:	e7fd      	b.n	8001920 <GAME+0xe4>
	else if(CollisionDetector() == 2)		// game pending for a moment (get closer to obstacle, but over the game anyway)
 8001924:	f7ff fd6e 	bl	8001404 <CollisionDetector>
 8001928:	4603      	mov	r3, r0
 800192a:	2b02      	cmp	r3, #2
 800192c:	d114      	bne.n	8001958 <GAME+0x11c>
		if(refresh==0)
 800192e:	4b0b      	ldr	r3, [pc, #44]	@ (800195c <GAME+0x120>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d10a      	bne.n	800194c <GAME+0x110>
			POINT_COLOR=GRAY;
 8001936:	4b0a      	ldr	r3, [pc, #40]	@ (8001960 <GAME+0x124>)
 8001938:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 800193c:	801a      	strh	r2, [r3, #0]
			LCD_DrawLine(0,190,320,190);
 800193e:	23be      	movs	r3, #190	@ 0xbe
 8001940:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001944:	21be      	movs	r1, #190	@ 0xbe
 8001946:	2000      	movs	r0, #0
 8001948:	f7ff fbde 	bl	8001108 <LCD_DrawLine>
		DinoAnimation();
 800194c:	f7ff fde4 	bl	8001518 <DinoAnimation>
		ObstacleAnimation(3,3);
 8001950:	2103      	movs	r1, #3
 8001952:	2003      	movs	r0, #3
 8001954:	f7ff feb2 	bl	80016bc <ObstacleAnimation>
}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20000108 	.word	0x20000108
 8001960:	20000044 	.word	0x20000044
 8001964:	20000068 	.word	0x20000068
 8001968:	20000008 	.word	0x20000008

0800196c <DrawDino>:
// ------------------------------------- FIGURES ---------------------------------------
// -------------------------------------------------------------------------------------

// dino
void DrawDino(uint16_t altitude,uint8_t left_leg, uint8_t right_leg)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af02      	add	r7, sp, #8
 8001972:	4603      	mov	r3, r0
 8001974:	80fb      	strh	r3, [r7, #6]
 8001976:	460b      	mov	r3, r1
 8001978:	717b      	strb	r3, [r7, #5]
 800197a:	4613      	mov	r3, r2
 800197c:	713b      	strb	r3, [r7, #4]
	// ----------- HEAD -----------
	LCD_Fill(27,160 - altitude,42,170 - altitude,GRAY);      // head
 800197e:	88fb      	ldrh	r3, [r7, #6]
 8001980:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8001984:	b299      	uxth	r1, r3
 8001986:	88fb      	ldrh	r3, [r7, #6]
 8001988:	f1c3 03aa 	rsb	r3, r3, #170	@ 0xaa
 800198c:	b29b      	uxth	r3, r3
 800198e:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001992:	9200      	str	r2, [sp, #0]
 8001994:	222a      	movs	r2, #42	@ 0x2a
 8001996:	201b      	movs	r0, #27
 8001998:	f7ff fb5e 	bl	8001058 <LCD_Fill>
	LCD_Fill(25,162 - altitude,45,172 - altitude,GRAY);
 800199c:	88fb      	ldrh	r3, [r7, #6]
 800199e:	f1c3 03a2 	rsb	r3, r3, #162	@ 0xa2
 80019a2:	b299      	uxth	r1, r3
 80019a4:	88fb      	ldrh	r3, [r7, #6]
 80019a6:	f1c3 03ac 	rsb	r3, r3, #172	@ 0xac
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 80019b0:	9200      	str	r2, [sp, #0]
 80019b2:	222d      	movs	r2, #45	@ 0x2d
 80019b4:	2019      	movs	r0, #25
 80019b6:	f7ff fb4f 	bl	8001058 <LCD_Fill>

	if(jump_step>=44 || (jump_step == 0))	// going down
 80019ba:	4ba7      	ldr	r3, [pc, #668]	@ (8001c58 <DrawDino+0x2ec>)
 80019bc:	881b      	ldrh	r3, [r3, #0]
 80019be:	2b2b      	cmp	r3, #43	@ 0x2b
 80019c0:	d803      	bhi.n	80019ca <DrawDino+0x5e>
 80019c2:	4ba5      	ldr	r3, [pc, #660]	@ (8001c58 <DrawDino+0x2ec>)
 80019c4:	881b      	ldrh	r3, [r3, #0]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d12c      	bne.n	8001a24 <DrawDino+0xb8>
	{
		LCD_Fill(25,158 - altitude,26,161 - altitude,RUBBER);		// clear head top 1
 80019ca:	88fb      	ldrh	r3, [r7, #6]
 80019cc:	f1c3 039e 	rsb	r3, r3, #158	@ 0x9e
 80019d0:	b299      	uxth	r1, r3
 80019d2:	88fb      	ldrh	r3, [r7, #6]
 80019d4:	f1c3 03a1 	rsb	r3, r3, #161	@ 0xa1
 80019d8:	b29b      	uxth	r3, r3
 80019da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019de:	9200      	str	r2, [sp, #0]
 80019e0:	221a      	movs	r2, #26
 80019e2:	2019      	movs	r0, #25
 80019e4:	f7ff fb38 	bl	8001058 <LCD_Fill>
		LCD_Fill(27,156 - altitude,42,159 - altitude,RUBBER);		// clear head top 2
 80019e8:	88fb      	ldrh	r3, [r7, #6]
 80019ea:	f1c3 039c 	rsb	r3, r3, #156	@ 0x9c
 80019ee:	b299      	uxth	r1, r3
 80019f0:	88fb      	ldrh	r3, [r7, #6]
 80019f2:	f1c3 039f 	rsb	r3, r3, #159	@ 0x9f
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019fc:	9200      	str	r2, [sp, #0]
 80019fe:	222a      	movs	r2, #42	@ 0x2a
 8001a00:	201b      	movs	r0, #27
 8001a02:	f7ff fb29 	bl	8001058 <LCD_Fill>
		LCD_Fill(43,158 - altitude,45,161 - altitude,RUBBER);		// clear head top 3
 8001a06:	88fb      	ldrh	r3, [r7, #6]
 8001a08:	f1c3 039e 	rsb	r3, r3, #158	@ 0x9e
 8001a0c:	b299      	uxth	r1, r3
 8001a0e:	88fb      	ldrh	r3, [r7, #6]
 8001a10:	f1c3 03a1 	rsb	r3, r3, #161	@ 0xa1
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a1a:	9200      	str	r2, [sp, #0]
 8001a1c:	222d      	movs	r2, #45	@ 0x2d
 8001a1e:	202b      	movs	r0, #43	@ 0x2b
 8001a20:	f7ff fb1a 	bl	8001058 <LCD_Fill>
	}
	if(jump_step <=44)	// going up
 8001a24:	4b8c      	ldr	r3, [pc, #560]	@ (8001c58 <DrawDino+0x2ec>)
 8001a26:	881b      	ldrh	r3, [r3, #0]
 8001a28:	2b2c      	cmp	r3, #44	@ 0x2c
 8001a2a:	d81d      	bhi.n	8001a68 <DrawDino+0xfc>
	{
		LCD_Fill(37,173 - altitude,45,174 - altitude,RUBBER);		// clear head bottom
 8001a2c:	88fb      	ldrh	r3, [r7, #6]
 8001a2e:	f1c3 03ad 	rsb	r3, r3, #173	@ 0xad
 8001a32:	b299      	uxth	r1, r3
 8001a34:	88fb      	ldrh	r3, [r7, #6]
 8001a36:	f1c3 03ae 	rsb	r3, r3, #174	@ 0xae
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a40:	9200      	str	r2, [sp, #0]
 8001a42:	222d      	movs	r2, #45	@ 0x2d
 8001a44:	2025      	movs	r0, #37	@ 0x25
 8001a46:	f7ff fb07 	bl	8001058 <LCD_Fill>
		LCD_Fill(42,173 - altitude,45,177 - altitude,RUBBER);		// clear head bottom
 8001a4a:	88fb      	ldrh	r3, [r7, #6]
 8001a4c:	f1c3 03ad 	rsb	r3, r3, #173	@ 0xad
 8001a50:	b299      	uxth	r1, r3
 8001a52:	88fb      	ldrh	r3, [r7, #6]
 8001a54:	f1c3 03b1 	rsb	r3, r3, #177	@ 0xb1
 8001a58:	b29b      	uxth	r3, r3
 8001a5a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a5e:	9200      	str	r2, [sp, #0]
 8001a60:	222d      	movs	r2, #45	@ 0x2d
 8001a62:	202a      	movs	r0, #42	@ 0x2a
 8001a64:	f7ff faf8 	bl	8001058 <LCD_Fill>
	}



	// ----------- EYE -----------
	LCD_Fill(30,163 - altitude,32,166 - altitude,RUBBER);     // eye
 8001a68:	88fb      	ldrh	r3, [r7, #6]
 8001a6a:	f1c3 03a3 	rsb	r3, r3, #163	@ 0xa3
 8001a6e:	b299      	uxth	r1, r3
 8001a70:	88fb      	ldrh	r3, [r7, #6]
 8001a72:	f1c3 03a6 	rsb	r3, r3, #166	@ 0xa6
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a7c:	9200      	str	r2, [sp, #0]
 8001a7e:	2220      	movs	r2, #32
 8001a80:	201e      	movs	r0, #30
 8001a82:	f7ff fae9 	bl	8001058 <LCD_Fill>



	// ----------- MOUTH -----------
	LCD_Fill(25,172 - altitude,36,175 - altitude,GRAY);      // mouth
 8001a86:	88fb      	ldrh	r3, [r7, #6]
 8001a88:	f1c3 03ac 	rsb	r3, r3, #172	@ 0xac
 8001a8c:	b299      	uxth	r1, r3
 8001a8e:	88fb      	ldrh	r3, [r7, #6]
 8001a90:	f1c3 03af 	rsb	r3, r3, #175	@ 0xaf
 8001a94:	b29b      	uxth	r3, r3
 8001a96:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001a9a:	9200      	str	r2, [sp, #0]
 8001a9c:	2224      	movs	r2, #36	@ 0x24
 8001a9e:	2019      	movs	r0, #25
 8001aa0:	f7ff fada 	bl	8001058 <LCD_Fill>
	LCD_Fill(25,175 - altitude,41,176 - altitude,GRAY);      // mouth (tongue)
 8001aa4:	88fb      	ldrh	r3, [r7, #6]
 8001aa6:	f1c3 03af 	rsb	r3, r3, #175	@ 0xaf
 8001aaa:	b299      	uxth	r1, r3
 8001aac:	88fb      	ldrh	r3, [r7, #6]
 8001aae:	f1c3 03b0 	rsb	r3, r3, #176	@ 0xb0
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001ab8:	9200      	str	r2, [sp, #0]
 8001aba:	2229      	movs	r2, #41	@ 0x29
 8001abc:	2019      	movs	r0, #25
 8001abe:	f7ff facb 	bl	8001058 <LCD_Fill>

	if(jump_step>=44 || (jump_step == 0))	// going down
 8001ac2:	4b65      	ldr	r3, [pc, #404]	@ (8001c58 <DrawDino+0x2ec>)
 8001ac4:	881b      	ldrh	r3, [r3, #0]
 8001ac6:	2b2b      	cmp	r3, #43	@ 0x2b
 8001ac8:	d803      	bhi.n	8001ad2 <DrawDino+0x166>
 8001aca:	4b63      	ldr	r3, [pc, #396]	@ (8001c58 <DrawDino+0x2ec>)
 8001acc:	881b      	ldrh	r3, [r3, #0]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d10e      	bne.n	8001af0 <DrawDino+0x184>
	{
		LCD_Fill(37,173 - altitude,45,174 - altitude,RUBBER);		// clear mouth (tongue) top
 8001ad2:	88fb      	ldrh	r3, [r7, #6]
 8001ad4:	f1c3 03ad 	rsb	r3, r3, #173	@ 0xad
 8001ad8:	b299      	uxth	r1, r3
 8001ada:	88fb      	ldrh	r3, [r7, #6]
 8001adc:	f1c3 03ae 	rsb	r3, r3, #174	@ 0xae
 8001ae0:	b29b      	uxth	r3, r3
 8001ae2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ae6:	9200      	str	r2, [sp, #0]
 8001ae8:	222d      	movs	r2, #45	@ 0x2d
 8001aea:	2025      	movs	r0, #37	@ 0x25
 8001aec:	f7ff fab4 	bl	8001058 <LCD_Fill>
	}

	if(jump_step <=44)	// going up
 8001af0:	4b59      	ldr	r3, [pc, #356]	@ (8001c58 <DrawDino+0x2ec>)
 8001af2:	881b      	ldrh	r3, [r3, #0]
 8001af4:	2b2c      	cmp	r3, #44	@ 0x2c
 8001af6:	d80e      	bhi.n	8001b16 <DrawDino+0x1aa>
	{
		LCD_Fill(36,177 - altitude,41,180 - altitude,RUBBER);      // clear mouth (tongue) bottom
 8001af8:	88fb      	ldrh	r3, [r7, #6]
 8001afa:	f1c3 03b1 	rsb	r3, r3, #177	@ 0xb1
 8001afe:	b299      	uxth	r1, r3
 8001b00:	88fb      	ldrh	r3, [r7, #6]
 8001b02:	f1c3 03b4 	rsb	r3, r3, #180	@ 0xb4
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b0c:	9200      	str	r2, [sp, #0]
 8001b0e:	2229      	movs	r2, #41	@ 0x29
 8001b10:	2024      	movs	r0, #36	@ 0x24
 8001b12:	f7ff faa1 	bl	8001058 <LCD_Fill>
	}



	// ----------- NECK & CHEST -----------
	LCD_Fill(25,176 - altitude,35,177 - altitude,GRAY);     // neck
 8001b16:	88fb      	ldrh	r3, [r7, #6]
 8001b18:	f1c3 03b0 	rsb	r3, r3, #176	@ 0xb0
 8001b1c:	b299      	uxth	r1, r3
 8001b1e:	88fb      	ldrh	r3, [r7, #6]
 8001b20:	f1c3 03b1 	rsb	r3, r3, #177	@ 0xb1
 8001b24:	b29b      	uxth	r3, r3
 8001b26:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001b2a:	9200      	str	r2, [sp, #0]
 8001b2c:	2223      	movs	r2, #35	@ 0x23
 8001b2e:	2019      	movs	r0, #25
 8001b30:	f7ff fa92 	bl	8001058 <LCD_Fill>
	LCD_Fill(23,177 - altitude,35,192 - altitude,GRAY);     // neck & chest
 8001b34:	88fb      	ldrh	r3, [r7, #6]
 8001b36:	f1c3 03b1 	rsb	r3, r3, #177	@ 0xb1
 8001b3a:	b299      	uxth	r1, r3
 8001b3c:	88fb      	ldrh	r3, [r7, #6]
 8001b3e:	f1c3 03c0 	rsb	r3, r3, #192	@ 0xc0
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001b48:	9200      	str	r2, [sp, #0]
 8001b4a:	2223      	movs	r2, #35	@ 0x23
 8001b4c:	2017      	movs	r0, #23
 8001b4e:	f7ff fa83 	bl	8001058 <LCD_Fill>

	if(jump_step>=44 || (jump_step == 0))	// going down
 8001b52:	4b41      	ldr	r3, [pc, #260]	@ (8001c58 <DrawDino+0x2ec>)
 8001b54:	881b      	ldrh	r3, [r3, #0]
 8001b56:	2b2b      	cmp	r3, #43	@ 0x2b
 8001b58:	d803      	bhi.n	8001b62 <DrawDino+0x1f6>
 8001b5a:	4b3f      	ldr	r3, [pc, #252]	@ (8001c58 <DrawDino+0x2ec>)
 8001b5c:	881b      	ldrh	r3, [r3, #0]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d10e      	bne.n	8001b80 <DrawDino+0x214>
	{
		LCD_Fill(23,173 - altitude,24,176 - altitude,RUBBER);     // clear neck & chest top
 8001b62:	88fb      	ldrh	r3, [r7, #6]
 8001b64:	f1c3 03ad 	rsb	r3, r3, #173	@ 0xad
 8001b68:	b299      	uxth	r1, r3
 8001b6a:	88fb      	ldrh	r3, [r7, #6]
 8001b6c:	f1c3 03b0 	rsb	r3, r3, #176	@ 0xb0
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b76:	9200      	str	r2, [sp, #0]
 8001b78:	2218      	movs	r2, #24
 8001b7a:	2017      	movs	r0, #23
 8001b7c:	f7ff fa6c 	bl	8001058 <LCD_Fill>
	}
	if(jump_step <=44)	// going up
 8001b80:	4b35      	ldr	r3, [pc, #212]	@ (8001c58 <DrawDino+0x2ec>)
 8001b82:	881b      	ldrh	r3, [r3, #0]
 8001b84:	2b2c      	cmp	r3, #44	@ 0x2c
 8001b86:	d80e      	bhi.n	8001ba6 <DrawDino+0x23a>
	{
		LCD_Fill(33,193 - altitude,35,196 - altitude,RUBBER);    // clear neck & chest bottom
 8001b88:	88fb      	ldrh	r3, [r7, #6]
 8001b8a:	f1c3 03c1 	rsb	r3, r3, #193	@ 0xc1
 8001b8e:	b299      	uxth	r1, r3
 8001b90:	88fb      	ldrh	r3, [r7, #6]
 8001b92:	f1c3 03c4 	rsb	r3, r3, #196	@ 0xc4
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b9c:	9200      	str	r2, [sp, #0]
 8001b9e:	2223      	movs	r2, #35	@ 0x23
 8001ba0:	2021      	movs	r0, #33	@ 0x21
 8001ba2:	f7ff fa59 	bl	8001058 <LCD_Fill>
	}



	// ----------- ARM -----------
	LCD_Fill(35,181 - altitude,39,183 - altitude,GRAY);      // arm1
 8001ba6:	88fb      	ldrh	r3, [r7, #6]
 8001ba8:	f1c3 03b5 	rsb	r3, r3, #181	@ 0xb5
 8001bac:	b299      	uxth	r1, r3
 8001bae:	88fb      	ldrh	r3, [r7, #6]
 8001bb0:	f1c3 03b7 	rsb	r3, r3, #183	@ 0xb7
 8001bb4:	b29b      	uxth	r3, r3
 8001bb6:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001bba:	9200      	str	r2, [sp, #0]
 8001bbc:	2227      	movs	r2, #39	@ 0x27
 8001bbe:	2023      	movs	r0, #35	@ 0x23
 8001bc0:	f7ff fa4a 	bl	8001058 <LCD_Fill>
	LCD_Fill(37,181 - altitude,39,185 - altitude,GRAY);		 // arm2
 8001bc4:	88fb      	ldrh	r3, [r7, #6]
 8001bc6:	f1c3 03b5 	rsb	r3, r3, #181	@ 0xb5
 8001bca:	b299      	uxth	r1, r3
 8001bcc:	88fb      	ldrh	r3, [r7, #6]
 8001bce:	f1c3 03b9 	rsb	r3, r3, #185	@ 0xb9
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001bd8:	9200      	str	r2, [sp, #0]
 8001bda:	2227      	movs	r2, #39	@ 0x27
 8001bdc:	2025      	movs	r0, #37	@ 0x25
 8001bde:	f7ff fa3b 	bl	8001058 <LCD_Fill>

	if(jump_step>=44 || (jump_step == 0))	// going down
 8001be2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c58 <DrawDino+0x2ec>)
 8001be4:	881b      	ldrh	r3, [r3, #0]
 8001be6:	2b2b      	cmp	r3, #43	@ 0x2b
 8001be8:	d803      	bhi.n	8001bf2 <DrawDino+0x286>
 8001bea:	4b1b      	ldr	r3, [pc, #108]	@ (8001c58 <DrawDino+0x2ec>)
 8001bec:	881b      	ldrh	r3, [r3, #0]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d10e      	bne.n	8001c10 <DrawDino+0x2a4>
	{
		LCD_Fill(36,177 - altitude,41,178 - altitude,RUBBER);      // clear arm1 & arm2 top
 8001bf2:	88fb      	ldrh	r3, [r7, #6]
 8001bf4:	f1c3 03b1 	rsb	r3, r3, #177	@ 0xb1
 8001bf8:	b299      	uxth	r1, r3
 8001bfa:	88fb      	ldrh	r3, [r7, #6]
 8001bfc:	f1c3 03b2 	rsb	r3, r3, #178	@ 0xb2
 8001c00:	b29b      	uxth	r3, r3
 8001c02:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c06:	9200      	str	r2, [sp, #0]
 8001c08:	2229      	movs	r2, #41	@ 0x29
 8001c0a:	2024      	movs	r0, #36	@ 0x24
 8001c0c:	f7ff fa24 	bl	8001058 <LCD_Fill>
	}

	if(jump_step <=44)	// going up
 8001c10:	4b11      	ldr	r3, [pc, #68]	@ (8001c58 <DrawDino+0x2ec>)
 8001c12:	881b      	ldrh	r3, [r3, #0]
 8001c14:	2b2c      	cmp	r3, #44	@ 0x2c
 8001c16:	d821      	bhi.n	8001c5c <DrawDino+0x2f0>
	{
		LCD_Fill(35,184 - altitude,36,187 - altitude,RUBBER);      // clear arm1 bottom
 8001c18:	88fb      	ldrh	r3, [r7, #6]
 8001c1a:	f1c3 03b8 	rsb	r3, r3, #184	@ 0xb8
 8001c1e:	b299      	uxth	r1, r3
 8001c20:	88fb      	ldrh	r3, [r7, #6]
 8001c22:	f1c3 03bb 	rsb	r3, r3, #187	@ 0xbb
 8001c26:	b29b      	uxth	r3, r3
 8001c28:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c2c:	9200      	str	r2, [sp, #0]
 8001c2e:	2224      	movs	r2, #36	@ 0x24
 8001c30:	2023      	movs	r0, #35	@ 0x23
 8001c32:	f7ff fa11 	bl	8001058 <LCD_Fill>
		LCD_Fill(37,186 - altitude,39,189 - altitude,RUBBER);      // clear arm2 bottom
 8001c36:	88fb      	ldrh	r3, [r7, #6]
 8001c38:	f1c3 03ba 	rsb	r3, r3, #186	@ 0xba
 8001c3c:	b299      	uxth	r1, r3
 8001c3e:	88fb      	ldrh	r3, [r7, #6]
 8001c40:	f1c3 03bd 	rsb	r3, r3, #189	@ 0xbd
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c4a:	9200      	str	r2, [sp, #0]
 8001c4c:	2227      	movs	r2, #39	@ 0x27
 8001c4e:	2025      	movs	r0, #37	@ 0x25
 8001c50:	f7ff fa02 	bl	8001058 <LCD_Fill>
 8001c54:	e002      	b.n	8001c5c <DrawDino+0x2f0>
 8001c56:	bf00      	nop
 8001c58:	2000005c 	.word	0x2000005c
	}



	// ----------- BODY -----------
	LCD_Fill(20,180 - altitude,32,195 - altitude,GRAY);     // body1
 8001c5c:	88fb      	ldrh	r3, [r7, #6]
 8001c5e:	f1c3 03b4 	rsb	r3, r3, #180	@ 0xb4
 8001c62:	b299      	uxth	r1, r3
 8001c64:	88fb      	ldrh	r3, [r7, #6]
 8001c66:	f1c3 03c3 	rsb	r3, r3, #195	@ 0xc3
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001c70:	9200      	str	r2, [sp, #0]
 8001c72:	2220      	movs	r2, #32
 8001c74:	2014      	movs	r0, #20
 8001c76:	f7ff f9ef 	bl	8001058 <LCD_Fill>
	LCD_Fill(17,182 - altitude,30,197 - altitude,GRAY);     // body2
 8001c7a:	88fb      	ldrh	r3, [r7, #6]
 8001c7c:	f1c3 03b6 	rsb	r3, r3, #182	@ 0xb6
 8001c80:	b299      	uxth	r1, r3
 8001c82:	88fb      	ldrh	r3, [r7, #6]
 8001c84:	f1c3 03c5 	rsb	r3, r3, #197	@ 0xc5
 8001c88:	b29b      	uxth	r3, r3
 8001c8a:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001c8e:	9200      	str	r2, [sp, #0]
 8001c90:	221e      	movs	r2, #30
 8001c92:	2011      	movs	r0, #17
 8001c94:	f7ff f9e0 	bl	8001058 <LCD_Fill>
	LCD_Fill(12,185 - altitude,27,197 - altitude,GRAY);     // body3
 8001c98:	88fb      	ldrh	r3, [r7, #6]
 8001c9a:	f1c3 03b9 	rsb	r3, r3, #185	@ 0xb9
 8001c9e:	b299      	uxth	r1, r3
 8001ca0:	88fb      	ldrh	r3, [r7, #6]
 8001ca2:	f1c3 03c5 	rsb	r3, r3, #197	@ 0xc5
 8001ca6:	b29b      	uxth	r3, r3
 8001ca8:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001cac:	9200      	str	r2, [sp, #0]
 8001cae:	221b      	movs	r2, #27
 8001cb0:	200c      	movs	r0, #12
 8001cb2:	f7ff f9d1 	bl	8001058 <LCD_Fill>

	if(jump_step>=44 || (jump_step == 0))	// going down
 8001cb6:	4bb2      	ldr	r3, [pc, #712]	@ (8001f80 <DrawDino+0x614>)
 8001cb8:	881b      	ldrh	r3, [r3, #0]
 8001cba:	2b2b      	cmp	r3, #43	@ 0x2b
 8001cbc:	d803      	bhi.n	8001cc6 <DrawDino+0x35a>
 8001cbe:	4bb0      	ldr	r3, [pc, #704]	@ (8001f80 <DrawDino+0x614>)
 8001cc0:	881b      	ldrh	r3, [r3, #0]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d12c      	bne.n	8001d20 <DrawDino+0x3b4>
	{
		LCD_Fill(20,176 - altitude,22,179 - altitude,RUBBER);    // clear body1 top
 8001cc6:	88fb      	ldrh	r3, [r7, #6]
 8001cc8:	f1c3 03b0 	rsb	r3, r3, #176	@ 0xb0
 8001ccc:	b299      	uxth	r1, r3
 8001cce:	88fb      	ldrh	r3, [r7, #6]
 8001cd0:	f1c3 03b3 	rsb	r3, r3, #179	@ 0xb3
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cda:	9200      	str	r2, [sp, #0]
 8001cdc:	2216      	movs	r2, #22
 8001cde:	2014      	movs	r0, #20
 8001ce0:	f7ff f9ba 	bl	8001058 <LCD_Fill>
		LCD_Fill(17,178 - altitude,19,181 - altitude,RUBBER);    // clear body2 top
 8001ce4:	88fb      	ldrh	r3, [r7, #6]
 8001ce6:	f1c3 03b2 	rsb	r3, r3, #178	@ 0xb2
 8001cea:	b299      	uxth	r1, r3
 8001cec:	88fb      	ldrh	r3, [r7, #6]
 8001cee:	f1c3 03b5 	rsb	r3, r3, #181	@ 0xb5
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cf8:	9200      	str	r2, [sp, #0]
 8001cfa:	2213      	movs	r2, #19
 8001cfc:	2011      	movs	r0, #17
 8001cfe:	f7ff f9ab 	bl	8001058 <LCD_Fill>
		LCD_Fill(13,181 - altitude,16,184 - altitude,RUBBER);    // clear body3 top (tail part)
 8001d02:	88fb      	ldrh	r3, [r7, #6]
 8001d04:	f1c3 03b5 	rsb	r3, r3, #181	@ 0xb5
 8001d08:	b299      	uxth	r1, r3
 8001d0a:	88fb      	ldrh	r3, [r7, #6]
 8001d0c:	f1c3 03b8 	rsb	r3, r3, #184	@ 0xb8
 8001d10:	b29b      	uxth	r3, r3
 8001d12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d16:	9200      	str	r2, [sp, #0]
 8001d18:	2210      	movs	r2, #16
 8001d1a:	200d      	movs	r0, #13
 8001d1c:	f7ff f99c 	bl	8001058 <LCD_Fill>
	}
	if(jump_step <=44)	// going up
 8001d20:	4b97      	ldr	r3, [pc, #604]	@ (8001f80 <DrawDino+0x614>)
 8001d22:	881b      	ldrh	r3, [r3, #0]
 8001d24:	2b2c      	cmp	r3, #44	@ 0x2c
 8001d26:	d83b      	bhi.n	8001da0 <DrawDino+0x434>
	{
		LCD_Fill(31,196 - altitude,32,199 - altitude,RUBBER);    // clear body1 bottom
 8001d28:	88fb      	ldrh	r3, [r7, #6]
 8001d2a:	f1c3 03c4 	rsb	r3, r3, #196	@ 0xc4
 8001d2e:	b299      	uxth	r1, r3
 8001d30:	88fb      	ldrh	r3, [r7, #6]
 8001d32:	f1c3 03c7 	rsb	r3, r3, #199	@ 0xc7
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d3c:	9200      	str	r2, [sp, #0]
 8001d3e:	2220      	movs	r2, #32
 8001d40:	201f      	movs	r0, #31
 8001d42:	f7ff f989 	bl	8001058 <LCD_Fill>
		LCD_Fill(28,198 - altitude,30,201 - altitude,RUBBER);    // clear body2 bottom
 8001d46:	88fb      	ldrh	r3, [r7, #6]
 8001d48:	f1c3 03c6 	rsb	r3, r3, #198	@ 0xc6
 8001d4c:	b299      	uxth	r1, r3
 8001d4e:	88fb      	ldrh	r3, [r7, #6]
 8001d50:	f1c3 03c9 	rsb	r3, r3, #201	@ 0xc9
 8001d54:	b29b      	uxth	r3, r3
 8001d56:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d5a:	9200      	str	r2, [sp, #0]
 8001d5c:	221e      	movs	r2, #30
 8001d5e:	201c      	movs	r0, #28
 8001d60:	f7ff f97a 	bl	8001058 <LCD_Fill>
		LCD_Fill(12,197 - altitude,14,200 - altitude,RUBBER);    // clear body3 leg break 1 bottom
 8001d64:	88fb      	ldrh	r3, [r7, #6]
 8001d66:	f1c3 03c5 	rsb	r3, r3, #197	@ 0xc5
 8001d6a:	b299      	uxth	r1, r3
 8001d6c:	88fb      	ldrh	r3, [r7, #6]
 8001d6e:	f1c3 03c8 	rsb	r3, r3, #200	@ 0xc8
 8001d72:	b29b      	uxth	r3, r3
 8001d74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d78:	9200      	str	r2, [sp, #0]
 8001d7a:	220e      	movs	r2, #14
 8001d7c:	200c      	movs	r0, #12
 8001d7e:	f7ff f96b 	bl	8001058 <LCD_Fill>
		LCD_Fill(20,197 - altitude,22,202 - altitude,RUBBER);    // clear body3 leg break 2 bottom
 8001d82:	88fb      	ldrh	r3, [r7, #6]
 8001d84:	f1c3 03c5 	rsb	r3, r3, #197	@ 0xc5
 8001d88:	b299      	uxth	r1, r3
 8001d8a:	88fb      	ldrh	r3, [r7, #6]
 8001d8c:	f1c3 03ca 	rsb	r3, r3, #202	@ 0xca
 8001d90:	b29b      	uxth	r3, r3
 8001d92:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d96:	9200      	str	r2, [sp, #0]
 8001d98:	2216      	movs	r2, #22
 8001d9a:	2014      	movs	r0, #20
 8001d9c:	f7ff f95c 	bl	8001058 <LCD_Fill>
	}



	// ----------- TAIL -----------
	LCD_Fill(10,182 - altitude,12,195 - altitude,GRAY);     // tail1
 8001da0:	88fb      	ldrh	r3, [r7, #6]
 8001da2:	f1c3 03b6 	rsb	r3, r3, #182	@ 0xb6
 8001da6:	b299      	uxth	r1, r3
 8001da8:	88fb      	ldrh	r3, [r7, #6]
 8001daa:	f1c3 03c3 	rsb	r3, r3, #195	@ 0xc3
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001db4:	9200      	str	r2, [sp, #0]
 8001db6:	220c      	movs	r2, #12
 8001db8:	200a      	movs	r0, #10
 8001dba:	f7ff f94d 	bl	8001058 <LCD_Fill>
	LCD_Fill(8,180 - altitude,10,192 - altitude,GRAY);		// tail2
 8001dbe:	88fb      	ldrh	r3, [r7, #6]
 8001dc0:	f1c3 03b4 	rsb	r3, r3, #180	@ 0xb4
 8001dc4:	b299      	uxth	r1, r3
 8001dc6:	88fb      	ldrh	r3, [r7, #6]
 8001dc8:	f1c3 03c0 	rsb	r3, r3, #192	@ 0xc0
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001dd2:	9200      	str	r2, [sp, #0]
 8001dd4:	220a      	movs	r2, #10
 8001dd6:	2008      	movs	r0, #8
 8001dd8:	f7ff f93e 	bl	8001058 <LCD_Fill>
	LCD_Fill(7,175 - altitude,8,188 - altitude,GRAY);		// tail3
 8001ddc:	88fb      	ldrh	r3, [r7, #6]
 8001dde:	f1c3 03af 	rsb	r3, r3, #175	@ 0xaf
 8001de2:	b299      	uxth	r1, r3
 8001de4:	88fb      	ldrh	r3, [r7, #6]
 8001de6:	f1c3 03bc 	rsb	r3, r3, #188	@ 0xbc
 8001dea:	b29b      	uxth	r3, r3
 8001dec:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001df0:	9200      	str	r2, [sp, #0]
 8001df2:	2208      	movs	r2, #8
 8001df4:	2007      	movs	r0, #7
 8001df6:	f7ff f92f 	bl	8001058 <LCD_Fill>

	if(jump_step>=44 || (jump_step == 0))	// going down
 8001dfa:	4b61      	ldr	r3, [pc, #388]	@ (8001f80 <DrawDino+0x614>)
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	2b2b      	cmp	r3, #43	@ 0x2b
 8001e00:	d803      	bhi.n	8001e0a <DrawDino+0x49e>
 8001e02:	4b5f      	ldr	r3, [pc, #380]	@ (8001f80 <DrawDino+0x614>)
 8001e04:	881b      	ldrh	r3, [r3, #0]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d12c      	bne.n	8001e64 <DrawDino+0x4f8>
	{
		LCD_Fill(10,178 - altitude,12,181 - altitude,RUBBER);	// clear tail1 top
 8001e0a:	88fb      	ldrh	r3, [r7, #6]
 8001e0c:	f1c3 03b2 	rsb	r3, r3, #178	@ 0xb2
 8001e10:	b299      	uxth	r1, r3
 8001e12:	88fb      	ldrh	r3, [r7, #6]
 8001e14:	f1c3 03b5 	rsb	r3, r3, #181	@ 0xb5
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e1e:	9200      	str	r2, [sp, #0]
 8001e20:	220c      	movs	r2, #12
 8001e22:	200a      	movs	r0, #10
 8001e24:	f7ff f918 	bl	8001058 <LCD_Fill>
		LCD_Fill(9,176 - altitude,10,179 - altitude,RUBBER);		// clear tail2 top
 8001e28:	88fb      	ldrh	r3, [r7, #6]
 8001e2a:	f1c3 03b0 	rsb	r3, r3, #176	@ 0xb0
 8001e2e:	b299      	uxth	r1, r3
 8001e30:	88fb      	ldrh	r3, [r7, #6]
 8001e32:	f1c3 03b3 	rsb	r3, r3, #179	@ 0xb3
 8001e36:	b29b      	uxth	r3, r3
 8001e38:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e3c:	9200      	str	r2, [sp, #0]
 8001e3e:	220a      	movs	r2, #10
 8001e40:	2009      	movs	r0, #9
 8001e42:	f7ff f909 	bl	8001058 <LCD_Fill>
		LCD_Fill(7,171 - altitude,8,174 - altitude,RUBBER);		// clear tail3 top
 8001e46:	88fb      	ldrh	r3, [r7, #6]
 8001e48:	f1c3 03ab 	rsb	r3, r3, #171	@ 0xab
 8001e4c:	b299      	uxth	r1, r3
 8001e4e:	88fb      	ldrh	r3, [r7, #6]
 8001e50:	f1c3 03ae 	rsb	r3, r3, #174	@ 0xae
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e5a:	9200      	str	r2, [sp, #0]
 8001e5c:	2208      	movs	r2, #8
 8001e5e:	2007      	movs	r0, #7
 8001e60:	f7ff f8fa 	bl	8001058 <LCD_Fill>
	}
	if(jump_step <=44)	// going up
 8001e64:	4b46      	ldr	r3, [pc, #280]	@ (8001f80 <DrawDino+0x614>)
 8001e66:	881b      	ldrh	r3, [r3, #0]
 8001e68:	2b2c      	cmp	r3, #44	@ 0x2c
 8001e6a:	d82c      	bhi.n	8001ec6 <DrawDino+0x55a>
	{
		LCD_Fill(10,196 - altitude,12,199 - altitude,RUBBER);	// clear tail1 bottom
 8001e6c:	88fb      	ldrh	r3, [r7, #6]
 8001e6e:	f1c3 03c4 	rsb	r3, r3, #196	@ 0xc4
 8001e72:	b299      	uxth	r1, r3
 8001e74:	88fb      	ldrh	r3, [r7, #6]
 8001e76:	f1c3 03c7 	rsb	r3, r3, #199	@ 0xc7
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e80:	9200      	str	r2, [sp, #0]
 8001e82:	220c      	movs	r2, #12
 8001e84:	200a      	movs	r0, #10
 8001e86:	f7ff f8e7 	bl	8001058 <LCD_Fill>
		LCD_Fill(8,193 - altitude,9,196 - altitude,RUBBER);		// clear tail2 bottom
 8001e8a:	88fb      	ldrh	r3, [r7, #6]
 8001e8c:	f1c3 03c1 	rsb	r3, r3, #193	@ 0xc1
 8001e90:	b299      	uxth	r1, r3
 8001e92:	88fb      	ldrh	r3, [r7, #6]
 8001e94:	f1c3 03c4 	rsb	r3, r3, #196	@ 0xc4
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e9e:	9200      	str	r2, [sp, #0]
 8001ea0:	2209      	movs	r2, #9
 8001ea2:	2008      	movs	r0, #8
 8001ea4:	f7ff f8d8 	bl	8001058 <LCD_Fill>
		LCD_Fill(6,189 - altitude,7,192 - altitude,RUBBER);		// clear tail3 bottom
 8001ea8:	88fb      	ldrh	r3, [r7, #6]
 8001eaa:	f1c3 03bd 	rsb	r3, r3, #189	@ 0xbd
 8001eae:	b299      	uxth	r1, r3
 8001eb0:	88fb      	ldrh	r3, [r7, #6]
 8001eb2:	f1c3 03c0 	rsb	r3, r3, #192	@ 0xc0
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ebc:	9200      	str	r2, [sp, #0]
 8001ebe:	2207      	movs	r2, #7
 8001ec0:	2006      	movs	r0, #6
 8001ec2:	f7ff f8c9 	bl	8001058 <LCD_Fill>
	}



	// ----------- RIGHT LEG -----------
	LCD_Fill(23,197 - altitude,27,200 - altitude,GRAY);      						// right leg
 8001ec6:	88fb      	ldrh	r3, [r7, #6]
 8001ec8:	f1c3 03c5 	rsb	r3, r3, #197	@ 0xc5
 8001ecc:	b299      	uxth	r1, r3
 8001ece:	88fb      	ldrh	r3, [r7, #6]
 8001ed0:	f1c3 03c8 	rsb	r3, r3, #200	@ 0xc8
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001eda:	9200      	str	r2, [sp, #0]
 8001edc:	221b      	movs	r2, #27
 8001ede:	2017      	movs	r0, #23
 8001ee0:	f7ff f8ba 	bl	8001058 <LCD_Fill>
	LCD_Fill(25,200 - altitude - right_leg,27,207 - altitude - right_leg,GRAY);		// leg animation
 8001ee4:	793b      	ldrb	r3, [r7, #4]
 8001ee6:	b29a      	uxth	r2, r3
 8001ee8:	88fb      	ldrh	r3, [r7, #6]
 8001eea:	4413      	add	r3, r2
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	f1c3 03c8 	rsb	r3, r3, #200	@ 0xc8
 8001ef2:	b299      	uxth	r1, r3
 8001ef4:	793b      	ldrb	r3, [r7, #4]
 8001ef6:	b29a      	uxth	r2, r3
 8001ef8:	88fb      	ldrh	r3, [r7, #6]
 8001efa:	4413      	add	r3, r2
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	f1c3 03cf 	rsb	r3, r3, #207	@ 0xcf
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001f08:	9200      	str	r2, [sp, #0]
 8001f0a:	221b      	movs	r2, #27
 8001f0c:	2019      	movs	r0, #25
 8001f0e:	f7ff f8a3 	bl	8001058 <LCD_Fill>
	LCD_Fill(27,205 - altitude - right_leg,30,207 - altitude - right_leg,GRAY);
 8001f12:	793b      	ldrb	r3, [r7, #4]
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	88fb      	ldrh	r3, [r7, #6]
 8001f18:	4413      	add	r3, r2
 8001f1a:	b29b      	uxth	r3, r3
 8001f1c:	f1c3 03cd 	rsb	r3, r3, #205	@ 0xcd
 8001f20:	b299      	uxth	r1, r3
 8001f22:	793b      	ldrb	r3, [r7, #4]
 8001f24:	b29a      	uxth	r2, r3
 8001f26:	88fb      	ldrh	r3, [r7, #6]
 8001f28:	4413      	add	r3, r2
 8001f2a:	b29b      	uxth	r3, r3
 8001f2c:	f1c3 03cf 	rsb	r3, r3, #207	@ 0xcf
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001f36:	9200      	str	r2, [sp, #0]
 8001f38:	221e      	movs	r2, #30
 8001f3a:	201b      	movs	r0, #27
 8001f3c:	f7ff f88c 	bl	8001058 <LCD_Fill>

	LCD_Fill(23,202 - altitude - right_leg,24,204 - altitude - right_leg,RUBBER);	// clear thigh
 8001f40:	793b      	ldrb	r3, [r7, #4]
 8001f42:	b29a      	uxth	r2, r3
 8001f44:	88fb      	ldrh	r3, [r7, #6]
 8001f46:	4413      	add	r3, r2
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	f1c3 03ca 	rsb	r3, r3, #202	@ 0xca
 8001f4e:	b299      	uxth	r1, r3
 8001f50:	793b      	ldrb	r3, [r7, #4]
 8001f52:	b29a      	uxth	r2, r3
 8001f54:	88fb      	ldrh	r3, [r7, #6]
 8001f56:	4413      	add	r3, r2
 8001f58:	b29b      	uxth	r3, r3
 8001f5a:	f1c3 03cc 	rsb	r3, r3, #204	@ 0xcc
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f64:	9200      	str	r2, [sp, #0]
 8001f66:	2218      	movs	r2, #24
 8001f68:	2017      	movs	r0, #23
 8001f6a:	f7ff f875 	bl	8001058 <LCD_Fill>

	if(jump_step>=44 || (jump_step == 0))	// going down
 8001f6e:	4b04      	ldr	r3, [pc, #16]	@ (8001f80 <DrawDino+0x614>)
 8001f70:	881b      	ldrh	r3, [r3, #0]
 8001f72:	2b2b      	cmp	r3, #43	@ 0x2b
 8001f74:	d806      	bhi.n	8001f84 <DrawDino+0x618>
 8001f76:	4b02      	ldr	r3, [pc, #8]	@ (8001f80 <DrawDino+0x614>)
 8001f78:	881b      	ldrh	r3, [r3, #0]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d119      	bne.n	8001fb2 <DrawDino+0x646>
 8001f7e:	e001      	b.n	8001f84 <DrawDino+0x618>
 8001f80:	2000005c 	.word	0x2000005c
	{
		LCD_Fill(28,202 - altitude - right_leg,30,204 - altitude - right_leg,RUBBER);	// clear foot top
 8001f84:	793b      	ldrb	r3, [r7, #4]
 8001f86:	b29a      	uxth	r2, r3
 8001f88:	88fb      	ldrh	r3, [r7, #6]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	b29b      	uxth	r3, r3
 8001f8e:	f1c3 03ca 	rsb	r3, r3, #202	@ 0xca
 8001f92:	b299      	uxth	r1, r3
 8001f94:	793b      	ldrb	r3, [r7, #4]
 8001f96:	b29a      	uxth	r2, r3
 8001f98:	88fb      	ldrh	r3, [r7, #6]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	f1c3 03cc 	rsb	r3, r3, #204	@ 0xcc
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fa8:	9200      	str	r2, [sp, #0]
 8001faa:	221e      	movs	r2, #30
 8001fac:	201c      	movs	r0, #28
 8001fae:	f7ff f853 	bl	8001058 <LCD_Fill>

	}
	if(jump_step <=44)	// going up
 8001fb2:	4b56      	ldr	r3, [pc, #344]	@ (800210c <DrawDino+0x7a0>)
 8001fb4:	881b      	ldrh	r3, [r3, #0]
 8001fb6:	2b2c      	cmp	r3, #44	@ 0x2c
 8001fb8:	d816      	bhi.n	8001fe8 <DrawDino+0x67c>
	{
		LCD_Fill(23,209 - altitude - right_leg,30,212 - altitude - right_leg,RUBBER);	// clear foot bottom
 8001fba:	793b      	ldrb	r3, [r7, #4]
 8001fbc:	b29a      	uxth	r2, r3
 8001fbe:	88fb      	ldrh	r3, [r7, #6]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	b29b      	uxth	r3, r3
 8001fc4:	f1c3 03d1 	rsb	r3, r3, #209	@ 0xd1
 8001fc8:	b299      	uxth	r1, r3
 8001fca:	793b      	ldrb	r3, [r7, #4]
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	88fb      	ldrh	r3, [r7, #6]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	f1c3 03d4 	rsb	r3, r3, #212	@ 0xd4
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fde:	9200      	str	r2, [sp, #0]
 8001fe0:	221e      	movs	r2, #30
 8001fe2:	2017      	movs	r0, #23
 8001fe4:	f7ff f838 	bl	8001058 <LCD_Fill>
	}



	// ----------- LEFT LEG -----------
	LCD_Fill(15,197 - altitude,19,200 - altitude,GRAY);      						// left leg
 8001fe8:	88fb      	ldrh	r3, [r7, #6]
 8001fea:	f1c3 03c5 	rsb	r3, r3, #197	@ 0xc5
 8001fee:	b299      	uxth	r1, r3
 8001ff0:	88fb      	ldrh	r3, [r7, #6]
 8001ff2:	f1c3 03c8 	rsb	r3, r3, #200	@ 0xc8
 8001ff6:	b29b      	uxth	r3, r3
 8001ff8:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8001ffc:	9200      	str	r2, [sp, #0]
 8001ffe:	2213      	movs	r2, #19
 8002000:	200f      	movs	r0, #15
 8002002:	f7ff f829 	bl	8001058 <LCD_Fill>
	LCD_Fill(15,200 - altitude - left_leg,17,207 - altitude - left_leg,GRAY);		// leg animation
 8002006:	797b      	ldrb	r3, [r7, #5]
 8002008:	b29a      	uxth	r2, r3
 800200a:	88fb      	ldrh	r3, [r7, #6]
 800200c:	4413      	add	r3, r2
 800200e:	b29b      	uxth	r3, r3
 8002010:	f1c3 03c8 	rsb	r3, r3, #200	@ 0xc8
 8002014:	b299      	uxth	r1, r3
 8002016:	797b      	ldrb	r3, [r7, #5]
 8002018:	b29a      	uxth	r2, r3
 800201a:	88fb      	ldrh	r3, [r7, #6]
 800201c:	4413      	add	r3, r2
 800201e:	b29b      	uxth	r3, r3
 8002020:	f1c3 03cf 	rsb	r3, r3, #207	@ 0xcf
 8002024:	b29b      	uxth	r3, r3
 8002026:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 800202a:	9200      	str	r2, [sp, #0]
 800202c:	2211      	movs	r2, #17
 800202e:	200f      	movs	r0, #15
 8002030:	f7ff f812 	bl	8001058 <LCD_Fill>
	LCD_Fill(17,205 - altitude - left_leg,20,207 - altitude - left_leg,GRAY);
 8002034:	797b      	ldrb	r3, [r7, #5]
 8002036:	b29a      	uxth	r2, r3
 8002038:	88fb      	ldrh	r3, [r7, #6]
 800203a:	4413      	add	r3, r2
 800203c:	b29b      	uxth	r3, r3
 800203e:	f1c3 03cd 	rsb	r3, r3, #205	@ 0xcd
 8002042:	b299      	uxth	r1, r3
 8002044:	797b      	ldrb	r3, [r7, #5]
 8002046:	b29a      	uxth	r2, r3
 8002048:	88fb      	ldrh	r3, [r7, #6]
 800204a:	4413      	add	r3, r2
 800204c:	b29b      	uxth	r3, r3
 800204e:	f1c3 03cf 	rsb	r3, r3, #207	@ 0xcf
 8002052:	b29b      	uxth	r3, r3
 8002054:	f245 22aa 	movw	r2, #21162	@ 0x52aa
 8002058:	9200      	str	r2, [sp, #0]
 800205a:	2214      	movs	r2, #20
 800205c:	2011      	movs	r0, #17
 800205e:	f7fe fffb 	bl	8001058 <LCD_Fill>

	if((jump_step>=44) || (jump_step == 0))	// going down
 8002062:	4b2a      	ldr	r3, [pc, #168]	@ (800210c <DrawDino+0x7a0>)
 8002064:	881b      	ldrh	r3, [r3, #0]
 8002066:	2b2b      	cmp	r3, #43	@ 0x2b
 8002068:	d803      	bhi.n	8002072 <DrawDino+0x706>
 800206a:	4b28      	ldr	r3, [pc, #160]	@ (800210c <DrawDino+0x7a0>)
 800206c:	881b      	ldrh	r3, [r3, #0]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d116      	bne.n	80020a0 <DrawDino+0x734>
	{
		LCD_Fill(18,202 - altitude - left_leg,20,204 - altitude - left_leg,RUBBER);		// clear foot top with thigh
 8002072:	797b      	ldrb	r3, [r7, #5]
 8002074:	b29a      	uxth	r2, r3
 8002076:	88fb      	ldrh	r3, [r7, #6]
 8002078:	4413      	add	r3, r2
 800207a:	b29b      	uxth	r3, r3
 800207c:	f1c3 03ca 	rsb	r3, r3, #202	@ 0xca
 8002080:	b299      	uxth	r1, r3
 8002082:	797b      	ldrb	r3, [r7, #5]
 8002084:	b29a      	uxth	r2, r3
 8002086:	88fb      	ldrh	r3, [r7, #6]
 8002088:	4413      	add	r3, r2
 800208a:	b29b      	uxth	r3, r3
 800208c:	f1c3 03cc 	rsb	r3, r3, #204	@ 0xcc
 8002090:	b29b      	uxth	r3, r3
 8002092:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002096:	9200      	str	r2, [sp, #0]
 8002098:	2214      	movs	r2, #20
 800209a:	2012      	movs	r0, #18
 800209c:	f7fe ffdc 	bl	8001058 <LCD_Fill>
	}
	if(jump_step <=44)	// going up
 80020a0:	4b1a      	ldr	r3, [pc, #104]	@ (800210c <DrawDino+0x7a0>)
 80020a2:	881b      	ldrh	r3, [r3, #0]
 80020a4:	2b2c      	cmp	r3, #44	@ 0x2c
 80020a6:	d82d      	bhi.n	8002104 <DrawDino+0x798>
	{
		LCD_Fill(18,202 - altitude - left_leg,20,204 - altitude - left_leg,RUBBER);		// clear foot top with thigh
 80020a8:	797b      	ldrb	r3, [r7, #5]
 80020aa:	b29a      	uxth	r2, r3
 80020ac:	88fb      	ldrh	r3, [r7, #6]
 80020ae:	4413      	add	r3, r2
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	f1c3 03ca 	rsb	r3, r3, #202	@ 0xca
 80020b6:	b299      	uxth	r1, r3
 80020b8:	797b      	ldrb	r3, [r7, #5]
 80020ba:	b29a      	uxth	r2, r3
 80020bc:	88fb      	ldrh	r3, [r7, #6]
 80020be:	4413      	add	r3, r2
 80020c0:	b29b      	uxth	r3, r3
 80020c2:	f1c3 03cc 	rsb	r3, r3, #204	@ 0xcc
 80020c6:	b29b      	uxth	r3, r3
 80020c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020cc:	9200      	str	r2, [sp, #0]
 80020ce:	2214      	movs	r2, #20
 80020d0:	2012      	movs	r0, #18
 80020d2:	f7fe ffc1 	bl	8001058 <LCD_Fill>
		LCD_Fill(15,209 - altitude - left_leg,20,212 - altitude - left_leg,RUBBER);		// clear foot bottom
 80020d6:	797b      	ldrb	r3, [r7, #5]
 80020d8:	b29a      	uxth	r2, r3
 80020da:	88fb      	ldrh	r3, [r7, #6]
 80020dc:	4413      	add	r3, r2
 80020de:	b29b      	uxth	r3, r3
 80020e0:	f1c3 03d1 	rsb	r3, r3, #209	@ 0xd1
 80020e4:	b299      	uxth	r1, r3
 80020e6:	797b      	ldrb	r3, [r7, #5]
 80020e8:	b29a      	uxth	r2, r3
 80020ea:	88fb      	ldrh	r3, [r7, #6]
 80020ec:	4413      	add	r3, r2
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	f1c3 03d4 	rsb	r3, r3, #212	@ 0xd4
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020fa:	9200      	str	r2, [sp, #0]
 80020fc:	2214      	movs	r2, #20
 80020fe:	200f      	movs	r0, #15
 8002100:	f7fe ffaa 	bl	8001058 <LCD_Fill>
	}
}
 8002104:	bf00      	nop
 8002106:	3708      	adds	r7, #8
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	2000005c 	.word	0x2000005c

08002110 <DrawObstacle1>:


// obstacle 1
void DrawObstacle1(uint16_t shift)	// single BIG
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af02      	add	r7, sp, #8
 8002116:	4603      	mov	r3, r0
 8002118:	80fb      	strh	r3, [r7, #6]
	// ----------- VERTICAL PART -----------
	LCD_Fill(353 - shift,150,359 - shift,153,GRAY);     // vertical
 800211a:	88fb      	ldrh	r3, [r7, #6]
 800211c:	f5c3 73b0 	rsb	r3, r3, #352	@ 0x160
 8002120:	3301      	adds	r3, #1
 8002122:	b29b      	uxth	r3, r3
 8002124:	b218      	sxth	r0, r3
 8002126:	88fb      	ldrh	r3, [r7, #6]
 8002128:	f5c3 73b3 	rsb	r3, r3, #358	@ 0x166
 800212c:	3301      	adds	r3, #1
 800212e:	b29b      	uxth	r3, r3
 8002130:	b21a      	sxth	r2, r3
 8002132:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 8002136:	9300      	str	r3, [sp, #0]
 8002138:	2399      	movs	r3, #153	@ 0x99
 800213a:	2196      	movs	r1, #150	@ 0x96
 800213c:	f7fe ff8c 	bl	8001058 <LCD_Fill>
	LCD_Fill(352 - shift,153,360 - shift,210,GRAY);
 8002140:	88fb      	ldrh	r3, [r7, #6]
 8002142:	f5c3 73b0 	rsb	r3, r3, #352	@ 0x160
 8002146:	b29b      	uxth	r3, r3
 8002148:	b218      	sxth	r0, r3
 800214a:	88fb      	ldrh	r3, [r7, #6]
 800214c:	f5c3 73b4 	rsb	r3, r3, #360	@ 0x168
 8002150:	b29b      	uxth	r3, r3
 8002152:	b21a      	sxth	r2, r3
 8002154:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 8002158:	9300      	str	r3, [sp, #0]
 800215a:	23d2      	movs	r3, #210	@ 0xd2
 800215c:	2199      	movs	r1, #153	@ 0x99
 800215e:	f7fe ff7b 	bl	8001058 <LCD_Fill>

	LCD_Fill(360 - shift,150,366 - shift,153,RUBBER);		// clear vertical
 8002162:	88fb      	ldrh	r3, [r7, #6]
 8002164:	f5c3 73b4 	rsb	r3, r3, #360	@ 0x168
 8002168:	b29b      	uxth	r3, r3
 800216a:	b218      	sxth	r0, r3
 800216c:	88fb      	ldrh	r3, [r7, #6]
 800216e:	f5c3 73b7 	rsb	r3, r3, #366	@ 0x16e
 8002172:	b29b      	uxth	r3, r3
 8002174:	b21a      	sxth	r2, r3
 8002176:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800217a:	9300      	str	r3, [sp, #0]
 800217c:	2399      	movs	r3, #153	@ 0x99
 800217e:	2196      	movs	r1, #150	@ 0x96
 8002180:	f7fe ff6a 	bl	8001058 <LCD_Fill>
	LCD_Fill(361 - shift,153,367 - shift,161,RUBBER);		// clear vertical upper1
 8002184:	88fb      	ldrh	r3, [r7, #6]
 8002186:	f5c3 73b4 	rsb	r3, r3, #360	@ 0x168
 800218a:	3301      	adds	r3, #1
 800218c:	b29b      	uxth	r3, r3
 800218e:	b218      	sxth	r0, r3
 8002190:	88fb      	ldrh	r3, [r7, #6]
 8002192:	f5c3 73b7 	rsb	r3, r3, #366	@ 0x16e
 8002196:	3301      	adds	r3, #1
 8002198:	b29b      	uxth	r3, r3
 800219a:	b21a      	sxth	r2, r3
 800219c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80021a0:	9300      	str	r3, [sp, #0]
 80021a2:	23a1      	movs	r3, #161	@ 0xa1
 80021a4:	2199      	movs	r1, #153	@ 0x99
 80021a6:	f7fe ff57 	bl	8001058 <LCD_Fill>
	LCD_Fill(361 - shift,162,365 - shift,174,RUBBER);		// clear vertical upper2
 80021aa:	88fb      	ldrh	r3, [r7, #6]
 80021ac:	f5c3 73b4 	rsb	r3, r3, #360	@ 0x168
 80021b0:	3301      	adds	r3, #1
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	b218      	sxth	r0, r3
 80021b6:	88fb      	ldrh	r3, [r7, #6]
 80021b8:	f5c3 73b6 	rsb	r3, r3, #364	@ 0x16c
 80021bc:	3301      	adds	r3, #1
 80021be:	b29b      	uxth	r3, r3
 80021c0:	b21a      	sxth	r2, r3
 80021c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80021c6:	9300      	str	r3, [sp, #0]
 80021c8:	23ae      	movs	r3, #174	@ 0xae
 80021ca:	21a2      	movs	r1, #162	@ 0xa2
 80021cc:	f7fe ff44 	bl	8001058 <LCD_Fill>
	LCD_Fill(361 - shift,181,367 - shift,210,RUBBER);		// clear vertical lower
 80021d0:	88fb      	ldrh	r3, [r7, #6]
 80021d2:	f5c3 73b4 	rsb	r3, r3, #360	@ 0x168
 80021d6:	3301      	adds	r3, #1
 80021d8:	b29b      	uxth	r3, r3
 80021da:	b218      	sxth	r0, r3
 80021dc:	88fb      	ldrh	r3, [r7, #6]
 80021de:	f5c3 73b7 	rsb	r3, r3, #366	@ 0x16e
 80021e2:	3301      	adds	r3, #1
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	b21a      	sxth	r2, r3
 80021e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	23d2      	movs	r3, #210	@ 0xd2
 80021f0:	21b5      	movs	r1, #181	@ 0xb5
 80021f2:	f7fe ff31 	bl	8001058 <LCD_Fill>


	// ----------- HORIZONTAL PART -----------
	LCD_Fill(342 - shift,175,370 - shift,180,GRAY);     // horizontal
 80021f6:	88fb      	ldrh	r3, [r7, #6]
 80021f8:	f5c3 73ab 	rsb	r3, r3, #342	@ 0x156
 80021fc:	b29b      	uxth	r3, r3
 80021fe:	b218      	sxth	r0, r3
 8002200:	88fb      	ldrh	r3, [r7, #6]
 8002202:	f5c3 73b9 	rsb	r3, r3, #370	@ 0x172
 8002206:	b29b      	uxth	r3, r3
 8002208:	b21a      	sxth	r2, r3
 800220a:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	23b4      	movs	r3, #180	@ 0xb4
 8002212:	21af      	movs	r1, #175	@ 0xaf
 8002214:	f7fe ff20 	bl	8001058 <LCD_Fill>


	// ----------- LEFT PART -----------
	LCD_Fill(341 - shift,165,345 - shift,167,GRAY);     // left
 8002218:	88fb      	ldrh	r3, [r7, #6]
 800221a:	f5c3 73aa 	rsb	r3, r3, #340	@ 0x154
 800221e:	3301      	adds	r3, #1
 8002220:	b29b      	uxth	r3, r3
 8002222:	b218      	sxth	r0, r3
 8002224:	88fb      	ldrh	r3, [r7, #6]
 8002226:	f5c3 73ac 	rsb	r3, r3, #344	@ 0x158
 800222a:	3301      	adds	r3, #1
 800222c:	b29b      	uxth	r3, r3
 800222e:	b21a      	sxth	r2, r3
 8002230:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	23a7      	movs	r3, #167	@ 0xa7
 8002238:	21a5      	movs	r1, #165	@ 0xa5
 800223a:	f7fe ff0d 	bl	8001058 <LCD_Fill>
	LCD_Fill(340 - shift,167,346 - shift,178,GRAY);
 800223e:	88fb      	ldrh	r3, [r7, #6]
 8002240:	f5c3 73aa 	rsb	r3, r3, #340	@ 0x154
 8002244:	b29b      	uxth	r3, r3
 8002246:	b218      	sxth	r0, r3
 8002248:	88fb      	ldrh	r3, [r7, #6]
 800224a:	f5c3 73ad 	rsb	r3, r3, #346	@ 0x15a
 800224e:	b29b      	uxth	r3, r3
 8002250:	b21a      	sxth	r2, r3
 8002252:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	23b2      	movs	r3, #178	@ 0xb2
 800225a:	21a7      	movs	r1, #167	@ 0xa7
 800225c:	f7fe fefc 	bl	8001058 <LCD_Fill>

	LCD_Fill(346 - shift,165,351 - shift,167,RUBBER);		// clear left
 8002260:	88fb      	ldrh	r3, [r7, #6]
 8002262:	f5c3 73ad 	rsb	r3, r3, #346	@ 0x15a
 8002266:	b29b      	uxth	r3, r3
 8002268:	b218      	sxth	r0, r3
 800226a:	88fb      	ldrh	r3, [r7, #6]
 800226c:	f5c3 73af 	rsb	r3, r3, #350	@ 0x15e
 8002270:	3301      	adds	r3, #1
 8002272:	b29b      	uxth	r3, r3
 8002274:	b21a      	sxth	r2, r3
 8002276:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800227a:	9300      	str	r3, [sp, #0]
 800227c:	23a7      	movs	r3, #167	@ 0xa7
 800227e:	21a5      	movs	r1, #165	@ 0xa5
 8002280:	f7fe feea 	bl	8001058 <LCD_Fill>
	LCD_Fill(347 - shift,167,351 - shift,174,RUBBER);		// clear left
 8002284:	88fb      	ldrh	r3, [r7, #6]
 8002286:	f5c3 73ad 	rsb	r3, r3, #346	@ 0x15a
 800228a:	3301      	adds	r3, #1
 800228c:	b29b      	uxth	r3, r3
 800228e:	b218      	sxth	r0, r3
 8002290:	88fb      	ldrh	r3, [r7, #6]
 8002292:	f5c3 73af 	rsb	r3, r3, #350	@ 0x15e
 8002296:	3301      	adds	r3, #1
 8002298:	b29b      	uxth	r3, r3
 800229a:	b21a      	sxth	r2, r3
 800229c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80022a0:	9300      	str	r3, [sp, #0]
 80022a2:	23ae      	movs	r3, #174	@ 0xae
 80022a4:	21a7      	movs	r1, #167	@ 0xa7
 80022a6:	f7fe fed7 	bl	8001058 <LCD_Fill>


	// ----------- RIGHT PART -----------
	LCD_Fill(367 - shift,160,371 - shift,162,GRAY);     // right
 80022aa:	88fb      	ldrh	r3, [r7, #6]
 80022ac:	f5c3 73b7 	rsb	r3, r3, #366	@ 0x16e
 80022b0:	3301      	adds	r3, #1
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	b218      	sxth	r0, r3
 80022b6:	88fb      	ldrh	r3, [r7, #6]
 80022b8:	f5c3 73b9 	rsb	r3, r3, #370	@ 0x172
 80022bc:	3301      	adds	r3, #1
 80022be:	b29b      	uxth	r3, r3
 80022c0:	b21a      	sxth	r2, r3
 80022c2:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 80022c6:	9300      	str	r3, [sp, #0]
 80022c8:	23a2      	movs	r3, #162	@ 0xa2
 80022ca:	21a0      	movs	r1, #160	@ 0xa0
 80022cc:	f7fe fec4 	bl	8001058 <LCD_Fill>
	LCD_Fill(366 - shift,162,372 - shift,178,GRAY);
 80022d0:	88fb      	ldrh	r3, [r7, #6]
 80022d2:	f5c3 73b7 	rsb	r3, r3, #366	@ 0x16e
 80022d6:	b29b      	uxth	r3, r3
 80022d8:	b218      	sxth	r0, r3
 80022da:	88fb      	ldrh	r3, [r7, #6]
 80022dc:	f5c3 73ba 	rsb	r3, r3, #372	@ 0x174
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	b21a      	sxth	r2, r3
 80022e4:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 80022e8:	9300      	str	r3, [sp, #0]
 80022ea:	23b2      	movs	r3, #178	@ 0xb2
 80022ec:	21a2      	movs	r1, #162	@ 0xa2
 80022ee:	f7fe feb3 	bl	8001058 <LCD_Fill>

	LCD_Fill(372 - shift,160,378 - shift,162,RUBBER);     // clear right
 80022f2:	88fb      	ldrh	r3, [r7, #6]
 80022f4:	f5c3 73ba 	rsb	r3, r3, #372	@ 0x174
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	b218      	sxth	r0, r3
 80022fc:	88fb      	ldrh	r3, [r7, #6]
 80022fe:	f5c3 73bd 	rsb	r3, r3, #378	@ 0x17a
 8002302:	b29b      	uxth	r3, r3
 8002304:	b21a      	sxth	r2, r3
 8002306:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800230a:	9300      	str	r3, [sp, #0]
 800230c:	23a2      	movs	r3, #162	@ 0xa2
 800230e:	21a0      	movs	r1, #160	@ 0xa0
 8002310:	f7fe fea2 	bl	8001058 <LCD_Fill>
	LCD_Fill(373 - shift,162,379 - shift,178,RUBBER);
 8002314:	88fb      	ldrh	r3, [r7, #6]
 8002316:	f5c3 73ba 	rsb	r3, r3, #372	@ 0x174
 800231a:	3301      	adds	r3, #1
 800231c:	b29b      	uxth	r3, r3
 800231e:	b218      	sxth	r0, r3
 8002320:	88fb      	ldrh	r3, [r7, #6]
 8002322:	f5c3 73bd 	rsb	r3, r3, #378	@ 0x17a
 8002326:	3301      	adds	r3, #1
 8002328:	b29b      	uxth	r3, r3
 800232a:	b21a      	sxth	r2, r3
 800232c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	23b2      	movs	r3, #178	@ 0xb2
 8002334:	21a2      	movs	r1, #162	@ 0xa2
 8002336:	f7fe fe8f 	bl	8001058 <LCD_Fill>
	LCD_Fill(371 - shift,179,378 - shift,181,RUBBER);
 800233a:	88fb      	ldrh	r3, [r7, #6]
 800233c:	f5c3 73b9 	rsb	r3, r3, #370	@ 0x172
 8002340:	3301      	adds	r3, #1
 8002342:	b29b      	uxth	r3, r3
 8002344:	b218      	sxth	r0, r3
 8002346:	88fb      	ldrh	r3, [r7, #6]
 8002348:	f5c3 73bd 	rsb	r3, r3, #378	@ 0x17a
 800234c:	b29b      	uxth	r3, r3
 800234e:	b21a      	sxth	r2, r3
 8002350:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	23b5      	movs	r3, #181	@ 0xb5
 8002358:	21b3      	movs	r1, #179	@ 0xb3
 800235a:	f7fe fe7d 	bl	8001058 <LCD_Fill>
}
 800235e:	bf00      	nop
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}

08002366 <DrawObstacle2>:


// obstacle 2
void DrawObstacle2(uint16_t shift)	// single small
{
 8002366:	b580      	push	{r7, lr}
 8002368:	b084      	sub	sp, #16
 800236a:	af02      	add	r7, sp, #8
 800236c:	4603      	mov	r3, r0
 800236e:	80fb      	strh	r3, [r7, #6]
	// ----------- VERTICAL PART -----------
	LCD_Fill(353 - shift,170,357 - shift,172,GRAY);      // vertical
 8002370:	88fb      	ldrh	r3, [r7, #6]
 8002372:	f5c3 73b0 	rsb	r3, r3, #352	@ 0x160
 8002376:	3301      	adds	r3, #1
 8002378:	b29b      	uxth	r3, r3
 800237a:	b218      	sxth	r0, r3
 800237c:	88fb      	ldrh	r3, [r7, #6]
 800237e:	f5c3 73b2 	rsb	r3, r3, #356	@ 0x164
 8002382:	3301      	adds	r3, #1
 8002384:	b29b      	uxth	r3, r3
 8002386:	b21a      	sxth	r2, r3
 8002388:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 800238c:	9300      	str	r3, [sp, #0]
 800238e:	23ac      	movs	r3, #172	@ 0xac
 8002390:	21aa      	movs	r1, #170	@ 0xaa
 8002392:	f7fe fe61 	bl	8001058 <LCD_Fill>
	LCD_Fill(352 - shift,172,358 - shift,210,GRAY);
 8002396:	88fb      	ldrh	r3, [r7, #6]
 8002398:	f5c3 73b0 	rsb	r3, r3, #352	@ 0x160
 800239c:	b29b      	uxth	r3, r3
 800239e:	b218      	sxth	r0, r3
 80023a0:	88fb      	ldrh	r3, [r7, #6]
 80023a2:	f5c3 73b3 	rsb	r3, r3, #358	@ 0x166
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	b21a      	sxth	r2, r3
 80023aa:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	23d2      	movs	r3, #210	@ 0xd2
 80023b2:	21ac      	movs	r1, #172	@ 0xac
 80023b4:	f7fe fe50 	bl	8001058 <LCD_Fill>

	LCD_Fill(358 - shift,170,364 - shift,172,RUBBER);		// clear vertical
 80023b8:	88fb      	ldrh	r3, [r7, #6]
 80023ba:	f5c3 73b3 	rsb	r3, r3, #358	@ 0x166
 80023be:	b29b      	uxth	r3, r3
 80023c0:	b218      	sxth	r0, r3
 80023c2:	88fb      	ldrh	r3, [r7, #6]
 80023c4:	f5c3 73b6 	rsb	r3, r3, #364	@ 0x16c
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	b21a      	sxth	r2, r3
 80023cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80023d0:	9300      	str	r3, [sp, #0]
 80023d2:	23ac      	movs	r3, #172	@ 0xac
 80023d4:	21aa      	movs	r1, #170	@ 0xaa
 80023d6:	f7fe fe3f 	bl	8001058 <LCD_Fill>
	LCD_Fill(359 - shift,172,365 - shift,179,RUBBER);		// clear vertical upper1
 80023da:	88fb      	ldrh	r3, [r7, #6]
 80023dc:	f5c3 73b3 	rsb	r3, r3, #358	@ 0x166
 80023e0:	3301      	adds	r3, #1
 80023e2:	b29b      	uxth	r3, r3
 80023e4:	b218      	sxth	r0, r3
 80023e6:	88fb      	ldrh	r3, [r7, #6]
 80023e8:	f5c3 73b6 	rsb	r3, r3, #364	@ 0x16c
 80023ec:	3301      	adds	r3, #1
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	b21a      	sxth	r2, r3
 80023f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80023f6:	9300      	str	r3, [sp, #0]
 80023f8:	23b3      	movs	r3, #179	@ 0xb3
 80023fa:	21ac      	movs	r1, #172	@ 0xac
 80023fc:	f7fe fe2c 	bl	8001058 <LCD_Fill>
	LCD_Fill(359 - shift,180,361 - shift,185,RUBBER);		// clear vertical upper2
 8002400:	88fb      	ldrh	r3, [r7, #6]
 8002402:	f5c3 73b3 	rsb	r3, r3, #358	@ 0x166
 8002406:	3301      	adds	r3, #1
 8002408:	b29b      	uxth	r3, r3
 800240a:	b218      	sxth	r0, r3
 800240c:	88fb      	ldrh	r3, [r7, #6]
 800240e:	f5c3 73b4 	rsb	r3, r3, #360	@ 0x168
 8002412:	3301      	adds	r3, #1
 8002414:	b29b      	uxth	r3, r3
 8002416:	b21a      	sxth	r2, r3
 8002418:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800241c:	9300      	str	r3, [sp, #0]
 800241e:	23b9      	movs	r3, #185	@ 0xb9
 8002420:	21b4      	movs	r1, #180	@ 0xb4
 8002422:	f7fe fe19 	bl	8001058 <LCD_Fill>
	LCD_Fill(359 - shift,191,365 - shift,210,RUBBER);		// clear vertical lower
 8002426:	88fb      	ldrh	r3, [r7, #6]
 8002428:	f5c3 73b3 	rsb	r3, r3, #358	@ 0x166
 800242c:	3301      	adds	r3, #1
 800242e:	b29b      	uxth	r3, r3
 8002430:	b218      	sxth	r0, r3
 8002432:	88fb      	ldrh	r3, [r7, #6]
 8002434:	f5c3 73b6 	rsb	r3, r3, #364	@ 0x16c
 8002438:	3301      	adds	r3, #1
 800243a:	b29b      	uxth	r3, r3
 800243c:	b21a      	sxth	r2, r3
 800243e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002442:	9300      	str	r3, [sp, #0]
 8002444:	23d2      	movs	r3, #210	@ 0xd2
 8002446:	21bf      	movs	r1, #191	@ 0xbf
 8002448:	f7fe fe06 	bl	8001058 <LCD_Fill>

	// ----------- HORIZONTAL PART -----------
	LCD_Fill(346 - shift,186,364 - shift,190,GRAY);      // horizontal
 800244c:	88fb      	ldrh	r3, [r7, #6]
 800244e:	f5c3 73ad 	rsb	r3, r3, #346	@ 0x15a
 8002452:	b29b      	uxth	r3, r3
 8002454:	b218      	sxth	r0, r3
 8002456:	88fb      	ldrh	r3, [r7, #6]
 8002458:	f5c3 73b6 	rsb	r3, r3, #364	@ 0x16c
 800245c:	b29b      	uxth	r3, r3
 800245e:	b21a      	sxth	r2, r3
 8002460:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 8002464:	9300      	str	r3, [sp, #0]
 8002466:	23be      	movs	r3, #190	@ 0xbe
 8002468:	21ba      	movs	r1, #186	@ 0xba
 800246a:	f7fe fdf5 	bl	8001058 <LCD_Fill>


	// ----------- LEFT PART -----------
	LCD_Fill(345 - shift,177,347 - shift,178,GRAY);     // left
 800246e:	88fb      	ldrh	r3, [r7, #6]
 8002470:	f5c3 73ac 	rsb	r3, r3, #344	@ 0x158
 8002474:	3301      	adds	r3, #1
 8002476:	b29b      	uxth	r3, r3
 8002478:	b218      	sxth	r0, r3
 800247a:	88fb      	ldrh	r3, [r7, #6]
 800247c:	f5c3 73ad 	rsb	r3, r3, #346	@ 0x15a
 8002480:	3301      	adds	r3, #1
 8002482:	b29b      	uxth	r3, r3
 8002484:	b21a      	sxth	r2, r3
 8002486:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 800248a:	9300      	str	r3, [sp, #0]
 800248c:	23b2      	movs	r3, #178	@ 0xb2
 800248e:	21b1      	movs	r1, #177	@ 0xb1
 8002490:	f7fe fde2 	bl	8001058 <LCD_Fill>
	LCD_Fill(344 - shift,178,348 - shift,188,GRAY);
 8002494:	88fb      	ldrh	r3, [r7, #6]
 8002496:	f5c3 73ac 	rsb	r3, r3, #344	@ 0x158
 800249a:	b29b      	uxth	r3, r3
 800249c:	b218      	sxth	r0, r3
 800249e:	88fb      	ldrh	r3, [r7, #6]
 80024a0:	f5c3 73ae 	rsb	r3, r3, #348	@ 0x15c
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	b21a      	sxth	r2, r3
 80024a8:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 80024ac:	9300      	str	r3, [sp, #0]
 80024ae:	23bc      	movs	r3, #188	@ 0xbc
 80024b0:	21b2      	movs	r1, #178	@ 0xb2
 80024b2:	f7fe fdd1 	bl	8001058 <LCD_Fill>

	LCD_Fill(348 - shift,177,351 - shift,178,RUBBER);		// clear left1
 80024b6:	88fb      	ldrh	r3, [r7, #6]
 80024b8:	f5c3 73ae 	rsb	r3, r3, #348	@ 0x15c
 80024bc:	b29b      	uxth	r3, r3
 80024be:	b218      	sxth	r0, r3
 80024c0:	88fb      	ldrh	r3, [r7, #6]
 80024c2:	f5c3 73af 	rsb	r3, r3, #350	@ 0x15e
 80024c6:	3301      	adds	r3, #1
 80024c8:	b29b      	uxth	r3, r3
 80024ca:	b21a      	sxth	r2, r3
 80024cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80024d0:	9300      	str	r3, [sp, #0]
 80024d2:	23b2      	movs	r3, #178	@ 0xb2
 80024d4:	21b1      	movs	r1, #177	@ 0xb1
 80024d6:	f7fe fdbf 	bl	8001058 <LCD_Fill>
	LCD_Fill(349 - shift,179,351 - shift,185,RUBBER);		// clear left2
 80024da:	88fb      	ldrh	r3, [r7, #6]
 80024dc:	f5c3 73ae 	rsb	r3, r3, #348	@ 0x15c
 80024e0:	3301      	adds	r3, #1
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	b218      	sxth	r0, r3
 80024e6:	88fb      	ldrh	r3, [r7, #6]
 80024e8:	f5c3 73af 	rsb	r3, r3, #350	@ 0x15e
 80024ec:	3301      	adds	r3, #1
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	b21a      	sxth	r2, r3
 80024f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80024f6:	9300      	str	r3, [sp, #0]
 80024f8:	23b9      	movs	r3, #185	@ 0xb9
 80024fa:	21b3      	movs	r1, #179	@ 0xb3
 80024fc:	f7fe fdac 	bl	8001058 <LCD_Fill>

	// ----------- RIGHT PART -----------
	LCD_Fill(362 - shift,180,365 - shift,181,GRAY);      // right
 8002500:	88fb      	ldrh	r3, [r7, #6]
 8002502:	f5c3 73b5 	rsb	r3, r3, #362	@ 0x16a
 8002506:	b29b      	uxth	r3, r3
 8002508:	b218      	sxth	r0, r3
 800250a:	88fb      	ldrh	r3, [r7, #6]
 800250c:	f5c3 73b6 	rsb	r3, r3, #364	@ 0x16c
 8002510:	3301      	adds	r3, #1
 8002512:	b29b      	uxth	r3, r3
 8002514:	b21a      	sxth	r2, r3
 8002516:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 800251a:	9300      	str	r3, [sp, #0]
 800251c:	23b5      	movs	r3, #181	@ 0xb5
 800251e:	21b4      	movs	r1, #180	@ 0xb4
 8002520:	f7fe fd9a 	bl	8001058 <LCD_Fill>
	LCD_Fill(361 - shift,181,366 - shift,188,GRAY);
 8002524:	88fb      	ldrh	r3, [r7, #6]
 8002526:	f5c3 73b4 	rsb	r3, r3, #360	@ 0x168
 800252a:	3301      	adds	r3, #1
 800252c:	b29b      	uxth	r3, r3
 800252e:	b218      	sxth	r0, r3
 8002530:	88fb      	ldrh	r3, [r7, #6]
 8002532:	f5c3 73b7 	rsb	r3, r3, #366	@ 0x16e
 8002536:	b29b      	uxth	r3, r3
 8002538:	b21a      	sxth	r2, r3
 800253a:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 800253e:	9300      	str	r3, [sp, #0]
 8002540:	23bc      	movs	r3, #188	@ 0xbc
 8002542:	21b5      	movs	r1, #181	@ 0xb5
 8002544:	f7fe fd88 	bl	8001058 <LCD_Fill>

	LCD_Fill(366 - shift,180,372 - shift,181,RUBBER);      // clear right
 8002548:	88fb      	ldrh	r3, [r7, #6]
 800254a:	f5c3 73b7 	rsb	r3, r3, #366	@ 0x16e
 800254e:	b29b      	uxth	r3, r3
 8002550:	b218      	sxth	r0, r3
 8002552:	88fb      	ldrh	r3, [r7, #6]
 8002554:	f5c3 73ba 	rsb	r3, r3, #372	@ 0x174
 8002558:	b29b      	uxth	r3, r3
 800255a:	b21a      	sxth	r2, r3
 800255c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002560:	9300      	str	r3, [sp, #0]
 8002562:	23b5      	movs	r3, #181	@ 0xb5
 8002564:	21b4      	movs	r1, #180	@ 0xb4
 8002566:	f7fe fd77 	bl	8001058 <LCD_Fill>
	LCD_Fill(367 - shift,181,373 - shift,188,RUBBER);
 800256a:	88fb      	ldrh	r3, [r7, #6]
 800256c:	f5c3 73b7 	rsb	r3, r3, #366	@ 0x16e
 8002570:	3301      	adds	r3, #1
 8002572:	b29b      	uxth	r3, r3
 8002574:	b218      	sxth	r0, r3
 8002576:	88fb      	ldrh	r3, [r7, #6]
 8002578:	f5c3 73ba 	rsb	r3, r3, #372	@ 0x174
 800257c:	3301      	adds	r3, #1
 800257e:	b29b      	uxth	r3, r3
 8002580:	b21a      	sxth	r2, r3
 8002582:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002586:	9300      	str	r3, [sp, #0]
 8002588:	23bc      	movs	r3, #188	@ 0xbc
 800258a:	21b5      	movs	r1, #181	@ 0xb5
 800258c:	f7fe fd64 	bl	8001058 <LCD_Fill>
	LCD_Fill(365 - shift,189,372 - shift,190,RUBBER);
 8002590:	88fb      	ldrh	r3, [r7, #6]
 8002592:	f5c3 73b6 	rsb	r3, r3, #364	@ 0x16c
 8002596:	3301      	adds	r3, #1
 8002598:	b29b      	uxth	r3, r3
 800259a:	b218      	sxth	r0, r3
 800259c:	88fb      	ldrh	r3, [r7, #6]
 800259e:	f5c3 73ba 	rsb	r3, r3, #372	@ 0x174
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	b21a      	sxth	r2, r3
 80025a6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80025aa:	9300      	str	r3, [sp, #0]
 80025ac:	23be      	movs	r3, #190	@ 0xbe
 80025ae:	21bd      	movs	r1, #189	@ 0xbd
 80025b0:	f7fe fd52 	bl	8001058 <LCD_Fill>
}
 80025b4:	bf00      	nop
 80025b6:	3708      	adds	r7, #8
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}

080025bc <DrawObstacle3>:


// obstacle 3
void DrawObstacle3(uint16_t shift)		// BIG & small
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af02      	add	r7, sp, #8
 80025c2:	4603      	mov	r3, r0
 80025c4:	80fb      	strh	r3, [r7, #6]
	// big one
	// ----------- VERTICAL PART -----------
	LCD_Fill(357 - shift,150,361 - shift,153,GRAY);     // vertical1
 80025c6:	88fb      	ldrh	r3, [r7, #6]
 80025c8:	f5c3 73b2 	rsb	r3, r3, #356	@ 0x164
 80025cc:	3301      	adds	r3, #1
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	b218      	sxth	r0, r3
 80025d2:	88fb      	ldrh	r3, [r7, #6]
 80025d4:	f5c3 73b4 	rsb	r3, r3, #360	@ 0x168
 80025d8:	3301      	adds	r3, #1
 80025da:	b29b      	uxth	r3, r3
 80025dc:	b21a      	sxth	r2, r3
 80025de:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 80025e2:	9300      	str	r3, [sp, #0]
 80025e4:	2399      	movs	r3, #153	@ 0x99
 80025e6:	2196      	movs	r1, #150	@ 0x96
 80025e8:	f7fe fd36 	bl	8001058 <LCD_Fill>
	LCD_Fill(356 - shift,153,362 - shift,210,GRAY);
 80025ec:	88fb      	ldrh	r3, [r7, #6]
 80025ee:	f5c3 73b2 	rsb	r3, r3, #356	@ 0x164
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	b218      	sxth	r0, r3
 80025f6:	88fb      	ldrh	r3, [r7, #6]
 80025f8:	f5c3 73b5 	rsb	r3, r3, #362	@ 0x16a
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	b21a      	sxth	r2, r3
 8002600:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 8002604:	9300      	str	r3, [sp, #0]
 8002606:	23d2      	movs	r3, #210	@ 0xd2
 8002608:	2199      	movs	r1, #153	@ 0x99
 800260a:	f7fe fd25 	bl	8001058 <LCD_Fill>

	LCD_Fill(362 - shift,150,368 - shift,152,RUBBER);		// clear vertical1
 800260e:	88fb      	ldrh	r3, [r7, #6]
 8002610:	f5c3 73b5 	rsb	r3, r3, #362	@ 0x16a
 8002614:	b29b      	uxth	r3, r3
 8002616:	b218      	sxth	r0, r3
 8002618:	88fb      	ldrh	r3, [r7, #6]
 800261a:	f5c3 73b8 	rsb	r3, r3, #368	@ 0x170
 800261e:	b29b      	uxth	r3, r3
 8002620:	b21a      	sxth	r2, r3
 8002622:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002626:	9300      	str	r3, [sp, #0]
 8002628:	2398      	movs	r3, #152	@ 0x98
 800262a:	2196      	movs	r1, #150	@ 0x96
 800262c:	f7fe fd14 	bl	8001058 <LCD_Fill>
	LCD_Fill(363 - shift,153,369 - shift,174,RUBBER);		// clear vertical1 upper
 8002630:	88fb      	ldrh	r3, [r7, #6]
 8002632:	f5c3 73b5 	rsb	r3, r3, #362	@ 0x16a
 8002636:	3301      	adds	r3, #1
 8002638:	b29b      	uxth	r3, r3
 800263a:	b218      	sxth	r0, r3
 800263c:	88fb      	ldrh	r3, [r7, #6]
 800263e:	f5c3 73b8 	rsb	r3, r3, #368	@ 0x170
 8002642:	3301      	adds	r3, #1
 8002644:	b29b      	uxth	r3, r3
 8002646:	b21a      	sxth	r2, r3
 8002648:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	23ae      	movs	r3, #174	@ 0xae
 8002650:	2199      	movs	r1, #153	@ 0x99
 8002652:	f7fe fd01 	bl	8001058 <LCD_Fill>
	LCD_Fill(363 - shift,181,369 - shift,210,RUBBER);		// clear vertical1 lower
 8002656:	88fb      	ldrh	r3, [r7, #6]
 8002658:	f5c3 73b5 	rsb	r3, r3, #362	@ 0x16a
 800265c:	3301      	adds	r3, #1
 800265e:	b29b      	uxth	r3, r3
 8002660:	b218      	sxth	r0, r3
 8002662:	88fb      	ldrh	r3, [r7, #6]
 8002664:	f5c3 73b8 	rsb	r3, r3, #368	@ 0x170
 8002668:	3301      	adds	r3, #1
 800266a:	b29b      	uxth	r3, r3
 800266c:	b21a      	sxth	r2, r3
 800266e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	23d2      	movs	r3, #210	@ 0xd2
 8002676:	21b5      	movs	r1, #181	@ 0xb5
 8002678:	f7fe fcee 	bl	8001058 <LCD_Fill>


	// ----------- HORIZONTAL PART -----------
	LCD_Fill(346 - shift,175,374 - shift,180,GRAY);     // horizontal1
 800267c:	88fb      	ldrh	r3, [r7, #6]
 800267e:	f5c3 73ad 	rsb	r3, r3, #346	@ 0x15a
 8002682:	b29b      	uxth	r3, r3
 8002684:	b218      	sxth	r0, r3
 8002686:	88fb      	ldrh	r3, [r7, #6]
 8002688:	f5c3 73bb 	rsb	r3, r3, #374	@ 0x176
 800268c:	b29b      	uxth	r3, r3
 800268e:	b21a      	sxth	r2, r3
 8002690:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	23b4      	movs	r3, #180	@ 0xb4
 8002698:	21af      	movs	r1, #175	@ 0xaf
 800269a:	f7fe fcdd 	bl	8001058 <LCD_Fill>


	// ----------- LEFT PART -----------
	LCD_Fill(345 - shift,160,349 - shift,162,GRAY);     // left1
 800269e:	88fb      	ldrh	r3, [r7, #6]
 80026a0:	f5c3 73ac 	rsb	r3, r3, #344	@ 0x158
 80026a4:	3301      	adds	r3, #1
 80026a6:	b29b      	uxth	r3, r3
 80026a8:	b218      	sxth	r0, r3
 80026aa:	88fb      	ldrh	r3, [r7, #6]
 80026ac:	f5c3 73ae 	rsb	r3, r3, #348	@ 0x15c
 80026b0:	3301      	adds	r3, #1
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	b21a      	sxth	r2, r3
 80026b6:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 80026ba:	9300      	str	r3, [sp, #0]
 80026bc:	23a2      	movs	r3, #162	@ 0xa2
 80026be:	21a0      	movs	r1, #160	@ 0xa0
 80026c0:	f7fe fcca 	bl	8001058 <LCD_Fill>
	LCD_Fill(344 - shift,162,350 - shift,178,GRAY);
 80026c4:	88fb      	ldrh	r3, [r7, #6]
 80026c6:	f5c3 73ac 	rsb	r3, r3, #344	@ 0x158
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	b218      	sxth	r0, r3
 80026ce:	88fb      	ldrh	r3, [r7, #6]
 80026d0:	f5c3 73af 	rsb	r3, r3, #350	@ 0x15e
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	b21a      	sxth	r2, r3
 80026d8:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 80026dc:	9300      	str	r3, [sp, #0]
 80026de:	23b2      	movs	r3, #178	@ 0xb2
 80026e0:	21a2      	movs	r1, #162	@ 0xa2
 80026e2:	f7fe fcb9 	bl	8001058 <LCD_Fill>

	LCD_Fill(350 - shift,160,355 - shift,162,RUBBER);     // clear left1
 80026e6:	88fb      	ldrh	r3, [r7, #6]
 80026e8:	f5c3 73af 	rsb	r3, r3, #350	@ 0x15e
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	b218      	sxth	r0, r3
 80026f0:	88fb      	ldrh	r3, [r7, #6]
 80026f2:	f5c3 73b1 	rsb	r3, r3, #354	@ 0x162
 80026f6:	3301      	adds	r3, #1
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	b21a      	sxth	r2, r3
 80026fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002700:	9300      	str	r3, [sp, #0]
 8002702:	23a2      	movs	r3, #162	@ 0xa2
 8002704:	21a0      	movs	r1, #160	@ 0xa0
 8002706:	f7fe fca7 	bl	8001058 <LCD_Fill>
	LCD_Fill(351 - shift,162,355 - shift,174,RUBBER);
 800270a:	88fb      	ldrh	r3, [r7, #6]
 800270c:	f5c3 73af 	rsb	r3, r3, #350	@ 0x15e
 8002710:	3301      	adds	r3, #1
 8002712:	b29b      	uxth	r3, r3
 8002714:	b218      	sxth	r0, r3
 8002716:	88fb      	ldrh	r3, [r7, #6]
 8002718:	f5c3 73b1 	rsb	r3, r3, #354	@ 0x162
 800271c:	3301      	adds	r3, #1
 800271e:	b29b      	uxth	r3, r3
 8002720:	b21a      	sxth	r2, r3
 8002722:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	23ae      	movs	r3, #174	@ 0xae
 800272a:	21a2      	movs	r1, #162	@ 0xa2
 800272c:	f7fe fc94 	bl	8001058 <LCD_Fill>

	// ----------- RIGHT PART -----------
	LCD_Fill(371 - shift,165,375 - shift,167,GRAY);     // right1
 8002730:	88fb      	ldrh	r3, [r7, #6]
 8002732:	f5c3 73b9 	rsb	r3, r3, #370	@ 0x172
 8002736:	3301      	adds	r3, #1
 8002738:	b29b      	uxth	r3, r3
 800273a:	b218      	sxth	r0, r3
 800273c:	88fb      	ldrh	r3, [r7, #6]
 800273e:	f5c3 73bb 	rsb	r3, r3, #374	@ 0x176
 8002742:	3301      	adds	r3, #1
 8002744:	b29b      	uxth	r3, r3
 8002746:	b21a      	sxth	r2, r3
 8002748:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 800274c:	9300      	str	r3, [sp, #0]
 800274e:	23a7      	movs	r3, #167	@ 0xa7
 8002750:	21a5      	movs	r1, #165	@ 0xa5
 8002752:	f7fe fc81 	bl	8001058 <LCD_Fill>
	LCD_Fill(370 - shift,167,376 - shift,178,GRAY);
 8002756:	88fb      	ldrh	r3, [r7, #6]
 8002758:	f5c3 73b9 	rsb	r3, r3, #370	@ 0x172
 800275c:	b29b      	uxth	r3, r3
 800275e:	b218      	sxth	r0, r3
 8002760:	88fb      	ldrh	r3, [r7, #6]
 8002762:	f5c3 73bc 	rsb	r3, r3, #376	@ 0x178
 8002766:	b29b      	uxth	r3, r3
 8002768:	b21a      	sxth	r2, r3
 800276a:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	23b2      	movs	r3, #178	@ 0xb2
 8002772:	21a7      	movs	r1, #167	@ 0xa7
 8002774:	f7fe fc70 	bl	8001058 <LCD_Fill>

	LCD_Fill(376 - shift,165,382 - shift,167,RUBBER);     // clear right1
 8002778:	88fb      	ldrh	r3, [r7, #6]
 800277a:	f5c3 73bc 	rsb	r3, r3, #376	@ 0x178
 800277e:	b29b      	uxth	r3, r3
 8002780:	b218      	sxth	r0, r3
 8002782:	88fb      	ldrh	r3, [r7, #6]
 8002784:	f5c3 73bf 	rsb	r3, r3, #382	@ 0x17e
 8002788:	b29b      	uxth	r3, r3
 800278a:	b21a      	sxth	r2, r3
 800278c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002790:	9300      	str	r3, [sp, #0]
 8002792:	23a7      	movs	r3, #167	@ 0xa7
 8002794:	21a5      	movs	r1, #165	@ 0xa5
 8002796:	f7fe fc5f 	bl	8001058 <LCD_Fill>
	LCD_Fill(377 - shift,167,383 - shift,178,RUBBER);
 800279a:	88fb      	ldrh	r3, [r7, #6]
 800279c:	f5c3 73bc 	rsb	r3, r3, #376	@ 0x178
 80027a0:	3301      	adds	r3, #1
 80027a2:	b29b      	uxth	r3, r3
 80027a4:	b218      	sxth	r0, r3
 80027a6:	88fb      	ldrh	r3, [r7, #6]
 80027a8:	f5c3 73bf 	rsb	r3, r3, #382	@ 0x17e
 80027ac:	3301      	adds	r3, #1
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	b21a      	sxth	r2, r3
 80027b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	23b2      	movs	r3, #178	@ 0xb2
 80027ba:	21a7      	movs	r1, #167	@ 0xa7
 80027bc:	f7fe fc4c 	bl	8001058 <LCD_Fill>
	LCD_Fill(375 - shift,179,381 - shift,180,RUBBER);
 80027c0:	88fb      	ldrh	r3, [r7, #6]
 80027c2:	f5c3 73bb 	rsb	r3, r3, #374	@ 0x176
 80027c6:	3301      	adds	r3, #1
 80027c8:	b29b      	uxth	r3, r3
 80027ca:	b218      	sxth	r0, r3
 80027cc:	88fb      	ldrh	r3, [r7, #6]
 80027ce:	f5c3 73be 	rsb	r3, r3, #380	@ 0x17c
 80027d2:	3301      	adds	r3, #1
 80027d4:	b29b      	uxth	r3, r3
 80027d6:	b21a      	sxth	r2, r3
 80027d8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80027dc:	9300      	str	r3, [sp, #0]
 80027de:	23b4      	movs	r3, #180	@ 0xb4
 80027e0:	21b3      	movs	r1, #179	@ 0xb3
 80027e2:	f7fe fc39 	bl	8001058 <LCD_Fill>



	// small one
	// ----------- VERTICAL PART -----------
	LCD_Fill(388 - shift,170,392 - shift,172,GRAY);     // vertical2
 80027e6:	88fb      	ldrh	r3, [r7, #6]
 80027e8:	f5c3 73c2 	rsb	r3, r3, #388	@ 0x184
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	b218      	sxth	r0, r3
 80027f0:	88fb      	ldrh	r3, [r7, #6]
 80027f2:	f5c3 73c4 	rsb	r3, r3, #392	@ 0x188
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	b21a      	sxth	r2, r3
 80027fa:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 80027fe:	9300      	str	r3, [sp, #0]
 8002800:	23ac      	movs	r3, #172	@ 0xac
 8002802:	21aa      	movs	r1, #170	@ 0xaa
 8002804:	f7fe fc28 	bl	8001058 <LCD_Fill>
	LCD_Fill(387 - shift,172,393 - shift,210,GRAY);
 8002808:	88fb      	ldrh	r3, [r7, #6]
 800280a:	f5c3 73c1 	rsb	r3, r3, #386	@ 0x182
 800280e:	3301      	adds	r3, #1
 8002810:	b29b      	uxth	r3, r3
 8002812:	b218      	sxth	r0, r3
 8002814:	88fb      	ldrh	r3, [r7, #6]
 8002816:	f5c3 73c4 	rsb	r3, r3, #392	@ 0x188
 800281a:	3301      	adds	r3, #1
 800281c:	b29b      	uxth	r3, r3
 800281e:	b21a      	sxth	r2, r3
 8002820:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	23d2      	movs	r3, #210	@ 0xd2
 8002828:	21ac      	movs	r1, #172	@ 0xac
 800282a:	f7fe fc15 	bl	8001058 <LCD_Fill>

	LCD_Fill(393 - shift,170,399 - shift,172,RUBBER);		// clear vertical2
 800282e:	88fb      	ldrh	r3, [r7, #6]
 8002830:	f5c3 73c4 	rsb	r3, r3, #392	@ 0x188
 8002834:	3301      	adds	r3, #1
 8002836:	b29b      	uxth	r3, r3
 8002838:	b218      	sxth	r0, r3
 800283a:	88fb      	ldrh	r3, [r7, #6]
 800283c:	f5c3 73c7 	rsb	r3, r3, #398	@ 0x18e
 8002840:	3301      	adds	r3, #1
 8002842:	b29b      	uxth	r3, r3
 8002844:	b21a      	sxth	r2, r3
 8002846:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800284a:	9300      	str	r3, [sp, #0]
 800284c:	23ac      	movs	r3, #172	@ 0xac
 800284e:	21aa      	movs	r1, #170	@ 0xaa
 8002850:	f7fe fc02 	bl	8001058 <LCD_Fill>
	LCD_Fill(394 - shift,172,400 - shift,176,RUBBER);		// clear vertical2 upper1
 8002854:	88fb      	ldrh	r3, [r7, #6]
 8002856:	f5c3 73c5 	rsb	r3, r3, #394	@ 0x18a
 800285a:	b29b      	uxth	r3, r3
 800285c:	b218      	sxth	r0, r3
 800285e:	88fb      	ldrh	r3, [r7, #6]
 8002860:	f5c3 73c8 	rsb	r3, r3, #400	@ 0x190
 8002864:	b29b      	uxth	r3, r3
 8002866:	b21a      	sxth	r2, r3
 8002868:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	23b0      	movs	r3, #176	@ 0xb0
 8002870:	21ac      	movs	r1, #172	@ 0xac
 8002872:	f7fe fbf1 	bl	8001058 <LCD_Fill>
	LCD_Fill(394 - shift,177,396 - shift,185,RUBBER);		// clear vertical2 upper2
 8002876:	88fb      	ldrh	r3, [r7, #6]
 8002878:	f5c3 73c5 	rsb	r3, r3, #394	@ 0x18a
 800287c:	b29b      	uxth	r3, r3
 800287e:	b218      	sxth	r0, r3
 8002880:	88fb      	ldrh	r3, [r7, #6]
 8002882:	f5c3 73c6 	rsb	r3, r3, #396	@ 0x18c
 8002886:	b29b      	uxth	r3, r3
 8002888:	b21a      	sxth	r2, r3
 800288a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800288e:	9300      	str	r3, [sp, #0]
 8002890:	23b9      	movs	r3, #185	@ 0xb9
 8002892:	21b1      	movs	r1, #177	@ 0xb1
 8002894:	f7fe fbe0 	bl	8001058 <LCD_Fill>
	LCD_Fill(394 - shift,191,400 - shift,210,RUBBER);		// clear vertical2 lower
 8002898:	88fb      	ldrh	r3, [r7, #6]
 800289a:	f5c3 73c5 	rsb	r3, r3, #394	@ 0x18a
 800289e:	b29b      	uxth	r3, r3
 80028a0:	b218      	sxth	r0, r3
 80028a2:	88fb      	ldrh	r3, [r7, #6]
 80028a4:	f5c3 73c8 	rsb	r3, r3, #400	@ 0x190
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	b21a      	sxth	r2, r3
 80028ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80028b0:	9300      	str	r3, [sp, #0]
 80028b2:	23d2      	movs	r3, #210	@ 0xd2
 80028b4:	21bf      	movs	r1, #191	@ 0xbf
 80028b6:	f7fe fbcf 	bl	8001058 <LCD_Fill>


	// ----------- HORIZONTAL PART -----------
	LCD_Fill(381 - shift,186,399 - shift,190,GRAY);     // horizontal2
 80028ba:	88fb      	ldrh	r3, [r7, #6]
 80028bc:	f5c3 73be 	rsb	r3, r3, #380	@ 0x17c
 80028c0:	3301      	adds	r3, #1
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	b218      	sxth	r0, r3
 80028c6:	88fb      	ldrh	r3, [r7, #6]
 80028c8:	f5c3 73c7 	rsb	r3, r3, #398	@ 0x18e
 80028cc:	3301      	adds	r3, #1
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	b21a      	sxth	r2, r3
 80028d2:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	23be      	movs	r3, #190	@ 0xbe
 80028da:	21ba      	movs	r1, #186	@ 0xba
 80028dc:	f7fe fbbc 	bl	8001058 <LCD_Fill>


	// ----------- LEFT PART -----------
	LCD_Fill(380 - shift,180,382 - shift,181,GRAY);     // left2
 80028e0:	88fb      	ldrh	r3, [r7, #6]
 80028e2:	f5c3 73be 	rsb	r3, r3, #380	@ 0x17c
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	b218      	sxth	r0, r3
 80028ea:	88fb      	ldrh	r3, [r7, #6]
 80028ec:	f5c3 73bf 	rsb	r3, r3, #382	@ 0x17e
 80028f0:	b29b      	uxth	r3, r3
 80028f2:	b21a      	sxth	r2, r3
 80028f4:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	23b5      	movs	r3, #181	@ 0xb5
 80028fc:	21b4      	movs	r1, #180	@ 0xb4
 80028fe:	f7fe fbab 	bl	8001058 <LCD_Fill>
	LCD_Fill(379 - shift,181,383 - shift,188,GRAY);
 8002902:	88fb      	ldrh	r3, [r7, #6]
 8002904:	f5c3 73bd 	rsb	r3, r3, #378	@ 0x17a
 8002908:	3301      	adds	r3, #1
 800290a:	b29b      	uxth	r3, r3
 800290c:	b218      	sxth	r0, r3
 800290e:	88fb      	ldrh	r3, [r7, #6]
 8002910:	f5c3 73bf 	rsb	r3, r3, #382	@ 0x17e
 8002914:	3301      	adds	r3, #1
 8002916:	b29b      	uxth	r3, r3
 8002918:	b21a      	sxth	r2, r3
 800291a:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 800291e:	9300      	str	r3, [sp, #0]
 8002920:	23bc      	movs	r3, #188	@ 0xbc
 8002922:	21b5      	movs	r1, #181	@ 0xb5
 8002924:	f7fe fb98 	bl	8001058 <LCD_Fill>

	LCD_Fill(383 - shift,180,386 - shift,181,RUBBER);     // clear left2
 8002928:	88fb      	ldrh	r3, [r7, #6]
 800292a:	f5c3 73bf 	rsb	r3, r3, #382	@ 0x17e
 800292e:	3301      	adds	r3, #1
 8002930:	b29b      	uxth	r3, r3
 8002932:	b218      	sxth	r0, r3
 8002934:	88fb      	ldrh	r3, [r7, #6]
 8002936:	f5c3 73c1 	rsb	r3, r3, #386	@ 0x182
 800293a:	b29b      	uxth	r3, r3
 800293c:	b21a      	sxth	r2, r3
 800293e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002942:	9300      	str	r3, [sp, #0]
 8002944:	23b5      	movs	r3, #181	@ 0xb5
 8002946:	21b4      	movs	r1, #180	@ 0xb4
 8002948:	f7fe fb86 	bl	8001058 <LCD_Fill>
	LCD_Fill(384 - shift,181,386 - shift,185,RUBBER);
 800294c:	88fb      	ldrh	r3, [r7, #6]
 800294e:	f5c3 73c0 	rsb	r3, r3, #384	@ 0x180
 8002952:	b29b      	uxth	r3, r3
 8002954:	b218      	sxth	r0, r3
 8002956:	88fb      	ldrh	r3, [r7, #6]
 8002958:	f5c3 73c1 	rsb	r3, r3, #386	@ 0x182
 800295c:	b29b      	uxth	r3, r3
 800295e:	b21a      	sxth	r2, r3
 8002960:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	23b9      	movs	r3, #185	@ 0xb9
 8002968:	21b5      	movs	r1, #181	@ 0xb5
 800296a:	f7fe fb75 	bl	8001058 <LCD_Fill>


	// ----------- RIGHT PART -----------
	LCD_Fill(397 - shift,177,400 - shift,178,GRAY);     // right2
 800296e:	88fb      	ldrh	r3, [r7, #6]
 8002970:	f5c3 73c6 	rsb	r3, r3, #396	@ 0x18c
 8002974:	3301      	adds	r3, #1
 8002976:	b29b      	uxth	r3, r3
 8002978:	b218      	sxth	r0, r3
 800297a:	88fb      	ldrh	r3, [r7, #6]
 800297c:	f5c3 73c8 	rsb	r3, r3, #400	@ 0x190
 8002980:	b29b      	uxth	r3, r3
 8002982:	b21a      	sxth	r2, r3
 8002984:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 8002988:	9300      	str	r3, [sp, #0]
 800298a:	23b2      	movs	r3, #178	@ 0xb2
 800298c:	21b1      	movs	r1, #177	@ 0xb1
 800298e:	f7fe fb63 	bl	8001058 <LCD_Fill>
	LCD_Fill(396 - shift,178,401 - shift,188,GRAY);
 8002992:	88fb      	ldrh	r3, [r7, #6]
 8002994:	f5c3 73c6 	rsb	r3, r3, #396	@ 0x18c
 8002998:	b29b      	uxth	r3, r3
 800299a:	b218      	sxth	r0, r3
 800299c:	88fb      	ldrh	r3, [r7, #6]
 800299e:	f5c3 73c8 	rsb	r3, r3, #400	@ 0x190
 80029a2:	3301      	adds	r3, #1
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	b21a      	sxth	r2, r3
 80029a8:	f245 23aa 	movw	r3, #21162	@ 0x52aa
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	23bc      	movs	r3, #188	@ 0xbc
 80029b0:	21b2      	movs	r1, #178	@ 0xb2
 80029b2:	f7fe fb51 	bl	8001058 <LCD_Fill>

	LCD_Fill(401 - shift,177,407 - shift,178,RUBBER);     // clear right2
 80029b6:	88fb      	ldrh	r3, [r7, #6]
 80029b8:	f5c3 73c8 	rsb	r3, r3, #400	@ 0x190
 80029bc:	3301      	adds	r3, #1
 80029be:	b29b      	uxth	r3, r3
 80029c0:	b218      	sxth	r0, r3
 80029c2:	88fb      	ldrh	r3, [r7, #6]
 80029c4:	f5c3 73cb 	rsb	r3, r3, #406	@ 0x196
 80029c8:	3301      	adds	r3, #1
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	b21a      	sxth	r2, r3
 80029ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80029d2:	9300      	str	r3, [sp, #0]
 80029d4:	23b2      	movs	r3, #178	@ 0xb2
 80029d6:	21b1      	movs	r1, #177	@ 0xb1
 80029d8:	f7fe fb3e 	bl	8001058 <LCD_Fill>
	LCD_Fill(402 - shift,178,408 - shift,188,RUBBER);
 80029dc:	88fb      	ldrh	r3, [r7, #6]
 80029de:	f5c3 73c9 	rsb	r3, r3, #402	@ 0x192
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	b218      	sxth	r0, r3
 80029e6:	88fb      	ldrh	r3, [r7, #6]
 80029e8:	f5c3 73cc 	rsb	r3, r3, #408	@ 0x198
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	b21a      	sxth	r2, r3
 80029f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80029f4:	9300      	str	r3, [sp, #0]
 80029f6:	23bc      	movs	r3, #188	@ 0xbc
 80029f8:	21b2      	movs	r1, #178	@ 0xb2
 80029fa:	f7fe fb2d 	bl	8001058 <LCD_Fill>
	LCD_Fill(400 - shift,189,406 - shift,190,RUBBER);
 80029fe:	88fb      	ldrh	r3, [r7, #6]
 8002a00:	f5c3 73c8 	rsb	r3, r3, #400	@ 0x190
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	b218      	sxth	r0, r3
 8002a08:	88fb      	ldrh	r3, [r7, #6]
 8002a0a:	f5c3 73cb 	rsb	r3, r3, #406	@ 0x196
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	b21a      	sxth	r2, r3
 8002a12:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a16:	9300      	str	r3, [sp, #0]
 8002a18:	23be      	movs	r3, #190	@ 0xbe
 8002a1a:	21bd      	movs	r1, #189	@ 0xbd
 8002a1c:	f7fe fb1c 	bl	8001058 <LCD_Fill>
	LCD_Fill(399 - shift,190,405 - shift,191,RUBBER);
 8002a20:	88fb      	ldrh	r3, [r7, #6]
 8002a22:	f5c3 73c7 	rsb	r3, r3, #398	@ 0x18e
 8002a26:	3301      	adds	r3, #1
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	b218      	sxth	r0, r3
 8002a2c:	88fb      	ldrh	r3, [r7, #6]
 8002a2e:	f5c3 73ca 	rsb	r3, r3, #404	@ 0x194
 8002a32:	3301      	adds	r3, #1
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	b21a      	sxth	r2, r3
 8002a38:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a3c:	9300      	str	r3, [sp, #0]
 8002a3e:	23bf      	movs	r3, #191	@ 0xbf
 8002a40:	21be      	movs	r1, #190	@ 0xbe
 8002a42:	f7fe fb09 	bl	8001058 <LCD_Fill>
}
 8002a46:	bf00      	nop
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
	...

08002a50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a54:	f000 fad6 	bl	8003004 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a58:	f000 f814 	bl	8002a84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a5c:	f000 f922 	bl	8002ca4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8002a60:	f000 f8d2 	bl	8002c08 <MX_TIM2_Init>
  MX_ADC2_Init();
 8002a64:	f000 f872 	bl	8002b4c <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  delay_init(72);			// delay initialization (System Clock [MHz])
 8002a68:	2048      	movs	r0, #72	@ 0x48
 8002a6a:	f7fe fbd1 	bl	8001210 <delay_init>
  ILI9341_paradriver_Init();			// initialization of LCD driver
 8002a6e:	f7fd fc7f 	bl	8000370 <ILI9341_paradriver_Init>

  HAL_TIM_Base_Start_IT(&htim2);	// timer start (60Hz refresh rate)
 8002a72:	4803      	ldr	r0, [pc, #12]	@ (8002a80 <main+0x30>)
 8002a74:	f002 fff8 	bl	8005a68 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	GAME();
 8002a78:	f7fe fee0 	bl	800183c <GAME>
 8002a7c:	e7fc      	b.n	8002a78 <main+0x28>
 8002a7e:	bf00      	nop
 8002a80:	200000bc 	.word	0x200000bc

08002a84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b0a6      	sub	sp, #152	@ 0x98
 8002a88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a8a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8002a8e:	2228      	movs	r2, #40	@ 0x28
 8002a90:	2100      	movs	r1, #0
 8002a92:	4618      	mov	r0, r3
 8002a94:	f003 fc44 	bl	8006320 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a98:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	601a      	str	r2, [r3, #0]
 8002aa0:	605a      	str	r2, [r3, #4]
 8002aa2:	609a      	str	r2, [r3, #8]
 8002aa4:	60da      	str	r2, [r3, #12]
 8002aa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002aa8:	1d3b      	adds	r3, r7, #4
 8002aaa:	2258      	movs	r2, #88	@ 0x58
 8002aac:	2100      	movs	r1, #0
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f003 fc36 	bl	8006320 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002abc:	2310      	movs	r3, #16
 8002abe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002ac8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002acc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002ad0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002ad4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ade:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f001 fb26 	bl	8004134 <HAL_RCC_OscConfig>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8002aee:	f000 f969 	bl	8002dc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002af2:	230f      	movs	r3, #15
 8002af4:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002af6:	2302      	movs	r3, #2
 8002af8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002afa:	2300      	movs	r3, #0
 8002afc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002afe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b02:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b04:	2300      	movs	r3, #0
 8002b06:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002b08:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b0c:	2102      	movs	r1, #2
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f002 fb64 	bl	80051dc <HAL_RCC_ClockConfig>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002b1a:	f000 f953 	bl	8002dc4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_TIM2;
 8002b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b48 <SystemClock_Config+0xc4>)
 8002b20:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8002b22:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b2c:	1d3b      	adds	r3, r7, #4
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f002 fd24 	bl	800557c <HAL_RCCEx_PeriphCLKConfig>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <SystemClock_Config+0xba>
  {
    Error_Handler();
 8002b3a:	f000 f943 	bl	8002dc4 <Error_Handler>
  }
}
 8002b3e:	bf00      	nop
 8002b40:	3798      	adds	r7, #152	@ 0x98
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	00100080 	.word	0x00100080

08002b4c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b086      	sub	sp, #24
 8002b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002b52:	463b      	mov	r3, r7
 8002b54:	2200      	movs	r2, #0
 8002b56:	601a      	str	r2, [r3, #0]
 8002b58:	605a      	str	r2, [r3, #4]
 8002b5a:	609a      	str	r2, [r3, #8]
 8002b5c:	60da      	str	r2, [r3, #12]
 8002b5e:	611a      	str	r2, [r3, #16]
 8002b60:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8002b62:	4b27      	ldr	r3, [pc, #156]	@ (8002c00 <MX_ADC2_Init+0xb4>)
 8002b64:	4a27      	ldr	r2, [pc, #156]	@ (8002c04 <MX_ADC2_Init+0xb8>)
 8002b66:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002b68:	4b25      	ldr	r3, [pc, #148]	@ (8002c00 <MX_ADC2_Init+0xb4>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002b6e:	4b24      	ldr	r3, [pc, #144]	@ (8002c00 <MX_ADC2_Init+0xb4>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002b74:	4b22      	ldr	r3, [pc, #136]	@ (8002c00 <MX_ADC2_Init+0xb4>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8002b7a:	4b21      	ldr	r3, [pc, #132]	@ (8002c00 <MX_ADC2_Init+0xb4>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002b80:	4b1f      	ldr	r3, [pc, #124]	@ (8002c00 <MX_ADC2_Init+0xb4>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002b88:	4b1d      	ldr	r3, [pc, #116]	@ (8002c00 <MX_ADC2_Init+0xb4>)
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8002c00 <MX_ADC2_Init+0xb4>)
 8002b90:	2201      	movs	r2, #1
 8002b92:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002b94:	4b1a      	ldr	r3, [pc, #104]	@ (8002c00 <MX_ADC2_Init+0xb4>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8002b9a:	4b19      	ldr	r3, [pc, #100]	@ (8002c00 <MX_ADC2_Init+0xb4>)
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8002ba0:	4b17      	ldr	r3, [pc, #92]	@ (8002c00 <MX_ADC2_Init+0xb4>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002ba8:	4b15      	ldr	r3, [pc, #84]	@ (8002c00 <MX_ADC2_Init+0xb4>)
 8002baa:	2204      	movs	r2, #4
 8002bac:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8002bae:	4b14      	ldr	r3, [pc, #80]	@ (8002c00 <MX_ADC2_Init+0xb4>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002bb4:	4b12      	ldr	r3, [pc, #72]	@ (8002c00 <MX_ADC2_Init+0xb4>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002bba:	4811      	ldr	r0, [pc, #68]	@ (8002c00 <MX_ADC2_Init+0xb4>)
 8002bbc:	f000 fa88 	bl	80030d0 <HAL_ADC_Init>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d001      	beq.n	8002bca <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8002bc6:	f000 f8fd 	bl	8002dc4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002bde:	2300      	movs	r3, #0
 8002be0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002be2:	463b      	mov	r3, r7
 8002be4:	4619      	mov	r1, r3
 8002be6:	4806      	ldr	r0, [pc, #24]	@ (8002c00 <MX_ADC2_Init+0xb4>)
 8002be8:	f000 fc6c 	bl	80034c4 <HAL_ADC_ConfigChannel>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d001      	beq.n	8002bf6 <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8002bf2:	f000 f8e7 	bl	8002dc4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002bf6:	bf00      	nop
 8002bf8:	3718      	adds	r7, #24
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	2000006c 	.word	0x2000006c
 8002c04:	50000100 	.word	0x50000100

08002c08 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b088      	sub	sp, #32
 8002c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c0e:	f107 0310 	add.w	r3, r7, #16
 8002c12:	2200      	movs	r2, #0
 8002c14:	601a      	str	r2, [r3, #0]
 8002c16:	605a      	str	r2, [r3, #4]
 8002c18:	609a      	str	r2, [r3, #8]
 8002c1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c1c:	1d3b      	adds	r3, r7, #4
 8002c1e:	2200      	movs	r2, #0
 8002c20:	601a      	str	r2, [r3, #0]
 8002c22:	605a      	str	r2, [r3, #4]
 8002c24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002c26:	4b1e      	ldr	r3, [pc, #120]	@ (8002ca0 <MX_TIM2_Init+0x98>)
 8002c28:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c2c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 179;
 8002c2e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ca0 <MX_TIM2_Init+0x98>)
 8002c30:	22b3      	movs	r2, #179	@ 0xb3
 8002c32:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c34:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca0 <MX_TIM2_Init+0x98>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1499;
 8002c3a:	4b19      	ldr	r3, [pc, #100]	@ (8002ca0 <MX_TIM2_Init+0x98>)
 8002c3c:	f240 52db 	movw	r2, #1499	@ 0x5db
 8002c40:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c42:	4b17      	ldr	r3, [pc, #92]	@ (8002ca0 <MX_TIM2_Init+0x98>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c48:	4b15      	ldr	r3, [pc, #84]	@ (8002ca0 <MX_TIM2_Init+0x98>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002c4e:	4814      	ldr	r0, [pc, #80]	@ (8002ca0 <MX_TIM2_Init+0x98>)
 8002c50:	f002 feb2 	bl	80059b8 <HAL_TIM_Base_Init>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002c5a:	f000 f8b3 	bl	8002dc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c62:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002c64:	f107 0310 	add.w	r3, r7, #16
 8002c68:	4619      	mov	r1, r3
 8002c6a:	480d      	ldr	r0, [pc, #52]	@ (8002ca0 <MX_TIM2_Init+0x98>)
 8002c6c:	f003 f86e 	bl	8005d4c <HAL_TIM_ConfigClockSource>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002c76:	f000 f8a5 	bl	8002dc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002c82:	1d3b      	adds	r3, r7, #4
 8002c84:	4619      	mov	r1, r3
 8002c86:	4806      	ldr	r0, [pc, #24]	@ (8002ca0 <MX_TIM2_Init+0x98>)
 8002c88:	f003 faa0 	bl	80061cc <HAL_TIMEx_MasterConfigSynchronization>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d001      	beq.n	8002c96 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002c92:	f000 f897 	bl	8002dc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002c96:	bf00      	nop
 8002c98:	3720      	adds	r7, #32
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	200000bc 	.word	0x200000bc

08002ca4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b088      	sub	sp, #32
 8002ca8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002caa:	f107 030c 	add.w	r3, r7, #12
 8002cae:	2200      	movs	r2, #0
 8002cb0:	601a      	str	r2, [r3, #0]
 8002cb2:	605a      	str	r2, [r3, #4]
 8002cb4:	609a      	str	r2, [r3, #8]
 8002cb6:	60da      	str	r2, [r3, #12]
 8002cb8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cba:	4b3f      	ldr	r3, [pc, #252]	@ (8002db8 <MX_GPIO_Init+0x114>)
 8002cbc:	695b      	ldr	r3, [r3, #20]
 8002cbe:	4a3e      	ldr	r2, [pc, #248]	@ (8002db8 <MX_GPIO_Init+0x114>)
 8002cc0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002cc4:	6153      	str	r3, [r2, #20]
 8002cc6:	4b3c      	ldr	r3, [pc, #240]	@ (8002db8 <MX_GPIO_Init+0x114>)
 8002cc8:	695b      	ldr	r3, [r3, #20]
 8002cca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cce:	60bb      	str	r3, [r7, #8]
 8002cd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cd2:	4b39      	ldr	r3, [pc, #228]	@ (8002db8 <MX_GPIO_Init+0x114>)
 8002cd4:	695b      	ldr	r3, [r3, #20]
 8002cd6:	4a38      	ldr	r2, [pc, #224]	@ (8002db8 <MX_GPIO_Init+0x114>)
 8002cd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cdc:	6153      	str	r3, [r2, #20]
 8002cde:	4b36      	ldr	r3, [pc, #216]	@ (8002db8 <MX_GPIO_Init+0x114>)
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ce6:	607b      	str	r3, [r7, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cea:	4b33      	ldr	r3, [pc, #204]	@ (8002db8 <MX_GPIO_Init+0x114>)
 8002cec:	695b      	ldr	r3, [r3, #20]
 8002cee:	4a32      	ldr	r2, [pc, #200]	@ (8002db8 <MX_GPIO_Init+0x114>)
 8002cf0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cf4:	6153      	str	r3, [r2, #20]
 8002cf6:	4b30      	ldr	r3, [pc, #192]	@ (8002db8 <MX_GPIO_Init+0x114>)
 8002cf8:	695b      	ldr	r3, [r3, #20]
 8002cfa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002cfe:	603b      	str	r3, [r7, #0]
 8002d00:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002d02:	2201      	movs	r2, #1
 8002d04:	211f      	movs	r1, #31
 8002d06:	482d      	ldr	r0, [pc, #180]	@ (8002dbc <MX_GPIO_Init+0x118>)
 8002d08:	f001 f9fc 	bl	8004104 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_RESET);
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	21aa      	movs	r1, #170	@ 0xaa
 8002d10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d14:	f001 f9f6 	bl	8004104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8002d18:	2201      	movs	r2, #1
 8002d1a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002d1e:	4828      	ldr	r0, [pc, #160]	@ (8002dc0 <MX_GPIO_Init+0x11c>)
 8002d20:	f001 f9f0 	bl	8004104 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_SET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002d24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d32:	f107 030c 	add.w	r3, r7, #12
 8002d36:	4619      	mov	r1, r3
 8002d38:	4820      	ldr	r0, [pc, #128]	@ (8002dbc <MX_GPIO_Init+0x118>)
 8002d3a:	f001 f841 	bl	8003dc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002d3e:	231f      	movs	r3, #31
 8002d40:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d42:	2301      	movs	r3, #1
 8002d44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d46:	2300      	movs	r3, #0
 8002d48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d4e:	f107 030c 	add.w	r3, r7, #12
 8002d52:	4619      	mov	r1, r3
 8002d54:	4819      	ldr	r0, [pc, #100]	@ (8002dbc <MX_GPIO_Init+0x118>)
 8002d56:	f001 f833 	bl	8003dc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 PA5 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7;
 8002d5a:	23aa      	movs	r3, #170	@ 0xaa
 8002d5c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d62:	2301      	movs	r3, #1
 8002d64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d66:	2303      	movs	r3, #3
 8002d68:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d6a:	f107 030c 	add.w	r3, r7, #12
 8002d6e:	4619      	mov	r1, r3
 8002d70:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d74:	f001 f824 	bl	8003dc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4;
 8002d78:	2314      	movs	r3, #20
 8002d7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d80:	2301      	movs	r3, #1
 8002d82:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d84:	f107 030c 	add.w	r3, r7, #12
 8002d88:	4619      	mov	r1, r3
 8002d8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d8e:	f001 f817 	bl	8003dc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB3 PB4 PB5
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8002d92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002d96:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002da0:	2300      	movs	r3, #0
 8002da2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002da4:	f107 030c 	add.w	r3, r7, #12
 8002da8:	4619      	mov	r1, r3
 8002daa:	4805      	ldr	r0, [pc, #20]	@ (8002dc0 <MX_GPIO_Init+0x11c>)
 8002dac:	f001 f808 	bl	8003dc0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002db0:	bf00      	nop
 8002db2:	3720      	adds	r7, #32
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	48000800 	.word	0x48000800
 8002dc0:	48000400 	.word	0x48000400

08002dc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002dc8:	b672      	cpsid	i
}
 8002dca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002dcc:	bf00      	nop
 8002dce:	e7fd      	b.n	8002dcc <Error_Handler+0x8>

08002dd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8002e14 <HAL_MspInit+0x44>)
 8002dd8:	699b      	ldr	r3, [r3, #24]
 8002dda:	4a0e      	ldr	r2, [pc, #56]	@ (8002e14 <HAL_MspInit+0x44>)
 8002ddc:	f043 0301 	orr.w	r3, r3, #1
 8002de0:	6193      	str	r3, [r2, #24]
 8002de2:	4b0c      	ldr	r3, [pc, #48]	@ (8002e14 <HAL_MspInit+0x44>)
 8002de4:	699b      	ldr	r3, [r3, #24]
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	607b      	str	r3, [r7, #4]
 8002dec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dee:	4b09      	ldr	r3, [pc, #36]	@ (8002e14 <HAL_MspInit+0x44>)
 8002df0:	69db      	ldr	r3, [r3, #28]
 8002df2:	4a08      	ldr	r2, [pc, #32]	@ (8002e14 <HAL_MspInit+0x44>)
 8002df4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002df8:	61d3      	str	r3, [r2, #28]
 8002dfa:	4b06      	ldr	r3, [pc, #24]	@ (8002e14 <HAL_MspInit+0x44>)
 8002dfc:	69db      	ldr	r3, [r3, #28]
 8002dfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e02:	603b      	str	r3, [r7, #0]
 8002e04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	40021000 	.word	0x40021000

08002e18 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b08a      	sub	sp, #40	@ 0x28
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e20:	f107 0314 	add.w	r3, r7, #20
 8002e24:	2200      	movs	r2, #0
 8002e26:	601a      	str	r2, [r3, #0]
 8002e28:	605a      	str	r2, [r3, #4]
 8002e2a:	609a      	str	r2, [r3, #8]
 8002e2c:	60da      	str	r2, [r3, #12]
 8002e2e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a15      	ldr	r2, [pc, #84]	@ (8002e8c <HAL_ADC_MspInit+0x74>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d124      	bne.n	8002e84 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002e3a:	4b15      	ldr	r3, [pc, #84]	@ (8002e90 <HAL_ADC_MspInit+0x78>)
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	4a14      	ldr	r2, [pc, #80]	@ (8002e90 <HAL_ADC_MspInit+0x78>)
 8002e40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e44:	6153      	str	r3, [r2, #20]
 8002e46:	4b12      	ldr	r3, [pc, #72]	@ (8002e90 <HAL_ADC_MspInit+0x78>)
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e4e:	613b      	str	r3, [r7, #16]
 8002e50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e52:	4b0f      	ldr	r3, [pc, #60]	@ (8002e90 <HAL_ADC_MspInit+0x78>)
 8002e54:	695b      	ldr	r3, [r3, #20]
 8002e56:	4a0e      	ldr	r2, [pc, #56]	@ (8002e90 <HAL_ADC_MspInit+0x78>)
 8002e58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e5c:	6153      	str	r3, [r2, #20]
 8002e5e:	4b0c      	ldr	r3, [pc, #48]	@ (8002e90 <HAL_ADC_MspInit+0x78>)
 8002e60:	695b      	ldr	r3, [r3, #20]
 8002e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e66:	60fb      	str	r3, [r7, #12]
 8002e68:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PA6     ------> ADC2_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e6a:	2340      	movs	r3, #64	@ 0x40
 8002e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e72:	2300      	movs	r3, #0
 8002e74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e76:	f107 0314 	add.w	r3, r7, #20
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e80:	f000 ff9e 	bl	8003dc0 <HAL_GPIO_Init>

  /* USER CODE END ADC2_MspInit 1 */

  }

}
 8002e84:	bf00      	nop
 8002e86:	3728      	adds	r7, #40	@ 0x28
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	50000100 	.word	0x50000100
 8002e90:	40021000 	.word	0x40021000

08002e94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ea4:	d113      	bne.n	8002ece <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8002ed8 <HAL_TIM_Base_MspInit+0x44>)
 8002ea8:	69db      	ldr	r3, [r3, #28]
 8002eaa:	4a0b      	ldr	r2, [pc, #44]	@ (8002ed8 <HAL_TIM_Base_MspInit+0x44>)
 8002eac:	f043 0301 	orr.w	r3, r3, #1
 8002eb0:	61d3      	str	r3, [r2, #28]
 8002eb2:	4b09      	ldr	r3, [pc, #36]	@ (8002ed8 <HAL_TIM_Base_MspInit+0x44>)
 8002eb4:	69db      	ldr	r3, [r3, #28]
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	60fb      	str	r3, [r7, #12]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	2100      	movs	r1, #0
 8002ec2:	201c      	movs	r0, #28
 8002ec4:	f000 ff29 	bl	8003d1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002ec8:	201c      	movs	r0, #28
 8002eca:	f000 ff42 	bl	8003d52 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002ece:	bf00      	nop
 8002ed0:	3710      	adds	r7, #16
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	40021000 	.word	0x40021000

08002edc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ee0:	bf00      	nop
 8002ee2:	e7fd      	b.n	8002ee0 <NMI_Handler+0x4>

08002ee4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ee8:	bf00      	nop
 8002eea:	e7fd      	b.n	8002ee8 <HardFault_Handler+0x4>

08002eec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002eec:	b480      	push	{r7}
 8002eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ef0:	bf00      	nop
 8002ef2:	e7fd      	b.n	8002ef0 <MemManage_Handler+0x4>

08002ef4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ef8:	bf00      	nop
 8002efa:	e7fd      	b.n	8002ef8 <BusFault_Handler+0x4>

08002efc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f00:	bf00      	nop
 8002f02:	e7fd      	b.n	8002f00 <UsageFault_Handler+0x4>

08002f04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f04:	b480      	push	{r7}
 8002f06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f08:	bf00      	nop
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr

08002f12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f12:	b480      	push	{r7}
 8002f14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f16:	bf00      	nop
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f24:	bf00      	nop
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr

08002f2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f32:	f000 f8ad 	bl	8003090 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f36:	bf00      	nop
 8002f38:	bd80      	pop	{r7, pc}
	...

08002f3c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002f40:	480f      	ldr	r0, [pc, #60]	@ (8002f80 <TIM2_IRQHandler+0x44>)
 8002f42:	f002 fe01 	bl	8005b48 <HAL_TIM_IRQHandler>
  }
  else
  {
	  refresh = 0;
  }*/
refresh++;
 8002f46:	4b0f      	ldr	r3, [pc, #60]	@ (8002f84 <TIM2_IRQHandler+0x48>)
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	b2da      	uxtb	r2, r3
 8002f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8002f84 <TIM2_IRQHandler+0x48>)
 8002f50:	701a      	strb	r2, [r3, #0]
if(refresh>1)
 8002f52:	4b0c      	ldr	r3, [pc, #48]	@ (8002f84 <TIM2_IRQHandler+0x48>)
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d902      	bls.n	8002f60 <TIM2_IRQHandler+0x24>
{
	refresh=0;
 8002f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8002f84 <TIM2_IRQHandler+0x48>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	701a      	strb	r2, [r3, #0]
}

obs_refresh++;
 8002f60:	4b09      	ldr	r3, [pc, #36]	@ (8002f88 <TIM2_IRQHandler+0x4c>)
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	3301      	adds	r3, #1
 8002f66:	b2da      	uxtb	r2, r3
 8002f68:	4b07      	ldr	r3, [pc, #28]	@ (8002f88 <TIM2_IRQHandler+0x4c>)
 8002f6a:	701a      	strb	r2, [r3, #0]
if(obs_refresh>3)
 8002f6c:	4b06      	ldr	r3, [pc, #24]	@ (8002f88 <TIM2_IRQHandler+0x4c>)
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	2b03      	cmp	r3, #3
 8002f72:	d902      	bls.n	8002f7a <TIM2_IRQHandler+0x3e>
{
	obs_refresh=0;
 8002f74:	4b04      	ldr	r3, [pc, #16]	@ (8002f88 <TIM2_IRQHandler+0x4c>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	701a      	strb	r2, [r3, #0]
}


  /* USER CODE END TIM2_IRQn 1 */
}
 8002f7a:	bf00      	nop
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	200000bc 	.word	0x200000bc
 8002f84:	20000108 	.word	0x20000108
 8002f88:	20000109 	.word	0x20000109

08002f8c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f90:	4b06      	ldr	r3, [pc, #24]	@ (8002fac <SystemInit+0x20>)
 8002f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f96:	4a05      	ldr	r2, [pc, #20]	@ (8002fac <SystemInit+0x20>)
 8002f98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002fa0:	bf00      	nop
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	e000ed00 	.word	0xe000ed00

08002fb0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002fb0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002fe8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002fb4:	f7ff ffea 	bl	8002f8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fb8:	480c      	ldr	r0, [pc, #48]	@ (8002fec <LoopForever+0x6>)
  ldr r1, =_edata
 8002fba:	490d      	ldr	r1, [pc, #52]	@ (8002ff0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002fbc:	4a0d      	ldr	r2, [pc, #52]	@ (8002ff4 <LoopForever+0xe>)
  movs r3, #0
 8002fbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fc0:	e002      	b.n	8002fc8 <LoopCopyDataInit>

08002fc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fc6:	3304      	adds	r3, #4

08002fc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fcc:	d3f9      	bcc.n	8002fc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fce:	4a0a      	ldr	r2, [pc, #40]	@ (8002ff8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002fd0:	4c0a      	ldr	r4, [pc, #40]	@ (8002ffc <LoopForever+0x16>)
  movs r3, #0
 8002fd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fd4:	e001      	b.n	8002fda <LoopFillZerobss>

08002fd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fd8:	3204      	adds	r2, #4

08002fda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fdc:	d3fb      	bcc.n	8002fd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002fde:	f003 f9a7 	bl	8006330 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002fe2:	f7ff fd35 	bl	8002a50 <main>

08002fe6 <LoopForever>:

LoopForever:
    b LoopForever
 8002fe6:	e7fe      	b.n	8002fe6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002fe8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002fec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ff0:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8002ff4:	080063c8 	.word	0x080063c8
  ldr r2, =_sbss
 8002ff8:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8002ffc:	20000110 	.word	0x20000110

08003000 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003000:	e7fe      	b.n	8003000 <ADC1_2_IRQHandler>
	...

08003004 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003008:	4b08      	ldr	r3, [pc, #32]	@ (800302c <HAL_Init+0x28>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a07      	ldr	r2, [pc, #28]	@ (800302c <HAL_Init+0x28>)
 800300e:	f043 0310 	orr.w	r3, r3, #16
 8003012:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003014:	2003      	movs	r0, #3
 8003016:	f000 fe75 	bl	8003d04 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800301a:	200f      	movs	r0, #15
 800301c:	f000 f808 	bl	8003030 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003020:	f7ff fed6 	bl	8002dd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	40022000 	.word	0x40022000

08003030 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003038:	4b12      	ldr	r3, [pc, #72]	@ (8003084 <HAL_InitTick+0x54>)
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	4b12      	ldr	r3, [pc, #72]	@ (8003088 <HAL_InitTick+0x58>)
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	4619      	mov	r1, r3
 8003042:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003046:	fbb3 f3f1 	udiv	r3, r3, r1
 800304a:	fbb2 f3f3 	udiv	r3, r2, r3
 800304e:	4618      	mov	r0, r3
 8003050:	f000 fe8d 	bl	8003d6e <HAL_SYSTICK_Config>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d001      	beq.n	800305e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e00e      	b.n	800307c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2b0f      	cmp	r3, #15
 8003062:	d80a      	bhi.n	800307a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003064:	2200      	movs	r2, #0
 8003066:	6879      	ldr	r1, [r7, #4]
 8003068:	f04f 30ff 	mov.w	r0, #4294967295
 800306c:	f000 fe55 	bl	8003d1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003070:	4a06      	ldr	r2, [pc, #24]	@ (800308c <HAL_InitTick+0x5c>)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8003076:	2300      	movs	r3, #0
 8003078:	e000      	b.n	800307c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
}
 800307c:	4618      	mov	r0, r3
 800307e:	3708      	adds	r7, #8
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	2000000c 	.word	0x2000000c
 8003088:	20000014 	.word	0x20000014
 800308c:	20000010 	.word	0x20000010

08003090 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003094:	4b06      	ldr	r3, [pc, #24]	@ (80030b0 <HAL_IncTick+0x20>)
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	461a      	mov	r2, r3
 800309a:	4b06      	ldr	r3, [pc, #24]	@ (80030b4 <HAL_IncTick+0x24>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4413      	add	r3, r2
 80030a0:	4a04      	ldr	r2, [pc, #16]	@ (80030b4 <HAL_IncTick+0x24>)
 80030a2:	6013      	str	r3, [r2, #0]
}
 80030a4:	bf00      	nop
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	20000014 	.word	0x20000014
 80030b4:	2000010c 	.word	0x2000010c

080030b8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  return uwTick;  
 80030bc:	4b03      	ldr	r3, [pc, #12]	@ (80030cc <HAL_GetTick+0x14>)
 80030be:	681b      	ldr	r3, [r3, #0]
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	2000010c 	.word	0x2000010c

080030d0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b09a      	sub	sp, #104	@ 0x68
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030d8:	2300      	movs	r3, #0
 80030da:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80030de:	2300      	movs	r3, #0
 80030e0:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 80030e2:	2300      	movs	r3, #0
 80030e4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d101      	bne.n	80030f0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e1e3      	b.n	80034b8 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	691b      	ldr	r3, [r3, #16]
 80030f4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fa:	f003 0310 	and.w	r3, r3, #16
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d176      	bne.n	80031f0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003106:	2b00      	cmp	r3, #0
 8003108:	d152      	bne.n	80031b0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2200      	movs	r2, #0
 8003114:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	f7ff fe77 	bl	8002e18 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d13b      	bne.n	80031b0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f000 fcad 	bl	8003a98 <ADC_Disable>
 800313e:	4603      	mov	r3, r0
 8003140:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003148:	f003 0310 	and.w	r3, r3, #16
 800314c:	2b00      	cmp	r3, #0
 800314e:	d12f      	bne.n	80031b0 <HAL_ADC_Init+0xe0>
 8003150:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003154:	2b00      	cmp	r3, #0
 8003156:	d12b      	bne.n	80031b0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003160:	f023 0302 	bic.w	r3, r3, #2
 8003164:	f043 0202 	orr.w	r2, r3, #2
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	689a      	ldr	r2, [r3, #8]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800317a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689a      	ldr	r2, [r3, #8]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800318a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800318c:	4b92      	ldr	r3, [pc, #584]	@ (80033d8 <HAL_ADC_Init+0x308>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a92      	ldr	r2, [pc, #584]	@ (80033dc <HAL_ADC_Init+0x30c>)
 8003192:	fba2 2303 	umull	r2, r3, r2, r3
 8003196:	0c9a      	lsrs	r2, r3, #18
 8003198:	4613      	mov	r3, r2
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	4413      	add	r3, r2
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80031a2:	e002      	b.n	80031aa <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	3b01      	subs	r3, #1
 80031a8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d1f9      	bne.n	80031a4 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d007      	beq.n	80031ce <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80031c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031cc:	d110      	bne.n	80031f0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d2:	f023 0312 	bic.w	r3, r3, #18
 80031d6:	f043 0210 	orr.w	r2, r3, #16
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e2:	f043 0201 	orr.w	r2, r3, #1
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f4:	f003 0310 	and.w	r3, r3, #16
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	f040 8150 	bne.w	800349e <HAL_ADC_Init+0x3ce>
 80031fe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003202:	2b00      	cmp	r3, #0
 8003204:	f040 814b 	bne.w	800349e <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8003212:	2b00      	cmp	r3, #0
 8003214:	f040 8143 	bne.w	800349e <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003220:	f043 0202 	orr.w	r2, r3, #2
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003230:	d004      	beq.n	800323c <HAL_ADC_Init+0x16c>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a6a      	ldr	r2, [pc, #424]	@ (80033e0 <HAL_ADC_Init+0x310>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d101      	bne.n	8003240 <HAL_ADC_Init+0x170>
 800323c:	4b69      	ldr	r3, [pc, #420]	@ (80033e4 <HAL_ADC_Init+0x314>)
 800323e:	e000      	b.n	8003242 <HAL_ADC_Init+0x172>
 8003240:	4b69      	ldr	r3, [pc, #420]	@ (80033e8 <HAL_ADC_Init+0x318>)
 8003242:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800324c:	d102      	bne.n	8003254 <HAL_ADC_Init+0x184>
 800324e:	4b64      	ldr	r3, [pc, #400]	@ (80033e0 <HAL_ADC_Init+0x310>)
 8003250:	60fb      	str	r3, [r7, #12]
 8003252:	e01a      	b.n	800328a <HAL_ADC_Init+0x1ba>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a61      	ldr	r2, [pc, #388]	@ (80033e0 <HAL_ADC_Init+0x310>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d103      	bne.n	8003266 <HAL_ADC_Init+0x196>
 800325e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003262:	60fb      	str	r3, [r7, #12]
 8003264:	e011      	b.n	800328a <HAL_ADC_Init+0x1ba>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a60      	ldr	r2, [pc, #384]	@ (80033ec <HAL_ADC_Init+0x31c>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d102      	bne.n	8003276 <HAL_ADC_Init+0x1a6>
 8003270:	4b5f      	ldr	r3, [pc, #380]	@ (80033f0 <HAL_ADC_Init+0x320>)
 8003272:	60fb      	str	r3, [r7, #12]
 8003274:	e009      	b.n	800328a <HAL_ADC_Init+0x1ba>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a5d      	ldr	r2, [pc, #372]	@ (80033f0 <HAL_ADC_Init+0x320>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d102      	bne.n	8003286 <HAL_ADC_Init+0x1b6>
 8003280:	4b5a      	ldr	r3, [pc, #360]	@ (80033ec <HAL_ADC_Init+0x31c>)
 8003282:	60fb      	str	r3, [r7, #12]
 8003284:	e001      	b.n	800328a <HAL_ADC_Init+0x1ba>
 8003286:	2300      	movs	r3, #0
 8003288:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f003 0303 	and.w	r3, r3, #3
 8003294:	2b01      	cmp	r3, #1
 8003296:	d108      	bne.n	80032aa <HAL_ADC_Init+0x1da>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0301 	and.w	r3, r3, #1
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d101      	bne.n	80032aa <HAL_ADC_Init+0x1da>
 80032a6:	2301      	movs	r3, #1
 80032a8:	e000      	b.n	80032ac <HAL_ADC_Init+0x1dc>
 80032aa:	2300      	movs	r3, #0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d11c      	bne.n	80032ea <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80032b0:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d010      	beq.n	80032d8 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f003 0303 	and.w	r3, r3, #3
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d107      	bne.n	80032d2 <HAL_ADC_Init+0x202>
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0301 	and.w	r3, r3, #1
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d101      	bne.n	80032d2 <HAL_ADC_Init+0x202>
 80032ce:	2301      	movs	r3, #1
 80032d0:	e000      	b.n	80032d4 <HAL_ADC_Init+0x204>
 80032d2:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d108      	bne.n	80032ea <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80032d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	431a      	orrs	r2, r3
 80032e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032e8:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	7e5b      	ldrb	r3, [r3, #25]
 80032ee:	035b      	lsls	r3, r3, #13
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80032f4:	2a01      	cmp	r2, #1
 80032f6:	d002      	beq.n	80032fe <HAL_ADC_Init+0x22e>
 80032f8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80032fc:	e000      	b.n	8003300 <HAL_ADC_Init+0x230>
 80032fe:	2200      	movs	r2, #0
 8003300:	431a      	orrs	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	431a      	orrs	r2, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	4313      	orrs	r3, r2
 800330e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003310:	4313      	orrs	r3, r2
 8003312:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f893 3020 	ldrb.w	r3, [r3, #32]
 800331a:	2b01      	cmp	r3, #1
 800331c:	d11b      	bne.n	8003356 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	7e5b      	ldrb	r3, [r3, #25]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d109      	bne.n	800333a <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332a:	3b01      	subs	r3, #1
 800332c:	045a      	lsls	r2, r3, #17
 800332e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003330:	4313      	orrs	r3, r2
 8003332:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003336:	663b      	str	r3, [r7, #96]	@ 0x60
 8003338:	e00d      	b.n	8003356 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800333e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003342:	f043 0220 	orr.w	r2, r3, #32
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800334e:	f043 0201 	orr.w	r2, r3, #1
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800335a:	2b01      	cmp	r3, #1
 800335c:	d054      	beq.n	8003408 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a22      	ldr	r2, [pc, #136]	@ (80033ec <HAL_ADC_Init+0x31c>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d004      	beq.n	8003372 <HAL_ADC_Init+0x2a2>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a20      	ldr	r2, [pc, #128]	@ (80033f0 <HAL_ADC_Init+0x320>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d140      	bne.n	80033f4 <HAL_ADC_Init+0x324>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003376:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 800337a:	d02a      	beq.n	80033d2 <HAL_ADC_Init+0x302>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003380:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003384:	d022      	beq.n	80033cc <HAL_ADC_Init+0x2fc>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800338a:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 800338e:	d01a      	beq.n	80033c6 <HAL_ADC_Init+0x2f6>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003394:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 8003398:	d012      	beq.n	80033c0 <HAL_ADC_Init+0x2f0>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339e:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 80033a2:	d00a      	beq.n	80033ba <HAL_ADC_Init+0x2ea>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a8:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 80033ac:	d002      	beq.n	80033b4 <HAL_ADC_Init+0x2e4>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b2:	e023      	b.n	80033fc <HAL_ADC_Init+0x32c>
 80033b4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80033b8:	e020      	b.n	80033fc <HAL_ADC_Init+0x32c>
 80033ba:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80033be:	e01d      	b.n	80033fc <HAL_ADC_Init+0x32c>
 80033c0:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80033c4:	e01a      	b.n	80033fc <HAL_ADC_Init+0x32c>
 80033c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80033ca:	e017      	b.n	80033fc <HAL_ADC_Init+0x32c>
 80033cc:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 80033d0:	e014      	b.n	80033fc <HAL_ADC_Init+0x32c>
 80033d2:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80033d6:	e011      	b.n	80033fc <HAL_ADC_Init+0x32c>
 80033d8:	2000000c 	.word	0x2000000c
 80033dc:	431bde83 	.word	0x431bde83
 80033e0:	50000100 	.word	0x50000100
 80033e4:	50000300 	.word	0x50000300
 80033e8:	50000700 	.word	0x50000700
 80033ec:	50000400 	.word	0x50000400
 80033f0:	50000500 	.word	0x50000500
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003400:	4313      	orrs	r3, r2
 8003402:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003404:	4313      	orrs	r3, r2
 8003406:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f003 030c 	and.w	r3, r3, #12
 8003412:	2b00      	cmp	r3, #0
 8003414:	d114      	bne.n	8003440 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	6812      	ldr	r2, [r2, #0]
 8003420:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003424:	f023 0302 	bic.w	r3, r3, #2
 8003428:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	7e1b      	ldrb	r3, [r3, #24]
 800342e:	039a      	lsls	r2, r3, #14
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	4313      	orrs	r3, r2
 800343a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800343c:	4313      	orrs	r3, r2
 800343e:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	68da      	ldr	r2, [r3, #12]
 8003446:	4b1e      	ldr	r3, [pc, #120]	@ (80034c0 <HAL_ADC_Init+0x3f0>)
 8003448:	4013      	ands	r3, r2
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	6812      	ldr	r2, [r2, #0]
 800344e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8003450:	430b      	orrs	r3, r1
 8003452:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	691b      	ldr	r3, [r3, #16]
 8003458:	2b01      	cmp	r3, #1
 800345a:	d10c      	bne.n	8003476 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003462:	f023 010f 	bic.w	r1, r3, #15
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	69db      	ldr	r3, [r3, #28]
 800346a:	1e5a      	subs	r2, r3, #1
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	430a      	orrs	r2, r1
 8003472:	631a      	str	r2, [r3, #48]	@ 0x30
 8003474:	e007      	b.n	8003486 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 020f 	bic.w	r2, r2, #15
 8003484:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003490:	f023 0303 	bic.w	r3, r3, #3
 8003494:	f043 0201 	orr.w	r2, r3, #1
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	641a      	str	r2, [r3, #64]	@ 0x40
 800349c:	e00a      	b.n	80034b4 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a2:	f023 0312 	bic.w	r3, r3, #18
 80034a6:	f043 0210 	orr.w	r2, r3, #16
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80034ae:	2301      	movs	r3, #1
 80034b0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80034b4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3768      	adds	r7, #104	@ 0x68
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	fff0c007 	.word	0xfff0c007

080034c4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b09b      	sub	sp, #108	@ 0x6c
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034ce:	2300      	movs	r3, #0
 80034d0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80034d4:	2300      	movs	r3, #0
 80034d6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d101      	bne.n	80034e6 <HAL_ADC_ConfigChannel+0x22>
 80034e2:	2302      	movs	r3, #2
 80034e4:	e2c8      	b.n	8003a78 <HAL_ADC_ConfigChannel+0x5b4>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2201      	movs	r2, #1
 80034ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f003 0304 	and.w	r3, r3, #4
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	f040 82ac 	bne.w	8003a56 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	2b04      	cmp	r3, #4
 8003504:	d81c      	bhi.n	8003540 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685a      	ldr	r2, [r3, #4]
 8003510:	4613      	mov	r3, r2
 8003512:	005b      	lsls	r3, r3, #1
 8003514:	4413      	add	r3, r2
 8003516:	005b      	lsls	r3, r3, #1
 8003518:	461a      	mov	r2, r3
 800351a:	231f      	movs	r3, #31
 800351c:	4093      	lsls	r3, r2
 800351e:	43db      	mvns	r3, r3
 8003520:	4019      	ands	r1, r3
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	6818      	ldr	r0, [r3, #0]
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685a      	ldr	r2, [r3, #4]
 800352a:	4613      	mov	r3, r2
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	4413      	add	r3, r2
 8003530:	005b      	lsls	r3, r3, #1
 8003532:	fa00 f203 	lsl.w	r2, r0, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	430a      	orrs	r2, r1
 800353c:	631a      	str	r2, [r3, #48]	@ 0x30
 800353e:	e063      	b.n	8003608 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	2b09      	cmp	r3, #9
 8003546:	d81e      	bhi.n	8003586 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685a      	ldr	r2, [r3, #4]
 8003552:	4613      	mov	r3, r2
 8003554:	005b      	lsls	r3, r3, #1
 8003556:	4413      	add	r3, r2
 8003558:	005b      	lsls	r3, r3, #1
 800355a:	3b1e      	subs	r3, #30
 800355c:	221f      	movs	r2, #31
 800355e:	fa02 f303 	lsl.w	r3, r2, r3
 8003562:	43db      	mvns	r3, r3
 8003564:	4019      	ands	r1, r3
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	6818      	ldr	r0, [r3, #0]
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685a      	ldr	r2, [r3, #4]
 800356e:	4613      	mov	r3, r2
 8003570:	005b      	lsls	r3, r3, #1
 8003572:	4413      	add	r3, r2
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	3b1e      	subs	r3, #30
 8003578:	fa00 f203 	lsl.w	r2, r0, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	430a      	orrs	r2, r1
 8003582:	635a      	str	r2, [r3, #52]	@ 0x34
 8003584:	e040      	b.n	8003608 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	2b0e      	cmp	r3, #14
 800358c:	d81e      	bhi.n	80035cc <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685a      	ldr	r2, [r3, #4]
 8003598:	4613      	mov	r3, r2
 800359a:	005b      	lsls	r3, r3, #1
 800359c:	4413      	add	r3, r2
 800359e:	005b      	lsls	r3, r3, #1
 80035a0:	3b3c      	subs	r3, #60	@ 0x3c
 80035a2:	221f      	movs	r2, #31
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	43db      	mvns	r3, r3
 80035aa:	4019      	ands	r1, r3
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	6818      	ldr	r0, [r3, #0]
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685a      	ldr	r2, [r3, #4]
 80035b4:	4613      	mov	r3, r2
 80035b6:	005b      	lsls	r3, r3, #1
 80035b8:	4413      	add	r3, r2
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	3b3c      	subs	r3, #60	@ 0x3c
 80035be:	fa00 f203 	lsl.w	r2, r0, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	430a      	orrs	r2, r1
 80035c8:	639a      	str	r2, [r3, #56]	@ 0x38
 80035ca:	e01d      	b.n	8003608 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	685a      	ldr	r2, [r3, #4]
 80035d6:	4613      	mov	r3, r2
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	4413      	add	r3, r2
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	3b5a      	subs	r3, #90	@ 0x5a
 80035e0:	221f      	movs	r2, #31
 80035e2:	fa02 f303 	lsl.w	r3, r2, r3
 80035e6:	43db      	mvns	r3, r3
 80035e8:	4019      	ands	r1, r3
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	6818      	ldr	r0, [r3, #0]
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	685a      	ldr	r2, [r3, #4]
 80035f2:	4613      	mov	r3, r2
 80035f4:	005b      	lsls	r3, r3, #1
 80035f6:	4413      	add	r3, r2
 80035f8:	005b      	lsls	r3, r3, #1
 80035fa:	3b5a      	subs	r3, #90	@ 0x5a
 80035fc:	fa00 f203 	lsl.w	r2, r0, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	430a      	orrs	r2, r1
 8003606:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f003 030c 	and.w	r3, r3, #12
 8003612:	2b00      	cmp	r3, #0
 8003614:	f040 80e5 	bne.w	80037e2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2b09      	cmp	r3, #9
 800361e:	d91c      	bls.n	800365a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	6999      	ldr	r1, [r3, #24]
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	4613      	mov	r3, r2
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	4413      	add	r3, r2
 8003630:	3b1e      	subs	r3, #30
 8003632:	2207      	movs	r2, #7
 8003634:	fa02 f303 	lsl.w	r3, r2, r3
 8003638:	43db      	mvns	r3, r3
 800363a:	4019      	ands	r1, r3
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	6898      	ldr	r0, [r3, #8]
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	4613      	mov	r3, r2
 8003646:	005b      	lsls	r3, r3, #1
 8003648:	4413      	add	r3, r2
 800364a:	3b1e      	subs	r3, #30
 800364c:	fa00 f203 	lsl.w	r2, r0, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	430a      	orrs	r2, r1
 8003656:	619a      	str	r2, [r3, #24]
 8003658:	e019      	b.n	800368e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	6959      	ldr	r1, [r3, #20]
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	4613      	mov	r3, r2
 8003666:	005b      	lsls	r3, r3, #1
 8003668:	4413      	add	r3, r2
 800366a:	2207      	movs	r2, #7
 800366c:	fa02 f303 	lsl.w	r3, r2, r3
 8003670:	43db      	mvns	r3, r3
 8003672:	4019      	ands	r1, r3
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	6898      	ldr	r0, [r3, #8]
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	4613      	mov	r3, r2
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	4413      	add	r3, r2
 8003682:	fa00 f203 	lsl.w	r2, r0, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	430a      	orrs	r2, r1
 800368c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	695a      	ldr	r2, [r3, #20]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	08db      	lsrs	r3, r3, #3
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	691b      	ldr	r3, [r3, #16]
 80036aa:	3b01      	subs	r3, #1
 80036ac:	2b03      	cmp	r3, #3
 80036ae:	d84f      	bhi.n	8003750 <HAL_ADC_ConfigChannel+0x28c>
 80036b0:	a201      	add	r2, pc, #4	@ (adr r2, 80036b8 <HAL_ADC_ConfigChannel+0x1f4>)
 80036b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036b6:	bf00      	nop
 80036b8:	080036c9 	.word	0x080036c9
 80036bc:	080036eb 	.word	0x080036eb
 80036c0:	0800370d 	.word	0x0800370d
 80036c4:	0800372f 	.word	0x0800372f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80036ce:	4b99      	ldr	r3, [pc, #612]	@ (8003934 <HAL_ADC_ConfigChannel+0x470>)
 80036d0:	4013      	ands	r3, r2
 80036d2:	683a      	ldr	r2, [r7, #0]
 80036d4:	6812      	ldr	r2, [r2, #0]
 80036d6:	0691      	lsls	r1, r2, #26
 80036d8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80036da:	430a      	orrs	r2, r1
 80036dc:	431a      	orrs	r2, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80036e6:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80036e8:	e07b      	b.n	80037e2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80036f0:	4b90      	ldr	r3, [pc, #576]	@ (8003934 <HAL_ADC_ConfigChannel+0x470>)
 80036f2:	4013      	ands	r3, r2
 80036f4:	683a      	ldr	r2, [r7, #0]
 80036f6:	6812      	ldr	r2, [r2, #0]
 80036f8:	0691      	lsls	r1, r2, #26
 80036fa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80036fc:	430a      	orrs	r2, r1
 80036fe:	431a      	orrs	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003708:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800370a:	e06a      	b.n	80037e2 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003712:	4b88      	ldr	r3, [pc, #544]	@ (8003934 <HAL_ADC_ConfigChannel+0x470>)
 8003714:	4013      	ands	r3, r2
 8003716:	683a      	ldr	r2, [r7, #0]
 8003718:	6812      	ldr	r2, [r2, #0]
 800371a:	0691      	lsls	r1, r2, #26
 800371c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800371e:	430a      	orrs	r2, r1
 8003720:	431a      	orrs	r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800372a:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800372c:	e059      	b.n	80037e2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003734:	4b7f      	ldr	r3, [pc, #508]	@ (8003934 <HAL_ADC_ConfigChannel+0x470>)
 8003736:	4013      	ands	r3, r2
 8003738:	683a      	ldr	r2, [r7, #0]
 800373a:	6812      	ldr	r2, [r2, #0]
 800373c:	0691      	lsls	r1, r2, #26
 800373e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003740:	430a      	orrs	r2, r1
 8003742:	431a      	orrs	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800374c:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800374e:	e048      	b.n	80037e2 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003756:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	069b      	lsls	r3, r3, #26
 8003760:	429a      	cmp	r2, r3
 8003762:	d107      	bne.n	8003774 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003772:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800377a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	069b      	lsls	r3, r3, #26
 8003784:	429a      	cmp	r2, r3
 8003786:	d107      	bne.n	8003798 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003796:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800379e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	069b      	lsls	r3, r3, #26
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d107      	bne.n	80037bc <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80037ba:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	069b      	lsls	r3, r3, #26
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d107      	bne.n	80037e0 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80037de:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 80037e0:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	f003 0303 	and.w	r3, r3, #3
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d108      	bne.n	8003802 <HAL_ADC_ConfigChannel+0x33e>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0301 	and.w	r3, r3, #1
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d101      	bne.n	8003802 <HAL_ADC_ConfigChannel+0x33e>
 80037fe:	2301      	movs	r3, #1
 8003800:	e000      	b.n	8003804 <HAL_ADC_ConfigChannel+0x340>
 8003802:	2300      	movs	r3, #0
 8003804:	2b00      	cmp	r3, #0
 8003806:	f040 8131 	bne.w	8003a6c <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	2b01      	cmp	r3, #1
 8003810:	d00f      	beq.n	8003832 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2201      	movs	r2, #1
 8003820:	fa02 f303 	lsl.w	r3, r2, r3
 8003824:	43da      	mvns	r2, r3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	400a      	ands	r2, r1
 800382c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8003830:	e049      	b.n	80038c6 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	2201      	movs	r2, #1
 8003840:	409a      	lsls	r2, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	430a      	orrs	r2, r1
 8003848:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	2b09      	cmp	r3, #9
 8003852:	d91c      	bls.n	800388e <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	6999      	ldr	r1, [r3, #24]
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	4613      	mov	r3, r2
 8003860:	005b      	lsls	r3, r3, #1
 8003862:	4413      	add	r3, r2
 8003864:	3b1b      	subs	r3, #27
 8003866:	2207      	movs	r2, #7
 8003868:	fa02 f303 	lsl.w	r3, r2, r3
 800386c:	43db      	mvns	r3, r3
 800386e:	4019      	ands	r1, r3
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	6898      	ldr	r0, [r3, #8]
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	4613      	mov	r3, r2
 800387a:	005b      	lsls	r3, r3, #1
 800387c:	4413      	add	r3, r2
 800387e:	3b1b      	subs	r3, #27
 8003880:	fa00 f203 	lsl.w	r2, r0, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	430a      	orrs	r2, r1
 800388a:	619a      	str	r2, [r3, #24]
 800388c:	e01b      	b.n	80038c6 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	6959      	ldr	r1, [r3, #20]
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	1c5a      	adds	r2, r3, #1
 800389a:	4613      	mov	r3, r2
 800389c:	005b      	lsls	r3, r3, #1
 800389e:	4413      	add	r3, r2
 80038a0:	2207      	movs	r2, #7
 80038a2:	fa02 f303 	lsl.w	r3, r2, r3
 80038a6:	43db      	mvns	r3, r3
 80038a8:	4019      	ands	r1, r3
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	6898      	ldr	r0, [r3, #8]
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	1c5a      	adds	r2, r3, #1
 80038b4:	4613      	mov	r3, r2
 80038b6:	005b      	lsls	r3, r3, #1
 80038b8:	4413      	add	r3, r2
 80038ba:	fa00 f203 	lsl.w	r2, r0, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	430a      	orrs	r2, r1
 80038c4:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038ce:	d004      	beq.n	80038da <HAL_ADC_ConfigChannel+0x416>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a18      	ldr	r2, [pc, #96]	@ (8003938 <HAL_ADC_ConfigChannel+0x474>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d101      	bne.n	80038de <HAL_ADC_ConfigChannel+0x41a>
 80038da:	4b18      	ldr	r3, [pc, #96]	@ (800393c <HAL_ADC_ConfigChannel+0x478>)
 80038dc:	e000      	b.n	80038e0 <HAL_ADC_ConfigChannel+0x41c>
 80038de:	4b18      	ldr	r3, [pc, #96]	@ (8003940 <HAL_ADC_ConfigChannel+0x47c>)
 80038e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2b10      	cmp	r3, #16
 80038e8:	d105      	bne.n	80038f6 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80038ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d015      	beq.n	8003922 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80038fa:	2b11      	cmp	r3, #17
 80038fc:	d105      	bne.n	800390a <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80038fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00b      	beq.n	8003922 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800390e:	2b12      	cmp	r3, #18
 8003910:	f040 80ac 	bne.w	8003a6c <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003914:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800391c:	2b00      	cmp	r3, #0
 800391e:	f040 80a5 	bne.w	8003a6c <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800392a:	d10b      	bne.n	8003944 <HAL_ADC_ConfigChannel+0x480>
 800392c:	4b02      	ldr	r3, [pc, #8]	@ (8003938 <HAL_ADC_ConfigChannel+0x474>)
 800392e:	60fb      	str	r3, [r7, #12]
 8003930:	e023      	b.n	800397a <HAL_ADC_ConfigChannel+0x4b6>
 8003932:	bf00      	nop
 8003934:	83fff000 	.word	0x83fff000
 8003938:	50000100 	.word	0x50000100
 800393c:	50000300 	.word	0x50000300
 8003940:	50000700 	.word	0x50000700
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a4e      	ldr	r2, [pc, #312]	@ (8003a84 <HAL_ADC_ConfigChannel+0x5c0>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d103      	bne.n	8003956 <HAL_ADC_ConfigChannel+0x492>
 800394e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003952:	60fb      	str	r3, [r7, #12]
 8003954:	e011      	b.n	800397a <HAL_ADC_ConfigChannel+0x4b6>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a4b      	ldr	r2, [pc, #300]	@ (8003a88 <HAL_ADC_ConfigChannel+0x5c4>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d102      	bne.n	8003966 <HAL_ADC_ConfigChannel+0x4a2>
 8003960:	4b4a      	ldr	r3, [pc, #296]	@ (8003a8c <HAL_ADC_ConfigChannel+0x5c8>)
 8003962:	60fb      	str	r3, [r7, #12]
 8003964:	e009      	b.n	800397a <HAL_ADC_ConfigChannel+0x4b6>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a48      	ldr	r2, [pc, #288]	@ (8003a8c <HAL_ADC_ConfigChannel+0x5c8>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d102      	bne.n	8003976 <HAL_ADC_ConfigChannel+0x4b2>
 8003970:	4b45      	ldr	r3, [pc, #276]	@ (8003a88 <HAL_ADC_ConfigChannel+0x5c4>)
 8003972:	60fb      	str	r3, [r7, #12]
 8003974:	e001      	b.n	800397a <HAL_ADC_ConfigChannel+0x4b6>
 8003976:	2300      	movs	r3, #0
 8003978:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f003 0303 	and.w	r3, r3, #3
 8003984:	2b01      	cmp	r3, #1
 8003986:	d108      	bne.n	800399a <HAL_ADC_ConfigChannel+0x4d6>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0301 	and.w	r3, r3, #1
 8003992:	2b01      	cmp	r3, #1
 8003994:	d101      	bne.n	800399a <HAL_ADC_ConfigChannel+0x4d6>
 8003996:	2301      	movs	r3, #1
 8003998:	e000      	b.n	800399c <HAL_ADC_ConfigChannel+0x4d8>
 800399a:	2300      	movs	r3, #0
 800399c:	2b00      	cmp	r3, #0
 800399e:	d150      	bne.n	8003a42 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80039a0:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d010      	beq.n	80039c8 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f003 0303 	and.w	r3, r3, #3
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d107      	bne.n	80039c2 <HAL_ADC_ConfigChannel+0x4fe>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d101      	bne.n	80039c2 <HAL_ADC_ConfigChannel+0x4fe>
 80039be:	2301      	movs	r3, #1
 80039c0:	e000      	b.n	80039c4 <HAL_ADC_ConfigChannel+0x500>
 80039c2:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d13c      	bne.n	8003a42 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2b10      	cmp	r3, #16
 80039ce:	d11d      	bne.n	8003a0c <HAL_ADC_ConfigChannel+0x548>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039d8:	d118      	bne.n	8003a0c <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80039da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80039e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80039e4:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80039e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003a90 <HAL_ADC_ConfigChannel+0x5cc>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a2a      	ldr	r2, [pc, #168]	@ (8003a94 <HAL_ADC_ConfigChannel+0x5d0>)
 80039ec:	fba2 2303 	umull	r2, r3, r2, r3
 80039f0:	0c9a      	lsrs	r2, r3, #18
 80039f2:	4613      	mov	r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	4413      	add	r3, r2
 80039f8:	005b      	lsls	r3, r3, #1
 80039fa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80039fc:	e002      	b.n	8003a04 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	3b01      	subs	r3, #1
 8003a02:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1f9      	bne.n	80039fe <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003a0a:	e02e      	b.n	8003a6a <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2b11      	cmp	r3, #17
 8003a12:	d10b      	bne.n	8003a2c <HAL_ADC_ConfigChannel+0x568>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a1c:	d106      	bne.n	8003a2c <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003a1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8003a26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a28:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003a2a:	e01e      	b.n	8003a6a <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2b12      	cmp	r3, #18
 8003a32:	d11a      	bne.n	8003a6a <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003a34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003a3c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a3e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003a40:	e013      	b.n	8003a6a <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a46:	f043 0220 	orr.w	r2, r3, #32
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8003a54:	e00a      	b.n	8003a6c <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5a:	f043 0220 	orr.w	r2, r3, #32
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8003a68:	e000      	b.n	8003a6c <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003a6a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003a74:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	376c      	adds	r7, #108	@ 0x6c
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr
 8003a84:	50000100 	.word	0x50000100
 8003a88:	50000400 	.word	0x50000400
 8003a8c:	50000500 	.word	0x50000500
 8003a90:	2000000c 	.word	0x2000000c
 8003a94:	431bde83 	.word	0x431bde83

08003a98 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b084      	sub	sp, #16
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	f003 0303 	and.w	r3, r3, #3
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d108      	bne.n	8003ac4 <ADC_Disable+0x2c>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0301 	and.w	r3, r3, #1
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d101      	bne.n	8003ac4 <ADC_Disable+0x2c>
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e000      	b.n	8003ac6 <ADC_Disable+0x2e>
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d047      	beq.n	8003b5a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	f003 030d 	and.w	r3, r3, #13
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d10f      	bne.n	8003af8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	689a      	ldr	r2, [r3, #8]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f042 0202 	orr.w	r2, r2, #2
 8003ae6:	609a      	str	r2, [r3, #8]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2203      	movs	r2, #3
 8003aee:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003af0:	f7ff fae2 	bl	80030b8 <HAL_GetTick>
 8003af4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003af6:	e029      	b.n	8003b4c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afc:	f043 0210 	orr.w	r2, r3, #16
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b08:	f043 0201 	orr.w	r2, r3, #1
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e023      	b.n	8003b5c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b14:	f7ff fad0 	bl	80030b8 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d914      	bls.n	8003b4c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	f003 0301 	and.w	r3, r3, #1
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d10d      	bne.n	8003b4c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b34:	f043 0210 	orr.w	r2, r3, #16
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b40:	f043 0201 	orr.w	r2, r3, #1
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e007      	b.n	8003b5c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d0dc      	beq.n	8003b14 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003b5a:	2300      	movs	r3, #0
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3710      	adds	r7, #16
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f003 0307 	and.w	r3, r3, #7
 8003b72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b74:	4b0c      	ldr	r3, [pc, #48]	@ (8003ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b7a:	68ba      	ldr	r2, [r7, #8]
 8003b7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b80:	4013      	ands	r3, r2
 8003b82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003b90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b96:	4a04      	ldr	r2, [pc, #16]	@ (8003ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	60d3      	str	r3, [r2, #12]
}
 8003b9c:	bf00      	nop
 8003b9e:	3714      	adds	r7, #20
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba6:	4770      	bx	lr
 8003ba8:	e000ed00 	.word	0xe000ed00

08003bac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bac:	b480      	push	{r7}
 8003bae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bb0:	4b04      	ldr	r3, [pc, #16]	@ (8003bc4 <__NVIC_GetPriorityGrouping+0x18>)
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	0a1b      	lsrs	r3, r3, #8
 8003bb6:	f003 0307 	and.w	r3, r3, #7
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr
 8003bc4:	e000ed00 	.word	0xe000ed00

08003bc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	4603      	mov	r3, r0
 8003bd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	db0b      	blt.n	8003bf2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bda:	79fb      	ldrb	r3, [r7, #7]
 8003bdc:	f003 021f 	and.w	r2, r3, #31
 8003be0:	4907      	ldr	r1, [pc, #28]	@ (8003c00 <__NVIC_EnableIRQ+0x38>)
 8003be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be6:	095b      	lsrs	r3, r3, #5
 8003be8:	2001      	movs	r0, #1
 8003bea:	fa00 f202 	lsl.w	r2, r0, r2
 8003bee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003bf2:	bf00      	nop
 8003bf4:	370c      	adds	r7, #12
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	e000e100 	.word	0xe000e100

08003c04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	6039      	str	r1, [r7, #0]
 8003c0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	db0a      	blt.n	8003c2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	b2da      	uxtb	r2, r3
 8003c1c:	490c      	ldr	r1, [pc, #48]	@ (8003c50 <__NVIC_SetPriority+0x4c>)
 8003c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c22:	0112      	lsls	r2, r2, #4
 8003c24:	b2d2      	uxtb	r2, r2
 8003c26:	440b      	add	r3, r1
 8003c28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c2c:	e00a      	b.n	8003c44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	b2da      	uxtb	r2, r3
 8003c32:	4908      	ldr	r1, [pc, #32]	@ (8003c54 <__NVIC_SetPriority+0x50>)
 8003c34:	79fb      	ldrb	r3, [r7, #7]
 8003c36:	f003 030f 	and.w	r3, r3, #15
 8003c3a:	3b04      	subs	r3, #4
 8003c3c:	0112      	lsls	r2, r2, #4
 8003c3e:	b2d2      	uxtb	r2, r2
 8003c40:	440b      	add	r3, r1
 8003c42:	761a      	strb	r2, [r3, #24]
}
 8003c44:	bf00      	nop
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr
 8003c50:	e000e100 	.word	0xe000e100
 8003c54:	e000ed00 	.word	0xe000ed00

08003c58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b089      	sub	sp, #36	@ 0x24
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f003 0307 	and.w	r3, r3, #7
 8003c6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	f1c3 0307 	rsb	r3, r3, #7
 8003c72:	2b04      	cmp	r3, #4
 8003c74:	bf28      	it	cs
 8003c76:	2304      	movcs	r3, #4
 8003c78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	3304      	adds	r3, #4
 8003c7e:	2b06      	cmp	r3, #6
 8003c80:	d902      	bls.n	8003c88 <NVIC_EncodePriority+0x30>
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	3b03      	subs	r3, #3
 8003c86:	e000      	b.n	8003c8a <NVIC_EncodePriority+0x32>
 8003c88:	2300      	movs	r3, #0
 8003c8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c8c:	f04f 32ff 	mov.w	r2, #4294967295
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	fa02 f303 	lsl.w	r3, r2, r3
 8003c96:	43da      	mvns	r2, r3
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	401a      	ands	r2, r3
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ca0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8003caa:	43d9      	mvns	r1, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cb0:	4313      	orrs	r3, r2
         );
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3724      	adds	r7, #36	@ 0x24
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr
	...

08003cc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003cd0:	d301      	bcc.n	8003cd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e00f      	b.n	8003cf6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8003d00 <SysTick_Config+0x40>)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003cde:	210f      	movs	r1, #15
 8003ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce4:	f7ff ff8e 	bl	8003c04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ce8:	4b05      	ldr	r3, [pc, #20]	@ (8003d00 <SysTick_Config+0x40>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cee:	4b04      	ldr	r3, [pc, #16]	@ (8003d00 <SysTick_Config+0x40>)
 8003cf0:	2207      	movs	r2, #7
 8003cf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3708      	adds	r7, #8
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	e000e010 	.word	0xe000e010

08003d04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b082      	sub	sp, #8
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f7ff ff29 	bl	8003b64 <__NVIC_SetPriorityGrouping>
}
 8003d12:	bf00      	nop
 8003d14:	3708      	adds	r7, #8
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b086      	sub	sp, #24
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	4603      	mov	r3, r0
 8003d22:	60b9      	str	r1, [r7, #8]
 8003d24:	607a      	str	r2, [r7, #4]
 8003d26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d2c:	f7ff ff3e 	bl	8003bac <__NVIC_GetPriorityGrouping>
 8003d30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	68b9      	ldr	r1, [r7, #8]
 8003d36:	6978      	ldr	r0, [r7, #20]
 8003d38:	f7ff ff8e 	bl	8003c58 <NVIC_EncodePriority>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d42:	4611      	mov	r1, r2
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7ff ff5d 	bl	8003c04 <__NVIC_SetPriority>
}
 8003d4a:	bf00      	nop
 8003d4c:	3718      	adds	r7, #24
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d52:	b580      	push	{r7, lr}
 8003d54:	b082      	sub	sp, #8
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	4603      	mov	r3, r0
 8003d5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7ff ff31 	bl	8003bc8 <__NVIC_EnableIRQ>
}
 8003d66:	bf00      	nop
 8003d68:	3708      	adds	r7, #8
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d6e:	b580      	push	{r7, lr}
 8003d70:	b082      	sub	sp, #8
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f7ff ffa2 	bl	8003cc0 <SysTick_Config>
 8003d7c:	4603      	mov	r3, r0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3708      	adds	r7, #8
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
	...

08003d88 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2b04      	cmp	r3, #4
 8003d94:	d106      	bne.n	8003da4 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003d96:	4b09      	ldr	r3, [pc, #36]	@ (8003dbc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a08      	ldr	r2, [pc, #32]	@ (8003dbc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003d9c:	f043 0304 	orr.w	r3, r3, #4
 8003da0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8003da2:	e005      	b.n	8003db0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003da4:	4b05      	ldr	r3, [pc, #20]	@ (8003dbc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a04      	ldr	r2, [pc, #16]	@ (8003dbc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003daa:	f023 0304 	bic.w	r3, r3, #4
 8003dae:	6013      	str	r3, [r2, #0]
}
 8003db0:	bf00      	nop
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr
 8003dbc:	e000e010 	.word	0xe000e010

08003dc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b087      	sub	sp, #28
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003dce:	e160      	b.n	8004092 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	2101      	movs	r1, #1
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	fa01 f303 	lsl.w	r3, r1, r3
 8003ddc:	4013      	ands	r3, r2
 8003dde:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f000 8152 	beq.w	800408c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f003 0303 	and.w	r3, r3, #3
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d005      	beq.n	8003e00 <HAL_GPIO_Init+0x40>
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f003 0303 	and.w	r3, r3, #3
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d130      	bne.n	8003e62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	005b      	lsls	r3, r3, #1
 8003e0a:	2203      	movs	r2, #3
 8003e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e10:	43db      	mvns	r3, r3
 8003e12:	693a      	ldr	r2, [r7, #16]
 8003e14:	4013      	ands	r3, r2
 8003e16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	68da      	ldr	r2, [r3, #12]
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	005b      	lsls	r3, r3, #1
 8003e20:	fa02 f303 	lsl.w	r3, r2, r3
 8003e24:	693a      	ldr	r2, [r7, #16]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	693a      	ldr	r2, [r7, #16]
 8003e2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e36:	2201      	movs	r2, #1
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3e:	43db      	mvns	r3, r3
 8003e40:	693a      	ldr	r2, [r7, #16]
 8003e42:	4013      	ands	r3, r2
 8003e44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	091b      	lsrs	r3, r3, #4
 8003e4c:	f003 0201 	and.w	r2, r3, #1
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	fa02 f303 	lsl.w	r3, r2, r3
 8003e56:	693a      	ldr	r2, [r7, #16]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	693a      	ldr	r2, [r7, #16]
 8003e60:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f003 0303 	and.w	r3, r3, #3
 8003e6a:	2b03      	cmp	r3, #3
 8003e6c:	d017      	beq.n	8003e9e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	005b      	lsls	r3, r3, #1
 8003e78:	2203      	movs	r2, #3
 8003e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7e:	43db      	mvns	r3, r3
 8003e80:	693a      	ldr	r2, [r7, #16]
 8003e82:	4013      	ands	r3, r2
 8003e84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	689a      	ldr	r2, [r3, #8]
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	005b      	lsls	r3, r3, #1
 8003e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	693a      	ldr	r2, [r7, #16]
 8003e9c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f003 0303 	and.w	r3, r3, #3
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d123      	bne.n	8003ef2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	08da      	lsrs	r2, r3, #3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	3208      	adds	r2, #8
 8003eb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	f003 0307 	and.w	r3, r3, #7
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	220f      	movs	r2, #15
 8003ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec6:	43db      	mvns	r3, r3
 8003ec8:	693a      	ldr	r2, [r7, #16]
 8003eca:	4013      	ands	r3, r2
 8003ecc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	691a      	ldr	r2, [r3, #16]
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	f003 0307 	and.w	r3, r3, #7
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	fa02 f303 	lsl.w	r3, r2, r3
 8003ede:	693a      	ldr	r2, [r7, #16]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	08da      	lsrs	r2, r3, #3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	3208      	adds	r2, #8
 8003eec:	6939      	ldr	r1, [r7, #16]
 8003eee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	005b      	lsls	r3, r3, #1
 8003efc:	2203      	movs	r2, #3
 8003efe:	fa02 f303 	lsl.w	r3, r2, r3
 8003f02:	43db      	mvns	r3, r3
 8003f04:	693a      	ldr	r2, [r7, #16]
 8003f06:	4013      	ands	r3, r2
 8003f08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f003 0203 	and.w	r2, r3, #3
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	005b      	lsls	r3, r3, #1
 8003f16:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1a:	693a      	ldr	r2, [r7, #16]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	693a      	ldr	r2, [r7, #16]
 8003f24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	f000 80ac 	beq.w	800408c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f34:	4b5e      	ldr	r3, [pc, #376]	@ (80040b0 <HAL_GPIO_Init+0x2f0>)
 8003f36:	699b      	ldr	r3, [r3, #24]
 8003f38:	4a5d      	ldr	r2, [pc, #372]	@ (80040b0 <HAL_GPIO_Init+0x2f0>)
 8003f3a:	f043 0301 	orr.w	r3, r3, #1
 8003f3e:	6193      	str	r3, [r2, #24]
 8003f40:	4b5b      	ldr	r3, [pc, #364]	@ (80040b0 <HAL_GPIO_Init+0x2f0>)
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	f003 0301 	and.w	r3, r3, #1
 8003f48:	60bb      	str	r3, [r7, #8]
 8003f4a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003f4c:	4a59      	ldr	r2, [pc, #356]	@ (80040b4 <HAL_GPIO_Init+0x2f4>)
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	089b      	lsrs	r3, r3, #2
 8003f52:	3302      	adds	r3, #2
 8003f54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f58:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	f003 0303 	and.w	r3, r3, #3
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	220f      	movs	r2, #15
 8003f64:	fa02 f303 	lsl.w	r3, r2, r3
 8003f68:	43db      	mvns	r3, r3
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003f76:	d025      	beq.n	8003fc4 <HAL_GPIO_Init+0x204>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	4a4f      	ldr	r2, [pc, #316]	@ (80040b8 <HAL_GPIO_Init+0x2f8>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d01f      	beq.n	8003fc0 <HAL_GPIO_Init+0x200>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	4a4e      	ldr	r2, [pc, #312]	@ (80040bc <HAL_GPIO_Init+0x2fc>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d019      	beq.n	8003fbc <HAL_GPIO_Init+0x1fc>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	4a4d      	ldr	r2, [pc, #308]	@ (80040c0 <HAL_GPIO_Init+0x300>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d013      	beq.n	8003fb8 <HAL_GPIO_Init+0x1f8>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	4a4c      	ldr	r2, [pc, #304]	@ (80040c4 <HAL_GPIO_Init+0x304>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d00d      	beq.n	8003fb4 <HAL_GPIO_Init+0x1f4>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	4a4b      	ldr	r2, [pc, #300]	@ (80040c8 <HAL_GPIO_Init+0x308>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d007      	beq.n	8003fb0 <HAL_GPIO_Init+0x1f0>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	4a4a      	ldr	r2, [pc, #296]	@ (80040cc <HAL_GPIO_Init+0x30c>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d101      	bne.n	8003fac <HAL_GPIO_Init+0x1ec>
 8003fa8:	2306      	movs	r3, #6
 8003faa:	e00c      	b.n	8003fc6 <HAL_GPIO_Init+0x206>
 8003fac:	2307      	movs	r3, #7
 8003fae:	e00a      	b.n	8003fc6 <HAL_GPIO_Init+0x206>
 8003fb0:	2305      	movs	r3, #5
 8003fb2:	e008      	b.n	8003fc6 <HAL_GPIO_Init+0x206>
 8003fb4:	2304      	movs	r3, #4
 8003fb6:	e006      	b.n	8003fc6 <HAL_GPIO_Init+0x206>
 8003fb8:	2303      	movs	r3, #3
 8003fba:	e004      	b.n	8003fc6 <HAL_GPIO_Init+0x206>
 8003fbc:	2302      	movs	r3, #2
 8003fbe:	e002      	b.n	8003fc6 <HAL_GPIO_Init+0x206>
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e000      	b.n	8003fc6 <HAL_GPIO_Init+0x206>
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	697a      	ldr	r2, [r7, #20]
 8003fc8:	f002 0203 	and.w	r2, r2, #3
 8003fcc:	0092      	lsls	r2, r2, #2
 8003fce:	4093      	lsls	r3, r2
 8003fd0:	693a      	ldr	r2, [r7, #16]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003fd6:	4937      	ldr	r1, [pc, #220]	@ (80040b4 <HAL_GPIO_Init+0x2f4>)
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	089b      	lsrs	r3, r3, #2
 8003fdc:	3302      	adds	r3, #2
 8003fde:	693a      	ldr	r2, [r7, #16]
 8003fe0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003fe4:	4b3a      	ldr	r3, [pc, #232]	@ (80040d0 <HAL_GPIO_Init+0x310>)
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	43db      	mvns	r3, r3
 8003fee:	693a      	ldr	r2, [r7, #16]
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d003      	beq.n	8004008 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8004000:	693a      	ldr	r2, [r7, #16]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	4313      	orrs	r3, r2
 8004006:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004008:	4a31      	ldr	r2, [pc, #196]	@ (80040d0 <HAL_GPIO_Init+0x310>)
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800400e:	4b30      	ldr	r3, [pc, #192]	@ (80040d0 <HAL_GPIO_Init+0x310>)
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	43db      	mvns	r3, r3
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	4013      	ands	r3, r2
 800401c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d003      	beq.n	8004032 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800402a:	693a      	ldr	r2, [r7, #16]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	4313      	orrs	r3, r2
 8004030:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004032:	4a27      	ldr	r2, [pc, #156]	@ (80040d0 <HAL_GPIO_Init+0x310>)
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004038:	4b25      	ldr	r3, [pc, #148]	@ (80040d0 <HAL_GPIO_Init+0x310>)
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	43db      	mvns	r3, r3
 8004042:	693a      	ldr	r2, [r7, #16]
 8004044:	4013      	ands	r3, r2
 8004046:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d003      	beq.n	800405c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	4313      	orrs	r3, r2
 800405a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800405c:	4a1c      	ldr	r2, [pc, #112]	@ (80040d0 <HAL_GPIO_Init+0x310>)
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004062:	4b1b      	ldr	r3, [pc, #108]	@ (80040d0 <HAL_GPIO_Init+0x310>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	43db      	mvns	r3, r3
 800406c:	693a      	ldr	r2, [r7, #16]
 800406e:	4013      	ands	r3, r2
 8004070:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800407a:	2b00      	cmp	r3, #0
 800407c:	d003      	beq.n	8004086 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	4313      	orrs	r3, r2
 8004084:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004086:	4a12      	ldr	r2, [pc, #72]	@ (80040d0 <HAL_GPIO_Init+0x310>)
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	3301      	adds	r3, #1
 8004090:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	fa22 f303 	lsr.w	r3, r2, r3
 800409c:	2b00      	cmp	r3, #0
 800409e:	f47f ae97 	bne.w	8003dd0 <HAL_GPIO_Init+0x10>
  }
}
 80040a2:	bf00      	nop
 80040a4:	bf00      	nop
 80040a6:	371c      	adds	r7, #28
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr
 80040b0:	40021000 	.word	0x40021000
 80040b4:	40010000 	.word	0x40010000
 80040b8:	48000400 	.word	0x48000400
 80040bc:	48000800 	.word	0x48000800
 80040c0:	48000c00 	.word	0x48000c00
 80040c4:	48001000 	.word	0x48001000
 80040c8:	48001400 	.word	0x48001400
 80040cc:	48001800 	.word	0x48001800
 80040d0:	40010400 	.word	0x40010400

080040d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b085      	sub	sp, #20
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	460b      	mov	r3, r1
 80040de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	691a      	ldr	r2, [r3, #16]
 80040e4:	887b      	ldrh	r3, [r7, #2]
 80040e6:	4013      	ands	r3, r2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d002      	beq.n	80040f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80040ec:	2301      	movs	r3, #1
 80040ee:	73fb      	strb	r3, [r7, #15]
 80040f0:	e001      	b.n	80040f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80040f2:	2300      	movs	r3, #0
 80040f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80040f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3714      	adds	r7, #20
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr

08004104 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004104:	b480      	push	{r7}
 8004106:	b083      	sub	sp, #12
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	460b      	mov	r3, r1
 800410e:	807b      	strh	r3, [r7, #2]
 8004110:	4613      	mov	r3, r2
 8004112:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004114:	787b      	ldrb	r3, [r7, #1]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d003      	beq.n	8004122 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800411a:	887a      	ldrh	r2, [r7, #2]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004120:	e002      	b.n	8004128 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004122:	887a      	ldrh	r2, [r7, #2]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004128:	bf00      	nop
 800412a:	370c      	adds	r7, #12
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr

08004134 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 800413a:	af00      	add	r7, sp, #0
 800413c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004140:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004144:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004146:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800414a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d102      	bne.n	800415a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	f001 b83a 	b.w	80051ce <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800415a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800415e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	f000 816f 	beq.w	800444e <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004170:	4bb5      	ldr	r3, [pc, #724]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f003 030c 	and.w	r3, r3, #12
 8004178:	2b04      	cmp	r3, #4
 800417a:	d00c      	beq.n	8004196 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800417c:	4bb2      	ldr	r3, [pc, #712]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f003 030c 	and.w	r3, r3, #12
 8004184:	2b08      	cmp	r3, #8
 8004186:	d15c      	bne.n	8004242 <HAL_RCC_OscConfig+0x10e>
 8004188:	4baf      	ldr	r3, [pc, #700]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8004190:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004194:	d155      	bne.n	8004242 <HAL_RCC_OscConfig+0x10e>
 8004196:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800419a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800419e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80041a2:	fa93 f3a3 	rbit	r3, r3
 80041a6:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80041aa:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041ae:	fab3 f383 	clz	r3, r3
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	095b      	lsrs	r3, r3, #5
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	f043 0301 	orr.w	r3, r3, #1
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d102      	bne.n	80041c8 <HAL_RCC_OscConfig+0x94>
 80041c2:	4ba1      	ldr	r3, [pc, #644]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	e015      	b.n	80041f4 <HAL_RCC_OscConfig+0xc0>
 80041c8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80041cc:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d0:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80041d4:	fa93 f3a3 	rbit	r3, r3
 80041d8:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 80041dc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80041e0:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80041e4:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80041e8:	fa93 f3a3 	rbit	r3, r3
 80041ec:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80041f0:	4b95      	ldr	r3, [pc, #596]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 80041f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80041f8:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 80041fc:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8004200:	fa92 f2a2 	rbit	r2, r2
 8004204:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8004208:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800420c:	fab2 f282 	clz	r2, r2
 8004210:	b2d2      	uxtb	r2, r2
 8004212:	f042 0220 	orr.w	r2, r2, #32
 8004216:	b2d2      	uxtb	r2, r2
 8004218:	f002 021f 	and.w	r2, r2, #31
 800421c:	2101      	movs	r1, #1
 800421e:	fa01 f202 	lsl.w	r2, r1, r2
 8004222:	4013      	ands	r3, r2
 8004224:	2b00      	cmp	r3, #0
 8004226:	f000 8111 	beq.w	800444c <HAL_RCC_OscConfig+0x318>
 800422a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800422e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	2b00      	cmp	r3, #0
 8004238:	f040 8108 	bne.w	800444c <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	f000 bfc6 	b.w	80051ce <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004242:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004246:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004252:	d106      	bne.n	8004262 <HAL_RCC_OscConfig+0x12e>
 8004254:	4b7c      	ldr	r3, [pc, #496]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a7b      	ldr	r2, [pc, #492]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 800425a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800425e:	6013      	str	r3, [r2, #0]
 8004260:	e036      	b.n	80042d0 <HAL_RCC_OscConfig+0x19c>
 8004262:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004266:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d10c      	bne.n	800428c <HAL_RCC_OscConfig+0x158>
 8004272:	4b75      	ldr	r3, [pc, #468]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a74      	ldr	r2, [pc, #464]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 8004278:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800427c:	6013      	str	r3, [r2, #0]
 800427e:	4b72      	ldr	r3, [pc, #456]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a71      	ldr	r2, [pc, #452]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 8004284:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004288:	6013      	str	r3, [r2, #0]
 800428a:	e021      	b.n	80042d0 <HAL_RCC_OscConfig+0x19c>
 800428c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004290:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800429c:	d10c      	bne.n	80042b8 <HAL_RCC_OscConfig+0x184>
 800429e:	4b6a      	ldr	r3, [pc, #424]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a69      	ldr	r2, [pc, #420]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 80042a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80042a8:	6013      	str	r3, [r2, #0]
 80042aa:	4b67      	ldr	r3, [pc, #412]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a66      	ldr	r2, [pc, #408]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 80042b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042b4:	6013      	str	r3, [r2, #0]
 80042b6:	e00b      	b.n	80042d0 <HAL_RCC_OscConfig+0x19c>
 80042b8:	4b63      	ldr	r3, [pc, #396]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a62      	ldr	r2, [pc, #392]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 80042be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042c2:	6013      	str	r3, [r2, #0]
 80042c4:	4b60      	ldr	r3, [pc, #384]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a5f      	ldr	r2, [pc, #380]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 80042ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042ce:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042d4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d059      	beq.n	8004394 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042e0:	f7fe feea 	bl	80030b8 <HAL_GetTick>
 80042e4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042e8:	e00a      	b.n	8004300 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80042ea:	f7fe fee5 	bl	80030b8 <HAL_GetTick>
 80042ee:	4602      	mov	r2, r0
 80042f0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	2b64      	cmp	r3, #100	@ 0x64
 80042f8:	d902      	bls.n	8004300 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	f000 bf67 	b.w	80051ce <HAL_RCC_OscConfig+0x109a>
 8004300:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004304:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004308:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800430c:	fa93 f3a3 	rbit	r3, r3
 8004310:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8004314:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004318:	fab3 f383 	clz	r3, r3
 800431c:	b2db      	uxtb	r3, r3
 800431e:	095b      	lsrs	r3, r3, #5
 8004320:	b2db      	uxtb	r3, r3
 8004322:	f043 0301 	orr.w	r3, r3, #1
 8004326:	b2db      	uxtb	r3, r3
 8004328:	2b01      	cmp	r3, #1
 800432a:	d102      	bne.n	8004332 <HAL_RCC_OscConfig+0x1fe>
 800432c:	4b46      	ldr	r3, [pc, #280]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	e015      	b.n	800435e <HAL_RCC_OscConfig+0x22a>
 8004332:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004336:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800433a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800433e:	fa93 f3a3 	rbit	r3, r3
 8004342:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8004346:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800434a:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800434e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8004352:	fa93 f3a3 	rbit	r3, r3
 8004356:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800435a:	4b3b      	ldr	r3, [pc, #236]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 800435c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004362:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8004366:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800436a:	fa92 f2a2 	rbit	r2, r2
 800436e:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8004372:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8004376:	fab2 f282 	clz	r2, r2
 800437a:	b2d2      	uxtb	r2, r2
 800437c:	f042 0220 	orr.w	r2, r2, #32
 8004380:	b2d2      	uxtb	r2, r2
 8004382:	f002 021f 	and.w	r2, r2, #31
 8004386:	2101      	movs	r1, #1
 8004388:	fa01 f202 	lsl.w	r2, r1, r2
 800438c:	4013      	ands	r3, r2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d0ab      	beq.n	80042ea <HAL_RCC_OscConfig+0x1b6>
 8004392:	e05c      	b.n	800444e <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004394:	f7fe fe90 	bl	80030b8 <HAL_GetTick>
 8004398:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800439c:	e00a      	b.n	80043b4 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800439e:	f7fe fe8b 	bl	80030b8 <HAL_GetTick>
 80043a2:	4602      	mov	r2, r0
 80043a4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	2b64      	cmp	r3, #100	@ 0x64
 80043ac:	d902      	bls.n	80043b4 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80043ae:	2303      	movs	r3, #3
 80043b0:	f000 bf0d 	b.w	80051ce <HAL_RCC_OscConfig+0x109a>
 80043b4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80043b8:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043bc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80043c0:	fa93 f3a3 	rbit	r3, r3
 80043c4:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 80043c8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043cc:	fab3 f383 	clz	r3, r3
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	095b      	lsrs	r3, r3, #5
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	f043 0301 	orr.w	r3, r3, #1
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d102      	bne.n	80043e6 <HAL_RCC_OscConfig+0x2b2>
 80043e0:	4b19      	ldr	r3, [pc, #100]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	e015      	b.n	8004412 <HAL_RCC_OscConfig+0x2de>
 80043e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80043ea:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ee:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80043f2:	fa93 f3a3 	rbit	r3, r3
 80043f6:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80043fa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80043fe:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8004402:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8004406:	fa93 f3a3 	rbit	r3, r3
 800440a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800440e:	4b0e      	ldr	r3, [pc, #56]	@ (8004448 <HAL_RCC_OscConfig+0x314>)
 8004410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004412:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004416:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 800441a:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800441e:	fa92 f2a2 	rbit	r2, r2
 8004422:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8004426:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800442a:	fab2 f282 	clz	r2, r2
 800442e:	b2d2      	uxtb	r2, r2
 8004430:	f042 0220 	orr.w	r2, r2, #32
 8004434:	b2d2      	uxtb	r2, r2
 8004436:	f002 021f 	and.w	r2, r2, #31
 800443a:	2101      	movs	r1, #1
 800443c:	fa01 f202 	lsl.w	r2, r1, r2
 8004440:	4013      	ands	r3, r2
 8004442:	2b00      	cmp	r3, #0
 8004444:	d1ab      	bne.n	800439e <HAL_RCC_OscConfig+0x26a>
 8004446:	e002      	b.n	800444e <HAL_RCC_OscConfig+0x31a>
 8004448:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800444c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800444e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004452:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0302 	and.w	r3, r3, #2
 800445e:	2b00      	cmp	r3, #0
 8004460:	f000 817f 	beq.w	8004762 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004464:	4ba7      	ldr	r3, [pc, #668]	@ (8004704 <HAL_RCC_OscConfig+0x5d0>)
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f003 030c 	and.w	r3, r3, #12
 800446c:	2b00      	cmp	r3, #0
 800446e:	d00c      	beq.n	800448a <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004470:	4ba4      	ldr	r3, [pc, #656]	@ (8004704 <HAL_RCC_OscConfig+0x5d0>)
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f003 030c 	and.w	r3, r3, #12
 8004478:	2b08      	cmp	r3, #8
 800447a:	d173      	bne.n	8004564 <HAL_RCC_OscConfig+0x430>
 800447c:	4ba1      	ldr	r3, [pc, #644]	@ (8004704 <HAL_RCC_OscConfig+0x5d0>)
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8004484:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004488:	d16c      	bne.n	8004564 <HAL_RCC_OscConfig+0x430>
 800448a:	2302      	movs	r3, #2
 800448c:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004490:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8004494:	fa93 f3a3 	rbit	r3, r3
 8004498:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 800449c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044a0:	fab3 f383 	clz	r3, r3
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	095b      	lsrs	r3, r3, #5
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	f043 0301 	orr.w	r3, r3, #1
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d102      	bne.n	80044ba <HAL_RCC_OscConfig+0x386>
 80044b4:	4b93      	ldr	r3, [pc, #588]	@ (8004704 <HAL_RCC_OscConfig+0x5d0>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	e013      	b.n	80044e2 <HAL_RCC_OscConfig+0x3ae>
 80044ba:	2302      	movs	r3, #2
 80044bc:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c0:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80044c4:	fa93 f3a3 	rbit	r3, r3
 80044c8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80044cc:	2302      	movs	r3, #2
 80044ce:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80044d2:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80044d6:	fa93 f3a3 	rbit	r3, r3
 80044da:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80044de:	4b89      	ldr	r3, [pc, #548]	@ (8004704 <HAL_RCC_OscConfig+0x5d0>)
 80044e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e2:	2202      	movs	r2, #2
 80044e4:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80044e8:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80044ec:	fa92 f2a2 	rbit	r2, r2
 80044f0:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80044f4:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80044f8:	fab2 f282 	clz	r2, r2
 80044fc:	b2d2      	uxtb	r2, r2
 80044fe:	f042 0220 	orr.w	r2, r2, #32
 8004502:	b2d2      	uxtb	r2, r2
 8004504:	f002 021f 	and.w	r2, r2, #31
 8004508:	2101      	movs	r1, #1
 800450a:	fa01 f202 	lsl.w	r2, r1, r2
 800450e:	4013      	ands	r3, r2
 8004510:	2b00      	cmp	r3, #0
 8004512:	d00a      	beq.n	800452a <HAL_RCC_OscConfig+0x3f6>
 8004514:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004518:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	2b01      	cmp	r3, #1
 8004522:	d002      	beq.n	800452a <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	f000 be52 	b.w	80051ce <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800452a:	4b76      	ldr	r3, [pc, #472]	@ (8004704 <HAL_RCC_OscConfig+0x5d0>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004532:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004536:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	21f8      	movs	r1, #248	@ 0xf8
 8004540:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004544:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8004548:	fa91 f1a1 	rbit	r1, r1
 800454c:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8004550:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8004554:	fab1 f181 	clz	r1, r1
 8004558:	b2c9      	uxtb	r1, r1
 800455a:	408b      	lsls	r3, r1
 800455c:	4969      	ldr	r1, [pc, #420]	@ (8004704 <HAL_RCC_OscConfig+0x5d0>)
 800455e:	4313      	orrs	r3, r2
 8004560:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004562:	e0fe      	b.n	8004762 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004564:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004568:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	2b00      	cmp	r3, #0
 8004572:	f000 8088 	beq.w	8004686 <HAL_RCC_OscConfig+0x552>
 8004576:	2301      	movs	r3, #1
 8004578:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800457c:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004580:	fa93 f3a3 	rbit	r3, r3
 8004584:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8004588:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800458c:	fab3 f383 	clz	r3, r3
 8004590:	b2db      	uxtb	r3, r3
 8004592:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004596:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	461a      	mov	r2, r3
 800459e:	2301      	movs	r3, #1
 80045a0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045a2:	f7fe fd89 	bl	80030b8 <HAL_GetTick>
 80045a6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045aa:	e00a      	b.n	80045c2 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045ac:	f7fe fd84 	bl	80030b8 <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80045b6:	1ad3      	subs	r3, r2, r3
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d902      	bls.n	80045c2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	f000 be06 	b.w	80051ce <HAL_RCC_OscConfig+0x109a>
 80045c2:	2302      	movs	r3, #2
 80045c4:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045c8:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80045cc:	fa93 f3a3 	rbit	r3, r3
 80045d0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 80045d4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045d8:	fab3 f383 	clz	r3, r3
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	095b      	lsrs	r3, r3, #5
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	f043 0301 	orr.w	r3, r3, #1
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d102      	bne.n	80045f2 <HAL_RCC_OscConfig+0x4be>
 80045ec:	4b45      	ldr	r3, [pc, #276]	@ (8004704 <HAL_RCC_OscConfig+0x5d0>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	e013      	b.n	800461a <HAL_RCC_OscConfig+0x4e6>
 80045f2:	2302      	movs	r3, #2
 80045f4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045f8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80045fc:	fa93 f3a3 	rbit	r3, r3
 8004600:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004604:	2302      	movs	r3, #2
 8004606:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800460a:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800460e:	fa93 f3a3 	rbit	r3, r3
 8004612:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004616:	4b3b      	ldr	r3, [pc, #236]	@ (8004704 <HAL_RCC_OscConfig+0x5d0>)
 8004618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800461a:	2202      	movs	r2, #2
 800461c:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8004620:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8004624:	fa92 f2a2 	rbit	r2, r2
 8004628:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 800462c:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8004630:	fab2 f282 	clz	r2, r2
 8004634:	b2d2      	uxtb	r2, r2
 8004636:	f042 0220 	orr.w	r2, r2, #32
 800463a:	b2d2      	uxtb	r2, r2
 800463c:	f002 021f 	and.w	r2, r2, #31
 8004640:	2101      	movs	r1, #1
 8004642:	fa01 f202 	lsl.w	r2, r1, r2
 8004646:	4013      	ands	r3, r2
 8004648:	2b00      	cmp	r3, #0
 800464a:	d0af      	beq.n	80045ac <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800464c:	4b2d      	ldr	r3, [pc, #180]	@ (8004704 <HAL_RCC_OscConfig+0x5d0>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004654:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004658:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	21f8      	movs	r1, #248	@ 0xf8
 8004662:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004666:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800466a:	fa91 f1a1 	rbit	r1, r1
 800466e:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8004672:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8004676:	fab1 f181 	clz	r1, r1
 800467a:	b2c9      	uxtb	r1, r1
 800467c:	408b      	lsls	r3, r1
 800467e:	4921      	ldr	r1, [pc, #132]	@ (8004704 <HAL_RCC_OscConfig+0x5d0>)
 8004680:	4313      	orrs	r3, r2
 8004682:	600b      	str	r3, [r1, #0]
 8004684:	e06d      	b.n	8004762 <HAL_RCC_OscConfig+0x62e>
 8004686:	2301      	movs	r3, #1
 8004688:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800468c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004690:	fa93 f3a3 	rbit	r3, r3
 8004694:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8004698:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800469c:	fab3 f383 	clz	r3, r3
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80046a6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	461a      	mov	r2, r3
 80046ae:	2300      	movs	r3, #0
 80046b0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b2:	f7fe fd01 	bl	80030b8 <HAL_GetTick>
 80046b6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046ba:	e00a      	b.n	80046d2 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046bc:	f7fe fcfc 	bl	80030b8 <HAL_GetTick>
 80046c0:	4602      	mov	r2, r0
 80046c2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d902      	bls.n	80046d2 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	f000 bd7e 	b.w	80051ce <HAL_RCC_OscConfig+0x109a>
 80046d2:	2302      	movs	r3, #2
 80046d4:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046d8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80046dc:	fa93 f3a3 	rbit	r3, r3
 80046e0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 80046e4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046e8:	fab3 f383 	clz	r3, r3
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	095b      	lsrs	r3, r3, #5
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	f043 0301 	orr.w	r3, r3, #1
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d105      	bne.n	8004708 <HAL_RCC_OscConfig+0x5d4>
 80046fc:	4b01      	ldr	r3, [pc, #4]	@ (8004704 <HAL_RCC_OscConfig+0x5d0>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	e016      	b.n	8004730 <HAL_RCC_OscConfig+0x5fc>
 8004702:	bf00      	nop
 8004704:	40021000 	.word	0x40021000
 8004708:	2302      	movs	r3, #2
 800470a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800470e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004712:	fa93 f3a3 	rbit	r3, r3
 8004716:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800471a:	2302      	movs	r3, #2
 800471c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8004720:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8004724:	fa93 f3a3 	rbit	r3, r3
 8004728:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800472c:	4bbf      	ldr	r3, [pc, #764]	@ (8004a2c <HAL_RCC_OscConfig+0x8f8>)
 800472e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004730:	2202      	movs	r2, #2
 8004732:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8004736:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800473a:	fa92 f2a2 	rbit	r2, r2
 800473e:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8004742:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8004746:	fab2 f282 	clz	r2, r2
 800474a:	b2d2      	uxtb	r2, r2
 800474c:	f042 0220 	orr.w	r2, r2, #32
 8004750:	b2d2      	uxtb	r2, r2
 8004752:	f002 021f 	and.w	r2, r2, #31
 8004756:	2101      	movs	r1, #1
 8004758:	fa01 f202 	lsl.w	r2, r1, r2
 800475c:	4013      	ands	r3, r2
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1ac      	bne.n	80046bc <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004762:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004766:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0308 	and.w	r3, r3, #8
 8004772:	2b00      	cmp	r3, #0
 8004774:	f000 8113 	beq.w	800499e <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004778:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800477c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	695b      	ldr	r3, [r3, #20]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d07c      	beq.n	8004882 <HAL_RCC_OscConfig+0x74e>
 8004788:	2301      	movs	r3, #1
 800478a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800478e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004792:	fa93 f3a3 	rbit	r3, r3
 8004796:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 800479a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800479e:	fab3 f383 	clz	r3, r3
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	461a      	mov	r2, r3
 80047a6:	4ba2      	ldr	r3, [pc, #648]	@ (8004a30 <HAL_RCC_OscConfig+0x8fc>)
 80047a8:	4413      	add	r3, r2
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	461a      	mov	r2, r3
 80047ae:	2301      	movs	r3, #1
 80047b0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047b2:	f7fe fc81 	bl	80030b8 <HAL_GetTick>
 80047b6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ba:	e00a      	b.n	80047d2 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047bc:	f7fe fc7c 	bl	80030b8 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80047c6:	1ad3      	subs	r3, r2, r3
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d902      	bls.n	80047d2 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	f000 bcfe 	b.w	80051ce <HAL_RCC_OscConfig+0x109a>
 80047d2:	2302      	movs	r3, #2
 80047d4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047dc:	fa93 f2a3 	rbit	r2, r3
 80047e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047e4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80047e8:	601a      	str	r2, [r3, #0]
 80047ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80047f2:	2202      	movs	r2, #2
 80047f4:	601a      	str	r2, [r3, #0]
 80047f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	fa93 f2a3 	rbit	r2, r3
 8004804:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004808:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800480c:	601a      	str	r2, [r3, #0]
 800480e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004812:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004816:	2202      	movs	r2, #2
 8004818:	601a      	str	r2, [r3, #0]
 800481a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800481e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	fa93 f2a3 	rbit	r2, r3
 8004828:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800482c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004830:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004832:	4b7e      	ldr	r3, [pc, #504]	@ (8004a2c <HAL_RCC_OscConfig+0x8f8>)
 8004834:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004836:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800483a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800483e:	2102      	movs	r1, #2
 8004840:	6019      	str	r1, [r3, #0]
 8004842:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004846:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	fa93 f1a3 	rbit	r1, r3
 8004850:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004854:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004858:	6019      	str	r1, [r3, #0]
  return result;
 800485a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800485e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	fab3 f383 	clz	r3, r3
 8004868:	b2db      	uxtb	r3, r3
 800486a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800486e:	b2db      	uxtb	r3, r3
 8004870:	f003 031f 	and.w	r3, r3, #31
 8004874:	2101      	movs	r1, #1
 8004876:	fa01 f303 	lsl.w	r3, r1, r3
 800487a:	4013      	ands	r3, r2
 800487c:	2b00      	cmp	r3, #0
 800487e:	d09d      	beq.n	80047bc <HAL_RCC_OscConfig+0x688>
 8004880:	e08d      	b.n	800499e <HAL_RCC_OscConfig+0x86a>
 8004882:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004886:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800488a:	2201      	movs	r2, #1
 800488c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800488e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004892:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	fa93 f2a3 	rbit	r2, r3
 800489c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048a0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80048a4:	601a      	str	r2, [r3, #0]
  return result;
 80048a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048aa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80048ae:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048b0:	fab3 f383 	clz	r3, r3
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	461a      	mov	r2, r3
 80048b8:	4b5d      	ldr	r3, [pc, #372]	@ (8004a30 <HAL_RCC_OscConfig+0x8fc>)
 80048ba:	4413      	add	r3, r2
 80048bc:	009b      	lsls	r3, r3, #2
 80048be:	461a      	mov	r2, r3
 80048c0:	2300      	movs	r3, #0
 80048c2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048c4:	f7fe fbf8 	bl	80030b8 <HAL_GetTick>
 80048c8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048cc:	e00a      	b.n	80048e4 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048ce:	f7fe fbf3 	bl	80030b8 <HAL_GetTick>
 80048d2:	4602      	mov	r2, r0
 80048d4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d902      	bls.n	80048e4 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	f000 bc75 	b.w	80051ce <HAL_RCC_OscConfig+0x109a>
 80048e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048e8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80048ec:	2202      	movs	r2, #2
 80048ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048f4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	fa93 f2a3 	rbit	r2, r3
 80048fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004902:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004906:	601a      	str	r2, [r3, #0]
 8004908:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800490c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004910:	2202      	movs	r2, #2
 8004912:	601a      	str	r2, [r3, #0]
 8004914:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004918:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	fa93 f2a3 	rbit	r2, r3
 8004922:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004926:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800492a:	601a      	str	r2, [r3, #0]
 800492c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004930:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004934:	2202      	movs	r2, #2
 8004936:	601a      	str	r2, [r3, #0]
 8004938:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800493c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	fa93 f2a3 	rbit	r2, r3
 8004946:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800494a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800494e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004950:	4b36      	ldr	r3, [pc, #216]	@ (8004a2c <HAL_RCC_OscConfig+0x8f8>)
 8004952:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004954:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004958:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800495c:	2102      	movs	r1, #2
 800495e:	6019      	str	r1, [r3, #0]
 8004960:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004964:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	fa93 f1a3 	rbit	r1, r3
 800496e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004972:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004976:	6019      	str	r1, [r3, #0]
  return result;
 8004978:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800497c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	fab3 f383 	clz	r3, r3
 8004986:	b2db      	uxtb	r3, r3
 8004988:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800498c:	b2db      	uxtb	r3, r3
 800498e:	f003 031f 	and.w	r3, r3, #31
 8004992:	2101      	movs	r1, #1
 8004994:	fa01 f303 	lsl.w	r3, r1, r3
 8004998:	4013      	ands	r3, r2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d197      	bne.n	80048ce <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800499e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0304 	and.w	r3, r3, #4
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f000 81a5 	beq.w	8004cfe <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049b4:	2300      	movs	r3, #0
 80049b6:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049ba:	4b1c      	ldr	r3, [pc, #112]	@ (8004a2c <HAL_RCC_OscConfig+0x8f8>)
 80049bc:	69db      	ldr	r3, [r3, #28]
 80049be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d116      	bne.n	80049f4 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049c6:	4b19      	ldr	r3, [pc, #100]	@ (8004a2c <HAL_RCC_OscConfig+0x8f8>)
 80049c8:	69db      	ldr	r3, [r3, #28]
 80049ca:	4a18      	ldr	r2, [pc, #96]	@ (8004a2c <HAL_RCC_OscConfig+0x8f8>)
 80049cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049d0:	61d3      	str	r3, [r2, #28]
 80049d2:	4b16      	ldr	r3, [pc, #88]	@ (8004a2c <HAL_RCC_OscConfig+0x8f8>)
 80049d4:	69db      	ldr	r3, [r3, #28]
 80049d6:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80049da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80049e2:	601a      	str	r2, [r3, #0]
 80049e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80049ec:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80049ee:	2301      	movs	r3, #1
 80049f0:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049f4:	4b0f      	ldr	r3, [pc, #60]	@ (8004a34 <HAL_RCC_OscConfig+0x900>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d121      	bne.n	8004a44 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a00:	4b0c      	ldr	r3, [pc, #48]	@ (8004a34 <HAL_RCC_OscConfig+0x900>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a0b      	ldr	r2, [pc, #44]	@ (8004a34 <HAL_RCC_OscConfig+0x900>)
 8004a06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a0a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a0c:	f7fe fb54 	bl	80030b8 <HAL_GetTick>
 8004a10:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a14:	e010      	b.n	8004a38 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a16:	f7fe fb4f 	bl	80030b8 <HAL_GetTick>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	2b64      	cmp	r3, #100	@ 0x64
 8004a24:	d908      	bls.n	8004a38 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e3d1      	b.n	80051ce <HAL_RCC_OscConfig+0x109a>
 8004a2a:	bf00      	nop
 8004a2c:	40021000 	.word	0x40021000
 8004a30:	10908120 	.word	0x10908120
 8004a34:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a38:	4b8d      	ldr	r3, [pc, #564]	@ (8004c70 <HAL_RCC_OscConfig+0xb3c>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d0e8      	beq.n	8004a16 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a48:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	d106      	bne.n	8004a62 <HAL_RCC_OscConfig+0x92e>
 8004a54:	4b87      	ldr	r3, [pc, #540]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004a56:	6a1b      	ldr	r3, [r3, #32]
 8004a58:	4a86      	ldr	r2, [pc, #536]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004a5a:	f043 0301 	orr.w	r3, r3, #1
 8004a5e:	6213      	str	r3, [r2, #32]
 8004a60:	e035      	b.n	8004ace <HAL_RCC_OscConfig+0x99a>
 8004a62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a66:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d10c      	bne.n	8004a8c <HAL_RCC_OscConfig+0x958>
 8004a72:	4b80      	ldr	r3, [pc, #512]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004a74:	6a1b      	ldr	r3, [r3, #32]
 8004a76:	4a7f      	ldr	r2, [pc, #508]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004a78:	f023 0301 	bic.w	r3, r3, #1
 8004a7c:	6213      	str	r3, [r2, #32]
 8004a7e:	4b7d      	ldr	r3, [pc, #500]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004a80:	6a1b      	ldr	r3, [r3, #32]
 8004a82:	4a7c      	ldr	r2, [pc, #496]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004a84:	f023 0304 	bic.w	r3, r3, #4
 8004a88:	6213      	str	r3, [r2, #32]
 8004a8a:	e020      	b.n	8004ace <HAL_RCC_OscConfig+0x99a>
 8004a8c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a90:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	2b05      	cmp	r3, #5
 8004a9a:	d10c      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x982>
 8004a9c:	4b75      	ldr	r3, [pc, #468]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004a9e:	6a1b      	ldr	r3, [r3, #32]
 8004aa0:	4a74      	ldr	r2, [pc, #464]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004aa2:	f043 0304 	orr.w	r3, r3, #4
 8004aa6:	6213      	str	r3, [r2, #32]
 8004aa8:	4b72      	ldr	r3, [pc, #456]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004aaa:	6a1b      	ldr	r3, [r3, #32]
 8004aac:	4a71      	ldr	r2, [pc, #452]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004aae:	f043 0301 	orr.w	r3, r3, #1
 8004ab2:	6213      	str	r3, [r2, #32]
 8004ab4:	e00b      	b.n	8004ace <HAL_RCC_OscConfig+0x99a>
 8004ab6:	4b6f      	ldr	r3, [pc, #444]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004ab8:	6a1b      	ldr	r3, [r3, #32]
 8004aba:	4a6e      	ldr	r2, [pc, #440]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004abc:	f023 0301 	bic.w	r3, r3, #1
 8004ac0:	6213      	str	r3, [r2, #32]
 8004ac2:	4b6c      	ldr	r3, [pc, #432]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004ac4:	6a1b      	ldr	r3, [r3, #32]
 8004ac6:	4a6b      	ldr	r2, [pc, #428]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004ac8:	f023 0304 	bic.w	r3, r3, #4
 8004acc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ace:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ad2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	f000 8081 	beq.w	8004be2 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ae0:	f7fe faea 	bl	80030b8 <HAL_GetTick>
 8004ae4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ae8:	e00b      	b.n	8004b02 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004aea:	f7fe fae5 	bl	80030b8 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e365      	b.n	80051ce <HAL_RCC_OscConfig+0x109a>
 8004b02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b06:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004b0a:	2202      	movs	r2, #2
 8004b0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b12:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	fa93 f2a3 	rbit	r2, r3
 8004b1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b20:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004b24:	601a      	str	r2, [r3, #0]
 8004b26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b2a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004b2e:	2202      	movs	r2, #2
 8004b30:	601a      	str	r2, [r3, #0]
 8004b32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b36:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	fa93 f2a3 	rbit	r2, r3
 8004b40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b44:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004b48:	601a      	str	r2, [r3, #0]
  return result;
 8004b4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b4e:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004b52:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b54:	fab3 f383 	clz	r3, r3
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	095b      	lsrs	r3, r3, #5
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	f043 0302 	orr.w	r3, r3, #2
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	2b02      	cmp	r3, #2
 8004b66:	d102      	bne.n	8004b6e <HAL_RCC_OscConfig+0xa3a>
 8004b68:	4b42      	ldr	r3, [pc, #264]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	e013      	b.n	8004b96 <HAL_RCC_OscConfig+0xa62>
 8004b6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b72:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004b76:	2202      	movs	r2, #2
 8004b78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b7a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b7e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	fa93 f2a3 	rbit	r2, r3
 8004b88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b8c:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8004b90:	601a      	str	r2, [r3, #0]
 8004b92:	4b38      	ldr	r3, [pc, #224]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b96:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004b9a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004b9e:	2102      	movs	r1, #2
 8004ba0:	6011      	str	r1, [r2, #0]
 8004ba2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004ba6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004baa:	6812      	ldr	r2, [r2, #0]
 8004bac:	fa92 f1a2 	rbit	r1, r2
 8004bb0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004bb4:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8004bb8:	6011      	str	r1, [r2, #0]
  return result;
 8004bba:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004bbe:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8004bc2:	6812      	ldr	r2, [r2, #0]
 8004bc4:	fab2 f282 	clz	r2, r2
 8004bc8:	b2d2      	uxtb	r2, r2
 8004bca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bce:	b2d2      	uxtb	r2, r2
 8004bd0:	f002 021f 	and.w	r2, r2, #31
 8004bd4:	2101      	movs	r1, #1
 8004bd6:	fa01 f202 	lsl.w	r2, r1, r2
 8004bda:	4013      	ands	r3, r2
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d084      	beq.n	8004aea <HAL_RCC_OscConfig+0x9b6>
 8004be0:	e083      	b.n	8004cea <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004be2:	f7fe fa69 	bl	80030b8 <HAL_GetTick>
 8004be6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bea:	e00b      	b.n	8004c04 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bec:	f7fe fa64 	bl	80030b8 <HAL_GetTick>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d901      	bls.n	8004c04 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e2e4      	b.n	80051ce <HAL_RCC_OscConfig+0x109a>
 8004c04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c08:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004c0c:	2202      	movs	r2, #2
 8004c0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c14:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	fa93 f2a3 	rbit	r2, r3
 8004c1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c22:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004c26:	601a      	str	r2, [r3, #0]
 8004c28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c2c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004c30:	2202      	movs	r2, #2
 8004c32:	601a      	str	r2, [r3, #0]
 8004c34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c38:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	fa93 f2a3 	rbit	r2, r3
 8004c42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c46:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004c4a:	601a      	str	r2, [r3, #0]
  return result;
 8004c4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c50:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004c54:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c56:	fab3 f383 	clz	r3, r3
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	095b      	lsrs	r3, r3, #5
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	f043 0302 	orr.w	r3, r3, #2
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d106      	bne.n	8004c78 <HAL_RCC_OscConfig+0xb44>
 8004c6a:	4b02      	ldr	r3, [pc, #8]	@ (8004c74 <HAL_RCC_OscConfig+0xb40>)
 8004c6c:	6a1b      	ldr	r3, [r3, #32]
 8004c6e:	e017      	b.n	8004ca0 <HAL_RCC_OscConfig+0xb6c>
 8004c70:	40007000 	.word	0x40007000
 8004c74:	40021000 	.word	0x40021000
 8004c78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c7c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004c80:	2202      	movs	r2, #2
 8004c82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c88:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	fa93 f2a3 	rbit	r2, r3
 8004c92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c96:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8004c9a:	601a      	str	r2, [r3, #0]
 8004c9c:	4bb3      	ldr	r3, [pc, #716]	@ (8004f6c <HAL_RCC_OscConfig+0xe38>)
 8004c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004ca4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004ca8:	2102      	movs	r1, #2
 8004caa:	6011      	str	r1, [r2, #0]
 8004cac:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004cb0:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004cb4:	6812      	ldr	r2, [r2, #0]
 8004cb6:	fa92 f1a2 	rbit	r1, r2
 8004cba:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004cbe:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8004cc2:	6011      	str	r1, [r2, #0]
  return result;
 8004cc4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004cc8:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8004ccc:	6812      	ldr	r2, [r2, #0]
 8004cce:	fab2 f282 	clz	r2, r2
 8004cd2:	b2d2      	uxtb	r2, r2
 8004cd4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004cd8:	b2d2      	uxtb	r2, r2
 8004cda:	f002 021f 	and.w	r2, r2, #31
 8004cde:	2101      	movs	r1, #1
 8004ce0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d180      	bne.n	8004bec <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004cea:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d105      	bne.n	8004cfe <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cf2:	4b9e      	ldr	r3, [pc, #632]	@ (8004f6c <HAL_RCC_OscConfig+0xe38>)
 8004cf4:	69db      	ldr	r3, [r3, #28]
 8004cf6:	4a9d      	ldr	r2, [pc, #628]	@ (8004f6c <HAL_RCC_OscConfig+0xe38>)
 8004cf8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cfc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cfe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d02:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	699b      	ldr	r3, [r3, #24]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	f000 825e 	beq.w	80051cc <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d10:	4b96      	ldr	r3, [pc, #600]	@ (8004f6c <HAL_RCC_OscConfig+0xe38>)
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f003 030c 	and.w	r3, r3, #12
 8004d18:	2b08      	cmp	r3, #8
 8004d1a:	f000 821f 	beq.w	800515c <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d22:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	699b      	ldr	r3, [r3, #24]
 8004d2a:	2b02      	cmp	r3, #2
 8004d2c:	f040 8170 	bne.w	8005010 <HAL_RCC_OscConfig+0xedc>
 8004d30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d34:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004d38:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004d3c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d42:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	fa93 f2a3 	rbit	r2, r3
 8004d4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d50:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8004d54:	601a      	str	r2, [r3, #0]
  return result;
 8004d56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d5a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8004d5e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d60:	fab3 f383 	clz	r3, r3
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004d6a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	461a      	mov	r2, r3
 8004d72:	2300      	movs	r3, #0
 8004d74:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d76:	f7fe f99f 	bl	80030b8 <HAL_GetTick>
 8004d7a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d7e:	e009      	b.n	8004d94 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d80:	f7fe f99a 	bl	80030b8 <HAL_GetTick>
 8004d84:	4602      	mov	r2, r0
 8004d86:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d901      	bls.n	8004d94 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e21c      	b.n	80051ce <HAL_RCC_OscConfig+0x109a>
 8004d94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d98:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8004d9c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004da0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004da6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	fa93 f2a3 	rbit	r2, r3
 8004db0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004db4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004db8:	601a      	str	r2, [r3, #0]
  return result;
 8004dba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004dbe:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004dc2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dc4:	fab3 f383 	clz	r3, r3
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	095b      	lsrs	r3, r3, #5
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	f043 0301 	orr.w	r3, r3, #1
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d102      	bne.n	8004dde <HAL_RCC_OscConfig+0xcaa>
 8004dd8:	4b64      	ldr	r3, [pc, #400]	@ (8004f6c <HAL_RCC_OscConfig+0xe38>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	e027      	b.n	8004e2e <HAL_RCC_OscConfig+0xcfa>
 8004dde:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004de2:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8004de6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004dea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004df0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	fa93 f2a3 	rbit	r2, r3
 8004dfa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004dfe:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8004e02:	601a      	str	r2, [r3, #0]
 8004e04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e08:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004e0c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004e10:	601a      	str	r2, [r3, #0]
 8004e12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e16:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	fa93 f2a3 	rbit	r2, r3
 8004e20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e24:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8004e28:	601a      	str	r2, [r3, #0]
 8004e2a:	4b50      	ldr	r3, [pc, #320]	@ (8004f6c <HAL_RCC_OscConfig+0xe38>)
 8004e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e2e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004e32:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004e36:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004e3a:	6011      	str	r1, [r2, #0]
 8004e3c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004e40:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004e44:	6812      	ldr	r2, [r2, #0]
 8004e46:	fa92 f1a2 	rbit	r1, r2
 8004e4a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004e4e:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8004e52:	6011      	str	r1, [r2, #0]
  return result;
 8004e54:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004e58:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8004e5c:	6812      	ldr	r2, [r2, #0]
 8004e5e:	fab2 f282 	clz	r2, r2
 8004e62:	b2d2      	uxtb	r2, r2
 8004e64:	f042 0220 	orr.w	r2, r2, #32
 8004e68:	b2d2      	uxtb	r2, r2
 8004e6a:	f002 021f 	and.w	r2, r2, #31
 8004e6e:	2101      	movs	r1, #1
 8004e70:	fa01 f202 	lsl.w	r2, r1, r2
 8004e74:	4013      	ands	r3, r2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d182      	bne.n	8004d80 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e7a:	4b3c      	ldr	r3, [pc, #240]	@ (8004f6c <HAL_RCC_OscConfig+0xe38>)
 8004e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e7e:	f023 020f 	bic.w	r2, r3, #15
 8004e82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e86:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e8e:	4937      	ldr	r1, [pc, #220]	@ (8004f6c <HAL_RCC_OscConfig+0xe38>)
 8004e90:	4313      	orrs	r3, r2
 8004e92:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8004e94:	4b35      	ldr	r3, [pc, #212]	@ (8004f6c <HAL_RCC_OscConfig+0xe38>)
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8004e9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ea0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	6a19      	ldr	r1, [r3, #32]
 8004ea8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004eac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	69db      	ldr	r3, [r3, #28]
 8004eb4:	430b      	orrs	r3, r1
 8004eb6:	492d      	ldr	r1, [pc, #180]	@ (8004f6c <HAL_RCC_OscConfig+0xe38>)
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	604b      	str	r3, [r1, #4]
 8004ebc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ec0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004ec4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004ec8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ece:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	fa93 f2a3 	rbit	r2, r3
 8004ed8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004edc:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004ee0:	601a      	str	r2, [r3, #0]
  return result;
 8004ee2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ee6:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004eea:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004eec:	fab3 f383 	clz	r3, r3
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004ef6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	461a      	mov	r2, r3
 8004efe:	2301      	movs	r3, #1
 8004f00:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f02:	f7fe f8d9 	bl	80030b8 <HAL_GetTick>
 8004f06:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004f0a:	e009      	b.n	8004f20 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f0c:	f7fe f8d4 	bl	80030b8 <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004f16:	1ad3      	subs	r3, r2, r3
 8004f18:	2b02      	cmp	r3, #2
 8004f1a:	d901      	bls.n	8004f20 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e156      	b.n	80051ce <HAL_RCC_OscConfig+0x109a>
 8004f20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f24:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004f28:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004f2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f32:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	fa93 f2a3 	rbit	r2, r3
 8004f3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f40:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004f44:	601a      	str	r2, [r3, #0]
  return result;
 8004f46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f4a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004f4e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004f50:	fab3 f383 	clz	r3, r3
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	095b      	lsrs	r3, r3, #5
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	f043 0301 	orr.w	r3, r3, #1
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d105      	bne.n	8004f70 <HAL_RCC_OscConfig+0xe3c>
 8004f64:	4b01      	ldr	r3, [pc, #4]	@ (8004f6c <HAL_RCC_OscConfig+0xe38>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	e02a      	b.n	8004fc0 <HAL_RCC_OscConfig+0xe8c>
 8004f6a:	bf00      	nop
 8004f6c:	40021000 	.word	0x40021000
 8004f70:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f74:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004f78:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004f7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f82:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	fa93 f2a3 	rbit	r2, r3
 8004f8c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f90:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8004f94:	601a      	str	r2, [r3, #0]
 8004f96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f9a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8004f9e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004fa2:	601a      	str	r2, [r3, #0]
 8004fa4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fa8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	fa93 f2a3 	rbit	r2, r3
 8004fb2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fb6:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8004fba:	601a      	str	r2, [r3, #0]
 8004fbc:	4b86      	ldr	r3, [pc, #536]	@ (80051d8 <HAL_RCC_OscConfig+0x10a4>)
 8004fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004fc4:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004fc8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004fcc:	6011      	str	r1, [r2, #0]
 8004fce:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004fd2:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004fd6:	6812      	ldr	r2, [r2, #0]
 8004fd8:	fa92 f1a2 	rbit	r1, r2
 8004fdc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004fe0:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8004fe4:	6011      	str	r1, [r2, #0]
  return result;
 8004fe6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004fea:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8004fee:	6812      	ldr	r2, [r2, #0]
 8004ff0:	fab2 f282 	clz	r2, r2
 8004ff4:	b2d2      	uxtb	r2, r2
 8004ff6:	f042 0220 	orr.w	r2, r2, #32
 8004ffa:	b2d2      	uxtb	r2, r2
 8004ffc:	f002 021f 	and.w	r2, r2, #31
 8005000:	2101      	movs	r1, #1
 8005002:	fa01 f202 	lsl.w	r2, r1, r2
 8005006:	4013      	ands	r3, r2
 8005008:	2b00      	cmp	r3, #0
 800500a:	f43f af7f 	beq.w	8004f0c <HAL_RCC_OscConfig+0xdd8>
 800500e:	e0dd      	b.n	80051cc <HAL_RCC_OscConfig+0x1098>
 8005010:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005014:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8005018:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800501c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800501e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005022:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	fa93 f2a3 	rbit	r2, r3
 800502c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005030:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8005034:	601a      	str	r2, [r3, #0]
  return result;
 8005036:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800503a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800503e:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005040:	fab3 f383 	clz	r3, r3
 8005044:	b2db      	uxtb	r3, r3
 8005046:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800504a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	461a      	mov	r2, r3
 8005052:	2300      	movs	r3, #0
 8005054:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005056:	f7fe f82f 	bl	80030b8 <HAL_GetTick>
 800505a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800505e:	e009      	b.n	8005074 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005060:	f7fe f82a 	bl	80030b8 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800506a:	1ad3      	subs	r3, r2, r3
 800506c:	2b02      	cmp	r3, #2
 800506e:	d901      	bls.n	8005074 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8005070:	2303      	movs	r3, #3
 8005072:	e0ac      	b.n	80051ce <HAL_RCC_OscConfig+0x109a>
 8005074:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005078:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800507c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005080:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005082:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005086:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	fa93 f2a3 	rbit	r2, r3
 8005090:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005094:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8005098:	601a      	str	r2, [r3, #0]
  return result;
 800509a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800509e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80050a2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050a4:	fab3 f383 	clz	r3, r3
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	095b      	lsrs	r3, r3, #5
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	f043 0301 	orr.w	r3, r3, #1
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	2b01      	cmp	r3, #1
 80050b6:	d102      	bne.n	80050be <HAL_RCC_OscConfig+0xf8a>
 80050b8:	4b47      	ldr	r3, [pc, #284]	@ (80051d8 <HAL_RCC_OscConfig+0x10a4>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	e027      	b.n	800510e <HAL_RCC_OscConfig+0xfda>
 80050be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050c2:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80050c6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80050ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050d0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	fa93 f2a3 	rbit	r2, r3
 80050da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050de:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80050e2:	601a      	str	r2, [r3, #0]
 80050e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050e8:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80050ec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80050f0:	601a      	str	r2, [r3, #0]
 80050f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050f6:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	fa93 f2a3 	rbit	r2, r3
 8005100:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005104:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8005108:	601a      	str	r2, [r3, #0]
 800510a:	4b33      	ldr	r3, [pc, #204]	@ (80051d8 <HAL_RCC_OscConfig+0x10a4>)
 800510c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005112:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8005116:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800511a:	6011      	str	r1, [r2, #0]
 800511c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005120:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8005124:	6812      	ldr	r2, [r2, #0]
 8005126:	fa92 f1a2 	rbit	r1, r2
 800512a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800512e:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8005132:	6011      	str	r1, [r2, #0]
  return result;
 8005134:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005138:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 800513c:	6812      	ldr	r2, [r2, #0]
 800513e:	fab2 f282 	clz	r2, r2
 8005142:	b2d2      	uxtb	r2, r2
 8005144:	f042 0220 	orr.w	r2, r2, #32
 8005148:	b2d2      	uxtb	r2, r2
 800514a:	f002 021f 	and.w	r2, r2, #31
 800514e:	2101      	movs	r1, #1
 8005150:	fa01 f202 	lsl.w	r2, r1, r2
 8005154:	4013      	ands	r3, r2
 8005156:	2b00      	cmp	r3, #0
 8005158:	d182      	bne.n	8005060 <HAL_RCC_OscConfig+0xf2c>
 800515a:	e037      	b.n	80051cc <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800515c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005160:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	699b      	ldr	r3, [r3, #24]
 8005168:	2b01      	cmp	r3, #1
 800516a:	d101      	bne.n	8005170 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e02e      	b.n	80051ce <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005170:	4b19      	ldr	r3, [pc, #100]	@ (80051d8 <HAL_RCC_OscConfig+0x10a4>)
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8005178:	4b17      	ldr	r3, [pc, #92]	@ (80051d8 <HAL_RCC_OscConfig+0x10a4>)
 800517a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517c:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005180:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005184:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8005188:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800518c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	69db      	ldr	r3, [r3, #28]
 8005194:	429a      	cmp	r2, r3
 8005196:	d117      	bne.n	80051c8 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8005198:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800519c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80051a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051a4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d10b      	bne.n	80051c8 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80051b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80051b4:	f003 020f 	and.w	r2, r3, #15
 80051b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051bc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d001      	beq.n	80051cc <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e000      	b.n	80051ce <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80051cc:	2300      	movs	r3, #0
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	40021000 	.word	0x40021000

080051dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b09e      	sub	sp, #120	@ 0x78
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
 80051e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80051e6:	2300      	movs	r3, #0
 80051e8:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d101      	bne.n	80051f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e162      	b.n	80054ba <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80051f4:	4b90      	ldr	r3, [pc, #576]	@ (8005438 <HAL_RCC_ClockConfig+0x25c>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0307 	and.w	r3, r3, #7
 80051fc:	683a      	ldr	r2, [r7, #0]
 80051fe:	429a      	cmp	r2, r3
 8005200:	d910      	bls.n	8005224 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005202:	4b8d      	ldr	r3, [pc, #564]	@ (8005438 <HAL_RCC_ClockConfig+0x25c>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f023 0207 	bic.w	r2, r3, #7
 800520a:	498b      	ldr	r1, [pc, #556]	@ (8005438 <HAL_RCC_ClockConfig+0x25c>)
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	4313      	orrs	r3, r2
 8005210:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005212:	4b89      	ldr	r3, [pc, #548]	@ (8005438 <HAL_RCC_ClockConfig+0x25c>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 0307 	and.w	r3, r3, #7
 800521a:	683a      	ldr	r2, [r7, #0]
 800521c:	429a      	cmp	r2, r3
 800521e:	d001      	beq.n	8005224 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e14a      	b.n	80054ba <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 0302 	and.w	r3, r3, #2
 800522c:	2b00      	cmp	r3, #0
 800522e:	d008      	beq.n	8005242 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005230:	4b82      	ldr	r3, [pc, #520]	@ (800543c <HAL_RCC_ClockConfig+0x260>)
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	497f      	ldr	r1, [pc, #508]	@ (800543c <HAL_RCC_ClockConfig+0x260>)
 800523e:	4313      	orrs	r3, r2
 8005240:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	2b00      	cmp	r3, #0
 800524c:	f000 80dc 	beq.w	8005408 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d13c      	bne.n	80052d2 <HAL_RCC_ClockConfig+0xf6>
 8005258:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800525c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800525e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005260:	fa93 f3a3 	rbit	r3, r3
 8005264:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8005266:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005268:	fab3 f383 	clz	r3, r3
 800526c:	b2db      	uxtb	r3, r3
 800526e:	095b      	lsrs	r3, r3, #5
 8005270:	b2db      	uxtb	r3, r3
 8005272:	f043 0301 	orr.w	r3, r3, #1
 8005276:	b2db      	uxtb	r3, r3
 8005278:	2b01      	cmp	r3, #1
 800527a:	d102      	bne.n	8005282 <HAL_RCC_ClockConfig+0xa6>
 800527c:	4b6f      	ldr	r3, [pc, #444]	@ (800543c <HAL_RCC_ClockConfig+0x260>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	e00f      	b.n	80052a2 <HAL_RCC_ClockConfig+0xc6>
 8005282:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005286:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005288:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800528a:	fa93 f3a3 	rbit	r3, r3
 800528e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005290:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005294:	663b      	str	r3, [r7, #96]	@ 0x60
 8005296:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005298:	fa93 f3a3 	rbit	r3, r3
 800529c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800529e:	4b67      	ldr	r3, [pc, #412]	@ (800543c <HAL_RCC_ClockConfig+0x260>)
 80052a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80052a6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80052a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80052aa:	fa92 f2a2 	rbit	r2, r2
 80052ae:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80052b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80052b2:	fab2 f282 	clz	r2, r2
 80052b6:	b2d2      	uxtb	r2, r2
 80052b8:	f042 0220 	orr.w	r2, r2, #32
 80052bc:	b2d2      	uxtb	r2, r2
 80052be:	f002 021f 	and.w	r2, r2, #31
 80052c2:	2101      	movs	r1, #1
 80052c4:	fa01 f202 	lsl.w	r2, r1, r2
 80052c8:	4013      	ands	r3, r2
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d17b      	bne.n	80053c6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e0f3      	b.n	80054ba <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	2b02      	cmp	r3, #2
 80052d8:	d13c      	bne.n	8005354 <HAL_RCC_ClockConfig+0x178>
 80052da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80052de:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052e2:	fa93 f3a3 	rbit	r3, r3
 80052e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80052e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052ea:	fab3 f383 	clz	r3, r3
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	095b      	lsrs	r3, r3, #5
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	f043 0301 	orr.w	r3, r3, #1
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d102      	bne.n	8005304 <HAL_RCC_ClockConfig+0x128>
 80052fe:	4b4f      	ldr	r3, [pc, #316]	@ (800543c <HAL_RCC_ClockConfig+0x260>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	e00f      	b.n	8005324 <HAL_RCC_ClockConfig+0x148>
 8005304:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005308:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800530a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800530c:	fa93 f3a3 	rbit	r3, r3
 8005310:	647b      	str	r3, [r7, #68]	@ 0x44
 8005312:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005316:	643b      	str	r3, [r7, #64]	@ 0x40
 8005318:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800531a:	fa93 f3a3 	rbit	r3, r3
 800531e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005320:	4b46      	ldr	r3, [pc, #280]	@ (800543c <HAL_RCC_ClockConfig+0x260>)
 8005322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005324:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005328:	63ba      	str	r2, [r7, #56]	@ 0x38
 800532a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800532c:	fa92 f2a2 	rbit	r2, r2
 8005330:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8005332:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005334:	fab2 f282 	clz	r2, r2
 8005338:	b2d2      	uxtb	r2, r2
 800533a:	f042 0220 	orr.w	r2, r2, #32
 800533e:	b2d2      	uxtb	r2, r2
 8005340:	f002 021f 	and.w	r2, r2, #31
 8005344:	2101      	movs	r1, #1
 8005346:	fa01 f202 	lsl.w	r2, r1, r2
 800534a:	4013      	ands	r3, r2
 800534c:	2b00      	cmp	r3, #0
 800534e:	d13a      	bne.n	80053c6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e0b2      	b.n	80054ba <HAL_RCC_ClockConfig+0x2de>
 8005354:	2302      	movs	r3, #2
 8005356:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800535a:	fa93 f3a3 	rbit	r3, r3
 800535e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8005360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005362:	fab3 f383 	clz	r3, r3
 8005366:	b2db      	uxtb	r3, r3
 8005368:	095b      	lsrs	r3, r3, #5
 800536a:	b2db      	uxtb	r3, r3
 800536c:	f043 0301 	orr.w	r3, r3, #1
 8005370:	b2db      	uxtb	r3, r3
 8005372:	2b01      	cmp	r3, #1
 8005374:	d102      	bne.n	800537c <HAL_RCC_ClockConfig+0x1a0>
 8005376:	4b31      	ldr	r3, [pc, #196]	@ (800543c <HAL_RCC_ClockConfig+0x260>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	e00d      	b.n	8005398 <HAL_RCC_ClockConfig+0x1bc>
 800537c:	2302      	movs	r3, #2
 800537e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005382:	fa93 f3a3 	rbit	r3, r3
 8005386:	627b      	str	r3, [r7, #36]	@ 0x24
 8005388:	2302      	movs	r3, #2
 800538a:	623b      	str	r3, [r7, #32]
 800538c:	6a3b      	ldr	r3, [r7, #32]
 800538e:	fa93 f3a3 	rbit	r3, r3
 8005392:	61fb      	str	r3, [r7, #28]
 8005394:	4b29      	ldr	r3, [pc, #164]	@ (800543c <HAL_RCC_ClockConfig+0x260>)
 8005396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005398:	2202      	movs	r2, #2
 800539a:	61ba      	str	r2, [r7, #24]
 800539c:	69ba      	ldr	r2, [r7, #24]
 800539e:	fa92 f2a2 	rbit	r2, r2
 80053a2:	617a      	str	r2, [r7, #20]
  return result;
 80053a4:	697a      	ldr	r2, [r7, #20]
 80053a6:	fab2 f282 	clz	r2, r2
 80053aa:	b2d2      	uxtb	r2, r2
 80053ac:	f042 0220 	orr.w	r2, r2, #32
 80053b0:	b2d2      	uxtb	r2, r2
 80053b2:	f002 021f 	and.w	r2, r2, #31
 80053b6:	2101      	movs	r1, #1
 80053b8:	fa01 f202 	lsl.w	r2, r1, r2
 80053bc:	4013      	ands	r3, r2
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d101      	bne.n	80053c6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e079      	b.n	80054ba <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053c6:	4b1d      	ldr	r3, [pc, #116]	@ (800543c <HAL_RCC_ClockConfig+0x260>)
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	f023 0203 	bic.w	r2, r3, #3
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	491a      	ldr	r1, [pc, #104]	@ (800543c <HAL_RCC_ClockConfig+0x260>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80053d8:	f7fd fe6e 	bl	80030b8 <HAL_GetTick>
 80053dc:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053de:	e00a      	b.n	80053f6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053e0:	f7fd fe6a 	bl	80030b8 <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d901      	bls.n	80053f6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e061      	b.n	80054ba <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053f6:	4b11      	ldr	r3, [pc, #68]	@ (800543c <HAL_RCC_ClockConfig+0x260>)
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f003 020c 	and.w	r2, r3, #12
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	429a      	cmp	r2, r3
 8005406:	d1eb      	bne.n	80053e0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005408:	4b0b      	ldr	r3, [pc, #44]	@ (8005438 <HAL_RCC_ClockConfig+0x25c>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 0307 	and.w	r3, r3, #7
 8005410:	683a      	ldr	r2, [r7, #0]
 8005412:	429a      	cmp	r2, r3
 8005414:	d214      	bcs.n	8005440 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005416:	4b08      	ldr	r3, [pc, #32]	@ (8005438 <HAL_RCC_ClockConfig+0x25c>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f023 0207 	bic.w	r2, r3, #7
 800541e:	4906      	ldr	r1, [pc, #24]	@ (8005438 <HAL_RCC_ClockConfig+0x25c>)
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	4313      	orrs	r3, r2
 8005424:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005426:	4b04      	ldr	r3, [pc, #16]	@ (8005438 <HAL_RCC_ClockConfig+0x25c>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 0307 	and.w	r3, r3, #7
 800542e:	683a      	ldr	r2, [r7, #0]
 8005430:	429a      	cmp	r2, r3
 8005432:	d005      	beq.n	8005440 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e040      	b.n	80054ba <HAL_RCC_ClockConfig+0x2de>
 8005438:	40022000 	.word	0x40022000
 800543c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0304 	and.w	r3, r3, #4
 8005448:	2b00      	cmp	r3, #0
 800544a:	d008      	beq.n	800545e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800544c:	4b1d      	ldr	r3, [pc, #116]	@ (80054c4 <HAL_RCC_ClockConfig+0x2e8>)
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	491a      	ldr	r1, [pc, #104]	@ (80054c4 <HAL_RCC_ClockConfig+0x2e8>)
 800545a:	4313      	orrs	r3, r2
 800545c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 0308 	and.w	r3, r3, #8
 8005466:	2b00      	cmp	r3, #0
 8005468:	d009      	beq.n	800547e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800546a:	4b16      	ldr	r3, [pc, #88]	@ (80054c4 <HAL_RCC_ClockConfig+0x2e8>)
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	00db      	lsls	r3, r3, #3
 8005478:	4912      	ldr	r1, [pc, #72]	@ (80054c4 <HAL_RCC_ClockConfig+0x2e8>)
 800547a:	4313      	orrs	r3, r2
 800547c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800547e:	f000 f829 	bl	80054d4 <HAL_RCC_GetSysClockFreq>
 8005482:	4601      	mov	r1, r0
 8005484:	4b0f      	ldr	r3, [pc, #60]	@ (80054c4 <HAL_RCC_ClockConfig+0x2e8>)
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800548c:	22f0      	movs	r2, #240	@ 0xf0
 800548e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005490:	693a      	ldr	r2, [r7, #16]
 8005492:	fa92 f2a2 	rbit	r2, r2
 8005496:	60fa      	str	r2, [r7, #12]
  return result;
 8005498:	68fa      	ldr	r2, [r7, #12]
 800549a:	fab2 f282 	clz	r2, r2
 800549e:	b2d2      	uxtb	r2, r2
 80054a0:	40d3      	lsrs	r3, r2
 80054a2:	4a09      	ldr	r2, [pc, #36]	@ (80054c8 <HAL_RCC_ClockConfig+0x2ec>)
 80054a4:	5cd3      	ldrb	r3, [r2, r3]
 80054a6:	fa21 f303 	lsr.w	r3, r1, r3
 80054aa:	4a08      	ldr	r2, [pc, #32]	@ (80054cc <HAL_RCC_ClockConfig+0x2f0>)
 80054ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80054ae:	4b08      	ldr	r3, [pc, #32]	@ (80054d0 <HAL_RCC_ClockConfig+0x2f4>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4618      	mov	r0, r3
 80054b4:	f7fd fdbc 	bl	8003030 <HAL_InitTick>
  
  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3778      	adds	r7, #120	@ 0x78
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	40021000 	.word	0x40021000
 80054c8:	08006390 	.word	0x08006390
 80054cc:	2000000c 	.word	0x2000000c
 80054d0:	20000010 	.word	0x20000010

080054d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b087      	sub	sp, #28
 80054d8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80054da:	2300      	movs	r3, #0
 80054dc:	60fb      	str	r3, [r7, #12]
 80054de:	2300      	movs	r3, #0
 80054e0:	60bb      	str	r3, [r7, #8]
 80054e2:	2300      	movs	r3, #0
 80054e4:	617b      	str	r3, [r7, #20]
 80054e6:	2300      	movs	r3, #0
 80054e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80054ea:	2300      	movs	r3, #0
 80054ec:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80054ee:	4b1f      	ldr	r3, [pc, #124]	@ (800556c <HAL_RCC_GetSysClockFreq+0x98>)
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f003 030c 	and.w	r3, r3, #12
 80054fa:	2b04      	cmp	r3, #4
 80054fc:	d002      	beq.n	8005504 <HAL_RCC_GetSysClockFreq+0x30>
 80054fe:	2b08      	cmp	r3, #8
 8005500:	d003      	beq.n	800550a <HAL_RCC_GetSysClockFreq+0x36>
 8005502:	e029      	b.n	8005558 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005504:	4b1a      	ldr	r3, [pc, #104]	@ (8005570 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005506:	613b      	str	r3, [r7, #16]
      break;
 8005508:	e029      	b.n	800555e <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	0c9b      	lsrs	r3, r3, #18
 800550e:	f003 030f 	and.w	r3, r3, #15
 8005512:	4a18      	ldr	r2, [pc, #96]	@ (8005574 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005514:	5cd3      	ldrb	r3, [r2, r3]
 8005516:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8005518:	4b14      	ldr	r3, [pc, #80]	@ (800556c <HAL_RCC_GetSysClockFreq+0x98>)
 800551a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800551c:	f003 030f 	and.w	r3, r3, #15
 8005520:	4a15      	ldr	r2, [pc, #84]	@ (8005578 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005522:	5cd3      	ldrb	r3, [r2, r3]
 8005524:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800552c:	2b00      	cmp	r3, #0
 800552e:	d008      	beq.n	8005542 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005530:	4a0f      	ldr	r2, [pc, #60]	@ (8005570 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	fbb2 f2f3 	udiv	r2, r2, r3
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	fb02 f303 	mul.w	r3, r2, r3
 800553e:	617b      	str	r3, [r7, #20]
 8005540:	e007      	b.n	8005552 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005542:	4a0b      	ldr	r2, [pc, #44]	@ (8005570 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	fbb2 f2f3 	udiv	r2, r2, r3
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	fb02 f303 	mul.w	r3, r2, r3
 8005550:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	613b      	str	r3, [r7, #16]
      break;
 8005556:	e002      	b.n	800555e <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005558:	4b05      	ldr	r3, [pc, #20]	@ (8005570 <HAL_RCC_GetSysClockFreq+0x9c>)
 800555a:	613b      	str	r3, [r7, #16]
      break;
 800555c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800555e:	693b      	ldr	r3, [r7, #16]
}
 8005560:	4618      	mov	r0, r3
 8005562:	371c      	adds	r7, #28
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr
 800556c:	40021000 	.word	0x40021000
 8005570:	007a1200 	.word	0x007a1200
 8005574:	080063a0 	.word	0x080063a0
 8005578:	080063b0 	.word	0x080063b0

0800557c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b092      	sub	sp, #72	@ 0x48
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005584:	2300      	movs	r3, #0
 8005586:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8005588:	2300      	movs	r3, #0
 800558a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800558c:	2300      	movs	r3, #0
 800558e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800559a:	2b00      	cmp	r3, #0
 800559c:	f000 80d4 	beq.w	8005748 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055a0:	4b4e      	ldr	r3, [pc, #312]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055a2:	69db      	ldr	r3, [r3, #28]
 80055a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d10e      	bne.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055ac:	4b4b      	ldr	r3, [pc, #300]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055ae:	69db      	ldr	r3, [r3, #28]
 80055b0:	4a4a      	ldr	r2, [pc, #296]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055b6:	61d3      	str	r3, [r2, #28]
 80055b8:	4b48      	ldr	r3, [pc, #288]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055ba:	69db      	ldr	r3, [r3, #28]
 80055bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055c0:	60bb      	str	r3, [r7, #8]
 80055c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055c4:	2301      	movs	r3, #1
 80055c6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055ca:	4b45      	ldr	r3, [pc, #276]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d118      	bne.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055d6:	4b42      	ldr	r3, [pc, #264]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a41      	ldr	r2, [pc, #260]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055e0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055e2:	f7fd fd69 	bl	80030b8 <HAL_GetTick>
 80055e6:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055e8:	e008      	b.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055ea:	f7fd fd65 	bl	80030b8 <HAL_GetTick>
 80055ee:	4602      	mov	r2, r0
 80055f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	2b64      	cmp	r3, #100	@ 0x64
 80055f6:	d901      	bls.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	e1d6      	b.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055fc:	4b38      	ldr	r3, [pc, #224]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005604:	2b00      	cmp	r3, #0
 8005606:	d0f0      	beq.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005608:	4b34      	ldr	r3, [pc, #208]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800560a:	6a1b      	ldr	r3, [r3, #32]
 800560c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005610:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005612:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005614:	2b00      	cmp	r3, #0
 8005616:	f000 8084 	beq.w	8005722 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005622:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005624:	429a      	cmp	r2, r3
 8005626:	d07c      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005628:	4b2c      	ldr	r3, [pc, #176]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800562a:	6a1b      	ldr	r3, [r3, #32]
 800562c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005630:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005632:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005636:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800563a:	fa93 f3a3 	rbit	r3, r3
 800563e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8005640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005642:	fab3 f383 	clz	r3, r3
 8005646:	b2db      	uxtb	r3, r3
 8005648:	461a      	mov	r2, r3
 800564a:	4b26      	ldr	r3, [pc, #152]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800564c:	4413      	add	r3, r2
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	461a      	mov	r2, r3
 8005652:	2301      	movs	r3, #1
 8005654:	6013      	str	r3, [r2, #0]
 8005656:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800565a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800565c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800565e:	fa93 f3a3 	rbit	r3, r3
 8005662:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005664:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005666:	fab3 f383 	clz	r3, r3
 800566a:	b2db      	uxtb	r3, r3
 800566c:	461a      	mov	r2, r3
 800566e:	4b1d      	ldr	r3, [pc, #116]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005670:	4413      	add	r3, r2
 8005672:	009b      	lsls	r3, r3, #2
 8005674:	461a      	mov	r2, r3
 8005676:	2300      	movs	r3, #0
 8005678:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800567a:	4a18      	ldr	r2, [pc, #96]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800567c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800567e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005680:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005682:	f003 0301 	and.w	r3, r3, #1
 8005686:	2b00      	cmp	r3, #0
 8005688:	d04b      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800568a:	f7fd fd15 	bl	80030b8 <HAL_GetTick>
 800568e:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005690:	e00a      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005692:	f7fd fd11 	bl	80030b8 <HAL_GetTick>
 8005696:	4602      	mov	r2, r0
 8005698:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d901      	bls.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80056a4:	2303      	movs	r3, #3
 80056a6:	e180      	b.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80056a8:	2302      	movs	r3, #2
 80056aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ae:	fa93 f3a3 	rbit	r3, r3
 80056b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80056b4:	2302      	movs	r3, #2
 80056b6:	623b      	str	r3, [r7, #32]
 80056b8:	6a3b      	ldr	r3, [r7, #32]
 80056ba:	fa93 f3a3 	rbit	r3, r3
 80056be:	61fb      	str	r3, [r7, #28]
  return result;
 80056c0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056c2:	fab3 f383 	clz	r3, r3
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	095b      	lsrs	r3, r3, #5
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	f043 0302 	orr.w	r3, r3, #2
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	2b02      	cmp	r3, #2
 80056d4:	d108      	bne.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80056d6:	4b01      	ldr	r3, [pc, #4]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056d8:	6a1b      	ldr	r3, [r3, #32]
 80056da:	e00d      	b.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80056dc:	40021000 	.word	0x40021000
 80056e0:	40007000 	.word	0x40007000
 80056e4:	10908100 	.word	0x10908100
 80056e8:	2302      	movs	r3, #2
 80056ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ec:	69bb      	ldr	r3, [r7, #24]
 80056ee:	fa93 f3a3 	rbit	r3, r3
 80056f2:	617b      	str	r3, [r7, #20]
 80056f4:	4b9a      	ldr	r3, [pc, #616]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80056f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f8:	2202      	movs	r2, #2
 80056fa:	613a      	str	r2, [r7, #16]
 80056fc:	693a      	ldr	r2, [r7, #16]
 80056fe:	fa92 f2a2 	rbit	r2, r2
 8005702:	60fa      	str	r2, [r7, #12]
  return result;
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	fab2 f282 	clz	r2, r2
 800570a:	b2d2      	uxtb	r2, r2
 800570c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005710:	b2d2      	uxtb	r2, r2
 8005712:	f002 021f 	and.w	r2, r2, #31
 8005716:	2101      	movs	r1, #1
 8005718:	fa01 f202 	lsl.w	r2, r1, r2
 800571c:	4013      	ands	r3, r2
 800571e:	2b00      	cmp	r3, #0
 8005720:	d0b7      	beq.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005722:	4b8f      	ldr	r3, [pc, #572]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005724:	6a1b      	ldr	r3, [r3, #32]
 8005726:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	498c      	ldr	r1, [pc, #560]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005730:	4313      	orrs	r3, r2
 8005732:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005734:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005738:	2b01      	cmp	r3, #1
 800573a:	d105      	bne.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800573c:	4b88      	ldr	r3, [pc, #544]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800573e:	69db      	ldr	r3, [r3, #28]
 8005740:	4a87      	ldr	r2, [pc, #540]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005742:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005746:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0301 	and.w	r3, r3, #1
 8005750:	2b00      	cmp	r3, #0
 8005752:	d008      	beq.n	8005766 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005754:	4b82      	ldr	r3, [pc, #520]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005758:	f023 0203 	bic.w	r2, r3, #3
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	497f      	ldr	r1, [pc, #508]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005762:	4313      	orrs	r3, r2
 8005764:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 0302 	and.w	r3, r3, #2
 800576e:	2b00      	cmp	r3, #0
 8005770:	d008      	beq.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005772:	4b7b      	ldr	r3, [pc, #492]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005776:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	68db      	ldr	r3, [r3, #12]
 800577e:	4978      	ldr	r1, [pc, #480]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005780:	4313      	orrs	r3, r2
 8005782:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 0304 	and.w	r3, r3, #4
 800578c:	2b00      	cmp	r3, #0
 800578e:	d008      	beq.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005790:	4b73      	ldr	r3, [pc, #460]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005794:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	691b      	ldr	r3, [r3, #16]
 800579c:	4970      	ldr	r1, [pc, #448]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800579e:	4313      	orrs	r3, r2
 80057a0:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f003 0320 	and.w	r3, r3, #32
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d008      	beq.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057ae:	4b6c      	ldr	r3, [pc, #432]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80057b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057b2:	f023 0210 	bic.w	r2, r3, #16
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	69db      	ldr	r3, [r3, #28]
 80057ba:	4969      	ldr	r1, [pc, #420]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80057bc:	4313      	orrs	r3, r2
 80057be:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d008      	beq.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80057cc:	4b64      	ldr	r3, [pc, #400]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057d8:	4961      	ldr	r1, [pc, #388]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80057da:	4313      	orrs	r3, r2
 80057dc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d008      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80057ea:	4b5d      	ldr	r3, [pc, #372]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80057ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ee:	f023 0220 	bic.w	r2, r3, #32
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a1b      	ldr	r3, [r3, #32]
 80057f6:	495a      	ldr	r1, [pc, #360]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80057f8:	4313      	orrs	r3, r2
 80057fa:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d008      	beq.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005808:	4b55      	ldr	r3, [pc, #340]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800580a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800580c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005814:	4952      	ldr	r1, [pc, #328]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005816:	4313      	orrs	r3, r2
 8005818:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f003 0308 	and.w	r3, r3, #8
 8005822:	2b00      	cmp	r3, #0
 8005824:	d008      	beq.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005826:	4b4e      	ldr	r3, [pc, #312]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800582a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	494b      	ldr	r1, [pc, #300]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005834:	4313      	orrs	r3, r2
 8005836:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 0310 	and.w	r3, r3, #16
 8005840:	2b00      	cmp	r3, #0
 8005842:	d008      	beq.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005844:	4b46      	ldr	r3, [pc, #280]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005848:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	699b      	ldr	r3, [r3, #24]
 8005850:	4943      	ldr	r1, [pc, #268]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005852:	4313      	orrs	r3, r2
 8005854:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800585e:	2b00      	cmp	r3, #0
 8005860:	d008      	beq.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005862:	4b3f      	ldr	r3, [pc, #252]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800586e:	493c      	ldr	r1, [pc, #240]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005870:	4313      	orrs	r3, r2
 8005872:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800587c:	2b00      	cmp	r3, #0
 800587e:	d008      	beq.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005880:	4b37      	ldr	r3, [pc, #220]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005884:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800588c:	4934      	ldr	r1, [pc, #208]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800588e:	4313      	orrs	r3, r2
 8005890:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800589a:	2b00      	cmp	r3, #0
 800589c:	d008      	beq.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800589e:	4b30      	ldr	r3, [pc, #192]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80058a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058a2:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058aa:	492d      	ldr	r1, [pc, #180]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80058ac:	4313      	orrs	r3, r2
 80058ae:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d008      	beq.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80058bc:	4b28      	ldr	r3, [pc, #160]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80058be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058c8:	4925      	ldr	r1, [pc, #148]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80058ca:	4313      	orrs	r3, r2
 80058cc:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d008      	beq.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80058da:	4b21      	ldr	r3, [pc, #132]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80058dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058de:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e6:	491e      	ldr	r1, [pc, #120]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80058e8:	4313      	orrs	r3, r2
 80058ea:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d008      	beq.n	800590a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80058f8:	4b19      	ldr	r3, [pc, #100]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80058fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058fc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005904:	4916      	ldr	r1, [pc, #88]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005906:	4313      	orrs	r3, r2
 8005908:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005912:	2b00      	cmp	r3, #0
 8005914:	d008      	beq.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8005916:	4b12      	ldr	r3, [pc, #72]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800591a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005922:	490f      	ldr	r1, [pc, #60]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005924:	4313      	orrs	r3, r2
 8005926:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005930:	2b00      	cmp	r3, #0
 8005932:	d008      	beq.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005934:	4b0a      	ldr	r3, [pc, #40]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005938:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005940:	4907      	ldr	r1, [pc, #28]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005942:	4313      	orrs	r3, r2
 8005944:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800594e:	2b00      	cmp	r3, #0
 8005950:	d00c      	beq.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005952:	4b03      	ldr	r3, [pc, #12]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005956:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	e002      	b.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800595e:	bf00      	nop
 8005960:	40021000 	.word	0x40021000
 8005964:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005966:	4913      	ldr	r1, [pc, #76]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005968:	4313      	orrs	r3, r2
 800596a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d008      	beq.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005978:	4b0e      	ldr	r3, [pc, #56]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800597a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800597c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005984:	490b      	ldr	r1, [pc, #44]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005986:	4313      	orrs	r3, r2
 8005988:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005992:	2b00      	cmp	r3, #0
 8005994:	d008      	beq.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8005996:	4b07      	ldr	r3, [pc, #28]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800599a:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059a2:	4904      	ldr	r1, [pc, #16]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80059a4:	4313      	orrs	r3, r2
 80059a6:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80059a8:	2300      	movs	r3, #0
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3748      	adds	r7, #72	@ 0x48
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}
 80059b2:	bf00      	nop
 80059b4:	40021000 	.word	0x40021000

080059b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b082      	sub	sp, #8
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d101      	bne.n	80059ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e049      	b.n	8005a5e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d106      	bne.n	80059e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f7fd fa58 	bl	8002e94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2202      	movs	r2, #2
 80059e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	3304      	adds	r3, #4
 80059f4:	4619      	mov	r1, r3
 80059f6:	4610      	mov	r0, r2
 80059f8:	f000 faa4 	bl	8005f44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3708      	adds	r7, #8
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
	...

08005a68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b085      	sub	sp, #20
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a76:	b2db      	uxtb	r3, r3
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d001      	beq.n	8005a80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e04f      	b.n	8005b20 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2202      	movs	r2, #2
 8005a84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	68da      	ldr	r2, [r3, #12]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f042 0201 	orr.w	r2, r2, #1
 8005a96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a23      	ldr	r2, [pc, #140]	@ (8005b2c <HAL_TIM_Base_Start_IT+0xc4>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d01d      	beq.n	8005ade <HAL_TIM_Base_Start_IT+0x76>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005aaa:	d018      	beq.n	8005ade <HAL_TIM_Base_Start_IT+0x76>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a1f      	ldr	r2, [pc, #124]	@ (8005b30 <HAL_TIM_Base_Start_IT+0xc8>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d013      	beq.n	8005ade <HAL_TIM_Base_Start_IT+0x76>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a1e      	ldr	r2, [pc, #120]	@ (8005b34 <HAL_TIM_Base_Start_IT+0xcc>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d00e      	beq.n	8005ade <HAL_TIM_Base_Start_IT+0x76>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a1c      	ldr	r2, [pc, #112]	@ (8005b38 <HAL_TIM_Base_Start_IT+0xd0>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d009      	beq.n	8005ade <HAL_TIM_Base_Start_IT+0x76>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a1b      	ldr	r2, [pc, #108]	@ (8005b3c <HAL_TIM_Base_Start_IT+0xd4>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d004      	beq.n	8005ade <HAL_TIM_Base_Start_IT+0x76>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a19      	ldr	r2, [pc, #100]	@ (8005b40 <HAL_TIM_Base_Start_IT+0xd8>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d115      	bne.n	8005b0a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	689a      	ldr	r2, [r3, #8]
 8005ae4:	4b17      	ldr	r3, [pc, #92]	@ (8005b44 <HAL_TIM_Base_Start_IT+0xdc>)
 8005ae6:	4013      	ands	r3, r2
 8005ae8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2b06      	cmp	r3, #6
 8005aee:	d015      	beq.n	8005b1c <HAL_TIM_Base_Start_IT+0xb4>
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005af6:	d011      	beq.n	8005b1c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f042 0201 	orr.w	r2, r2, #1
 8005b06:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b08:	e008      	b.n	8005b1c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f042 0201 	orr.w	r2, r2, #1
 8005b18:	601a      	str	r2, [r3, #0]
 8005b1a:	e000      	b.n	8005b1e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b1c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005b1e:	2300      	movs	r3, #0
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3714      	adds	r7, #20
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr
 8005b2c:	40012c00 	.word	0x40012c00
 8005b30:	40000400 	.word	0x40000400
 8005b34:	40000800 	.word	0x40000800
 8005b38:	40013400 	.word	0x40013400
 8005b3c:	40014000 	.word	0x40014000
 8005b40:	40015000 	.word	0x40015000
 8005b44:	00010007 	.word	0x00010007

08005b48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b084      	sub	sp, #16
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68db      	ldr	r3, [r3, #12]
 8005b56:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	f003 0302 	and.w	r3, r3, #2
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d020      	beq.n	8005bac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f003 0302 	and.w	r3, r3, #2
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d01b      	beq.n	8005bac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f06f 0202 	mvn.w	r2, #2
 8005b7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2201      	movs	r2, #1
 8005b82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	699b      	ldr	r3, [r3, #24]
 8005b8a:	f003 0303 	and.w	r3, r3, #3
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d003      	beq.n	8005b9a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f000 f9b7 	bl	8005f06 <HAL_TIM_IC_CaptureCallback>
 8005b98:	e005      	b.n	8005ba6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 f9a9 	bl	8005ef2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f000 f9ba 	bl	8005f1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	f003 0304 	and.w	r3, r3, #4
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d020      	beq.n	8005bf8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	f003 0304 	and.w	r3, r3, #4
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d01b      	beq.n	8005bf8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f06f 0204 	mvn.w	r2, #4
 8005bc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2202      	movs	r2, #2
 8005bce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	699b      	ldr	r3, [r3, #24]
 8005bd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d003      	beq.n	8005be6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f000 f991 	bl	8005f06 <HAL_TIM_IC_CaptureCallback>
 8005be4:	e005      	b.n	8005bf2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 f983 	bl	8005ef2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f000 f994 	bl	8005f1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	f003 0308 	and.w	r3, r3, #8
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d020      	beq.n	8005c44 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f003 0308 	and.w	r3, r3, #8
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d01b      	beq.n	8005c44 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f06f 0208 	mvn.w	r2, #8
 8005c14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2204      	movs	r2, #4
 8005c1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	69db      	ldr	r3, [r3, #28]
 8005c22:	f003 0303 	and.w	r3, r3, #3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d003      	beq.n	8005c32 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 f96b 	bl	8005f06 <HAL_TIM_IC_CaptureCallback>
 8005c30:	e005      	b.n	8005c3e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f000 f95d 	bl	8005ef2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f000 f96e 	bl	8005f1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	f003 0310 	and.w	r3, r3, #16
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d020      	beq.n	8005c90 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	f003 0310 	and.w	r3, r3, #16
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d01b      	beq.n	8005c90 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f06f 0210 	mvn.w	r2, #16
 8005c60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2208      	movs	r2, #8
 8005c66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	69db      	ldr	r3, [r3, #28]
 8005c6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d003      	beq.n	8005c7e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f000 f945 	bl	8005f06 <HAL_TIM_IC_CaptureCallback>
 8005c7c:	e005      	b.n	8005c8a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 f937 	bl	8005ef2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 f948 	bl	8005f1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	f003 0301 	and.w	r3, r3, #1
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d00c      	beq.n	8005cb4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	f003 0301 	and.w	r3, r3, #1
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d007      	beq.n	8005cb4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f06f 0201 	mvn.w	r2, #1
 8005cac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f000 f915 	bl	8005ede <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00c      	beq.n	8005cd8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d007      	beq.n	8005cd8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005cd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 fb10 	bl	80062f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d00c      	beq.n	8005cfc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d007      	beq.n	8005cfc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005cf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 fb08 	bl	800630c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d00c      	beq.n	8005d20 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d007      	beq.n	8005d20 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005d18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 f907 	bl	8005f2e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	f003 0320 	and.w	r3, r3, #32
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00c      	beq.n	8005d44 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f003 0320 	and.w	r3, r3, #32
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d007      	beq.n	8005d44 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f06f 0220 	mvn.w	r2, #32
 8005d3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 fad0 	bl	80062e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d44:	bf00      	nop
 8005d46:	3710      	adds	r7, #16
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
 8005d54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d56:	2300      	movs	r3, #0
 8005d58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d101      	bne.n	8005d68 <HAL_TIM_ConfigClockSource+0x1c>
 8005d64:	2302      	movs	r3, #2
 8005d66:	e0b6      	b.n	8005ed6 <HAL_TIM_ConfigClockSource+0x18a>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2202      	movs	r2, #2
 8005d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d86:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005d8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68ba      	ldr	r2, [r7, #8]
 8005d9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005da4:	d03e      	beq.n	8005e24 <HAL_TIM_ConfigClockSource+0xd8>
 8005da6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005daa:	f200 8087 	bhi.w	8005ebc <HAL_TIM_ConfigClockSource+0x170>
 8005dae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005db2:	f000 8086 	beq.w	8005ec2 <HAL_TIM_ConfigClockSource+0x176>
 8005db6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dba:	d87f      	bhi.n	8005ebc <HAL_TIM_ConfigClockSource+0x170>
 8005dbc:	2b70      	cmp	r3, #112	@ 0x70
 8005dbe:	d01a      	beq.n	8005df6 <HAL_TIM_ConfigClockSource+0xaa>
 8005dc0:	2b70      	cmp	r3, #112	@ 0x70
 8005dc2:	d87b      	bhi.n	8005ebc <HAL_TIM_ConfigClockSource+0x170>
 8005dc4:	2b60      	cmp	r3, #96	@ 0x60
 8005dc6:	d050      	beq.n	8005e6a <HAL_TIM_ConfigClockSource+0x11e>
 8005dc8:	2b60      	cmp	r3, #96	@ 0x60
 8005dca:	d877      	bhi.n	8005ebc <HAL_TIM_ConfigClockSource+0x170>
 8005dcc:	2b50      	cmp	r3, #80	@ 0x50
 8005dce:	d03c      	beq.n	8005e4a <HAL_TIM_ConfigClockSource+0xfe>
 8005dd0:	2b50      	cmp	r3, #80	@ 0x50
 8005dd2:	d873      	bhi.n	8005ebc <HAL_TIM_ConfigClockSource+0x170>
 8005dd4:	2b40      	cmp	r3, #64	@ 0x40
 8005dd6:	d058      	beq.n	8005e8a <HAL_TIM_ConfigClockSource+0x13e>
 8005dd8:	2b40      	cmp	r3, #64	@ 0x40
 8005dda:	d86f      	bhi.n	8005ebc <HAL_TIM_ConfigClockSource+0x170>
 8005ddc:	2b30      	cmp	r3, #48	@ 0x30
 8005dde:	d064      	beq.n	8005eaa <HAL_TIM_ConfigClockSource+0x15e>
 8005de0:	2b30      	cmp	r3, #48	@ 0x30
 8005de2:	d86b      	bhi.n	8005ebc <HAL_TIM_ConfigClockSource+0x170>
 8005de4:	2b20      	cmp	r3, #32
 8005de6:	d060      	beq.n	8005eaa <HAL_TIM_ConfigClockSource+0x15e>
 8005de8:	2b20      	cmp	r3, #32
 8005dea:	d867      	bhi.n	8005ebc <HAL_TIM_ConfigClockSource+0x170>
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d05c      	beq.n	8005eaa <HAL_TIM_ConfigClockSource+0x15e>
 8005df0:	2b10      	cmp	r3, #16
 8005df2:	d05a      	beq.n	8005eaa <HAL_TIM_ConfigClockSource+0x15e>
 8005df4:	e062      	b.n	8005ebc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e06:	f000 f9c1 	bl	800618c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005e18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	68ba      	ldr	r2, [r7, #8]
 8005e20:	609a      	str	r2, [r3, #8]
      break;
 8005e22:	e04f      	b.n	8005ec4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e34:	f000 f9aa 	bl	800618c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	689a      	ldr	r2, [r3, #8]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e46:	609a      	str	r2, [r3, #8]
      break;
 8005e48:	e03c      	b.n	8005ec4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e56:	461a      	mov	r2, r3
 8005e58:	f000 f91e 	bl	8006098 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	2150      	movs	r1, #80	@ 0x50
 8005e62:	4618      	mov	r0, r3
 8005e64:	f000 f977 	bl	8006156 <TIM_ITRx_SetConfig>
      break;
 8005e68:	e02c      	b.n	8005ec4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e76:	461a      	mov	r2, r3
 8005e78:	f000 f93d 	bl	80060f6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	2160      	movs	r1, #96	@ 0x60
 8005e82:	4618      	mov	r0, r3
 8005e84:	f000 f967 	bl	8006156 <TIM_ITRx_SetConfig>
      break;
 8005e88:	e01c      	b.n	8005ec4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e96:	461a      	mov	r2, r3
 8005e98:	f000 f8fe 	bl	8006098 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	2140      	movs	r1, #64	@ 0x40
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f000 f957 	bl	8006156 <TIM_ITRx_SetConfig>
      break;
 8005ea8:	e00c      	b.n	8005ec4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	4610      	mov	r0, r2
 8005eb6:	f000 f94e 	bl	8006156 <TIM_ITRx_SetConfig>
      break;
 8005eba:	e003      	b.n	8005ec4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	73fb      	strb	r3, [r7, #15]
      break;
 8005ec0:	e000      	b.n	8005ec4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005ec2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3710      	adds	r7, #16
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}

08005ede <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b083      	sub	sp, #12
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005ee6:	bf00      	nop
 8005ee8:	370c      	adds	r7, #12
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr

08005ef2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ef2:	b480      	push	{r7}
 8005ef4:	b083      	sub	sp, #12
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005efa:	bf00      	nop
 8005efc:	370c      	adds	r7, #12
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr

08005f06 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f06:	b480      	push	{r7}
 8005f08:	b083      	sub	sp, #12
 8005f0a:	af00      	add	r7, sp, #0
 8005f0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f0e:	bf00      	nop
 8005f10:	370c      	adds	r7, #12
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr

08005f1a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f1a:	b480      	push	{r7}
 8005f1c:	b083      	sub	sp, #12
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f22:	bf00      	nop
 8005f24:	370c      	adds	r7, #12
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr

08005f2e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f2e:	b480      	push	{r7}
 8005f30:	b083      	sub	sp, #12
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f36:	bf00      	nop
 8005f38:	370c      	adds	r7, #12
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr
	...

08005f44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b085      	sub	sp, #20
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	4a48      	ldr	r2, [pc, #288]	@ (8006078 <TIM_Base_SetConfig+0x134>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d013      	beq.n	8005f84 <TIM_Base_SetConfig+0x40>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f62:	d00f      	beq.n	8005f84 <TIM_Base_SetConfig+0x40>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a45      	ldr	r2, [pc, #276]	@ (800607c <TIM_Base_SetConfig+0x138>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d00b      	beq.n	8005f84 <TIM_Base_SetConfig+0x40>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	4a44      	ldr	r2, [pc, #272]	@ (8006080 <TIM_Base_SetConfig+0x13c>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d007      	beq.n	8005f84 <TIM_Base_SetConfig+0x40>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	4a43      	ldr	r2, [pc, #268]	@ (8006084 <TIM_Base_SetConfig+0x140>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d003      	beq.n	8005f84 <TIM_Base_SetConfig+0x40>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	4a42      	ldr	r2, [pc, #264]	@ (8006088 <TIM_Base_SetConfig+0x144>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d108      	bne.n	8005f96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	68fa      	ldr	r2, [r7, #12]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	4a37      	ldr	r2, [pc, #220]	@ (8006078 <TIM_Base_SetConfig+0x134>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d01f      	beq.n	8005fde <TIM_Base_SetConfig+0x9a>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fa4:	d01b      	beq.n	8005fde <TIM_Base_SetConfig+0x9a>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a34      	ldr	r2, [pc, #208]	@ (800607c <TIM_Base_SetConfig+0x138>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d017      	beq.n	8005fde <TIM_Base_SetConfig+0x9a>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4a33      	ldr	r2, [pc, #204]	@ (8006080 <TIM_Base_SetConfig+0x13c>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d013      	beq.n	8005fde <TIM_Base_SetConfig+0x9a>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a32      	ldr	r2, [pc, #200]	@ (8006084 <TIM_Base_SetConfig+0x140>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d00f      	beq.n	8005fde <TIM_Base_SetConfig+0x9a>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a32      	ldr	r2, [pc, #200]	@ (800608c <TIM_Base_SetConfig+0x148>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d00b      	beq.n	8005fde <TIM_Base_SetConfig+0x9a>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a31      	ldr	r2, [pc, #196]	@ (8006090 <TIM_Base_SetConfig+0x14c>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d007      	beq.n	8005fde <TIM_Base_SetConfig+0x9a>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4a30      	ldr	r2, [pc, #192]	@ (8006094 <TIM_Base_SetConfig+0x150>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d003      	beq.n	8005fde <TIM_Base_SetConfig+0x9a>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	4a2b      	ldr	r2, [pc, #172]	@ (8006088 <TIM_Base_SetConfig+0x144>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d108      	bne.n	8005ff0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fe4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	68db      	ldr	r3, [r3, #12]
 8005fea:	68fa      	ldr	r2, [r7, #12]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	695b      	ldr	r3, [r3, #20]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	68fa      	ldr	r2, [r7, #12]
 8006002:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	689a      	ldr	r2, [r3, #8]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4a18      	ldr	r2, [pc, #96]	@ (8006078 <TIM_Base_SetConfig+0x134>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d013      	beq.n	8006044 <TIM_Base_SetConfig+0x100>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	4a19      	ldr	r2, [pc, #100]	@ (8006084 <TIM_Base_SetConfig+0x140>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d00f      	beq.n	8006044 <TIM_Base_SetConfig+0x100>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	4a19      	ldr	r2, [pc, #100]	@ (800608c <TIM_Base_SetConfig+0x148>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d00b      	beq.n	8006044 <TIM_Base_SetConfig+0x100>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	4a18      	ldr	r2, [pc, #96]	@ (8006090 <TIM_Base_SetConfig+0x14c>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d007      	beq.n	8006044 <TIM_Base_SetConfig+0x100>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	4a17      	ldr	r2, [pc, #92]	@ (8006094 <TIM_Base_SetConfig+0x150>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d003      	beq.n	8006044 <TIM_Base_SetConfig+0x100>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	4a12      	ldr	r2, [pc, #72]	@ (8006088 <TIM_Base_SetConfig+0x144>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d103      	bne.n	800604c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	691a      	ldr	r2, [r3, #16]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	691b      	ldr	r3, [r3, #16]
 8006056:	f003 0301 	and.w	r3, r3, #1
 800605a:	2b01      	cmp	r3, #1
 800605c:	d105      	bne.n	800606a <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	691b      	ldr	r3, [r3, #16]
 8006062:	f023 0201 	bic.w	r2, r3, #1
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	611a      	str	r2, [r3, #16]
  }
}
 800606a:	bf00      	nop
 800606c:	3714      	adds	r7, #20
 800606e:	46bd      	mov	sp, r7
 8006070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006074:	4770      	bx	lr
 8006076:	bf00      	nop
 8006078:	40012c00 	.word	0x40012c00
 800607c:	40000400 	.word	0x40000400
 8006080:	40000800 	.word	0x40000800
 8006084:	40013400 	.word	0x40013400
 8006088:	40015000 	.word	0x40015000
 800608c:	40014000 	.word	0x40014000
 8006090:	40014400 	.word	0x40014400
 8006094:	40014800 	.word	0x40014800

08006098 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006098:	b480      	push	{r7}
 800609a:	b087      	sub	sp, #28
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	6a1b      	ldr	r3, [r3, #32]
 80060a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	6a1b      	ldr	r3, [r3, #32]
 80060ae:	f023 0201 	bic.w	r2, r3, #1
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	011b      	lsls	r3, r3, #4
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	f023 030a 	bic.w	r3, r3, #10
 80060d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060d6:	697a      	ldr	r2, [r7, #20]
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	4313      	orrs	r3, r2
 80060dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	693a      	ldr	r2, [r7, #16]
 80060e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	697a      	ldr	r2, [r7, #20]
 80060e8:	621a      	str	r2, [r3, #32]
}
 80060ea:	bf00      	nop
 80060ec:	371c      	adds	r7, #28
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr

080060f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060f6:	b480      	push	{r7}
 80060f8:	b087      	sub	sp, #28
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	60f8      	str	r0, [r7, #12]
 80060fe:	60b9      	str	r1, [r7, #8]
 8006100:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	6a1b      	ldr	r3, [r3, #32]
 8006106:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6a1b      	ldr	r3, [r3, #32]
 800610c:	f023 0210 	bic.w	r2, r3, #16
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	699b      	ldr	r3, [r3, #24]
 8006118:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006120:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	031b      	lsls	r3, r3, #12
 8006126:	693a      	ldr	r2, [r7, #16]
 8006128:	4313      	orrs	r3, r2
 800612a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006132:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	011b      	lsls	r3, r3, #4
 8006138:	697a      	ldr	r2, [r7, #20]
 800613a:	4313      	orrs	r3, r2
 800613c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	693a      	ldr	r2, [r7, #16]
 8006142:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	697a      	ldr	r2, [r7, #20]
 8006148:	621a      	str	r2, [r3, #32]
}
 800614a:	bf00      	nop
 800614c:	371c      	adds	r7, #28
 800614e:	46bd      	mov	sp, r7
 8006150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006154:	4770      	bx	lr

08006156 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006156:	b480      	push	{r7}
 8006158:	b085      	sub	sp, #20
 800615a:	af00      	add	r7, sp, #0
 800615c:	6078      	str	r0, [r7, #4]
 800615e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800616c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800616e:	683a      	ldr	r2, [r7, #0]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	4313      	orrs	r3, r2
 8006174:	f043 0307 	orr.w	r3, r3, #7
 8006178:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	68fa      	ldr	r2, [r7, #12]
 800617e:	609a      	str	r2, [r3, #8]
}
 8006180:	bf00      	nop
 8006182:	3714      	adds	r7, #20
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr

0800618c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800618c:	b480      	push	{r7}
 800618e:	b087      	sub	sp, #28
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	607a      	str	r2, [r7, #4]
 8006198:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80061a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	021a      	lsls	r2, r3, #8
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	431a      	orrs	r2, r3
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	697a      	ldr	r2, [r7, #20]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	697a      	ldr	r2, [r7, #20]
 80061be:	609a      	str	r2, [r3, #8]
}
 80061c0:	bf00      	nop
 80061c2:	371c      	adds	r7, #28
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr

080061cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b085      	sub	sp, #20
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d101      	bne.n	80061e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061e0:	2302      	movs	r3, #2
 80061e2:	e06d      	b.n	80062c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2202      	movs	r2, #2
 80061f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a30      	ldr	r2, [pc, #192]	@ (80062cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d009      	beq.n	8006222 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a2f      	ldr	r2, [pc, #188]	@ (80062d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d004      	beq.n	8006222 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a2d      	ldr	r2, [pc, #180]	@ (80062d4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d108      	bne.n	8006234 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006228:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	68fa      	ldr	r2, [r7, #12]
 8006230:	4313      	orrs	r3, r2
 8006232:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800623a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68fa      	ldr	r2, [r7, #12]
 8006242:	4313      	orrs	r3, r2
 8006244:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	68fa      	ldr	r2, [r7, #12]
 800624c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a1e      	ldr	r2, [pc, #120]	@ (80062cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d01d      	beq.n	8006294 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006260:	d018      	beq.n	8006294 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a1c      	ldr	r2, [pc, #112]	@ (80062d8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d013      	beq.n	8006294 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a1a      	ldr	r2, [pc, #104]	@ (80062dc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d00e      	beq.n	8006294 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a15      	ldr	r2, [pc, #84]	@ (80062d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d009      	beq.n	8006294 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a16      	ldr	r2, [pc, #88]	@ (80062e0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d004      	beq.n	8006294 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a11      	ldr	r2, [pc, #68]	@ (80062d4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d10c      	bne.n	80062ae <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800629a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	68ba      	ldr	r2, [r7, #8]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68ba      	ldr	r2, [r7, #8]
 80062ac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2201      	movs	r2, #1
 80062b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062be:	2300      	movs	r3, #0
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3714      	adds	r7, #20
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr
 80062cc:	40012c00 	.word	0x40012c00
 80062d0:	40013400 	.word	0x40013400
 80062d4:	40015000 	.word	0x40015000
 80062d8:	40000400 	.word	0x40000400
 80062dc:	40000800 	.word	0x40000800
 80062e0:	40014000 	.word	0x40014000

080062e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062ec:	bf00      	nop
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr

0800630c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800630c:	b480      	push	{r7}
 800630e:	b083      	sub	sp, #12
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006314:	bf00      	nop
 8006316:	370c      	adds	r7, #12
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr

08006320 <memset>:
 8006320:	4402      	add	r2, r0
 8006322:	4603      	mov	r3, r0
 8006324:	4293      	cmp	r3, r2
 8006326:	d100      	bne.n	800632a <memset+0xa>
 8006328:	4770      	bx	lr
 800632a:	f803 1b01 	strb.w	r1, [r3], #1
 800632e:	e7f9      	b.n	8006324 <memset+0x4>

08006330 <__libc_init_array>:
 8006330:	b570      	push	{r4, r5, r6, lr}
 8006332:	4d0d      	ldr	r5, [pc, #52]	@ (8006368 <__libc_init_array+0x38>)
 8006334:	4c0d      	ldr	r4, [pc, #52]	@ (800636c <__libc_init_array+0x3c>)
 8006336:	1b64      	subs	r4, r4, r5
 8006338:	10a4      	asrs	r4, r4, #2
 800633a:	2600      	movs	r6, #0
 800633c:	42a6      	cmp	r6, r4
 800633e:	d109      	bne.n	8006354 <__libc_init_array+0x24>
 8006340:	4d0b      	ldr	r5, [pc, #44]	@ (8006370 <__libc_init_array+0x40>)
 8006342:	4c0c      	ldr	r4, [pc, #48]	@ (8006374 <__libc_init_array+0x44>)
 8006344:	f000 f818 	bl	8006378 <_init>
 8006348:	1b64      	subs	r4, r4, r5
 800634a:	10a4      	asrs	r4, r4, #2
 800634c:	2600      	movs	r6, #0
 800634e:	42a6      	cmp	r6, r4
 8006350:	d105      	bne.n	800635e <__libc_init_array+0x2e>
 8006352:	bd70      	pop	{r4, r5, r6, pc}
 8006354:	f855 3b04 	ldr.w	r3, [r5], #4
 8006358:	4798      	blx	r3
 800635a:	3601      	adds	r6, #1
 800635c:	e7ee      	b.n	800633c <__libc_init_array+0xc>
 800635e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006362:	4798      	blx	r3
 8006364:	3601      	adds	r6, #1
 8006366:	e7f2      	b.n	800634e <__libc_init_array+0x1e>
 8006368:	080063c0 	.word	0x080063c0
 800636c:	080063c0 	.word	0x080063c0
 8006370:	080063c0 	.word	0x080063c0
 8006374:	080063c4 	.word	0x080063c4

08006378 <_init>:
 8006378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800637a:	bf00      	nop
 800637c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800637e:	bc08      	pop	{r3}
 8006380:	469e      	mov	lr, r3
 8006382:	4770      	bx	lr

08006384 <_fini>:
 8006384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006386:	bf00      	nop
 8006388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800638a:	bc08      	pop	{r3}
 800638c:	469e      	mov	lr, r3
 800638e:	4770      	bx	lr
