

================================================================
== Vitis HLS Report for 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2'
================================================================
* Date:           Thu May 15 15:32:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Eindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+
    |        Latency (cycles)       |    Latency (absolute)   |          Interval         |                    Pipeline                   |
    |   min   |         max         |    min    |     max     | min |         max         |                      Type                     |
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+
    |        3|  4611686009837453312|  30.000 ns|  4.6e+10 sec|    2|  4611686009837453312|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |                                   |        Latency (cycles)       | Iteration|  Initiation Interval  |           Trip          |          |
        |             Loop Name             |   min   |         max         |  Latency |  achieved |   target  |          Count          | Pipelined|
        +-----------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |- VITIS_LOOP_52_1_VITIS_LOOP_53_2  |        1|  4611686009837453312|        24|          4|          1|  0 ~ 1152921502459363329|       yes|
        +-----------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 4, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 27 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten37 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%avg_out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %avg_out"   --->   Operation 30 'read' 'avg_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln20"   --->   Operation 31 'read' 'zext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 32 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bound_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound"   --->   Operation 33 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%div2_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %div2_i"   --->   Operation 34 'read' 'div2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln20_cast = zext i32 %zext_ln20_read"   --->   Operation 35 'zext' 'zext_ln20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 9402976, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten37"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln52 = store i32 0, i32 %i" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 38 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln53 = store i31 0, i31 %j" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 39 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_56_3.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten37_load = load i64 %indvar_flatten37" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 41 'load' 'indvar_flatten37_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.52ns)   --->   "%icmp_ln52 = icmp_eq  i64 %indvar_flatten37_load, i64 %bound_read" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 42 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (3.52ns)   --->   "%add_ln52 = add i64 %indvar_flatten37_load, i64 1" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 43 'add' 'add_ln52' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc30.i.loopexit, void %avg_pooling.exit.loopexit.exitStub" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 44 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln52 = store i64 %add_ln52, i64 %indvar_flatten37" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 45 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.29>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%j_2 = load i31 %j" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 46 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i31 %j_2" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 48 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.55ns)   --->   "%icmp_ln53 = icmp_slt  i32 %zext_ln53, i32 %div2_i_read" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 49 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 50 'load' 'i_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.73ns)   --->   "%select_ln52 = select i1 %icmp_ln53, i31 %j_2, i31 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 51 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (2.55ns)   --->   "%add_ln52_2 = add i32 %i_load, i32 1" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 52 'add' 'add_ln52_2' <Predicate = (!icmp_ln52)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.69ns)   --->   "%select_ln52_1 = select i1 %icmp_ln53, i32 %i_load, i32 %add_ln52_2" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 53 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i32.i13, i32 %select_ln52_1, i13 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 54 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i45 %tmp" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 55 'zext' 'zext_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %select_ln52_1, i8 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 56 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i40 %tmp_1" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 57 'zext' 'zext_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.01ns)   --->   "%add_ln52_3 = add i46 %zext_ln52, i46 %zext_ln52_1" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 58 'add' 'add_ln52_3' <Predicate = (!icmp_ln52)> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (2.52ns)   --->   "%first_iter_2 = icmp_eq  i31 %select_ln52, i31 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 59 'icmp' 'first_iter_2' <Predicate = (!icmp_ln52)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %first_iter_2, void %VITIS_LOOP_56_3.i.split, void %for.first.iter.VITIS_LOOP_56_3.i" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 60 'br' 'br_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i32.i14, i32 %select_ln52_1, i14 8192" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 61 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl19 = zext i46 %tmp_4" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 62 'zext' 'p_shl19' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i32.i9, i32 %select_ln52_1, i9 256" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 63 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl20 = zext i41 %tmp_8" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 64 'zext' 'p_shl20' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.04ns)   --->   "%p_add21 = add i47 %p_shl19, i47 %p_shl20" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 65 'add' 'p_add21' <Predicate = (!icmp_ln52)> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i32.i14, i32 %select_ln52_1, i14 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 66 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl12 = zext i46 %tmp_11" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 67 'zext' 'p_shl12' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i32.i9, i32 %select_ln52_1, i9 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 68 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl13 = zext i41 %tmp_12" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 69 'zext' 'p_shl13' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (3.04ns)   --->   "%p_add14 = add i47 %p_shl12, i47 %p_shl13" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 70 'add' 'p_add14' <Predicate = (!icmp_ln52)> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln52 = store i32 %select_ln52_1, i32 %i" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 71 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %select_ln52_1, i6 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 72 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i38 %tmp_2" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 73 'zext' 'zext_ln52_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_4 = add i46 %add_ln52_3, i46 %zext_ln52_3" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 74 'add' 'add_ln52_4' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %select_ln52_1, i4 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 75 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i36 %tmp_3" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 76 'zext' 'zext_ln52_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (4.81ns) (root node of TernaryAdder)   --->   "%add_ln52_5 = add i46 %add_ln52_4, i46 %zext_ln52_4" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 77 'add' 'add_ln52_5' <Predicate = (!icmp_ln52)> <Delay = 4.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %select_ln52_1, i7 64" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 78 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl22 = zext i39 %tmp_9" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 79 'zext' 'p_shl22' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_add23 = add i47 %p_add21, i47 %p_shl22" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 80 'add' 'p_add23' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln52_1, i5 16" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 81 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl24 = zext i37 %tmp_10" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 82 'zext' 'p_shl24' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (4.85ns) (root node of TernaryAdder)   --->   "%empty_28 = add i47 %p_add23, i47 %p_shl24" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 83 'add' 'empty_28' <Predicate = (!icmp_ln52)> <Delay = 4.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %select_ln52_1, i7 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 84 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl15 = zext i39 %tmp_13" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 85 'zext' 'p_shl15' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_add16 = add i47 %p_add14, i47 %p_shl15" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 86 'add' 'p_add16' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln52_1, i5 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 87 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl17 = zext i37 %tmp_14" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 88 'zext' 'p_shl17' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (4.85ns) (root node of TernaryAdder)   --->   "%empty_29 = add i47 %p_add16, i47 %p_shl17" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 89 'add' 'empty_29' <Predicate = (!icmp_ln52)> <Delay = 4.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (2.52ns)   --->   "%add_ln53 = add i31 %select_ln52, i31 1" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 90 'add' 'add_ln53' <Predicate = (!icmp_ln52)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i31 %add_ln53" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 91 'zext' 'zext_ln53_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (2.55ns)   --->   "%icmp_ln53_1 = icmp_slt  i32 %zext_ln53_2, i32 %div2_i_read" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 92 'icmp' 'icmp_ln53_1' <Predicate = (!icmp_ln52)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53_1, void %last.iter.VITIS_LOOP_56_3.i.split, void %new.latch.VITIS_LOOP_56_3.i.split" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 93 'br' 'br_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln53 = store i31 %add_ln53, i31 %j" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 94 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_56_3.i" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 95 'br' 'br_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i46 %add_ln52_5" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 96 'zext' 'zext_ln52_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (3.52ns)   --->   "%add_ln52_1 = add i64 %zext_ln52_2, i64 %avg_out_read" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 97 'add' 'add_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln53_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln52_1, i32 2, i32 63" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 98 'partselect' 'sext_ln53_mid2_v' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast44 = zext i47 %empty_28" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 99 'zext' 'p_cast44' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i47 %empty_29" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 100 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i31.i3, i31 %select_ln52, i3 0" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 101 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%p_cast48 = zext i34 %tmp_5" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 102 'zext' 'p_cast48' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (3.52ns)   --->   "%tmp16 = add i64 %p_cast48, i64 %input_r_read" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 103 'add' 'tmp16' <Predicate = (!icmp_ln52)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (3.52ns)   --->   "%empty_30 = add i64 %tmp16, i64 %p_cast44" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 104 'add' 'empty_30' <Predicate = (!icmp_ln52)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (3.52ns)   --->   "%empty_31 = add i64 %tmp16, i64 %zext_ln53_1" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 105 'add' 'empty_31' <Predicate = (!icmp_ln52)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_31, i32 2, i32 63" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 106 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i62 %trunc_ln3" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 107 'sext' 'sext_ln58' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln58" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 108 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_30, i32 2, i32 63" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 109 'partselect' 'trunc_ln58_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i62 %trunc_ln58_1" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 110 'sext' 'sext_ln58_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln58_1" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 111 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_52_1_VITIS_LOOP_53_2_str"   --->   Operation 112 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1152921502459363329, i64 288230375077969921"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i62 %sext_ln53_mid2_v" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 114 'sext' 'sext_ln52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln52" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 115 'getelementptr' 'gmem_addr' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (7.30ns)   --->   "%empty_34 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln20_cast" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 116 'writereq' 'empty_34' <Predicate = (first_iter_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_56_3.i.split" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 117 'br' 'br_ln53' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_6 : Operation 118 [8/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 118 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln52" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 119 'getelementptr' 'gmem_addr_6' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 120 [7/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 120 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 121 [6/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 121 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 122 [8/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 122 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 123 [5/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 123 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 124 [7/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 124 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 125 [4/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 125 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 126 [6/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 126 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 127 [3/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 127 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 128 [5/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 128 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 129 [2/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 129 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 130 [4/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 130 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 131 [1/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 131 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 132 [3/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 132 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 133 [1/1] (7.30ns)   --->   "%sum = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 133 'read' 'sum' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 134 [2/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 134 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 135 [1/1] (7.30ns)   --->   "%gmem_addr_4_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 135 'read' 'gmem_addr_4_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 136 [1/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i64 2" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 136 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 137 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_5" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 137 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 138 [1/1] (7.30ns)   --->   "%gmem_addr_5_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_5" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 138 'read' 'gmem_addr_5_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 6.92>
ST_18 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58 = add i32 %sum, i32 %gmem_addr_5_read" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 139 'add' 'add_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 140 [1/1] (2.55ns)   --->   "%add_ln58_1 = add i32 %gmem_addr_4_read_1, i32 %gmem_addr_5_read_1" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 140 'add' 'add_ln58_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 141 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_1 = add i32 %add_ln58_1, i32 %add_ln58" [Include/HLS.c:58->Include/HLS.c:96]   --->   Operation 141 'add' 'sum_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sum_1, i32 31" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 142 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sum_1, i32 2, i32 31" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 143 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.77>
ST_19 : Operation 144 [1/1] (2.55ns)   --->   "%sub_ln61 = sub i32 0, i32 %sum_1" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 144 'sub' 'sub_ln61' <Predicate = (tmp_15)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln61, i32 2, i32 31" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 145 'partselect' 'tmp_6' <Predicate = (tmp_15)> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i30 %tmp_6" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 146 'zext' 'zext_ln61' <Predicate = (tmp_15)> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (2.49ns)   --->   "%sub_ln61_1 = sub i31 0, i31 %zext_ln61" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 147 'sub' 'sub_ln61_1' <Predicate = (tmp_15)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i30 %tmp_7" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 148 'zext' 'zext_ln61_1' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.73ns)   --->   "%select_ln61 = select i1 %tmp_15, i31 %sub_ln61_1, i31 %zext_ln61_1" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 149 'select' 'select_ln61' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [Include/HLS.c:54->Include/HLS.c:96]   --->   Operation 150 'specpipeline' 'specpipeline_ln54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i31 %select_ln61" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 151 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_6, i32 %sext_ln61, i4 15" [Include/HLS.c:61->Include/HLS.c:96]   --->   Operation 152 'write' 'write_ln61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 153 [5/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 153 'writeresp' 'empty' <Predicate = (!icmp_ln53_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 159 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 159 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 1.58>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 154 [4/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 154 'writeresp' 'empty' <Predicate = (!icmp_ln53_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 155 [3/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 155 'writeresp' 'empty' <Predicate = (!icmp_ln53_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 156 [2/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 156 'writeresp' 'empty' <Predicate = (!icmp_ln53_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 157 [1/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [Include/HLS.c:52->Include/HLS.c:96]   --->   Operation 157 'writeresp' 'empty' <Predicate = (!icmp_ln53_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln53 = br void %new.latch.VITIS_LOOP_56_3.i.split" [Include/HLS.c:53->Include/HLS.c:96]   --->   Operation 158 'br' 'br_ln53' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 64 bit ('indvar_flatten37') [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten37' [17]  (1.588 ns)

 <State 2>: 5.108ns
The critical path consists of the following:
	'load' operation 64 bit ('indvar_flatten37_load', Include/HLS.c:52->Include/HLS.c:96) on local variable 'indvar_flatten37' [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln52', Include/HLS.c:52->Include/HLS.c:96) [27]  (3.520 ns)
	'store' operation 0 bit ('store_ln52', Include/HLS.c:52->Include/HLS.c:96) of variable 'add_ln52', Include/HLS.c:52->Include/HLS.c:96 on local variable 'indvar_flatten37' [123]  (1.588 ns)

 <State 3>: 6.296ns
The critical path consists of the following:
	'load' operation 31 bit ('j', Include/HLS.c:53->Include/HLS.c:96) on local variable 'j', Include/HLS.c:53->Include/HLS.c:96 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln53', Include/HLS.c:53->Include/HLS.c:96) [26]  (2.552 ns)
	'select' operation 32 bit ('select_ln52_1', Include/HLS.c:52->Include/HLS.c:96) [36]  (0.698 ns)
	'add' operation 47 bit ('p_add21', Include/HLS.c:52->Include/HLS.c:96) [63]  (3.046 ns)

 <State 4>: 5.074ns
The critical path consists of the following:
	'add' operation 31 bit ('add_ln53', Include/HLS.c:53->Include/HLS.c:96) [115]  (2.522 ns)
	'icmp' operation 1 bit ('icmp_ln53_1', Include/HLS.c:53->Include/HLS.c:96) [117]  (2.552 ns)

 <State 5>: 7.040ns
The critical path consists of the following:
	'add' operation 64 bit ('tmp16', Include/HLS.c:52->Include/HLS.c:96) [86]  (3.520 ns)
	'add' operation 64 bit ('empty_30', Include/HLS.c:52->Include/HLS.c:96) [87]  (3.520 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', Include/HLS.c:53->Include/HLS.c:96) [55]  (0.000 ns)
	bus request operation ('empty_34', Include/HLS.c:53->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:53->Include/HLS.c:96) [56]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) [92]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) [92]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) [92]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) [92]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) [92]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) [92]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) [92]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('sum', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) [93]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read_1', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) [94]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) [99]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read_1', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) [100]  (7.300 ns)

 <State 18>: 6.923ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln58_1', Include/HLS.c:58->Include/HLS.c:96) [102]  (2.552 ns)
	'add' operation 32 bit ('sum', Include/HLS.c:58->Include/HLS.c:96) [103]  (4.371 ns)

 <State 19>: 5.778ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln61', Include/HLS.c:61->Include/HLS.c:96) [105]  (2.552 ns)
	'sub' operation 31 bit ('sub_ln61_1', Include/HLS.c:61->Include/HLS.c:96) [108]  (2.493 ns)
	'select' operation 31 bit ('select_ln61', Include/HLS.c:61->Include/HLS.c:96) [111]  (0.733 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln61', Include/HLS.c:61->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:61->Include/HLS.c:96) [114]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Include/HLS.c:52->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:52->Include/HLS.c:96) [120]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Include/HLS.c:52->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:52->Include/HLS.c:96) [120]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Include/HLS.c:52->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:52->Include/HLS.c:96) [120]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Include/HLS.c:52->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:52->Include/HLS.c:96) [120]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Include/HLS.c:52->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:52->Include/HLS.c:96) [120]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
