{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581237477160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581237477166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 03:37:57 2020 " "Processing started: Sun Feb 09 03:37:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581237477166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581237477166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581237477166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581237477771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581237477771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581237487521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581237487521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581237487549 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "lab2.v(47) " "Verilog HDL warning at lab2.v(47): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 47 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1581237487550 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable lab2.v(9) " "Verilog HDL Always Construct warning at lab2.v(9): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581237487550 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rnd_ready lab2.v(9) " "Verilog HDL Always Construct warning at lab2.v(9): inferring latch(es) for variable \"rnd_ready\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581237487550 "|lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "random lab2.v(1) " "Output port \"random\" at lab2.v(1) has no driver" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581237487550 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rnd_ready lab2.v(9) " "Inferred latch for \"rnd_ready\" at lab2.v(9)" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581237487550 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable lab2.v(9) " "Inferred latch for \"enable\" at lab2.v(9)" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581237487550 "|lab2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "random\[0\] GND " "Pin \"random\[0\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581237487924 "|lab2|random[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "random\[1\] GND " "Pin \"random\[1\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581237487924 "|lab2|random[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "random\[2\] GND " "Pin \"random\[2\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581237487924 "|lab2|random[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "random\[3\] GND " "Pin \"random\[3\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581237487924 "|lab2|random[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "random\[4\] GND " "Pin \"random\[4\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581237487924 "|lab2|random[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "random\[5\] GND " "Pin \"random\[5\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581237487924 "|lab2|random[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "random\[6\] GND " "Pin \"random\[6\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581237487924 "|lab2|random[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "random\[7\] GND " "Pin \"random\[7\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581237487924 "|lab2|random[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "random\[8\] GND " "Pin \"random\[8\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581237487924 "|lab2|random[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "random\[9\] GND " "Pin \"random\[9\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581237487924 "|lab2|random[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "random\[10\] GND " "Pin \"random\[10\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581237487924 "|lab2|random[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "random\[11\] GND " "Pin \"random\[11\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581237487924 "|lab2|random[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "random\[12\] GND " "Pin \"random\[12\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581237487924 "|lab2|random[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "random\[13\] GND " "Pin \"random\[13\]\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581237487924 "|lab2|random[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rnd_ready GND " "Pin \"rnd_ready\" is stuck at GND" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581237487924 "|lab2|rnd_ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "enable VCC " "Pin \"enable\" is stuck at VCC" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581237487924 "|lab2|enable"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581237487924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581237488068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581237488068 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581237488127 "|lab2|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581237488127 "|lab2|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resume_n " "No output dependent on input pin \"resume_n\"" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Projects/Verilog/3tb4/lab2/lab2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581237488127 "|lab2|resume_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1581237488127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581237488127 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581237488127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581237488127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581237488174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 03:38:08 2020 " "Processing ended: Sun Feb 09 03:38:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581237488174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581237488174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581237488174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581237488174 ""}
