{"vcs1":{"timestamp_begin":1677554237.002251446, "rt":0.49, "ut":0.16, "st":0.12}}
{"vcselab":{"timestamp_begin":1677554237.556095666, "rt":0.46, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1677554238.070738769, "rt":0.18, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677554236.687771814}
{"VCS_COMP_START_TIME": 1677554236.687771814}
{"VCS_COMP_END_TIME": 1677554238.317993251}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 338048}}
{"stitch_vcselab": {"peak_mem": 238976}}
