<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p88" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_88{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_88{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_88{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_88{left:69px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t5_88{left:69px;bottom:697px;letter-spacing:0.12px;}
#t6_88{left:151px;bottom:697px;letter-spacing:0.14px;word-spacing:0.01px;}
#t7_88{left:69px;bottom:661px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t8_88{left:69px;bottom:644px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#t9_88{left:69px;bottom:627px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_88{left:69px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tb_88{left:69px;bottom:586px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tc_88{left:69px;bottom:569px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_88{left:69px;bottom:552px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#te_88{left:69px;bottom:528px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tf_88{left:69px;bottom:511px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_88{left:69px;bottom:494px;letter-spacing:-0.15px;}
#th_88{left:69px;bottom:468px;}
#ti_88{left:95px;bottom:471px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_88{left:95px;bottom:455px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tk_88{left:69px;bottom:428px;}
#tl_88{left:95px;bottom:432px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#tm_88{left:95px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_88{left:95px;bottom:398px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_88{left:95px;bottom:381px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_88{left:95px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_88{left:95px;bottom:348px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tr_88{left:95px;bottom:331px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ts_88{left:69px;bottom:306px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#tt_88{left:69px;bottom:289px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tu_88{left:69px;bottom:231px;letter-spacing:0.12px;}
#tv_88{left:151px;bottom:231px;letter-spacing:0.16px;word-spacing:0.01px;}
#tw_88{left:69px;bottom:207px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tx_88{left:69px;bottom:190px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ty_88{left:69px;bottom:173px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tz_88{left:307px;bottom:180px;}
#t10_88{left:321px;bottom:173px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t11_88{left:69px;bottom:157px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t12_88{left:444px;bottom:163px;}
#t13_88{left:459px;bottom:157px;letter-spacing:-0.13px;word-spacing:-0.94px;}
#t14_88{left:69px;bottom:140px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t15_88{left:69px;bottom:123px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_88{left:194px;bottom:790px;letter-spacing:0.12px;word-spacing:0.02px;}
#t17_88{left:286px;bottom:790px;letter-spacing:0.13px;}
#t18_88{left:189px;bottom:1017px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t19_88{left:190px;bottom:996px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1a_88{left:306px;bottom:1017px;letter-spacing:0.13px;}
#t1b_88{left:517px;bottom:1016px;letter-spacing:0.13px;}
#t1c_88{left:332px;bottom:862px;letter-spacing:0.1px;}
#t1d_88{left:351px;bottom:1017px;letter-spacing:0.13px;}
#t1e_88{left:392px;bottom:1018px;letter-spacing:0.13px;}
#t1f_88{left:434px;bottom:1018px;letter-spacing:0.13px;}
#t1g_88{left:474px;bottom:1018px;letter-spacing:0.13px;}
#t1h_88{left:557px;bottom:1017px;letter-spacing:0.13px;}
#t1i_88{left:596px;bottom:1017px;letter-spacing:0.13px;}
#t1j_88{left:189px;bottom:953px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1k_88{left:189px;bottom:929px;letter-spacing:0.11px;}
#t1l_88{left:191px;bottom:905px;letter-spacing:0.1px;}
#t1m_88{left:568px;bottom:839px;letter-spacing:0.16px;}
#t1n_88{left:308px;bottom:986px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1o_88{left:351px;bottom:926px;letter-spacing:0.09px;}
#t1p_88{left:617px;bottom:1040px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1q_88{left:651px;bottom:1026px;letter-spacing:0.09px;}
#t1r_88{left:308px;bottom:973px;letter-spacing:0.1px;word-spacing:-0.01px;}

.s1_88{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_88{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_88{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_88{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_88{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_88{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_88{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_88{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts88" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg88Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg88" style="-webkit-user-select: none;"><object width="935" height="1210" data="88/88.svg" type="image/svg+xml" id="pdf88" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_88" class="t s1_88">2-26 </span><span id="t2_88" class="t s1_88">Vol. 3A </span>
<span id="t3_88" class="t s2_88">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_88" class="t s3_88">The INVLPG (invalidate TLB entry) instruction invalidates (flushes) the TLB entry for a specified page. </span>
<span id="t5_88" class="t s4_88">2.8.5 </span><span id="t6_88" class="t s4_88">Controlling the Processor </span>
<span id="t7_88" class="t s3_88">The HLT (halt processor) instruction stops the processor until an enabled interrupt (such as NMI or SMI, which are </span>
<span id="t8_88" class="t s3_88">normally enabled), a debug exception, the BINIT# signal, the INIT# signal, or the RESET# signal is received. The </span>
<span id="t9_88" class="t s3_88">processor generates a special bus cycle to indicate that the halt mode has been entered. </span>
<span id="ta_88" class="t s3_88">Hardware may respond to this signal in a number of ways. An indicator light on the front panel may be turned on. </span>
<span id="tb_88" class="t s3_88">An NMI interrupt for recording diagnostic information may be generated. Reset initialization may be invoked (note </span>
<span id="tc_88" class="t s3_88">that the BINIT# pin was introduced with the Pentium Pro processor). If any non-wake events are pending during </span>
<span id="td_88" class="t s3_88">shutdown, they will be handled after the wake event from shutdown is processed (for example, A20M# interrupts). </span>
<span id="te_88" class="t s3_88">The LOCK prefix invokes a locked (atomic) read-modify-write operation when modifying a memory operand. This </span>
<span id="tf_88" class="t s3_88">mechanism is used to allow reliable communications between processors in multiprocessor systems, as described </span>
<span id="tg_88" class="t s3_88">below: </span>
<span id="th_88" class="t s5_88">• </span><span id="ti_88" class="t s3_88">In the Pentium processor and earlier IA-32 processors, the LOCK prefix causes the processor to assert the </span>
<span id="tj_88" class="t s3_88">LOCK# signal during the instruction. This always causes an explicit bus lock to occur. </span>
<span id="tk_88" class="t s5_88">• </span><span id="tl_88" class="t s3_88">In the Pentium 4, Intel Xeon, and P6 family processors, the locking operation is handled with either a cache lock </span>
<span id="tm_88" class="t s3_88">or bus lock. If a memory access is cacheable and affects only a single cache line, a cache lock is invoked and </span>
<span id="tn_88" class="t s3_88">the system bus and the actual memory location in system memory are not locked during the operation. Here, </span>
<span id="to_88" class="t s3_88">other Pentium 4, Intel Xeon, or P6 family processors on the bus write-back any modified data and invalidate </span>
<span id="tp_88" class="t s3_88">their caches as necessary to maintain system memory coherency. If the memory access is not cacheable </span>
<span id="tq_88" class="t s3_88">and/or it crosses a cache line boundary, the processor’s LOCK# signal is asserted and the processor does not </span>
<span id="tr_88" class="t s3_88">respond to requests for bus control during the locked operation. </span>
<span id="ts_88" class="t s3_88">The RSM (return from SMM) instruction restores the processor (from a context dump) to the state it was in prior to </span>
<span id="tt_88" class="t s3_88">a system management mode (SMM) interrupt. </span>
<span id="tu_88" class="t s4_88">2.8.6 </span><span id="tv_88" class="t s4_88">Reading Performance-Monitoring and Time-Stamp Counters </span>
<span id="tw_88" class="t s3_88">The RDPMC (read performance-monitoring counter) and RDTSC (read time-stamp counter) instructions allow </span>
<span id="tx_88" class="t s3_88">application programs to read the processor’s performance-monitoring and time-stamp counters, respectively. </span>
<span id="ty_88" class="t s3_88">Processors based on Intel NetBurst </span>
<span id="tz_88" class="t s6_88">® </span>
<span id="t10_88" class="t s3_88">microarchitecture have eighteen 40-bit performance-monitoring counters; P6 </span>
<span id="t11_88" class="t s3_88">family processors have two 40-bit counters. Intel Atom </span>
<span id="t12_88" class="t s6_88">® </span>
<span id="t13_88" class="t s3_88">processors and most of the processors based on the Intel </span>
<span id="t14_88" class="t s3_88">Core microarchitecture support two types of performance monitoring counters: programmable performance coun- </span>
<span id="t15_88" class="t s3_88">ters similar to those available in the P6 family, and three fixed-function performance monitoring counters. Details </span>
<span id="t16_88" class="t s7_88">Figure 2-10. </span><span id="t17_88" class="t s7_88">WBINVD Invalidation of Shared and Non-Shared Cache Hierarchy </span>
<span id="t18_88" class="t s8_88">Logical Processors </span>
<span id="t19_88" class="t s8_88">L1 &amp; L2 Cache </span>
<span id="t1a_88" class="t s8_88">LP0 </span><span id="t1b_88" class="t s8_88">LP5 </span>
<span id="t1c_88" class="t s8_88">QPI </span>
<span id="t1d_88" class="t s8_88">LP1 </span><span id="t1e_88" class="t s8_88">LP2 </span><span id="t1f_88" class="t s8_88">LP3 </span><span id="t1g_88" class="t s8_88">LP4 </span><span id="t1h_88" class="t s8_88">LP6 </span><span id="t1i_88" class="t s8_88">LP7 </span>
<span id="t1j_88" class="t s8_88">Execution Engine </span>
<span id="t1k_88" class="t s8_88">L3 Cache </span>
<span id="t1l_88" class="t s8_88">Uncore </span>
<span id="t1m_88" class="t s8_88">DDR3 </span>
<span id="t1n_88" class="t s8_88">Written back </span>
<span id="t1o_88" class="t s8_88">Written back and Invalidated </span>
<span id="t1p_88" class="t s8_88">Not Written back and </span>
<span id="t1q_88" class="t s8_88">not Invalidated </span>
<span id="t1r_88" class="t s8_88">&amp; Invalidated </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
