

================================================================
== Vitis HLS Report for 'kernel_doitgen_Pipeline_L21'
================================================================
* Date:           Thu Dec 12 11:04:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_doitgen
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  28.000 ns|  28.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |        5|        5|         3|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      448|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|     2063|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     2063|      493|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_6_fu_933_p2              |         +|   0|  0|  10|           3|           1|
    |and_ln3435_1_fu_1528_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln3435_fu_1458_p2      |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |cmp51_i_fu_953_p2          |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln3421_fu_927_p2      |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln3435_1_fu_1488_p2   |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln3435_fu_1448_p2     |      icmp|   0|  0|   9|           2|           1|
    |or_ln3435_1_fu_1498_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln3435_fu_1493_p2       |        or|   0|  0|   2|           1|           1|
    |sum_buf_16_fu_1464_p3      |    select|   0|  0|  32|           1|          32|
    |sum_buf_17_fu_1472_p3      |    select|   0|  0|  32|           1|          32|
    |sum_buf_18_fu_1480_p3      |    select|   0|  0|  32|           1|          32|
    |sum_buf_19_fu_1504_p3      |    select|   0|  0|  32|           1|          32|
    |sum_buf_20_fu_1512_p3      |    select|   0|  0|  32|           1|          32|
    |sum_buf_21_fu_1520_p3      |    select|   0|  0|  32|           1|          32|
    |sum_buf_22_fu_1534_p3      |    select|   0|  0|  32|           1|          32|
    |sum_buf_23_fu_1542_p3      |    select|   0|  0|  32|           1|          32|
    |sum_buf_24_fu_1550_p3      |    select|   0|  0|  32|           1|          32|
    |sum_buf_25_fu_1558_p3      |    select|   0|  0|  32|           1|          32|
    |sum_buf_26_fu_1566_p3      |    select|   0|  0|  32|           1|          32|
    |sum_buf_27_fu_1574_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |sel_tmp10_fu_1453_p2       |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 448|          32|         402|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                          |   9|          2|    3|          6|
    |i_1_fu_240                                  |   9|          2|    3|          6|
    |merlin_gmem_kernel_doitgen_512_sum_blk_n_R  |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  45|         10|    9|         18|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |cmp51_i_reg_2282                  |   1|   0|    1|          0|
    |i_1_fu_240                        |   3|   0|    3|          0|
    |i_reg_2266                        |   3|   0|    3|          0|
    |icmp_ln3421_reg_2272              |   1|   0|    1|          0|
    |mux_case_07461584_fu_480          |  32|   0|   32|          0|
    |mux_case_10978_fu_360             |  32|   0|   32|          0|
    |mux_case_11994_fu_368             |  32|   0|   32|          0|
    |mux_case_121012_fu_248            |  32|   0|   32|          0|
    |mux_case_131029_fu_252            |  32|   0|   32|          0|
    |mux_case_141046_fu_256            |  32|   0|   32|          0|
    |mux_case_151064_fu_264            |  32|   0|   32|          0|
    |mux_case_161080_fu_384            |  32|   0|   32|          0|
    |mux_case_171097_fu_388            |  32|   0|   32|          0|
    |mux_case_1747833_fu_292           |  32|   0|   32|          0|
    |mux_case_181114_fu_392            |  32|   0|   32|          0|
    |mux_case_191130_fu_400            |  32|   0|   32|          0|
    |mux_case_201146_fu_408            |  32|   0|   32|          0|
    |mux_case_211162_fu_416            |  32|   0|   32|          0|
    |mux_case_221178_fu_424            |  32|   0|   32|          0|
    |mux_case_231194_fu_432            |  32|   0|   32|          0|
    |mux_case_241210_fu_440            |  32|   0|   32|          0|
    |mux_case_251226_fu_448            |  32|   0|   32|          0|
    |mux_case_261242_fu_456            |  32|   0|   32|          0|
    |mux_case_271258_fu_464            |  32|   0|   32|          0|
    |mux_case_2748850_fu_296           |  32|   0|   32|          0|
    |mux_case_281276_fu_280            |  32|   0|   32|          0|
    |mux_case_291293_fu_284            |  32|   0|   32|          0|
    |mux_case_301592_fu_288            |  32|   0|   32|          0|
    |mux_case_31843_fu_244             |  32|   0|   32|          0|
    |mux_case_32858_fu_300             |  32|   0|   32|          0|
    |mux_case_33874_fu_308             |  32|   0|   32|          0|
    |mux_case_34890_fu_316             |  32|   0|   32|          0|
    |mux_case_35906_fu_324             |  32|   0|   32|          0|
    |mux_case_36922_fu_332             |  32|   0|   32|          0|
    |mux_case_3749866_fu_304           |  32|   0|   32|          0|
    |mux_case_37938_fu_340             |  32|   0|   32|          0|
    |mux_case_38954_fu_348             |  32|   0|   32|          0|
    |mux_case_39970_fu_356             |  32|   0|   32|          0|
    |mux_case_40986_fu_364             |  32|   0|   32|          0|
    |mux_case_411002_fu_372            |  32|   0|   32|          0|
    |mux_case_421019_fu_376            |  32|   0|   32|          0|
    |mux_case_431036_fu_380            |  32|   0|   32|          0|
    |mux_case_441055_fu_260            |  32|   0|   32|          0|
    |mux_case_451073_fu_268            |  32|   0|   32|          0|
    |mux_case_461090_fu_272            |  32|   0|   32|          0|
    |mux_case_471107_fu_276            |  32|   0|   32|          0|
    |mux_case_481122_fu_396            |  32|   0|   32|          0|
    |mux_case_4882_fu_312              |  32|   0|   32|          0|
    |mux_case_491138_fu_404            |  32|   0|   32|          0|
    |mux_case_501154_fu_412            |  32|   0|   32|          0|
    |mux_case_511170_fu_420            |  32|   0|   32|          0|
    |mux_case_521186_fu_428            |  32|   0|   32|          0|
    |mux_case_531202_fu_436            |  32|   0|   32|          0|
    |mux_case_541218_fu_444            |  32|   0|   32|          0|
    |mux_case_551234_fu_452            |  32|   0|   32|          0|
    |mux_case_561250_fu_460            |  32|   0|   32|          0|
    |mux_case_571266_fu_468            |  32|   0|   32|          0|
    |mux_case_581283_fu_472            |  32|   0|   32|          0|
    |mux_case_5898_fu_320              |  32|   0|   32|          0|
    |mux_case_591300_fu_476            |  32|   0|   32|          0|
    |mux_case_6914_fu_328              |  32|   0|   32|          0|
    |mux_case_7930_fu_336              |  32|   0|   32|          0|
    |mux_case_8946_fu_344              |  32|   0|   32|          0|
    |mux_case_9962_fu_352              |  32|   0|   32|          0|
    |raw_bits_24_reg_2288              |  32|   0|   32|          0|
    |raw_bits_25_reg_2293              |  32|   0|   32|          0|
    |raw_bits_26_reg_2298              |  32|   0|   32|          0|
    |raw_bits_27_reg_2303              |  32|   0|   32|          0|
    |trunc_ln3401_reg_2276             |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2063|   0| 2063|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|         kernel_doitgen_Pipeline_L21|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|         kernel_doitgen_Pipeline_L21|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|         kernel_doitgen_Pipeline_L21|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|         kernel_doitgen_Pipeline_L21|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|         kernel_doitgen_Pipeline_L21|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|         kernel_doitgen_Pipeline_L21|  return value|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWID      |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WVALID    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WREADY    |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WDATA     |  out|  512|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WSTRB     |  out|   64|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WLAST     |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WID       |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WUSER     |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARID      |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RDATA     |   in|  512|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RLAST     |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RID       |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RFIFONUM  |   in|    9|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BID       |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|sext_ln3421                                        |   in|   58|     ap_none|                         sext_ln3421|        scalar|
|mux_case_301592_out                                |  out|   32|      ap_vld|                 mux_case_301592_out|       pointer|
|mux_case_301592_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_301592_out|       pointer|
|mux_case_07461584_out                              |  out|   32|      ap_vld|               mux_case_07461584_out|       pointer|
|mux_case_07461584_out_ap_vld                       |  out|    1|      ap_vld|               mux_case_07461584_out|       pointer|
|mux_case_591300_out                                |  out|   32|      ap_vld|                 mux_case_591300_out|       pointer|
|mux_case_591300_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_591300_out|       pointer|
|mux_case_291293_out                                |  out|   32|      ap_vld|                 mux_case_291293_out|       pointer|
|mux_case_291293_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_291293_out|       pointer|
|mux_case_581283_out                                |  out|   32|      ap_vld|                 mux_case_581283_out|       pointer|
|mux_case_581283_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_581283_out|       pointer|
|mux_case_281276_out                                |  out|   32|      ap_vld|                 mux_case_281276_out|       pointer|
|mux_case_281276_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_281276_out|       pointer|
|mux_case_571266_out                                |  out|   32|      ap_vld|                 mux_case_571266_out|       pointer|
|mux_case_571266_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_571266_out|       pointer|
|mux_case_271258_out                                |  out|   32|      ap_vld|                 mux_case_271258_out|       pointer|
|mux_case_271258_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_271258_out|       pointer|
|mux_case_561250_out                                |  out|   32|      ap_vld|                 mux_case_561250_out|       pointer|
|mux_case_561250_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_561250_out|       pointer|
|mux_case_261242_out                                |  out|   32|      ap_vld|                 mux_case_261242_out|       pointer|
|mux_case_261242_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_261242_out|       pointer|
|mux_case_551234_out                                |  out|   32|      ap_vld|                 mux_case_551234_out|       pointer|
|mux_case_551234_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_551234_out|       pointer|
|mux_case_251226_out                                |  out|   32|      ap_vld|                 mux_case_251226_out|       pointer|
|mux_case_251226_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_251226_out|       pointer|
|mux_case_541218_out                                |  out|   32|      ap_vld|                 mux_case_541218_out|       pointer|
|mux_case_541218_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_541218_out|       pointer|
|mux_case_241210_out                                |  out|   32|      ap_vld|                 mux_case_241210_out|       pointer|
|mux_case_241210_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_241210_out|       pointer|
|mux_case_531202_out                                |  out|   32|      ap_vld|                 mux_case_531202_out|       pointer|
|mux_case_531202_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_531202_out|       pointer|
|mux_case_231194_out                                |  out|   32|      ap_vld|                 mux_case_231194_out|       pointer|
|mux_case_231194_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_231194_out|       pointer|
|mux_case_521186_out                                |  out|   32|      ap_vld|                 mux_case_521186_out|       pointer|
|mux_case_521186_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_521186_out|       pointer|
|mux_case_221178_out                                |  out|   32|      ap_vld|                 mux_case_221178_out|       pointer|
|mux_case_221178_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_221178_out|       pointer|
|mux_case_511170_out                                |  out|   32|      ap_vld|                 mux_case_511170_out|       pointer|
|mux_case_511170_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_511170_out|       pointer|
|mux_case_211162_out                                |  out|   32|      ap_vld|                 mux_case_211162_out|       pointer|
|mux_case_211162_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_211162_out|       pointer|
|mux_case_501154_out                                |  out|   32|      ap_vld|                 mux_case_501154_out|       pointer|
|mux_case_501154_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_501154_out|       pointer|
|mux_case_201146_out                                |  out|   32|      ap_vld|                 mux_case_201146_out|       pointer|
|mux_case_201146_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_201146_out|       pointer|
|mux_case_491138_out                                |  out|   32|      ap_vld|                 mux_case_491138_out|       pointer|
|mux_case_491138_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_491138_out|       pointer|
|mux_case_191130_out                                |  out|   32|      ap_vld|                 mux_case_191130_out|       pointer|
|mux_case_191130_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_191130_out|       pointer|
|mux_case_481122_out                                |  out|   32|      ap_vld|                 mux_case_481122_out|       pointer|
|mux_case_481122_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_481122_out|       pointer|
|mux_case_181114_out                                |  out|   32|      ap_vld|                 mux_case_181114_out|       pointer|
|mux_case_181114_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_181114_out|       pointer|
|mux_case_471107_out                                |  out|   32|      ap_vld|                 mux_case_471107_out|       pointer|
|mux_case_471107_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_471107_out|       pointer|
|mux_case_171097_out                                |  out|   32|      ap_vld|                 mux_case_171097_out|       pointer|
|mux_case_171097_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_171097_out|       pointer|
|mux_case_461090_out                                |  out|   32|      ap_vld|                 mux_case_461090_out|       pointer|
|mux_case_461090_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_461090_out|       pointer|
|mux_case_161080_out                                |  out|   32|      ap_vld|                 mux_case_161080_out|       pointer|
|mux_case_161080_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_161080_out|       pointer|
|mux_case_451073_out                                |  out|   32|      ap_vld|                 mux_case_451073_out|       pointer|
|mux_case_451073_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_451073_out|       pointer|
|mux_case_151064_out                                |  out|   32|      ap_vld|                 mux_case_151064_out|       pointer|
|mux_case_151064_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_151064_out|       pointer|
|mux_case_441055_out                                |  out|   32|      ap_vld|                 mux_case_441055_out|       pointer|
|mux_case_441055_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_441055_out|       pointer|
|mux_case_141046_out                                |  out|   32|      ap_vld|                 mux_case_141046_out|       pointer|
|mux_case_141046_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_141046_out|       pointer|
|mux_case_431036_out                                |  out|   32|      ap_vld|                 mux_case_431036_out|       pointer|
|mux_case_431036_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_431036_out|       pointer|
|mux_case_131029_out                                |  out|   32|      ap_vld|                 mux_case_131029_out|       pointer|
|mux_case_131029_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_131029_out|       pointer|
|mux_case_421019_out                                |  out|   32|      ap_vld|                 mux_case_421019_out|       pointer|
|mux_case_421019_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_421019_out|       pointer|
|mux_case_121012_out                                |  out|   32|      ap_vld|                 mux_case_121012_out|       pointer|
|mux_case_121012_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_121012_out|       pointer|
|mux_case_411002_out                                |  out|   32|      ap_vld|                 mux_case_411002_out|       pointer|
|mux_case_411002_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_411002_out|       pointer|
|mux_case_11994_out                                 |  out|   32|      ap_vld|                  mux_case_11994_out|       pointer|
|mux_case_11994_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_11994_out|       pointer|
|mux_case_40986_out                                 |  out|   32|      ap_vld|                  mux_case_40986_out|       pointer|
|mux_case_40986_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_40986_out|       pointer|
|mux_case_10978_out                                 |  out|   32|      ap_vld|                  mux_case_10978_out|       pointer|
|mux_case_10978_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_10978_out|       pointer|
|mux_case_39970_out                                 |  out|   32|      ap_vld|                  mux_case_39970_out|       pointer|
|mux_case_39970_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_39970_out|       pointer|
|mux_case_9962_out                                  |  out|   32|      ap_vld|                   mux_case_9962_out|       pointer|
|mux_case_9962_out_ap_vld                           |  out|    1|      ap_vld|                   mux_case_9962_out|       pointer|
|mux_case_38954_out                                 |  out|   32|      ap_vld|                  mux_case_38954_out|       pointer|
|mux_case_38954_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_38954_out|       pointer|
|mux_case_8946_out                                  |  out|   32|      ap_vld|                   mux_case_8946_out|       pointer|
|mux_case_8946_out_ap_vld                           |  out|    1|      ap_vld|                   mux_case_8946_out|       pointer|
|mux_case_37938_out                                 |  out|   32|      ap_vld|                  mux_case_37938_out|       pointer|
|mux_case_37938_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_37938_out|       pointer|
|mux_case_7930_out                                  |  out|   32|      ap_vld|                   mux_case_7930_out|       pointer|
|mux_case_7930_out_ap_vld                           |  out|    1|      ap_vld|                   mux_case_7930_out|       pointer|
|mux_case_36922_out                                 |  out|   32|      ap_vld|                  mux_case_36922_out|       pointer|
|mux_case_36922_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_36922_out|       pointer|
|mux_case_6914_out                                  |  out|   32|      ap_vld|                   mux_case_6914_out|       pointer|
|mux_case_6914_out_ap_vld                           |  out|    1|      ap_vld|                   mux_case_6914_out|       pointer|
|mux_case_35906_out                                 |  out|   32|      ap_vld|                  mux_case_35906_out|       pointer|
|mux_case_35906_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_35906_out|       pointer|
|mux_case_5898_out                                  |  out|   32|      ap_vld|                   mux_case_5898_out|       pointer|
|mux_case_5898_out_ap_vld                           |  out|    1|      ap_vld|                   mux_case_5898_out|       pointer|
|mux_case_34890_out                                 |  out|   32|      ap_vld|                  mux_case_34890_out|       pointer|
|mux_case_34890_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_34890_out|       pointer|
|mux_case_4882_out                                  |  out|   32|      ap_vld|                   mux_case_4882_out|       pointer|
|mux_case_4882_out_ap_vld                           |  out|    1|      ap_vld|                   mux_case_4882_out|       pointer|
|mux_case_33874_out                                 |  out|   32|      ap_vld|                  mux_case_33874_out|       pointer|
|mux_case_33874_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_33874_out|       pointer|
|mux_case_3749866_out                               |  out|   32|      ap_vld|                mux_case_3749866_out|       pointer|
|mux_case_3749866_out_ap_vld                        |  out|    1|      ap_vld|                mux_case_3749866_out|       pointer|
|mux_case_32858_out                                 |  out|   32|      ap_vld|                  mux_case_32858_out|       pointer|
|mux_case_32858_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_32858_out|       pointer|
|mux_case_2748850_out                               |  out|   32|      ap_vld|                mux_case_2748850_out|       pointer|
|mux_case_2748850_out_ap_vld                        |  out|    1|      ap_vld|                mux_case_2748850_out|       pointer|
|mux_case_31843_out                                 |  out|   32|      ap_vld|                  mux_case_31843_out|       pointer|
|mux_case_31843_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_31843_out|       pointer|
|mux_case_1747833_out                               |  out|   32|      ap_vld|                mux_case_1747833_out|       pointer|
|mux_case_1747833_out_ap_vld                        |  out|    1|      ap_vld|                mux_case_1747833_out|       pointer|
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+

