4:59:32 PM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 17:00:12 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: CG358 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":47:4:47:4|Expecting '.' or '.*'
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":47:5:47:5|Expecting (
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":65:0:65:8|Expecting endmodule
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v" (library work)
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v":19:8:19:16|Assignment target dataReady must be of type reg or genvar
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\EdgeDetector.v" (library work)
@E: CG285 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\EdgeDetector.v":49:19:49:19|Expecting statement
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\EdgeDetector.v":55:0:55:8|Expecting endmodule
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:5:11:7|clk is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:10:11:14|reset is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:17:11:27|latchClkInt is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":12:11:12:20|parallelIn is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:4:14:12|serialOut is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:15:14:22|shiftClk is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":15:5:15:15|latchClkExt is already declared in this scope.
6 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 17:00:12 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 17:00:12 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 17:09:57 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: CG358 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":47:4:47:4|Expecting '.' or '.*'
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":47:5:47:5|Expecting (
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":65:0:65:8|Expecting endmodule
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\EdgeDetector.v" (library work)
@E: CG285 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\EdgeDetector.v":49:19:49:19|Expecting statement
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\EdgeDetector.v":55:0:55:8|Expecting endmodule
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:5:11:7|clk is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:10:11:14|reset is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:17:11:27|latchClkInt is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":12:11:12:20|parallelIn is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:4:14:12|serialOut is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:15:14:22|shiftClk is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":15:5:15:15|latchClkExt is already declared in this scope.
5 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 17:09:57 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 17:09:57 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 17:10:21 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: CG358 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":47:4:47:4|Expecting '.' or '.*'
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":47:5:47:5|Expecting (
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":65:0:65:8|Expecting endmodule
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:5:11:7|clk is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:10:11:14|reset is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:17:11:27|latchClkInt is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":12:11:12:20|parallelIn is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:4:14:12|serialOut is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:15:14:22|shiftClk is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":15:5:15:15|latchClkExt is already declared in this scope.
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 17:10:21 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 17:10:21 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 17:11:20 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:5:11:7|clk is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:10:11:14|reset is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:17:11:27|latchClkInt is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":12:11:12:20|parallelIn is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:4:14:12|serialOut is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:15:14:22|shiftClk is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":15:5:15:15|latchClkExt is already declared in this scope.
Verilog syntax check successful!
Selecting top level module ShiftRegisterPiSo_RevA
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v":2:7:2:28|Synthesizing module ShiftRegisterPiSo_RevA in library work.

@W: CL138 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v":16:0:16:5|Removing register 'latchClk' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v":16:0:16:5|Removing register 'shiftClk' because it is only assigned 0 or its original value.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:11:20 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v":2:7:2:28|Selected library: work cell: ShiftRegisterPiSo_RevA view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v":2:7:2:28|Selected library: work cell: ShiftRegisterPiSo_RevA view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:11:20 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:11:20 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v":2:7:2:28|Selected library: work cell: ShiftRegisterPiSo_RevA view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v":2:7:2:28|Selected library: work cell: ShiftRegisterPiSo_RevA view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:11:21 2020

###########################################################]
Pre-mapping Report

# Fri Nov 06 17:11:21 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist ShiftRegisterPiSo_RevA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                          Requested     Requested     Clock        Clock                     Clock
Clock                          Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------
ShiftRegisterPiSo_RevA|clk     273.9 MHz     3.652         inferred     Autoconstr_clkgroup_0     13   
=======================================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftregisterpiso_reva.v":16:0:16:5|Found inferred clock ShiftRegisterPiSo_RevA|clk which controls 13 sequential elements including latch[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 17:11:22 2020

###########################################################]
Map & Optimize Report

# Fri Nov 06 17:11:22 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  22 /        13
   2		0h:00m:00s		    -1.56ns		  21 /        13

   3		0h:00m:00s		    -1.56ns		  21 /        13

@N: FX271 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftregisterpiso_reva.v":16:0:16:5|Replicating instance activeBit[0] (in view: work.ShiftRegisterPiSo_RevA(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -1.56ns		  22 /        14
@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftregisterpiso_reva.v":5:6:5:8|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               14         activeBit[0]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock ShiftRegisterPiSo_RevA|clk with period 8.90ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 06 17:11:23 2020
#


Top view:               ShiftRegisterPiSo_RevA
Requested Frequency:    112.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.571

                               Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                 Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------------
ShiftRegisterPiSo_RevA|clk     112.3 MHz     95.5 MHz      8.904         10.475        -1.571     inferred     Autoconstr_clkgroup_0
====================================================================================================================================





Clock Relationships
*******************

Clocks                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------
Starting                    Ending                      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------
ShiftRegisterPiSo_RevA|clk  ShiftRegisterPiSo_RevA|clk  |  8.904       -1.571  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ShiftRegisterPiSo_RevA|clk
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                  Arrival           
Instance              Reference                      Type         Pin     Net                   Time        Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
activeBit[0]          ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       activeBit[0]          0.796       -1.571
activeBit[2]          ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       activeBit[2]          0.796       -1.519
latch[2]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       latch[2]              0.796       -1.468
activeBit_fast[0]     ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       activeBit_fast[0]     0.796       -1.447
latch[0]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       latch[0]              0.796       -1.416
latch[3]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       latch[3]              0.796       -1.375
latch[1]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       latch[1]              0.796       -1.323
latch[4]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       latch[4]              0.796       0.389 
latch[6]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       latch[6]              0.796       0.389 
latch[5]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       latch[5]              0.796       0.420 
==================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                      Type         Pin     Net                  Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
serialOut             ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       serialOut_en         8.749        -1.571
readyNewData          ShiftRegisterPiSo_RevA|clk     SB_DFF       D       readyNewData_4       8.749        2.225 
activeBit[3]          ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       activeBit_RNO[3]     8.749        2.349 
activeBit[0]          ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       activeBit_RNO[0]     8.749        4.185 
activeBit[1]          ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       activeBit_RNO[1]     8.749        4.185 
activeBit[2]          ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       activeBit_RNO[2]     8.749        4.185 
activeBit_fast[0]     ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       N_48_fast            8.749        4.185 
latch[0]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       latch                8.749        4.185 
latch[1]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       latch_0              8.749        4.185 
latch[2]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       latch_1              8.749        4.185 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.904
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.749

    - Propagation time:                      10.320
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.571

    Number of logic level(s):                4
    Starting point:                          activeBit[0] / Q
    Ending point:                            serialOut / D
    The start point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C
    The end   point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
activeBit[0]        SB_DFFSR     Q        Out     0.796     0.796       -         
activeBit[0]        Net          -        -       1.599     -           7         
serialOut_RNO_4     SB_LUT4      I0       In      -         2.395       -         
serialOut_RNO_4     SB_LUT4      O        Out     0.661     3.056       -         
serialOut_RNO_4     Net          -        -       1.371     -           1         
serialOut_RNO_2     SB_LUT4      I1       In      -         4.427       -         
serialOut_RNO_2     SB_LUT4      O        Out     0.589     5.017       -         
N_42                Net          -        -       1.371     -           1         
serialOut_RNO_0     SB_LUT4      I1       In      -         6.388       -         
serialOut_RNO_0     SB_LUT4      O        Out     0.589     6.977       -         
serialOut_2         Net          -        -       1.371     -           1         
serialOut_RNO       SB_LUT4      I3       In      -         8.348       -         
serialOut_RNO       SB_LUT4      O        Out     0.465     8.813       -         
serialOut_en        Net          -        -       1.507     -           1         
serialOut           SB_DFFSR     D        In      -         10.320      -         
==================================================================================
Total path delay (propagation time + setup) of 10.475 is 3.256(31.1%) logic and 7.219(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.904
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.749

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.540

    Number of logic level(s):                4
    Starting point:                          activeBit[0] / Q
    Ending point:                            serialOut / D
    The start point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C
    The end   point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
activeBit[0]        SB_DFFSR     Q        Out     0.796     0.796       -         
activeBit[0]        Net          -        -       1.599     -           7         
serialOut_RNO_5     SB_LUT4      I0       In      -         2.395       -         
serialOut_RNO_5     SB_LUT4      O        Out     0.661     3.056       -         
serialOut_RNO_5     Net          -        -       1.371     -           1         
serialOut_RNO_2     SB_LUT4      I2       In      -         4.427       -         
serialOut_RNO_2     SB_LUT4      O        Out     0.558     4.986       -         
N_42                Net          -        -       1.371     -           1         
serialOut_RNO_0     SB_LUT4      I1       In      -         6.356       -         
serialOut_RNO_0     SB_LUT4      O        Out     0.589     6.946       -         
serialOut_2         Net          -        -       1.371     -           1         
serialOut_RNO       SB_LUT4      I3       In      -         8.317       -         
serialOut_RNO       SB_LUT4      O        Out     0.465     8.782       -         
serialOut_en        Net          -        -       1.507     -           1         
serialOut           SB_DFFSR     D        In      -         10.289      -         
==================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.904
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.749

    - Propagation time:                      10.268
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.519

    Number of logic level(s):                4
    Starting point:                          activeBit[2] / Q
    Ending point:                            serialOut / D
    The start point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C
    The end   point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
activeBit[2]           SB_DFFSR     Q        Out     0.796     0.796       -         
activeBit[2]           Net          -        -       1.599     -           7         
serialOut_RNO_3        SB_LUT4      I0       In      -         2.395       -         
serialOut_RNO_3        SB_LUT4      O        Out     0.661     3.056       -         
serialOut_2_3_ns_1     Net          -        -       1.371     -           1         
serialOut_RNO_1        SB_LUT4      I3       In      -         4.427       -         
serialOut_RNO_1        SB_LUT4      O        Out     0.465     4.893       -         
N_41                   Net          -        -       1.371     -           1         
serialOut_RNO_0        SB_LUT4      I0       In      -         6.263       -         
serialOut_RNO_0        SB_LUT4      O        Out     0.661     6.925       -         
serialOut_2            Net          -        -       1.371     -           1         
serialOut_RNO          SB_LUT4      I3       In      -         8.296       -         
serialOut_RNO          SB_LUT4      O        Out     0.465     8.761       -         
serialOut_en           Net          -        -       1.507     -           1         
serialOut              SB_DFFSR     D        In      -         10.268      -         
=====================================================================================
Total path delay (propagation time + setup) of 10.423 is 3.204(30.7%) logic and 7.219(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.904
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.749

    - Propagation time:                      10.217
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.468

    Number of logic level(s):                4
    Starting point:                          latch[2] / Q
    Ending point:                            serialOut / D
    The start point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C
    The end   point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
latch[2]            SB_DFFSR     Q        Out     0.796     0.796       -         
latch[2]            Net          -        -       1.599     -           3         
serialOut_RNO_4     SB_LUT4      I2       In      -         2.395       -         
serialOut_RNO_4     SB_LUT4      O        Out     0.558     2.953       -         
serialOut_RNO_4     Net          -        -       1.371     -           1         
serialOut_RNO_2     SB_LUT4      I1       In      -         4.324       -         
serialOut_RNO_2     SB_LUT4      O        Out     0.589     4.913       -         
N_42                Net          -        -       1.371     -           1         
serialOut_RNO_0     SB_LUT4      I1       In      -         6.284       -         
serialOut_RNO_0     SB_LUT4      O        Out     0.589     6.873       -         
serialOut_2         Net          -        -       1.371     -           1         
serialOut_RNO       SB_LUT4      I3       In      -         8.244       -         
serialOut_RNO       SB_LUT4      O        Out     0.465     8.710       -         
serialOut_en        Net          -        -       1.507     -           1         
serialOut           SB_DFFSR     D        In      -         10.217      -         
==================================================================================
Total path delay (propagation time + setup) of 10.372 is 3.153(30.4%) logic and 7.219(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.904
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.749

    - Propagation time:                      10.217
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.468

    Number of logic level(s):                4
    Starting point:                          activeBit[2] / Q
    Ending point:                            serialOut / D
    The start point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C
    The end   point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
activeBit[2]        SB_DFFSR     Q        Out     0.796     0.796       -         
activeBit[2]        Net          -        -       1.599     -           7         
serialOut_RNO_5     SB_LUT4      I1       In      -         2.395       -         
serialOut_RNO_5     SB_LUT4      O        Out     0.589     2.984       -         
serialOut_RNO_5     Net          -        -       1.371     -           1         
serialOut_RNO_2     SB_LUT4      I2       In      -         4.355       -         
serialOut_RNO_2     SB_LUT4      O        Out     0.558     4.913       -         
N_42                Net          -        -       1.371     -           1         
serialOut_RNO_0     SB_LUT4      I1       In      -         6.284       -         
serialOut_RNO_0     SB_LUT4      O        Out     0.589     6.873       -         
serialOut_2         Net          -        -       1.371     -           1         
serialOut_RNO       SB_LUT4      I3       In      -         8.244       -         
serialOut_RNO       SB_LUT4      O        Out     0.465     8.710       -         
serialOut_en        Net          -        -       1.507     -           1         
serialOut           SB_DFFSR     D        In      -         10.217      -         
==================================================================================
Total path delay (propagation time + setup) of 10.372 is 3.153(30.4%) logic and 7.219(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for ShiftRegisterPiSo_RevA 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_DFF          1 use
SB_DFFSR        13 uses
SB_LUT4         23 uses

I/O ports: 12
I/O primitives: 12
SB_GB_IO       1 use
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   14 (0%)
Total load per clock:
   ShiftRegisterPiSo_RevA|clk: 1

@S |Mapping Summary:
Total  LUTs: 23 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 23 = 23 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 17:11:23 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Gilead_Implmnt: newer file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin CLOCK_16 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin RESET doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_RED doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_GREEN doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_BLUE doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin DATA_OUT doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LATCH_CLK doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin SHIFT_CLK doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed0 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed1 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed2 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed3 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed4 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed5 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed6 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: ShiftRegisterPiSo_RevA

EDF Parser run-time: 4 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\ShiftRegisterPiSo_RevA_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\ShiftRegisterPiSo_RevA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	23
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	23
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	14
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	23/7680
    PLBs                        :	3/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.7 (sec)

Final Design Statistics
    Number of LUTs      	:	23
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	23/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: ShiftRegisterPiSo_RevA|clk | Frequency: 183.39 MHz | Target: 112.36 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\ShiftRegisterPiSo_RevA_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\ShiftRegisterPiSo_RevA_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 117
used logic cells: 23
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\ShiftRegisterPiSo_RevA_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\ShiftRegisterPiSo_RevA_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 117
used logic cells: 23
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\ShiftRegisterPiSo_RevA_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\ShiftRegisterPiSo_RevA_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\ShiftRegisterPiSo_RevA_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\ShiftRegisterPiSo_RevA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\ShiftRegisterPiSo_RevA_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\ShiftRegisterPiSo_RevA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design ShiftRegisterPiSo_RevA
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 32 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design ShiftRegisterPiSo_RevA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\ShiftRegisterPiSo_RevA_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\ShiftRegisterPiSo_RevA_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\ShiftRegisterPiSo_RevA_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\ShiftRegisterPiSo_RevA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\ShiftRegisterPiSo_RevA_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\ShiftRegisterPiSo_RevA_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\ShiftRegisterPiSo_RevA_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\ShiftRegisterPiSo_RevA_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\ShiftRegisterPiSo_RevA_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\ShiftRegisterPiSo_RevA_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\ShiftRegisterPiSo_RevA_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\ShiftRegisterPiSo_RevA_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 17:13:23 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:5:11:7|clk is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:10:11:14|reset is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:17:11:27|latchClkInt is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":12:11:12:20|parallelIn is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:4:14:12|serialOut is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:15:14:22|shiftClk is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":15:5:15:15|latchClkExt is already declared in this scope.
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module ShiftRegisterPiSo_RevA
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v":2:7:2:28|Synthesizing module ShiftRegisterPiSo_RevA in library work.

@W: CL138 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v":16:0:16:5|Removing register 'latchClk' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v":16:0:16:5|Removing register 'shiftClk' because it is only assigned 0 or its original value.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:13:23 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v":2:7:2:28|Selected library: work cell: ShiftRegisterPiSo_RevA view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v":2:7:2:28|Selected library: work cell: ShiftRegisterPiSo_RevA view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:13:24 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:13:24 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v":2:7:2:28|Selected library: work cell: ShiftRegisterPiSo_RevA view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevA.v":2:7:2:28|Selected library: work cell: ShiftRegisterPiSo_RevA view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:13:25 2020

###########################################################]
Pre-mapping Report

# Fri Nov 06 17:13:25 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist ShiftRegisterPiSo_RevA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                          Requested     Requested     Clock        Clock                     Clock
Clock                          Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------
ShiftRegisterPiSo_RevA|clk     273.9 MHz     3.652         inferred     Autoconstr_clkgroup_0     13   
=======================================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftregisterpiso_reva.v":16:0:16:5|Found inferred clock ShiftRegisterPiSo_RevA|clk which controls 13 sequential elements including latch[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 17:13:25 2020

###########################################################]
Map & Optimize Report

# Fri Nov 06 17:13:25 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  22 /        13
   2		0h:00m:00s		    -1.56ns		  21 /        13

   3		0h:00m:00s		    -1.56ns		  21 /        13

@N: FX271 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftregisterpiso_reva.v":16:0:16:5|Replicating instance activeBit[0] (in view: work.ShiftRegisterPiSo_RevA(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -1.56ns		  22 /        14
@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftregisterpiso_reva.v":5:6:5:8|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               14         activeBit[0]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock ShiftRegisterPiSo_RevA|clk with period 8.90ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 06 17:13:26 2020
#


Top view:               ShiftRegisterPiSo_RevA
Requested Frequency:    112.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.571

                               Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                 Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------------
ShiftRegisterPiSo_RevA|clk     112.3 MHz     95.5 MHz      8.904         10.475        -1.571     inferred     Autoconstr_clkgroup_0
====================================================================================================================================





Clock Relationships
*******************

Clocks                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------
Starting                    Ending                      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------
ShiftRegisterPiSo_RevA|clk  ShiftRegisterPiSo_RevA|clk  |  8.904       -1.571  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ShiftRegisterPiSo_RevA|clk
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                  Arrival           
Instance              Reference                      Type         Pin     Net                   Time        Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
activeBit[0]          ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       activeBit[0]          0.796       -1.571
activeBit[2]          ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       activeBit[2]          0.796       -1.519
latch[2]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       latch[2]              0.796       -1.468
activeBit_fast[0]     ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       activeBit_fast[0]     0.796       -1.447
latch[0]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       latch[0]              0.796       -1.416
latch[3]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       latch[3]              0.796       -1.375
latch[1]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       latch[1]              0.796       -1.323
latch[4]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       latch[4]              0.796       0.389 
latch[6]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       latch[6]              0.796       0.389 
latch[5]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     Q       latch[5]              0.796       0.420 
==================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                      Type         Pin     Net                  Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
serialOut             ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       serialOut_en         8.749        -1.571
readyNewData          ShiftRegisterPiSo_RevA|clk     SB_DFF       D       readyNewData_4       8.749        2.225 
activeBit[3]          ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       activeBit_RNO[3]     8.749        2.349 
activeBit[0]          ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       activeBit_RNO[0]     8.749        4.185 
activeBit[1]          ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       activeBit_RNO[1]     8.749        4.185 
activeBit[2]          ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       activeBit_RNO[2]     8.749        4.185 
activeBit_fast[0]     ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       N_48_fast            8.749        4.185 
latch[0]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       latch                8.749        4.185 
latch[1]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       latch_0              8.749        4.185 
latch[2]              ShiftRegisterPiSo_RevA|clk     SB_DFFSR     D       latch_1              8.749        4.185 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.904
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.749

    - Propagation time:                      10.320
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.571

    Number of logic level(s):                4
    Starting point:                          activeBit[0] / Q
    Ending point:                            serialOut / D
    The start point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C
    The end   point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
activeBit[0]        SB_DFFSR     Q        Out     0.796     0.796       -         
activeBit[0]        Net          -        -       1.599     -           7         
serialOut_RNO_4     SB_LUT4      I0       In      -         2.395       -         
serialOut_RNO_4     SB_LUT4      O        Out     0.661     3.056       -         
serialOut_RNO_4     Net          -        -       1.371     -           1         
serialOut_RNO_2     SB_LUT4      I1       In      -         4.427       -         
serialOut_RNO_2     SB_LUT4      O        Out     0.589     5.017       -         
N_42                Net          -        -       1.371     -           1         
serialOut_RNO_0     SB_LUT4      I1       In      -         6.388       -         
serialOut_RNO_0     SB_LUT4      O        Out     0.589     6.977       -         
serialOut_2         Net          -        -       1.371     -           1         
serialOut_RNO       SB_LUT4      I3       In      -         8.348       -         
serialOut_RNO       SB_LUT4      O        Out     0.465     8.813       -         
serialOut_en        Net          -        -       1.507     -           1         
serialOut           SB_DFFSR     D        In      -         10.320      -         
==================================================================================
Total path delay (propagation time + setup) of 10.475 is 3.256(31.1%) logic and 7.219(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.904
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.749

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.540

    Number of logic level(s):                4
    Starting point:                          activeBit[0] / Q
    Ending point:                            serialOut / D
    The start point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C
    The end   point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
activeBit[0]        SB_DFFSR     Q        Out     0.796     0.796       -         
activeBit[0]        Net          -        -       1.599     -           7         
serialOut_RNO_5     SB_LUT4      I0       In      -         2.395       -         
serialOut_RNO_5     SB_LUT4      O        Out     0.661     3.056       -         
serialOut_RNO_5     Net          -        -       1.371     -           1         
serialOut_RNO_2     SB_LUT4      I2       In      -         4.427       -         
serialOut_RNO_2     SB_LUT4      O        Out     0.558     4.986       -         
N_42                Net          -        -       1.371     -           1         
serialOut_RNO_0     SB_LUT4      I1       In      -         6.356       -         
serialOut_RNO_0     SB_LUT4      O        Out     0.589     6.946       -         
serialOut_2         Net          -        -       1.371     -           1         
serialOut_RNO       SB_LUT4      I3       In      -         8.317       -         
serialOut_RNO       SB_LUT4      O        Out     0.465     8.782       -         
serialOut_en        Net          -        -       1.507     -           1         
serialOut           SB_DFFSR     D        In      -         10.289      -         
==================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.904
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.749

    - Propagation time:                      10.268
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.519

    Number of logic level(s):                4
    Starting point:                          activeBit[2] / Q
    Ending point:                            serialOut / D
    The start point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C
    The end   point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
activeBit[2]           SB_DFFSR     Q        Out     0.796     0.796       -         
activeBit[2]           Net          -        -       1.599     -           7         
serialOut_RNO_3        SB_LUT4      I0       In      -         2.395       -         
serialOut_RNO_3        SB_LUT4      O        Out     0.661     3.056       -         
serialOut_2_3_ns_1     Net          -        -       1.371     -           1         
serialOut_RNO_1        SB_LUT4      I3       In      -         4.427       -         
serialOut_RNO_1        SB_LUT4      O        Out     0.465     4.893       -         
N_41                   Net          -        -       1.371     -           1         
serialOut_RNO_0        SB_LUT4      I0       In      -         6.263       -         
serialOut_RNO_0        SB_LUT4      O        Out     0.661     6.925       -         
serialOut_2            Net          -        -       1.371     -           1         
serialOut_RNO          SB_LUT4      I3       In      -         8.296       -         
serialOut_RNO          SB_LUT4      O        Out     0.465     8.761       -         
serialOut_en           Net          -        -       1.507     -           1         
serialOut              SB_DFFSR     D        In      -         10.268      -         
=====================================================================================
Total path delay (propagation time + setup) of 10.423 is 3.204(30.7%) logic and 7.219(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.904
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.749

    - Propagation time:                      10.217
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.468

    Number of logic level(s):                4
    Starting point:                          latch[2] / Q
    Ending point:                            serialOut / D
    The start point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C
    The end   point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
latch[2]            SB_DFFSR     Q        Out     0.796     0.796       -         
latch[2]            Net          -        -       1.599     -           3         
serialOut_RNO_4     SB_LUT4      I2       In      -         2.395       -         
serialOut_RNO_4     SB_LUT4      O        Out     0.558     2.953       -         
serialOut_RNO_4     Net          -        -       1.371     -           1         
serialOut_RNO_2     SB_LUT4      I1       In      -         4.324       -         
serialOut_RNO_2     SB_LUT4      O        Out     0.589     4.913       -         
N_42                Net          -        -       1.371     -           1         
serialOut_RNO_0     SB_LUT4      I1       In      -         6.284       -         
serialOut_RNO_0     SB_LUT4      O        Out     0.589     6.873       -         
serialOut_2         Net          -        -       1.371     -           1         
serialOut_RNO       SB_LUT4      I3       In      -         8.244       -         
serialOut_RNO       SB_LUT4      O        Out     0.465     8.710       -         
serialOut_en        Net          -        -       1.507     -           1         
serialOut           SB_DFFSR     D        In      -         10.217      -         
==================================================================================
Total path delay (propagation time + setup) of 10.372 is 3.153(30.4%) logic and 7.219(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.904
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.749

    - Propagation time:                      10.217
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.468

    Number of logic level(s):                4
    Starting point:                          activeBit[2] / Q
    Ending point:                            serialOut / D
    The start point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C
    The end   point is clocked by            ShiftRegisterPiSo_RevA|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
activeBit[2]        SB_DFFSR     Q        Out     0.796     0.796       -         
activeBit[2]        Net          -        -       1.599     -           7         
serialOut_RNO_5     SB_LUT4      I1       In      -         2.395       -         
serialOut_RNO_5     SB_LUT4      O        Out     0.589     2.984       -         
serialOut_RNO_5     Net          -        -       1.371     -           1         
serialOut_RNO_2     SB_LUT4      I2       In      -         4.355       -         
serialOut_RNO_2     SB_LUT4      O        Out     0.558     4.913       -         
N_42                Net          -        -       1.371     -           1         
serialOut_RNO_0     SB_LUT4      I1       In      -         6.284       -         
serialOut_RNO_0     SB_LUT4      O        Out     0.589     6.873       -         
serialOut_2         Net          -        -       1.371     -           1         
serialOut_RNO       SB_LUT4      I3       In      -         8.244       -         
serialOut_RNO       SB_LUT4      O        Out     0.465     8.710       -         
serialOut_en        Net          -        -       1.507     -           1         
serialOut           SB_DFFSR     D        In      -         10.217      -         
==================================================================================
Total path delay (propagation time + setup) of 10.372 is 3.153(30.4%) logic and 7.219(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for ShiftRegisterPiSo_RevA 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_DFF          1 use
SB_DFFSR        13 uses
SB_LUT4         23 uses

I/O ports: 12
I/O primitives: 12
SB_GB_IO       1 use
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   14 (0%)
Total load per clock:
   ShiftRegisterPiSo_RevA|clk: 1

@S |Mapping Summary:
Total  LUTs: 23 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 23 = 23 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 17:13:26 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin CLOCK_16 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin RESET doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_RED doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_GREEN doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_BLUE doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin DATA_OUT doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LATCH_CLK doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin SHIFT_CLK doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed0 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed1 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed2 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed3 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed4 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed5 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed6 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: ShiftRegisterPiSo_RevA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\ShiftRegisterPiSo_RevA_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\ShiftRegisterPiSo_RevA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	23
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	23
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	14
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	23/7680
    PLBs                        :	3/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.7 (sec)

Final Design Statistics
    Number of LUTs      	:	23
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	23/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: ShiftRegisterPiSo_RevA|clk | Frequency: 183.39 MHz | Target: 112.36 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\ShiftRegisterPiSo_RevA_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\ShiftRegisterPiSo_RevA_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 117
used logic cells: 23
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\ShiftRegisterPiSo_RevA_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\ShiftRegisterPiSo_RevA_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 117
used logic cells: 23
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\ShiftRegisterPiSo_RevA_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\ShiftRegisterPiSo_RevA_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\ShiftRegisterPiSo_RevA_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\ShiftRegisterPiSo_RevA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\ShiftRegisterPiSo_RevA_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\ShiftRegisterPiSo_RevA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design ShiftRegisterPiSo_RevA
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 32 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design ShiftRegisterPiSo_RevA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\ShiftRegisterPiSo_RevA_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\ShiftRegisterPiSo_RevA_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\ShiftRegisterPiSo_RevA_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\ShiftRegisterPiSo_RevA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\ShiftRegisterPiSo_RevA_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\ShiftRegisterPiSo_RevA_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\ShiftRegisterPiSo_RevA_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\ShiftRegisterPiSo_RevA_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\ShiftRegisterPiSo_RevA_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\ShiftRegisterPiSo_RevA_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\ShiftRegisterPiSo_RevA_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\ShiftRegisterPiSo_RevA_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-ShiftRegisterPiSo_RevA" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 17:14:18 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:5:11:7|clk is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:10:11:14|reset is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:17:11:27|latchClkInt is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":12:11:12:20|parallelIn is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:4:14:12|serialOut is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:15:14:22|shiftClk is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":15:5:15:15|latchClkExt is already declared in this scope.
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v":2:7:2:22|Synthesizing module HexCharGenerator in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":2:7:2:28|Synthesizing module ShiftRegisterPiSo_RevB in library work.

@N: CG179 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":49:23:49:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":57:29:57:37|Removing redundant assignment.
@N: CG179 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":58:29:58:37|Removing redundant assignment.
@W: CG133 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:15:14:22|Object shiftClk is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":73:0:73:5|Register bit latch[6] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":73:0:73:5|Register bit latch[5] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":73:0:73:5|Register bit latch[4] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":73:0:73:5|Register bit latch[3] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":73:0:73:5|Register bit latch[2] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":73:0:73:5|Register bit latch[1] is always 0.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":73:0:73:5|Pruning register bits 6 to 1 of latch[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":59:16:59:27|Port-width mismatch for port parallelIn. The port definition is 1 bits, but the actual port connection bit width is 7. Adjust either the definition or the instantiation of this port.
@A: CL153 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:15:14:22|*Unassigned bits of shiftClk are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v":14:0:14:5|Pruning register bits 6 to 5 of DecodeOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v":14:0:14:5|Pruning register bits 3 to 1 of DecodeOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:14:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:14:18 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:14:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:14:20 2020

###########################################################]
Pre-mapping Report

# Fri Nov 06 17:14:20 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftregisterpiso_revb.v":35:0:35:5|Removing sequential instance serialOut (in view: work.ShiftRegisterPiSo_RevB(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftregisterpiso_revb.v":73:0:73:5|Removing sequential instance latch[0] (in view: work.ShiftRegisterPiSo_RevB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                                     Requested     Requested     Clock        Clock                     Clock
Clock                                                     Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------
ShiftRegisterPiSo_RevB|un1_latchClkExt_inferred_clock     234.7 MHz     4.261         inferred     Autoconstr_clkgroup_0     46   
==================================================================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexchargenerator.v":14:0:14:5|Found inferred clock ShiftRegisterPiSo_RevB|un1_latchClkExt_inferred_clock which controls 46 sequential elements including HexCharGeneratorInstance.counter[27:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 17:14:20 2020

###########################################################]
Map & Optimize Report

# Fri Nov 06 17:14:20 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftregisterpiso_revb.v":35:0:35:5|Removing sequential instance ShiftRegisterPiSo_RevBInstance.activeBit[3:0] (in view: work.DarkTower(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@A: BN321 |Found multiple drivers on net LATCH_CLK (in view: work.DarkTower(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net LATCH_CLK (in view: work.DarkTower(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:OUT[0] inst:ShiftRegisterPiSo_RevBInstance.newData8 of PrimLib.inv(prim)
Connection 2: Direction is (Output ) port:CLOCK_16 of work.DarkTower(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:7:2:15|Net LATCH_CLK (in view: work.DarkTower(verilog)) has multiple drivers 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 17:14:20 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 17:16:53 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:5:11:7|clk is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:10:11:14|reset is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:17:11:27|latchClkInt is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":12:11:12:20|parallelIn is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:4:14:12|serialOut is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:15:14:22|shiftClk is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":15:5:15:15|latchClkExt is already declared in this scope.
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v":2:7:2:22|Synthesizing module HexCharGenerator in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":2:7:2:28|Synthesizing module ShiftRegisterPiSo_RevB in library work.

@N: CG179 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":49:23:49:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":57:29:57:37|Removing redundant assignment.
@N: CG179 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":58:29:58:37|Removing redundant assignment.
@W: CG133 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:15:14:22|Object shiftClk is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":73:0:73:5|Register bit latch[6] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":73:0:73:5|Register bit latch[5] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":73:0:73:5|Register bit latch[4] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":73:0:73:5|Register bit latch[3] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":73:0:73:5|Register bit latch[2] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":73:0:73:5|Register bit latch[1] is always 0.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":73:0:73:5|Pruning register bits 6 to 1 of latch[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":59:16:59:27|Port-width mismatch for port parallelIn. The port definition is 1 bits, but the actual port connection bit width is 7. Adjust either the definition or the instantiation of this port.
@A: CL153 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:15:14:22|*Unassigned bits of shiftClk are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v":14:0:14:5|Pruning register bits 6 to 5 of DecodeOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v":14:0:14:5|Pruning register bits 3 to 1 of DecodeOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:16:53 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:16:53 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:16:53 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:16:54 2020

###########################################################]
Pre-mapping Report

# Fri Nov 06 17:16:54 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftregisterpiso_revb.v":35:0:35:5|Removing sequential instance serialOut (in view: work.ShiftRegisterPiSo_RevB(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftregisterpiso_revb.v":73:0:73:5|Removing sequential instance latch[0] (in view: work.ShiftRegisterPiSo_RevB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                                     Requested     Requested     Clock        Clock                     Clock
Clock                                                     Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------
ShiftRegisterPiSo_RevB|un1_latchClkExt_inferred_clock     234.7 MHz     4.261         inferred     Autoconstr_clkgroup_0     46   
==================================================================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexchargenerator.v":14:0:14:5|Found inferred clock ShiftRegisterPiSo_RevB|un1_latchClkExt_inferred_clock which controls 46 sequential elements including HexCharGeneratorInstance.counter[27:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 17:16:54 2020

###########################################################]
Map & Optimize Report

# Fri Nov 06 17:16:54 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftregisterpiso_revb.v":35:0:35:5|Removing sequential instance ShiftRegisterPiSo_RevBInstance.activeBit[3:0] (in view: work.DarkTower(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@A: BN321 |Found multiple drivers on net LATCH_CLK (in view: work.DarkTower(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net LATCH_CLK (in view: work.DarkTower(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:OUT[0] inst:ShiftRegisterPiSo_RevBInstance.newData8 of PrimLib.inv(prim)
Connection 2: Direction is (Output ) port:CLOCK_16 of work.DarkTower(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:7:2:15|Net LATCH_CLK (in view: work.DarkTower(verilog)) has multiple drivers 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 17:16:55 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 17:20:55 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:5:11:7|clk is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:10:11:14|reset is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":11:17:11:27|latchClkInt is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":12:11:12:20|parallelIn is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:4:14:12|serialOut is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:15:14:22|shiftClk is already declared in this scope.
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:25:14:35|latchClkExt is already declared in this scope.
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v":2:7:2:22|Synthesizing module HexCharGenerator in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":2:7:2:28|Synthesizing module ShiftRegisterPiSo_RevB in library work.

@N: CG179 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":43:23:43:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":58:29:58:37|Removing redundant assignment.
@N: CG179 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":59:29:59:37|Removing redundant assignment.
@W: CG133 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:15:14:22|Object shiftClk is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":74:0:74:5|Register bit latch[6] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":74:0:74:5|Register bit latch[5] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":74:0:74:5|Register bit latch[4] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":74:0:74:5|Register bit latch[3] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":74:0:74:5|Register bit latch[2] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":74:0:74:5|Register bit latch[1] is always 0.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":74:0:74:5|Pruning register bits 6 to 1 of latch[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":59:16:59:27|Port-width mismatch for port parallelIn. The port definition is 1 bits, but the actual port connection bit width is 7. Adjust either the definition or the instantiation of this port.
@W: CL138 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":29:0:29:5|Removing register 'latchClkExt' because it is only assigned 0 or its original value.
@A: CL153 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v":14:15:14:22|*Unassigned bits of shiftClk are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v":14:0:14:5|Pruning register bits 6 to 5 of DecodeOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexCharGenerator.v":14:0:14:5|Pruning register bits 3 to 1 of DecodeOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:20:55 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:20:55 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:20:55 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 17:20:57 2020

###########################################################]
Pre-mapping Report

# Fri Nov 06 17:20:57 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

@A: BN321 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:24:2:31|Found multiple drivers on net GND (in view: work.DarkTower(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.DarkTower(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:GND of PrimLib.false(prim)
Connection 2: Direction is (Output ) port:CLOCK_16 of work.DarkTower(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:24:2:31|Net GND in work.DarkTower(verilog) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 17:20:57 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 18:41:34 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: CG829 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:18:21:18|Unexpected ) after comma -- missing port in ANSI port list
@E: Can't open file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 18:41:35 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 18:41:35 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 18:41:42 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: CG829 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:18:21:18|Unexpected ) after comma -- missing port in ANSI port list
@E: Can't open file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 18:41:42 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 18:41:42 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 18:44:47 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: CG829 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:18:21:18|Unexpected ) after comma -- missing port in ANSI port list
@E: Can't open file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 18:44:47 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 18:44:47 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 18:45:20 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: Can't open file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 18:45:20 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 18:45:20 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 18:49:49 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: Can't open file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\ShiftRegisterPiSo_RevB.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 18:49:49 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 18:49:50 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds6:53:32 PM
