INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/buffer0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/buffer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/buffer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/buffer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/buffer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol confreg_read_data, assumed default net type wire [D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/confreg/confeg.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/new/corTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol output_data, assumed default net type wire [D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/cpu.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-311] analyzing module mux32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/sources_1/imports/new/signExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
