Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Sat Dec  7 19:20:17 2019
| Host         : eecs-digital-49 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.890    -8644.573                   3633                29802        0.012        0.000                      0                29802        3.000        0.000                       0                 13606  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clkdivider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0     {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0     {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          -5.463    -5280.018                   3054                28108        0.012        0.000                      0                28108        3.750        0.000                       0                 12928  
  clk_out2_clk_wiz_0          -0.874       -2.629                      5                 1379        0.155        0.000                      0                 1379        6.712        0.000                       0                   625  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                    5.216        0.000                      0                   60        0.067        0.000                      0                   60        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       -3.811     -144.468                     47                   47        0.131        0.000                      0                   47  
sys_clk_pin         clk_out1_clk_wiz_0       -0.696      -41.347                    116                 1453        0.848        0.000                      0                 1453  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       -6.855    -2291.501                    407                  407        0.094        0.000                      0                  407  
sys_clk_pin         clk_out2_clk_wiz_0       -8.890    -3152.154                    399                  399        0.830        0.000                      0                  399  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         3054  Failing Endpoints,  Worst Slack       -5.463ns,  Total Violation    -5280.017ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.463ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.366ns  (logic 10.650ns (69.309%)  route 4.716ns (30.691%))
  Logic Levels:           28  (CARRY4=23 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.643     1.645    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y92          FDRE                                         r  uut/audio_HP_sec_1/ii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     2.163 r  uut/audio_HP_sec_1/ii_reg[1]/Q
                         net (fo=8, routed)           1.095     3.258    uut/audio_HP_sec_1/ii_reg__0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124     3.382 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         1.082     4.464    uut/audio_HP_sec_1/sel0[2]
    SLICE_X9Y85          MUXF7 (Prop_muxf7_S_O)       0.276     4.740 r  uut/audio_HP_sec_1/y_sum2__3_i_9__2/O
                         net (fo=1, routed)           0.684     5.424    uut/audio_HP_sec_1/y[8]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.211     9.635 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.637    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.155 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.990    12.145    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.269 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000    12.269    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.819 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.819    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.933 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.933    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.047 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.047    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.161 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.161    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.275 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.275    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.389 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.389    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.503    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.617    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.731    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.845 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.845    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.959 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.001    13.960    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.294 r  uut/audio_HP_sec_1/y_sum2_carry__10/O[1]
                         net (fo=2, routed)           0.862    15.156    uut/audio_HP_sec_1/y_sum2_carry__10_n_6
    SLICE_X10Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    15.739 r  uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    15.739    uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.856 r  uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.856    uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.973 r  uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.973    uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.090 r  uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.090    uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.207 r  uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.207    uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.324    uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.558    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.675 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.675    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.792 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.792    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.011 r  uut/audio_HP_sec_1/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    17.011    uut/audio_HP_sec_1/y_sum_reg[100]_i_1__2_n_7
    SLICE_X10Y109        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.512    11.515    uut/audio_HP_sec_1/clk_out1
    SLICE_X10Y109        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[100]/C
                         clock pessimism             -0.001    11.514    
                         clock uncertainty           -0.074    11.440    
    SLICE_X10Y109        FDRE (Setup_fdre_C_D)        0.109    11.549    uut/audio_HP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                         -17.011    
  -------------------------------------------------------------------
                         slack                                 -5.463    

Slack (VIOLATED) :        -5.449ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.353ns  (logic 10.637ns (69.283%)  route 4.716ns (30.717%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.643     1.645    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y92          FDRE                                         r  uut/audio_HP_sec_1/ii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     2.163 r  uut/audio_HP_sec_1/ii_reg[1]/Q
                         net (fo=8, routed)           1.095     3.258    uut/audio_HP_sec_1/ii_reg__0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124     3.382 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         1.082     4.464    uut/audio_HP_sec_1/sel0[2]
    SLICE_X9Y85          MUXF7 (Prop_muxf7_S_O)       0.276     4.740 r  uut/audio_HP_sec_1/y_sum2__3_i_9__2/O
                         net (fo=1, routed)           0.684     5.424    uut/audio_HP_sec_1/y[8]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.211     9.635 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.637    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.155 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.990    12.145    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.269 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000    12.269    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.819 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.819    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.933 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.933    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.047 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.047    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.161 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.161    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.275 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.275    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.389 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.389    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.503    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.617    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.731    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.845 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.845    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.959 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.001    13.960    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.294 r  uut/audio_HP_sec_1/y_sum2_carry__10/O[1]
                         net (fo=2, routed)           0.862    15.156    uut/audio_HP_sec_1/y_sum2_carry__10_n_6
    SLICE_X10Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    15.739 r  uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    15.739    uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.856 r  uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.856    uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.973 r  uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.973    uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.090 r  uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.090    uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.207 r  uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.207    uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.324    uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.558    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.675 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.675    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.998 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    16.998    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_6
    SLICE_X10Y108        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.513    11.516    uut/audio_HP_sec_1/clk_out1
    SLICE_X10Y108        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[97]/C
                         clock pessimism             -0.001    11.515    
                         clock uncertainty           -0.074    11.441    
    SLICE_X10Y108        FDRE (Setup_fdre_C_D)        0.109    11.550    uut/audio_HP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                         -16.998    
  -------------------------------------------------------------------
                         slack                                 -5.449    

Slack (VIOLATED) :        -5.441ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.345ns  (logic 10.629ns (69.267%)  route 4.716ns (30.733%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.643     1.645    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y92          FDRE                                         r  uut/audio_HP_sec_1/ii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     2.163 r  uut/audio_HP_sec_1/ii_reg[1]/Q
                         net (fo=8, routed)           1.095     3.258    uut/audio_HP_sec_1/ii_reg__0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124     3.382 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         1.082     4.464    uut/audio_HP_sec_1/sel0[2]
    SLICE_X9Y85          MUXF7 (Prop_muxf7_S_O)       0.276     4.740 r  uut/audio_HP_sec_1/y_sum2__3_i_9__2/O
                         net (fo=1, routed)           0.684     5.424    uut/audio_HP_sec_1/y[8]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.211     9.635 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.637    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.155 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.990    12.145    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.269 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000    12.269    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.819 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.819    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.933 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.933    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.047 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.047    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.161 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.161    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.275 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.275    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.389 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.389    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.503    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.617    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.731    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.845 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.845    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.959 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.001    13.960    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.294 r  uut/audio_HP_sec_1/y_sum2_carry__10/O[1]
                         net (fo=2, routed)           0.862    15.156    uut/audio_HP_sec_1/y_sum2_carry__10_n_6
    SLICE_X10Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    15.739 r  uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    15.739    uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.856 r  uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.856    uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.973 r  uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.973    uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.090 r  uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.090    uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.207 r  uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.207    uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.324    uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.558    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.675 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.675    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.990 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    16.990    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_4
    SLICE_X10Y108        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.513    11.516    uut/audio_HP_sec_1/clk_out1
    SLICE_X10Y108        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[99]/C
                         clock pessimism             -0.001    11.515    
                         clock uncertainty           -0.074    11.441    
    SLICE_X10Y108        FDRE (Setup_fdre_C_D)        0.109    11.550    uut/audio_HP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                         -16.990    
  -------------------------------------------------------------------
                         slack                                 -5.441    

Slack (VIOLATED) :        -5.365ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.269ns  (logic 10.553ns (69.114%)  route 4.716ns (30.886%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.643     1.645    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y92          FDRE                                         r  uut/audio_HP_sec_1/ii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     2.163 r  uut/audio_HP_sec_1/ii_reg[1]/Q
                         net (fo=8, routed)           1.095     3.258    uut/audio_HP_sec_1/ii_reg__0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124     3.382 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         1.082     4.464    uut/audio_HP_sec_1/sel0[2]
    SLICE_X9Y85          MUXF7 (Prop_muxf7_S_O)       0.276     4.740 r  uut/audio_HP_sec_1/y_sum2__3_i_9__2/O
                         net (fo=1, routed)           0.684     5.424    uut/audio_HP_sec_1/y[8]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.211     9.635 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.637    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.155 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.990    12.145    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.269 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000    12.269    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.819 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.819    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.933 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.933    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.047 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.047    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.161 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.161    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.275 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.275    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.389 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.389    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.503    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.617    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.731    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.845 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.845    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.959 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.001    13.960    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.294 r  uut/audio_HP_sec_1/y_sum2_carry__10/O[1]
                         net (fo=2, routed)           0.862    15.156    uut/audio_HP_sec_1/y_sum2_carry__10_n_6
    SLICE_X10Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    15.739 r  uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    15.739    uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.856 r  uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.856    uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.973 r  uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.973    uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.090 r  uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.090    uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.207 r  uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.207    uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.324    uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.558    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.675 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.675    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.914 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    16.914    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_5
    SLICE_X10Y108        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.513    11.516    uut/audio_HP_sec_1/clk_out1
    SLICE_X10Y108        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[98]/C
                         clock pessimism             -0.001    11.515    
                         clock uncertainty           -0.074    11.441    
    SLICE_X10Y108        FDRE (Setup_fdre_C_D)        0.109    11.550    uut/audio_HP_sec_1/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                         -16.914    
  -------------------------------------------------------------------
                         slack                                 -5.365    

Slack (VIOLATED) :        -5.345ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.249ns  (logic 10.533ns (69.073%)  route 4.716ns (30.927%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.643     1.645    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y92          FDRE                                         r  uut/audio_HP_sec_1/ii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     2.163 r  uut/audio_HP_sec_1/ii_reg[1]/Q
                         net (fo=8, routed)           1.095     3.258    uut/audio_HP_sec_1/ii_reg__0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124     3.382 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         1.082     4.464    uut/audio_HP_sec_1/sel0[2]
    SLICE_X9Y85          MUXF7 (Prop_muxf7_S_O)       0.276     4.740 r  uut/audio_HP_sec_1/y_sum2__3_i_9__2/O
                         net (fo=1, routed)           0.684     5.424    uut/audio_HP_sec_1/y[8]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.211     9.635 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.637    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.155 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.990    12.145    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.269 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000    12.269    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.819 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.819    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.933 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.933    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.047 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.047    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.161 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.161    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.275 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.275    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.389 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.389    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.503    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.617    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.731    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.845 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.845    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.959 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.001    13.960    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.294 r  uut/audio_HP_sec_1/y_sum2_carry__10/O[1]
                         net (fo=2, routed)           0.862    15.156    uut/audio_HP_sec_1/y_sum2_carry__10_n_6
    SLICE_X10Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    15.739 r  uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    15.739    uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.856 r  uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.856    uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.973 r  uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.973    uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.090 r  uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.090    uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.207 r  uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.207    uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.324    uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.558    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.675 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.675    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.894 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    16.894    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_7
    SLICE_X10Y108        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.513    11.516    uut/audio_HP_sec_1/clk_out1
    SLICE_X10Y108        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[96]/C
                         clock pessimism             -0.001    11.515    
                         clock uncertainty           -0.074    11.441    
    SLICE_X10Y108        FDRE (Setup_fdre_C_D)        0.109    11.550    uut/audio_HP_sec_1/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                         -16.894    
  -------------------------------------------------------------------
                         slack                                 -5.345    

Slack (VIOLATED) :        -5.332ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.236ns  (logic 10.520ns (69.047%)  route 4.716ns (30.953%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.643     1.645    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y92          FDRE                                         r  uut/audio_HP_sec_1/ii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     2.163 r  uut/audio_HP_sec_1/ii_reg[1]/Q
                         net (fo=8, routed)           1.095     3.258    uut/audio_HP_sec_1/ii_reg__0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124     3.382 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         1.082     4.464    uut/audio_HP_sec_1/sel0[2]
    SLICE_X9Y85          MUXF7 (Prop_muxf7_S_O)       0.276     4.740 r  uut/audio_HP_sec_1/y_sum2__3_i_9__2/O
                         net (fo=1, routed)           0.684     5.424    uut/audio_HP_sec_1/y[8]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.211     9.635 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.637    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.155 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.990    12.145    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.269 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000    12.269    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.819 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.819    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.933 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.933    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.047 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.047    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.161 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.161    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.275 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.275    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.389 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.389    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.503    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.617    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.731    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.845 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.845    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.959 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.001    13.960    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.294 r  uut/audio_HP_sec_1/y_sum2_carry__10/O[1]
                         net (fo=2, routed)           0.862    15.156    uut/audio_HP_sec_1/y_sum2_carry__10_n_6
    SLICE_X10Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    15.739 r  uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    15.739    uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.856 r  uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.856    uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.973 r  uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.973    uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.090 r  uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.090    uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.207 r  uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.207    uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.324    uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.558    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.881 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    16.881    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_6
    SLICE_X10Y107        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.513    11.516    uut/audio_HP_sec_1/clk_out1
    SLICE_X10Y107        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[93]/C
                         clock pessimism             -0.001    11.515    
                         clock uncertainty           -0.074    11.441    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)        0.109    11.550    uut/audio_HP_sec_1/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                 -5.332    

Slack (VIOLATED) :        -5.324ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.228ns  (logic 10.512ns (69.031%)  route 4.716ns (30.969%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.643     1.645    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y92          FDRE                                         r  uut/audio_HP_sec_1/ii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     2.163 r  uut/audio_HP_sec_1/ii_reg[1]/Q
                         net (fo=8, routed)           1.095     3.258    uut/audio_HP_sec_1/ii_reg__0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124     3.382 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         1.082     4.464    uut/audio_HP_sec_1/sel0[2]
    SLICE_X9Y85          MUXF7 (Prop_muxf7_S_O)       0.276     4.740 r  uut/audio_HP_sec_1/y_sum2__3_i_9__2/O
                         net (fo=1, routed)           0.684     5.424    uut/audio_HP_sec_1/y[8]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.211     9.635 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.637    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.155 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.990    12.145    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.269 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000    12.269    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.819 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.819    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.933 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.933    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.047 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.047    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.161 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.161    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.275 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.275    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.389 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.389    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.503    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.617    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.731    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.845 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.845    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.959 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.001    13.960    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.294 r  uut/audio_HP_sec_1/y_sum2_carry__10/O[1]
                         net (fo=2, routed)           0.862    15.156    uut/audio_HP_sec_1/y_sum2_carry__10_n_6
    SLICE_X10Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    15.739 r  uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    15.739    uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.856 r  uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.856    uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.973 r  uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.973    uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.090 r  uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.090    uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.207 r  uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.207    uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.324    uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.558    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.873 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    16.873    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_4
    SLICE_X10Y107        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.513    11.516    uut/audio_HP_sec_1/clk_out1
    SLICE_X10Y107        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[95]/C
                         clock pessimism             -0.001    11.515    
                         clock uncertainty           -0.074    11.441    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)        0.109    11.550    uut/audio_HP_sec_1/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                         -16.873    
  -------------------------------------------------------------------
                         slack                                 -5.324    

Slack (VIOLATED) :        -5.256ns  (required time - arrival time)
  Source:                 AM_BP_sec_2/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_2/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.241ns  (logic 10.588ns (69.470%)  route 4.653ns (30.530%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.609     1.611    AM_BP_sec_2/clk_out1
    SLICE_X52Y109        FDRE                                         r  AM_BP_sec_2/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDRE (Prop_fdre_C_Q)         0.456     2.067 r  AM_BP_sec_2/index_reg[0]/Q
                         net (fo=26, routed)          1.198     3.265    AM_BP_sec_2/index_reg[0]_0[0]
    SLICE_X52Y108        LUT6 (Prop_lut6_I0_O)        0.124     3.389 r  AM_BP_sec_2/x_sum2_i_25__0/O
                         net (fo=124, routed)         0.832     4.221    AM_BP_sec_2/sel0[2]
    SLICE_X54Y105        MUXF7 (Prop_muxf7_S_O)       0.292     4.513 r  AM_BP_sec_2/y_sum2__3_i_9__0/O
                         net (fo=1, routed)           0.865     5.378    AM_BP_sec_2/y_sum2__3_i_9__0_n_0
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.209     9.587 r  AM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.589    AM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.107 r  AM_BP_sec_2/y_sum2__4/P[17]
                         net (fo=2, routed)           1.120    12.227    AM_BP_sec_2/p_2_in[34]
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.124    12.351 r  AM_BP_sec_2/y_sum[16]_i_9__0/O
                         net (fo=1, routed)           0.000    12.351    AM_BP_sec_2/y_sum[16]_i_9__0_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.901 r  AM_BP_sec_2/y_sum_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.901    AM_BP_sec_2/y_sum_reg[16]_i_2__0_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.015 r  AM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.015    AM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.129 r  AM_BP_sec_2/y_sum_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.129    AM_BP_sec_2/y_sum_reg[24]_i_2__0_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.243 r  AM_BP_sec_2/y_sum_reg[28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.243    AM_BP_sec_2/y_sum_reg[28]_i_2__0_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.357 r  AM_BP_sec_2/y_sum_reg[32]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.357    AM_BP_sec_2/y_sum_reg[32]_i_2__0_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.471 r  AM_BP_sec_2/y_sum_reg[36]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.471    AM_BP_sec_2/y_sum_reg[36]_i_2__0_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.585 r  AM_BP_sec_2/y_sum_reg[40]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.585    AM_BP_sec_2/y_sum_reg[40]_i_2__0_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.699 r  AM_BP_sec_2/y_sum_reg[44]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.699    AM_BP_sec_2/y_sum_reg[44]_i_2__0_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.813 r  AM_BP_sec_2/y_sum_reg[48]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.813    AM_BP_sec_2/y_sum_reg[48]_i_2__0_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.927 r  AM_BP_sec_2/y_sum_reg[52]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.927    AM_BP_sec_2/y_sum_reg[52]_i_2__0_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.041 r  AM_BP_sec_2/y_sum_reg[56]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.041    AM_BP_sec_2/y_sum_reg[56]_i_2__0_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.155 r  AM_BP_sec_2/y_sum_reg[60]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.155    AM_BP_sec_2/y_sum_reg[60]_i_2__0_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.269 r  AM_BP_sec_2/y_sum_reg[64]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.269    AM_BP_sec_2/y_sum_reg[64]_i_2__0_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.383 r  AM_BP_sec_2/y_sum_reg[68]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009    14.392    AM_BP_sec_2/y_sum_reg[68]_i_2__0_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.506 r  AM_BP_sec_2/y_sum_reg[72]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.506    AM_BP_sec_2/y_sum_reg[72]_i_2__0_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.620 r  AM_BP_sec_2/y_sum_reg[76]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.620    AM_BP_sec_2/y_sum_reg[76]_i_2__0_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.933 r  AM_BP_sec_2/y_sum_reg[80]_i_2__0/O[3]
                         net (fo=33, routed)          0.628    15.560    AM_BP_sec_2/y_sum2__5[100]
    SLICE_X54Y128        LUT2 (Prop_lut2_I0_O)        0.306    15.866 r  AM_BP_sec_2/y_sum[88]_i_4__0/O
                         net (fo=1, routed)           0.000    15.866    AM_BP_sec_2/y_sum[88]_i_4__0_n_0
    SLICE_X54Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.399 r  AM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    16.399    AM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X54Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.516 r  AM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    16.516    AM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X54Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.633 r  AM_BP_sec_2/y_sum_reg[96]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    16.633    AM_BP_sec_2/y_sum_reg[96]_i_1__0_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.852 r  AM_BP_sec_2/y_sum_reg[100]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    16.852    AM_BP_sec_2/y_sum_reg[100]_i_1__0_n_7
    SLICE_X54Y131        FDRE                                         r  AM_BP_sec_2/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.481    11.484    AM_BP_sec_2/clk_out1
    SLICE_X54Y131        FDRE                                         r  AM_BP_sec_2/y_sum_reg[100]/C
                         clock pessimism              0.077    11.561    
                         clock uncertainty           -0.074    11.487    
    SLICE_X54Y131        FDRE (Setup_fdre_C_D)        0.109    11.596    AM_BP_sec_2/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                         -16.852    
  -------------------------------------------------------------------
                         slack                                 -5.256    

Slack (VIOLATED) :        -5.248ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.152ns  (logic 10.436ns (68.875%)  route 4.716ns (31.125%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.643     1.645    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y92          FDRE                                         r  uut/audio_HP_sec_1/ii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     2.163 r  uut/audio_HP_sec_1/ii_reg[1]/Q
                         net (fo=8, routed)           1.095     3.258    uut/audio_HP_sec_1/ii_reg__0[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124     3.382 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         1.082     4.464    uut/audio_HP_sec_1/sel0[2]
    SLICE_X9Y85          MUXF7 (Prop_muxf7_S_O)       0.276     4.740 r  uut/audio_HP_sec_1/y_sum2__3_i_9__2/O
                         net (fo=1, routed)           0.684     5.424    uut/audio_HP_sec_1/y[8]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.211     9.635 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.637    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.155 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.990    12.145    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.269 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000    12.269    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.819 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.819    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.933 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.933    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.047 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.047    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.161 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.161    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.275 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.275    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.389 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.389    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.503    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.617    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.731    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.845 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.845    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.959 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.001    13.960    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.294 r  uut/audio_HP_sec_1/y_sum2_carry__10/O[1]
                         net (fo=2, routed)           0.862    15.156    uut/audio_HP_sec_1/y_sum2_carry__10_n_6
    SLICE_X10Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    15.739 r  uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    15.739    uut/audio_HP_sec_1/y_sum_reg[60]_i_1__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.856 r  uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.856    uut/audio_HP_sec_1/y_sum_reg[64]_i_1__2_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.973 r  uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.973    uut/audio_HP_sec_1/y_sum_reg[68]_i_1__2_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.090 r  uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.090    uut/audio_HP_sec_1/y_sum_reg[72]_i_1__2_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.207 r  uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.207    uut/audio_HP_sec_1/y_sum_reg[76]_i_1__2_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.324 r  uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.324    uut/audio_HP_sec_1/y_sum_reg[80]_i_1__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.441 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.441    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.558 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.558    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.797 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    16.797    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_5
    SLICE_X10Y107        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.513    11.516    uut/audio_HP_sec_1/clk_out1
    SLICE_X10Y107        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[94]/C
                         clock pessimism             -0.001    11.515    
                         clock uncertainty           -0.074    11.441    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)        0.109    11.550    uut/audio_HP_sec_1/y_sum_reg[94]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                         -16.797    
  -------------------------------------------------------------------
                         slack                                 -5.248    

Slack (VIOLATED) :        -5.244ns  (required time - arrival time)
  Source:                 AM_BP_sec_2/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_2/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.228ns  (logic 10.575ns (69.443%)  route 4.653ns (30.557%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.609     1.611    AM_BP_sec_2/clk_out1
    SLICE_X52Y109        FDRE                                         r  AM_BP_sec_2/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDRE (Prop_fdre_C_Q)         0.456     2.067 r  AM_BP_sec_2/index_reg[0]/Q
                         net (fo=26, routed)          1.198     3.265    AM_BP_sec_2/index_reg[0]_0[0]
    SLICE_X52Y108        LUT6 (Prop_lut6_I0_O)        0.124     3.389 r  AM_BP_sec_2/x_sum2_i_25__0/O
                         net (fo=124, routed)         0.832     4.221    AM_BP_sec_2/sel0[2]
    SLICE_X54Y105        MUXF7 (Prop_muxf7_S_O)       0.292     4.513 r  AM_BP_sec_2/y_sum2__3_i_9__0/O
                         net (fo=1, routed)           0.865     5.378    AM_BP_sec_2/y_sum2__3_i_9__0_n_0
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.209     9.587 r  AM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.589    AM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.107 r  AM_BP_sec_2/y_sum2__4/P[17]
                         net (fo=2, routed)           1.120    12.227    AM_BP_sec_2/p_2_in[34]
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.124    12.351 r  AM_BP_sec_2/y_sum[16]_i_9__0/O
                         net (fo=1, routed)           0.000    12.351    AM_BP_sec_2/y_sum[16]_i_9__0_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.901 r  AM_BP_sec_2/y_sum_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.901    AM_BP_sec_2/y_sum_reg[16]_i_2__0_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.015 r  AM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.015    AM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.129 r  AM_BP_sec_2/y_sum_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.129    AM_BP_sec_2/y_sum_reg[24]_i_2__0_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.243 r  AM_BP_sec_2/y_sum_reg[28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.243    AM_BP_sec_2/y_sum_reg[28]_i_2__0_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.357 r  AM_BP_sec_2/y_sum_reg[32]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.357    AM_BP_sec_2/y_sum_reg[32]_i_2__0_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.471 r  AM_BP_sec_2/y_sum_reg[36]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.471    AM_BP_sec_2/y_sum_reg[36]_i_2__0_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.585 r  AM_BP_sec_2/y_sum_reg[40]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.585    AM_BP_sec_2/y_sum_reg[40]_i_2__0_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.699 r  AM_BP_sec_2/y_sum_reg[44]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.699    AM_BP_sec_2/y_sum_reg[44]_i_2__0_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.813 r  AM_BP_sec_2/y_sum_reg[48]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.813    AM_BP_sec_2/y_sum_reg[48]_i_2__0_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.927 r  AM_BP_sec_2/y_sum_reg[52]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.927    AM_BP_sec_2/y_sum_reg[52]_i_2__0_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.041 r  AM_BP_sec_2/y_sum_reg[56]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.041    AM_BP_sec_2/y_sum_reg[56]_i_2__0_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.155 r  AM_BP_sec_2/y_sum_reg[60]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.155    AM_BP_sec_2/y_sum_reg[60]_i_2__0_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.269 r  AM_BP_sec_2/y_sum_reg[64]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.269    AM_BP_sec_2/y_sum_reg[64]_i_2__0_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.383 r  AM_BP_sec_2/y_sum_reg[68]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009    14.392    AM_BP_sec_2/y_sum_reg[68]_i_2__0_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.506 r  AM_BP_sec_2/y_sum_reg[72]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.506    AM_BP_sec_2/y_sum_reg[72]_i_2__0_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.620 r  AM_BP_sec_2/y_sum_reg[76]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.620    AM_BP_sec_2/y_sum_reg[76]_i_2__0_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.933 r  AM_BP_sec_2/y_sum_reg[80]_i_2__0/O[3]
                         net (fo=33, routed)          0.628    15.560    AM_BP_sec_2/y_sum2__5[100]
    SLICE_X54Y128        LUT2 (Prop_lut2_I0_O)        0.306    15.866 r  AM_BP_sec_2/y_sum[88]_i_4__0/O
                         net (fo=1, routed)           0.000    15.866    AM_BP_sec_2/y_sum[88]_i_4__0_n_0
    SLICE_X54Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.399 r  AM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    16.399    AM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X54Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.516 r  AM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    16.516    AM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X54Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.839 r  AM_BP_sec_2/y_sum_reg[96]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    16.839    AM_BP_sec_2/y_sum_reg[96]_i_1__0_n_6
    SLICE_X54Y130        FDRE                                         r  AM_BP_sec_2/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.480    11.483    AM_BP_sec_2/clk_out1
    SLICE_X54Y130        FDRE                                         r  AM_BP_sec_2/y_sum_reg[97]/C
                         clock pessimism              0.077    11.560    
                         clock uncertainty           -0.074    11.486    
    SLICE_X54Y130        FDRE (Setup_fdre_C_D)        0.109    11.595    AM_BP_sec_2/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -16.839    
  -------------------------------------------------------------------
                         slack                                 -5.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[9].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.609%)  route 0.198ns (58.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.559     0.561    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_0/aclk
    SLICE_X51Y85         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[9].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[9].ff/Q
                         net (fo=1, routed)           0.198     0.899    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/D[9]
    SLICE_X54Y85         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.827     0.829    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X54Y85         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[9]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.064     0.888    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[15].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.322%)  route 0.200ns (58.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.559     0.561    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_0/aclk
    SLICE_X51Y86         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[15].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[15].ff/Q
                         net (fo=1, routed)           0.200     0.902    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/D[15]
    SLICE_X54Y85         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.827     0.829    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X54Y85         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[15]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.064     0.888    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.544%)  route 0.189ns (50.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.562     0.564    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X53Y94         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=3, routed)           0.189     0.894    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/A[4]
    SLICE_X51Y96         LUT3 (Prop_lut3_I0_O)        0.045     0.939 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.939    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]_0
    SLICE_X51Y96         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.833     0.835    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X51Y96         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.092     0.922    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[0].ff_ar/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.358%)  route 0.217ns (60.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.628     0.630    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y41         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     0.771 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.217     0.988    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/out[4]
    SLICE_X55Y41         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[0].ff_ar/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.901     0.903    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X55Y41         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[0].ff_ar/C
                         clock pessimism             -0.008     0.894    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.075     0.969    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[0].ff_ar
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[0].ff_ar/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.629     0.631    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y44         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     0.772 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=1, routed)           0.215     0.987    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/out[16]
    SLICE_X55Y44         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[0].ff_ar/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.902     0.904    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X55Y44         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[0].ff_ar/C
                         clock pessimism             -0.008     0.895    
    SLICE_X55Y44         FDRE (Hold_fdre_C_D)         0.070     0.965    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[0].ff_ar
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.105%)  route 0.250ns (63.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.560     0.562    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X57Y87         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[10]/Q
                         net (fo=1, routed)           0.250     0.952    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[8][0]_0
    SLICE_X50Y89         SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.831     0.833    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X50Y89         SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[7][0]_srl8/CLK
                         clock pessimism             -0.005     0.828    
    SLICE_X50Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.930    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.use_fabric_register.doutb_tmp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.204ns (52.523%)  route 0.184ns (47.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.602     0.604    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X1Y20         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.204     0.808 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DOADO[10]
                         net (fo=1, routed)           0.184     0.992    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x5122_out[10]
    SLICE_X62Y49         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.use_fabric_register.doutb_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.908     0.910    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/clk
    SLICE_X62Y49         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.use_fabric_register.doutb_tmp_reg[29]/C
                         clock pessimism             -0.005     0.905    
    SLICE_X62Y49         FDRE (Hold_fdre_C_D)         0.064     0.969    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.use_fabric_register.doutb_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[4].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.559     0.561    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_0/aclk
    SLICE_X51Y84         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[4].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[4].ff/Q
                         net (fo=1, routed)           0.215     0.917    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/D[4]
    SLICE_X55Y84         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.826     0.828    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X55Y84         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[4]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.070     0.893    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[3].ff_ar/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.325%)  route 0.200ns (58.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.628     0.630    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y42         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141     0.771 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=1, routed)           0.200     0.971    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/out[11]
    SLICE_X54Y42         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[3].ff_ar/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.901     0.903    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X54Y42         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[3].ff_ar/C
                         clock pessimism             -0.008     0.894    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.052     0.946    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[3].ff_ar
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[9][0]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.739%)  route 0.254ns (64.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.559     0.561    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X57Y86         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=1, routed)           0.254     0.955    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[10][0]_0
    SLICE_X46Y86         SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[9][0]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.830     0.832    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X46Y86         SRL16E                                       r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[9][0]_srl10/CLK
                         clock pessimism             -0.005     0.827    
    SLICE_X46Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.929    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[9][0]_srl10
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y20     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y20     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y51     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y51     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y51     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y51     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y52     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y52     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y52     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y52     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y51     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y51     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y51     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X76Y51     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y52     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y52     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y52     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y52     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.874ns,  Total Violation       -2.629ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.874ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.083ns  (logic 8.300ns (51.608%)  route 7.783ns (48.392%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 16.891 - 15.385 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.710     1.712    my_trigger/clk_out2
    SLICE_X6Y69          FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.478     2.190 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=69, routed)          1.939     4.129    my_trigger/height_out_signal_reg[1]_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I1_O)        0.295     4.424 r  my_trigger/scaled_trigger_height1__0_i_25/O
                         net (fo=1, routed)           0.000     4.424    my_trigger/scaled_trigger_height1__0_i_25_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.937 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.937    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.054 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.054    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.369 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.912     6.281    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.024    10.305 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.793    11.098    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y72         LUT3 (Prop_lut3_I2_O)        0.124    11.222 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.519    11.741    plot/rgb[11]_i_38_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.336 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.336    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.453 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.009    12.462    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.681 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.830    13.511    plot/pixel_out_triggerline3[9]
    SLICE_X13Y74         LUT4 (Prop_lut4_I1_O)        0.295    13.806 r  plot/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    13.806    xvga1/rgb[11]_i_5_0[0]
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.207 r  xvga1/rgb_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           1.689    15.897    xvga1/plot/pixel_out_triggerline2
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.152    16.049 r  xvga1/rgb[11]_i_5/O
                         net (fo=6, routed)           0.298    16.347    xvga1/plot/pixel_out_triggerline0
    SLICE_X31Y75         LUT3 (Prop_lut3_I1_O)        0.328    16.675 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.793    17.468    xvga1/rgb[1]_i_2_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I4_O)        0.327    17.795 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    17.795    xvga1_n_40
    SLICE_X31Y77         FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.503    16.891    clk_65mhz
    SLICE_X31Y77         FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.079    16.970    
                         clock uncertainty           -0.079    16.891    
    SLICE_X31Y77         FDRE (Setup_fdre_C_D)        0.031    16.922    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         16.922    
                         arrival time                         -17.795    
  -------------------------------------------------------------------
                         slack                                 -0.874    

Slack (VIOLATED) :        -0.628ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.837ns  (logic 8.101ns (51.153%)  route 7.736ns (48.847%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 16.891 - 15.385 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.710     1.712    my_trigger/clk_out2
    SLICE_X6Y69          FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.478     2.190 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=69, routed)          1.939     4.129    my_trigger/height_out_signal_reg[1]_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I1_O)        0.295     4.424 r  my_trigger/scaled_trigger_height1__0_i_25/O
                         net (fo=1, routed)           0.000     4.424    my_trigger/scaled_trigger_height1__0_i_25_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.937 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.937    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.054 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.054    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.369 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.912     6.281    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.024    10.305 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.793    11.098    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y72         LUT3 (Prop_lut3_I2_O)        0.124    11.222 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.519    11.741    plot/rgb[11]_i_38_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.336 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.336    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.453 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.009    12.462    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.681 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.830    13.511    plot/pixel_out_triggerline3[9]
    SLICE_X13Y74         LUT4 (Prop_lut4_I1_O)        0.295    13.806 r  plot/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    13.806    xvga1/rgb[11]_i_5_0[0]
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.207 f  xvga1/rgb_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           1.689    15.897    xvga1/plot/pixel_out_triggerline2
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.152    16.049 f  xvga1/rgb[11]_i_5/O
                         net (fo=6, routed)           0.298    16.347    xvga1/plot/pixel_out_triggerline0
    SLICE_X31Y75         LUT3 (Prop_lut3_I1_O)        0.332    16.679 r  xvga1/rgb[11]_i_4/O
                         net (fo=3, routed)           0.746    17.425    xvga1/rgb[11]_i_4_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.549 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    17.549    xvga1_n_38
    SLICE_X32Y77         FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.503    16.891    clk_65mhz
    SLICE_X32Y77         FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.079    16.970    
                         clock uncertainty           -0.079    16.891    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.031    16.922    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         16.922    
                         arrival time                         -17.549    
  -------------------------------------------------------------------
                         slack                                 -0.628    

Slack (VIOLATED) :        -0.425ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.632ns  (logic 8.101ns (51.822%)  route 7.531ns (48.178%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 16.891 - 15.385 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.710     1.712    my_trigger/clk_out2
    SLICE_X6Y69          FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.478     2.190 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=69, routed)          1.939     4.129    my_trigger/height_out_signal_reg[1]_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I1_O)        0.295     4.424 r  my_trigger/scaled_trigger_height1__0_i_25/O
                         net (fo=1, routed)           0.000     4.424    my_trigger/scaled_trigger_height1__0_i_25_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.937 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.937    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.054 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.054    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.369 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.912     6.281    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.024    10.305 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.793    11.098    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y72         LUT3 (Prop_lut3_I2_O)        0.124    11.222 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.519    11.741    plot/rgb[11]_i_38_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.336 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.336    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.453 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.009    12.462    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.681 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.830    13.511    plot/pixel_out_triggerline3[9]
    SLICE_X13Y74         LUT4 (Prop_lut4_I1_O)        0.295    13.806 r  plot/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    13.806    xvga1/rgb[11]_i_5_0[0]
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.207 r  xvga1/rgb_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           1.689    15.897    xvga1/plot/pixel_out_triggerline2
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.152    16.049 r  xvga1/rgb[11]_i_5/O
                         net (fo=6, routed)           0.437    16.486    xvga1/plot/pixel_out_triggerline0
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.332    16.818 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.403    17.221    xvga1/rgb[0]_i_2_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.345 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    17.345    xvga1_n_41
    SLICE_X31Y77         FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.503    16.891    clk_65mhz
    SLICE_X31Y77         FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.079    16.970    
                         clock uncertainty           -0.079    16.891    
    SLICE_X31Y77         FDRE (Setup_fdre_C_D)        0.029    16.920    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         16.920    
                         arrival time                         -17.345    
  -------------------------------------------------------------------
                         slack                                 -0.425    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.561ns  (logic 8.101ns (52.060%)  route 7.460ns (47.940%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 16.891 - 15.385 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.710     1.712    my_trigger/clk_out2
    SLICE_X6Y69          FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.478     2.190 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=69, routed)          1.939     4.129    my_trigger/height_out_signal_reg[1]_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I1_O)        0.295     4.424 r  my_trigger/scaled_trigger_height1__0_i_25/O
                         net (fo=1, routed)           0.000     4.424    my_trigger/scaled_trigger_height1__0_i_25_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.937 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.937    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.054 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.054    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.369 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.912     6.281    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.024    10.305 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.793    11.098    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y72         LUT3 (Prop_lut3_I2_O)        0.124    11.222 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.519    11.741    plot/rgb[11]_i_38_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.336 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.336    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.453 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.009    12.462    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.681 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.830    13.511    plot/pixel_out_triggerline3[9]
    SLICE_X13Y74         LUT4 (Prop_lut4_I1_O)        0.295    13.806 r  plot/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    13.806    xvga1/rgb[11]_i_5_0[0]
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.207 r  xvga1/rgb_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           1.689    15.897    xvga1/plot/pixel_out_triggerline2
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.152    16.049 r  xvga1/rgb[11]_i_5/O
                         net (fo=6, routed)           0.298    16.347    xvga1/plot/pixel_out_triggerline0
    SLICE_X31Y75         LUT3 (Prop_lut3_I1_O)        0.332    16.679 f  xvga1/rgb[11]_i_4/O
                         net (fo=3, routed)           0.470    17.149    xvga1/rgb[11]_i_4_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.273 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    17.273    xvga1_n_37
    SLICE_X32Y77         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.503    16.891    clk_65mhz
    SLICE_X32Y77         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.079    16.970    
                         clock uncertainty           -0.079    16.891    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.029    16.920    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         16.920    
                         arrival time                         -17.273    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.349ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.558ns  (logic 8.101ns (52.070%)  route 7.457ns (47.930%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 16.891 - 15.385 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.710     1.712    my_trigger/clk_out2
    SLICE_X6Y69          FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.478     2.190 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=69, routed)          1.939     4.129    my_trigger/height_out_signal_reg[1]_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I1_O)        0.295     4.424 r  my_trigger/scaled_trigger_height1__0_i_25/O
                         net (fo=1, routed)           0.000     4.424    my_trigger/scaled_trigger_height1__0_i_25_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.937 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.937    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.054 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.054    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.369 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.912     6.281    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.024    10.305 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.793    11.098    plot/scaled_trigger_height1__0_n_94
    SLICE_X13Y72         LUT3 (Prop_lut3_I2_O)        0.124    11.222 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.519    11.741    plot/rgb[11]_i_38_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.336 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.336    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.453 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.009    12.462    plot/rgb_reg[11]_i_26_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.681 r  plot/rgb_reg[11]_i_25/O[0]
                         net (fo=1, routed)           0.830    13.511    plot/pixel_out_triggerline3[9]
    SLICE_X13Y74         LUT4 (Prop_lut4_I1_O)        0.295    13.806 r  plot/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    13.806    xvga1/rgb[11]_i_5_0[0]
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.207 r  xvga1/rgb_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           1.689    15.897    xvga1/plot/pixel_out_triggerline2
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.152    16.049 r  xvga1/rgb[11]_i_5/O
                         net (fo=6, routed)           0.298    16.347    xvga1/plot/pixel_out_triggerline0
    SLICE_X31Y75         LUT3 (Prop_lut3_I1_O)        0.332    16.679 f  xvga1/rgb[11]_i_4/O
                         net (fo=3, routed)           0.467    17.146    xvga1/rgb[11]_i_4_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.270 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    17.270    xvga1_n_39
    SLICE_X32Y77         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.503    16.891    clk_65mhz
    SLICE_X32Y77         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.079    16.970    
                         clock uncertainty           -0.079    16.891    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.031    16.922    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         16.922    
                         arrival time                         -17.270    
  -------------------------------------------------------------------
                         slack                                 -0.349    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 my_buffer/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            plot/pixel_out_function_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.006ns  (logic 7.448ns (53.177%)  route 6.558ns (46.823%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.702     1.704    my_buffer/clk_out2
    SLICE_X7Y75          FDRE                                         r  my_buffer/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     2.160 r  my_buffer/signal_out_reg[0]/Q
                         net (fo=2, routed)           1.111     3.271    plot/signal_in[0]
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.927 r  plot/scaled_signal_height1_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.927    plot/scaled_signal_height1_i_16_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.041 r  plot/scaled_signal_height1_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.041    plot/scaled_signal_height1_i_15_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.155 r  plot/scaled_signal_height1_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.155    plot/scaled_signal_height1_i_14_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.377 r  plot/scaled_signal_height1_i_13/O[0]
                         net (fo=11, routed)          1.010     5.387    plot/A_0[22]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[15]_P[11])
                                                      4.016     9.403 f  plot/scaled_signal_height1/P[11]
                         net (fo=3, routed)           1.174    10.577    plot/scaled_signal_height1_n_94
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    10.701 r  plot/pixel_out_function[0]_i_40/O
                         net (fo=2, routed)           0.669    11.371    plot/p_0_in[0]
    SLICE_X8Y67          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.966 r  plot/pixel_out_function_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.966    plot/pixel_out_function_reg[0]_i_30_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.289 r  plot/pixel_out_function_reg[0]_i_29/O[1]
                         net (fo=1, routed)           1.084    13.373    xvga1/pixel_out_function_reg[0]_i_4[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.306    13.679 r  xvga1/pixel_out_function[0]_i_16/O
                         net (fo=1, routed)           0.000    13.679    plot/pixel_out_function_reg[0]_2[1]
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.077 r  plot/pixel_out_function_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           1.510    15.586    xvga1/pixel_out_function_reg[0][0]
    SLICE_X13Y75         LUT6 (Prop_lut6_I2_O)        0.124    15.710 r  xvga1/pixel_out_function[0]_i_1/O
                         net (fo=1, routed)           0.000    15.710    plot/pixel_out_function_reg[0]_0
    SLICE_X13Y75         FDRE                                         r  plot/pixel_out_function_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.504    16.892    plot/clk_out2
    SLICE_X13Y75         FDRE                                         r  plot/pixel_out_function_reg[0]/C
                         clock pessimism              0.079    16.971    
                         clock uncertainty           -0.079    16.892    
    SLICE_X13Y75         FDRE (Setup_fdre_C_D)        0.029    16.921    plot/pixel_out_function_reg[0]
  -------------------------------------------------------------------
                         required time                         16.921    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.477ns  (logic 1.912ns (15.324%)  route 10.565ns (84.676%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 16.981 - 15.385 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.710     1.712    clk_65mhz
    SLICE_X2Y70          FDRE                                         r  is_audio_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     2.230 r  is_audio_reg_rep__0/Q
                         net (fo=109, routed)         3.620     5.850    my_trigger/past_signal_reg[10]
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.124     5.974 r  my_trigger/FSM_sequential_state[1]_i_16/O
                         net (fo=21, routed)          2.759     8.733    my_trigger/trigger_adjust[11]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.857 r  my_trigger/FSM_sequential_state[3]_i_198/O
                         net (fo=1, routed)           0.642     9.499    my_trigger/FSM_sequential_state[3]_i_198_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     9.944 r  my_trigger/FSM_sequential_state_reg[3]_i_118/CO[1]
                         net (fo=1, routed)           0.799    10.743    my_buffer/FSM_sequential_state[3]_i_13_0[0]
    SLICE_X9Y88          LUT4 (Prop_lut4_I0_O)        0.329    11.072 f  my_buffer/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           1.270    12.342    my_buffer/FSM_sequential_state[3]_i_42_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.124    12.466 f  my_buffer/FSM_sequential_state[3]_i_13/O
                         net (fo=2, routed)           0.445    12.911    my_buffer/FSM_sequential_state[3]_i_13_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.124    13.035 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.518    13.553    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.124    13.677 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.513    14.190    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  my_buffer/frame2_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.593    16.981    my_buffer/clk_out2
    SLICE_X6Y83          FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
                         clock pessimism              0.079    17.060    
                         clock uncertainty           -0.079    16.981    
    SLICE_X6Y83          FDRE (Setup_fdre_C_CE)      -0.169    16.812    my_buffer/frame2_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         16.812    
                         arrival time                         -14.190    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.477ns  (logic 1.912ns (15.324%)  route 10.565ns (84.676%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 16.981 - 15.385 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.710     1.712    clk_65mhz
    SLICE_X2Y70          FDRE                                         r  is_audio_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     2.230 r  is_audio_reg_rep__0/Q
                         net (fo=109, routed)         3.620     5.850    my_trigger/past_signal_reg[10]
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.124     5.974 r  my_trigger/FSM_sequential_state[1]_i_16/O
                         net (fo=21, routed)          2.759     8.733    my_trigger/trigger_adjust[11]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.857 r  my_trigger/FSM_sequential_state[3]_i_198/O
                         net (fo=1, routed)           0.642     9.499    my_trigger/FSM_sequential_state[3]_i_198_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     9.944 r  my_trigger/FSM_sequential_state_reg[3]_i_118/CO[1]
                         net (fo=1, routed)           0.799    10.743    my_buffer/FSM_sequential_state[3]_i_13_0[0]
    SLICE_X9Y88          LUT4 (Prop_lut4_I0_O)        0.329    11.072 f  my_buffer/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           1.270    12.342    my_buffer/FSM_sequential_state[3]_i_42_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.124    12.466 f  my_buffer/FSM_sequential_state[3]_i_13/O
                         net (fo=2, routed)           0.445    12.911    my_buffer/FSM_sequential_state[3]_i_13_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.124    13.035 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.518    13.553    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.124    13.677 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.513    14.190    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  my_buffer/frame2_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.593    16.981    my_buffer/clk_out2
    SLICE_X6Y83          FDRE                                         r  my_buffer/frame2_addr_reg[9]/C
                         clock pessimism              0.079    17.060    
                         clock uncertainty           -0.079    16.981    
    SLICE_X6Y83          FDRE (Setup_fdre_C_CE)      -0.169    16.812    my_buffer/frame2_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         16.812    
                         arrival time                         -14.190    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame1_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 1.912ns (15.454%)  route 10.460ns (84.546%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 16.989 - 15.385 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.710     1.712    clk_65mhz
    SLICE_X2Y70          FDRE                                         r  is_audio_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     2.230 r  is_audio_reg_rep__0/Q
                         net (fo=109, routed)         3.620     5.850    my_trigger/past_signal_reg[10]
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.124     5.974 r  my_trigger/FSM_sequential_state[1]_i_16/O
                         net (fo=21, routed)          2.759     8.733    my_trigger/trigger_adjust[11]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.857 r  my_trigger/FSM_sequential_state[3]_i_198/O
                         net (fo=1, routed)           0.642     9.499    my_trigger/FSM_sequential_state[3]_i_198_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     9.944 r  my_trigger/FSM_sequential_state_reg[3]_i_118/CO[1]
                         net (fo=1, routed)           0.799    10.743    my_buffer/FSM_sequential_state[3]_i_13_0[0]
    SLICE_X9Y88          LUT4 (Prop_lut4_I0_O)        0.329    11.072 f  my_buffer/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           1.270    12.342    my_buffer/FSM_sequential_state[3]_i_42_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.124    12.466 f  my_buffer/FSM_sequential_state[3]_i_13/O
                         net (fo=2, routed)           0.445    12.911    my_buffer/FSM_sequential_state[3]_i_13_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.124    13.035 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    13.583    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    13.707 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.377    14.084    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  my_buffer/frame1_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.601    16.989    my_buffer/clk_out2
    SLICE_X3Y91          FDRE                                         r  my_buffer/frame1_addr_reg[2]/C
                         clock pessimism              0.079    17.068    
                         clock uncertainty           -0.079    16.989    
    SLICE_X3Y91          FDRE (Setup_fdre_C_CE)      -0.205    16.784    my_buffer/frame1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         16.784    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 is_audio_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame1_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 1.912ns (15.454%)  route 10.460ns (84.546%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 16.989 - 15.385 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.710     1.712    clk_65mhz
    SLICE_X2Y70          FDRE                                         r  is_audio_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     2.230 r  is_audio_reg_rep__0/Q
                         net (fo=109, routed)         3.620     5.850    my_trigger/past_signal_reg[10]
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.124     5.974 r  my_trigger/FSM_sequential_state[1]_i_16/O
                         net (fo=21, routed)          2.759     8.733    my_trigger/trigger_adjust[11]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.857 r  my_trigger/FSM_sequential_state[3]_i_198/O
                         net (fo=1, routed)           0.642     9.499    my_trigger/FSM_sequential_state[3]_i_198_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     9.944 r  my_trigger/FSM_sequential_state_reg[3]_i_118/CO[1]
                         net (fo=1, routed)           0.799    10.743    my_buffer/FSM_sequential_state[3]_i_13_0[0]
    SLICE_X9Y88          LUT4 (Prop_lut4_I0_O)        0.329    11.072 f  my_buffer/FSM_sequential_state[3]_i_42/O
                         net (fo=1, routed)           1.270    12.342    my_buffer/FSM_sequential_state[3]_i_42_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.124    12.466 f  my_buffer/FSM_sequential_state[3]_i_13/O
                         net (fo=2, routed)           0.445    12.911    my_buffer/FSM_sequential_state[3]_i_13_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.124    13.035 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    13.583    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    13.707 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.377    14.084    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  my_buffer/frame1_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.601    16.989    my_buffer/clk_out2
    SLICE_X3Y91          FDRE                                         r  my_buffer/frame1_addr_reg[5]/C
                         clock pessimism              0.079    17.068    
                         clock uncertainty           -0.079    16.989    
    SLICE_X3Y91          FDRE (Setup_fdre_C_CE)      -0.205    16.784    my_buffer/frame1_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         16.784    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                  2.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 my_buffer/past_signal9_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal10_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.856%)  route 0.073ns (28.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.588     0.590    my_buffer/clk_out2
    SLICE_X5Y75          FDRE                                         r  my_buffer/past_signal9_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  my_buffer/past_signal9_reg[9]/Q
                         net (fo=3, routed)           0.073     0.803    my_buffer/past_signal9_reg[9]_0
    SLICE_X4Y75          LUT5 (Prop_lut5_I0_O)        0.045     0.848 r  my_buffer/past_signal10[9]_i_1/O
                         net (fo=1, routed)           0.000     0.848    my_buffer/past_signal10[9]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  my_buffer/past_signal10_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.856     0.858    my_buffer/clk_out2
    SLICE_X4Y75          FDRE                                         r  my_buffer/past_signal10_reg[9]/C
                         clock pessimism             -0.255     0.603    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.091     0.694    my_buffer/past_signal10_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hsync_delay_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.693%)  route 0.189ns (57.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.558     0.560    xvga1/clk_out2
    SLICE_X29Y76         FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  xvga1/hsync_out_reg/Q
                         net (fo=3, routed)           0.189     0.890    hsync
    SLICE_X30Y76         SRL16E                                       r  hsync_delay_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.825     0.827    clk_65mhz
    SLICE_X30Y76         SRL16E                                       r  hsync_delay_reg[1]_srl2/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X30Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.710    hsync_delay_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 my_buffer/past_signal18_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal19_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.080%)  route 0.124ns (39.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.595     0.597    my_buffer/clk_out2
    SLICE_X4Y82          FDRE                                         r  my_buffer/past_signal18_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     0.738 r  my_buffer/past_signal18_reg[6]/Q
                         net (fo=3, routed)           0.124     0.861    my_buffer/past_signal18_reg[6]_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.045     0.906 r  my_buffer/past_signal19[6]_i_1/O
                         net (fo=1, routed)           0.000     0.906    my_buffer/past_signal19[6]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  my_buffer/past_signal19_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.866     0.868    my_buffer/clk_out2
    SLICE_X3Y81          FDRE                                         r  my_buffer/past_signal19_reg[6]/C
                         clock pessimism             -0.234     0.634    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.092     0.726    my_buffer/past_signal19_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 my_buffer/past_signal10_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal11_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.024%)  route 0.100ns (34.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.588     0.590    my_buffer/clk_out2
    SLICE_X4Y75          FDRE                                         r  my_buffer/past_signal10_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  my_buffer/past_signal10_reg[9]/Q
                         net (fo=3, routed)           0.100     0.831    my_buffer/past_signal10_reg[9]_0
    SLICE_X5Y75          LUT5 (Prop_lut5_I0_O)        0.045     0.876 r  my_buffer/past_signal11[9]_i_1/O
                         net (fo=1, routed)           0.000     0.876    my_buffer/past_signal11[9]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  my_buffer/past_signal11_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.856     0.858    my_buffer/clk_out2
    SLICE_X5Y75          FDRE                                         r  my_buffer/past_signal11_reg[9]/C
                         clock pessimism             -0.255     0.603    
    SLICE_X5Y75          FDRE (Hold_fdre_C_D)         0.091     0.694    my_buffer/past_signal11_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 my_trigger/state_audio_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_trigger/state_audio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.594     0.596    my_trigger/clk_out2
    SLICE_X7Y68          FDRE                                         r  my_trigger/state_audio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  my_trigger/state_audio_reg[2]/Q
                         net (fo=17, routed)          0.134     0.870    my_trigger/state_audio_reg_n_0_[2]
    SLICE_X6Y68          LUT6 (Prop_lut6_I2_O)        0.045     0.915 r  my_trigger/state_audio[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.915    my_trigger/state_audio[0]_i_1__0_n_0
    SLICE_X6Y68          FDRE                                         r  my_trigger/state_audio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.863     0.865    my_trigger/clk_out2
    SLICE_X6Y68          FDRE                                         r  my_trigger/state_audio_reg[0]/C
                         clock pessimism             -0.256     0.609    
    SLICE_X6Y68          FDRE (Hold_fdre_C_D)         0.120     0.729    my_trigger/state_audio_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 my_trigger/state_audio_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_trigger/state_audio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.594     0.596    my_trigger/clk_out2
    SLICE_X7Y68          FDRE                                         r  my_trigger/state_audio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     0.737 f  my_trigger/state_audio_reg[2]/Q
                         net (fo=17, routed)          0.138     0.874    my_trigger/state_audio_reg_n_0_[2]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.045     0.919 r  my_trigger/state_audio[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.919    my_trigger/state_audio[1]_i_1__0_n_0
    SLICE_X6Y68          FDRE                                         r  my_trigger/state_audio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.863     0.865    my_trigger/clk_out2
    SLICE_X6Y68          FDRE                                         r  my_trigger/state_audio_reg[1]/C
                         clock pessimism             -0.256     0.609    
    SLICE_X6Y68          FDRE (Hold_fdre_C_D)         0.121     0.730    my_trigger/state_audio_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 past_fast_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            is_fast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.557     0.559    clk_65mhz
    SLICE_X67Y79         FDRE                                         r  past_fast_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  past_fast_value_reg/Q
                         net (fo=1, routed)           0.054     0.741    encoder3_sw_debounce/past_fast_value
    SLICE_X67Y79         LUT3 (Prop_lut3_I1_O)        0.099     0.840 r  encoder3_sw_debounce/is_fast_i_1/O
                         net (fo=1, routed)           0.000     0.840    encoder3_sw_debounce_n_0
    SLICE_X67Y79         FDRE                                         r  is_fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.827     0.829    clk_65mhz
    SLICE_X67Y79         FDRE                                         r  is_fast_reg/C
                         clock pessimism             -0.270     0.559    
    SLICE_X67Y79         FDRE (Hold_fdre_C_D)         0.091     0.650    is_fast_reg
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 past_trigger_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            trigger_wanted_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.596     0.598    clk_65mhz
    SLICE_X3Y67          FDRE                                         r  past_trigger_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.128     0.726 r  past_trigger_value_reg/Q
                         net (fo=1, routed)           0.054     0.780    encoder2_sw_debounce/past_trigger_value
    SLICE_X3Y67          LUT3 (Prop_lut3_I1_O)        0.099     0.879 r  encoder2_sw_debounce/trigger_wanted_i_1/O
                         net (fo=1, routed)           0.000     0.879    encoder2_sw_debounce_n_0
    SLICE_X3Y67          FDRE                                         r  trigger_wanted_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.867     0.869    clk_65mhz
    SLICE_X3Y67          FDRE                                         r  trigger_wanted_reg/C
                         clock pessimism             -0.271     0.598    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.091     0.689    trigger_wanted_reg
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 my_buffer/past_signal13_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal14_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.885%)  route 0.141ns (43.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.598     0.600    my_buffer/clk_out2
    SLICE_X3Y86          FDRE                                         r  my_buffer/past_signal13_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  my_buffer/past_signal13_reg[10]/Q
                         net (fo=3, routed)           0.141     0.882    my_buffer/past_signal13_reg[10]_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I0_O)        0.045     0.927 r  my_buffer/past_signal14[10]_i_1/O
                         net (fo=1, routed)           0.000     0.927    my_buffer/past_signal14[10]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  my_buffer/past_signal14_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.869     0.871    my_buffer/clk_out2
    SLICE_X2Y84          FDRE                                         r  my_buffer/past_signal14_reg[10]/C
                         clock pessimism             -0.257     0.614    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.121     0.735    my_buffer/past_signal14_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 encoder1_sw_synchronize/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder1_sw_debounce/new_input_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.081%)  route 0.135ns (48.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.592     0.594    encoder1_sw_synchronize/clk_out2
    SLICE_X0Y72          FDRE                                         r  encoder1_sw_synchronize/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  encoder1_sw_synchronize/out_reg/Q
                         net (fo=4, routed)           0.135     0.870    encoder1_sw_debounce/encoder1_sw
    SLICE_X0Y74          FDRE                                         r  encoder1_sw_debounce/new_input_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.859     0.861    encoder1_sw_debounce/clk_out2
    SLICE_X0Y74          FDRE                                         r  encoder1_sw_debounce/new_input_reg/C
                         clock pessimism             -0.257     0.604    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.070     0.674    encoder1_sw_debounce/new_input_reg
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y30     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y30     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y31     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y31     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X31Y77     rgb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X32Y77     rgb_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X31Y77     rgb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X32Y77     rgb_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X14Y80     vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X14Y80     vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y76     hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y76     hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y72      encoder1_sw_debounce/clean_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y73      encoder1_sw_debounce/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y76      encoder1_sw_debounce/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y76      encoder1_sw_debounce/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y76      encoder1_sw_debounce/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y76      encoder1_sw_debounce/count_reg[15]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X14Y80     vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X14Y80     vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y76     hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y76     hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X31Y77     rgb_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X31Y77     rgb_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X32Y77     rgb_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X32Y77     rgb_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X31Y77     rgb_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X31Y77     rgb_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sample_offset_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.704ns (15.127%)  route 3.950ns (84.873%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.226    AD9220/clk_100mhz
    SLICE_X40Y100        FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.944     6.626    AD9220/p_0_in0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          0.967     7.717    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X36Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.841 r  AD9220/sample_offset[10]_i_1/O
                         net (fo=2, routed)           2.040     9.880    AD9220/A[10]
    SLICE_X6Y80          FDRE                                         r  AD9220/sample_offset_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592    15.015    AD9220/clk_100mhz
    SLICE_X6Y80          FDRE                                         r  AD9220/sample_offset_reg[10]/C
                         clock pessimism              0.180    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y80          FDRE (Setup_fdre_C_D)       -0.063    15.096    AD9220/sample_offset_reg[10]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sample_offset_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.704ns (16.022%)  route 3.690ns (83.978%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.226    AD9220/clk_100mhz
    SLICE_X40Y100        FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.944     6.626    AD9220/p_0_in0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          0.495     7.245    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X38Y96         LUT2 (Prop_lut2_I1_O)        0.124     7.369 r  AD9220/sample_offset[11]_i_2/O
                         net (fo=2, routed)           2.251     9.620    AD9220/A[11]
    SLICE_X7Y81          FDRE                                         r  AD9220/sample_offset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.593    15.016    AD9220/clk_100mhz
    SLICE_X7Y81          FDRE                                         r  AD9220/sample_offset_reg[11]/C
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)       -0.109    15.051    AD9220/sample_offset_reg[11]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sample_offset_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.704ns (16.543%)  route 3.551ns (83.457%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.226    AD9220/clk_100mhz
    SLICE_X40Y100        FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.944     6.626    AD9220/p_0_in0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          0.684     7.434    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X36Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.558 r  AD9220/sample_offset[9]_i_1/O
                         net (fo=2, routed)           1.924     9.482    AD9220/A[9]
    SLICE_X9Y79          FDRE                                         r  AD9220/sample_offset_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.513    14.936    AD9220/clk_100mhz
    SLICE_X9Y79          FDRE                                         r  AD9220/sample_offset_reg[9]/C
                         clock pessimism              0.180    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)       -0.109    14.971    AD9220/sample_offset_reg[9]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_LO_mixer/p_out0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.704ns (18.260%)  route 3.151ns (81.740%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.226    AD9220/clk_100mhz
    SLICE_X40Y100        FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.944     6.626    AD9220/p_0_in0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          0.967     7.717    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X36Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.841 r  AD9220/sample_offset[10]_i_1/O
                         net (fo=2, routed)           1.241     9.082    sample_LO_mixer/A[10]
    DSP48_X1Y36          DSP48E1                                      r  sample_LO_mixer/p_out0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.594    15.016    sample_LO_mixer/clk_100mhz
    DSP48_X1Y36          DSP48E1                                      r  sample_LO_mixer/p_out0/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.035    15.161    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.362    14.799    sample_LO_mixer/p_out0
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sample_offset_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.704ns (16.899%)  route 3.462ns (83.101%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.226    AD9220/clk_100mhz
    SLICE_X40Y100        FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.944     6.626    AD9220/p_0_in0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          0.681     7.431    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X36Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.555 r  AD9220/sample_offset[4]_i_1/O
                         net (fo=2, routed)           1.837     9.392    AD9220/A[4]
    SLICE_X6Y77          FDRE                                         r  AD9220/sample_offset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.589    15.012    AD9220/clk_100mhz
    SLICE_X6Y77          FDRE                                         r  AD9220/sample_offset_reg[4]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X6Y77          FDRE (Setup_fdre_C_D)       -0.028    15.128    AD9220/sample_offset_reg[4]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sample_offset_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.704ns (17.465%)  route 3.327ns (82.535%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.226    AD9220/clk_100mhz
    SLICE_X40Y100        FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.944     6.626    AD9220/p_0_in0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          0.325     7.075    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.199 r  AD9220/sample_offset[7]_i_1/O
                         net (fo=2, routed)           2.058     9.257    AD9220/A[7]
    SLICE_X5Y78          FDRE                                         r  AD9220/sample_offset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.591    15.014    AD9220/clk_100mhz
    SLICE_X5Y78          FDRE                                         r  AD9220/sample_offset_reg[7]/C
                         clock pessimism              0.180    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)       -0.109    15.049    AD9220/sample_offset_reg[7]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sample_offset_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.704ns (17.568%)  route 3.303ns (82.432%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.226    AD9220/clk_100mhz
    SLICE_X40Y100        FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.944     6.626    AD9220/p_0_in0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          0.681     7.431    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X36Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.555 r  AD9220/sample_offset[3]_i_1/O
                         net (fo=2, routed)           1.678     9.234    AD9220/A[3]
    SLICE_X7Y77          FDRE                                         r  AD9220/sample_offset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.589    15.012    AD9220/clk_100mhz
    SLICE_X7Y77          FDRE                                         r  AD9220/sample_offset_reg[3]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X7Y77          FDRE (Setup_fdre_C_D)       -0.061    15.095    AD9220/sample_offset_reg[3]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sample_offset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.704ns (17.856%)  route 3.239ns (82.144%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.226    AD9220/clk_100mhz
    SLICE_X40Y100        FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.944     6.626    AD9220/p_0_in0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          0.498     7.248    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X38Y96         LUT2 (Prop_lut2_I1_O)        0.124     7.372 r  AD9220/sample_offset[0]_i_1/O
                         net (fo=2, routed)           1.797     9.169    AD9220/A[0]
    SLICE_X7Y76          FDRE                                         r  AD9220/sample_offset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.588    15.011    AD9220/clk_100mhz
    SLICE_X7Y76          FDRE                                         r  AD9220/sample_offset_reg[0]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y76          FDRE (Setup_fdre_C_D)       -0.058    15.097    AD9220/sample_offset_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 AD9220/sync_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sample_offset_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.704ns (17.840%)  route 3.242ns (82.160%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.226    AD9220/clk_100mhz
    SLICE_X40Y100        FDRE                                         r  AD9220/sync_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  AD9220/sync_data_reg[12]/Q
                         net (fo=1, routed)           0.944     6.626    AD9220/p_0_in0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  AD9220/sample_offset[11]_i_3/O
                         net (fo=12, routed)          0.494     7.244    AD9220/sample_offset[11]_i_3_n_0
    SLICE_X38Y96         LUT2 (Prop_lut2_I1_O)        0.124     7.368 r  AD9220/sample_offset[8]_i_1/O
                         net (fo=2, routed)           1.805     9.173    AD9220/A[8]
    SLICE_X6Y80          FDRE                                         r  AD9220/sample_offset_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592    15.015    AD9220/clk_100mhz
    SLICE_X6Y80          FDRE                                         r  AD9220/sample_offset_reg[8]/C
                         clock pessimism              0.180    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y80          FDRE (Setup_fdre_C_D)       -0.058    15.101    AD9220/sample_offset_reg[8]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 AD9220/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sample_offset_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.642ns (16.668%)  route 3.210ns (83.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.636     5.239    AD9220/clk_100mhz
    SLICE_X42Y97         FDRE                                         r  AD9220/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  AD9220/count_reg[3]/Q
                         net (fo=4, routed)           0.895     6.652    AD9220/count_reg_n_0_[3]
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.776 r  AD9220/sample_offset[11]_i_1/O
                         net (fo=13, routed)          2.315     9.090    AD9220/trigger_reg_0
    SLICE_X7Y76          FDRE                                         r  AD9220/sample_offset_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.588    15.011    AD9220/clk_100mhz
    SLICE_X7Y76          FDRE                                         r  AD9220/sample_offset_reg[0]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X7Y76          FDRE (Setup_fdre_C_CE)      -0.205    15.029    AD9220/sample_offset_reg[0]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 AD9220/prev_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sync_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.098%)  route 0.273ns (65.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.485    AD9220/clk_100mhz
    SLICE_X32Y100        FDRE                                         r  AD9220/prev_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  AD9220/prev_data_reg[9]/Q
                         net (fo=1, routed)           0.273     1.899    AD9220/prev_data[9]
    SLICE_X36Y95         FDRE                                         r  AD9220/sync_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.841     2.006    AD9220/clk_100mhz
    SLICE_X36Y95         FDRE                                         r  AD9220/sync_data_reg[9]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.072     1.832    AD9220/sync_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 AD9220/prev_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sync_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.568     1.487    AD9220/clk_100mhz
    SLICE_X40Y96         FDRE                                         r  AD9220/prev_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  AD9220/prev_data_reg[1]/Q
                         net (fo=1, routed)           0.114     1.742    AD9220/prev_data[1]
    SLICE_X40Y96         FDRE                                         r  AD9220/sync_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.840     2.005    AD9220/clk_100mhz
    SLICE_X40Y96         FDRE                                         r  AD9220/sync_data_reg[1]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.070     1.557    AD9220/sync_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 AD9220/prev_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sync_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.138%)  route 0.398ns (73.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.485    AD9220/clk_100mhz
    SLICE_X32Y100        FDRE                                         r  AD9220/prev_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  AD9220/prev_data_reg[10]/Q
                         net (fo=1, routed)           0.398     2.025    AD9220/prev_data[10]
    SLICE_X36Y95         FDRE                                         r  AD9220/sync_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.841     2.006    AD9220/clk_100mhz
    SLICE_X36Y95         FDRE                                         r  AD9220/sync_data_reg[10]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.070     1.830    AD9220/sync_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 AD9220/prev_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sync_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.568     1.487    AD9220/clk_100mhz
    SLICE_X38Y96         FDRE                                         r  AD9220/prev_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  AD9220/prev_data_reg[8]/Q
                         net (fo=1, routed)           0.110     1.761    AD9220/prev_data[8]
    SLICE_X38Y96         FDRE                                         r  AD9220/sync_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.840     2.005    AD9220/clk_100mhz
    SLICE_X38Y96         FDRE                                         r  AD9220/sync_data_reg[8]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X38Y96         FDRE (Hold_fdre_C_D)         0.063     1.550    AD9220/sync_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 AD9220/prev_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sync_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.569     1.488    AD9220/clk_100mhz
    SLICE_X38Y97         FDRE                                         r  AD9220/prev_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  AD9220/prev_data_reg[7]/Q
                         net (fo=1, routed)           0.110     1.762    AD9220/prev_data[7]
    SLICE_X38Y97         FDRE                                         r  AD9220/sync_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.841     2.006    AD9220/clk_100mhz
    SLICE_X38Y97         FDRE                                         r  AD9220/sync_data_reg[7]/C
                         clock pessimism             -0.517     1.488    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.063     1.551    AD9220/sync_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 AD9220/count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.189ns (49.960%)  route 0.189ns (50.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.569     1.488    AD9220/clk_100mhz
    SLICE_X41Y97         FDSE                                         r  AD9220/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDSE (Prop_fdse_C_Q)         0.141     1.629 r  AD9220/count_reg[1]/Q
                         net (fo=6, routed)           0.189     1.819    AD9220/count_reg_n_0_[1]
    SLICE_X42Y97         LUT5 (Prop_lut5_I1_O)        0.048     1.867 r  AD9220/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.867    AD9220/count[2]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  AD9220/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.839     2.004    AD9220/clk_100mhz
    SLICE_X42Y97         FDRE                                         r  AD9220/count_reg[2]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.131     1.655    AD9220/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 AD9220/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.569     1.488    AD9220/clk_100mhz
    SLICE_X42Y97         FDRE                                         r  AD9220/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.148     1.636 r  AD9220/count_reg[2]/Q
                         net (fo=5, routed)           0.101     1.737    AD9220/count_reg_n_0_[2]
    SLICE_X42Y97         LUT6 (Prop_lut6_I1_O)        0.098     1.835 r  AD9220/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    AD9220/count[3]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  AD9220/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.839     2.004    AD9220/clk_100mhz
    SLICE_X42Y97         FDRE                                         r  AD9220/count_reg[3]/C
                         clock pessimism             -0.515     1.488    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121     1.609    AD9220/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 AD9220/prev_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sync_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.570     1.489    AD9220/clk_100mhz
    SLICE_X37Y95         FDRE                                         r  AD9220/prev_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  AD9220/prev_data_reg[4]/Q
                         net (fo=1, routed)           0.170     1.801    AD9220/prev_data[4]
    SLICE_X36Y95         FDRE                                         r  AD9220/sync_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.841     2.006    AD9220/clk_100mhz
    SLICE_X36Y95         FDRE                                         r  AD9220/sync_data_reg[4]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.070     1.572    AD9220/sync_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 AD9220/prev_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sync_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.570     1.489    AD9220/clk_100mhz
    SLICE_X37Y95         FDRE                                         r  AD9220/prev_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  AD9220/prev_data_reg[3]/Q
                         net (fo=1, routed)           0.170     1.801    AD9220/prev_data[3]
    SLICE_X36Y95         FDRE                                         r  AD9220/sync_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.841     2.006    AD9220/clk_100mhz
    SLICE_X36Y95         FDRE                                         r  AD9220/sync_data_reg[3]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.066     1.568    AD9220/sync_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 AD9220/prev_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9220/sync_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.568     1.487    AD9220/clk_100mhz
    SLICE_X39Y96         FDRE                                         r  AD9220/prev_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  AD9220/prev_data_reg[11]/Q
                         net (fo=1, routed)           0.170     1.799    AD9220/prev_data[11]
    SLICE_X38Y96         FDRE                                         r  AD9220/sync_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.840     2.005    AD9220/clk_100mhz
    SLICE_X38Y96         FDRE                                         r  AD9220/sync_data_reg[11]/C
                         clock pessimism             -0.504     1.500    
    SLICE_X38Y96         FDRE (Hold_fdre_C_D)         0.063     1.563    AD9220/sync_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y97    AD9220/ADC_data_valid_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X42Y98    AD9220/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y98    AD9220/clk_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y98    AD9220/clk_count_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X42Y98    AD9220/clk_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y97    AD9220/count_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X41Y97    AD9220/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y97    AD9220/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y97    AD9220/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     AD9220/sample_offset_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     AD9220/sample_offset_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y97    AD9220/ADC_data_valid_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    AD9220/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    AD9220/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    AD9220/clk_count_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    AD9220/clk_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y97    AD9220/count_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X41Y97    AD9220/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y97    AD9220/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y100   AD9220/prev_data_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y100   AD9220/sync_data_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y97    AD9220/ADC_data_valid_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    AD9220/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    AD9220/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    AD9220/clk_count_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    AD9220/clk_count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y97    AD9220/count_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X41Y97    AD9220/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y97    AD9220/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           47  Failing Endpoints,  Worst Slack       -3.811ns,  Total Violation     -144.468ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.811ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 171.531 - 170.000 ) 
    Source Clock Delay      (SCD):    1.623ns = ( 170.854 - 169.231 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.621   170.854    xvga1/clk_out2
    SLICE_X31Y76         FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.456   171.310 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=24, routed)          2.233   173.543    fft_histogram/hcount_out[7]
    SLICE_X61Y76         LUT5 (Prop_lut5_I4_O)        0.124   173.667 r  fft_histogram/bram2_i_4/O
                         net (fo=1, routed)           0.808   174.475    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   170.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683   171.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   167.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   169.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.528   171.531    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.101   171.429    
                         clock uncertainty           -0.199   171.230    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566   170.664    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        170.664    
                         arrival time                        -174.475    
  -------------------------------------------------------------------
                         slack                                 -3.811    

Slack (VIOLATED) :        -3.569ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.378ns  (logic 0.580ns (17.170%)  route 2.798ns (82.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 171.531 - 170.000 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 170.855 - 169.231 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.622   170.855    xvga1/clk_out2
    SLICE_X28Y76         FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456   171.311 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=23, routed)          1.710   173.021    fft_histogram/hcount_out[5]
    SLICE_X48Y77         LUT6 (Prop_lut6_I3_O)        0.124   173.145 r  fft_histogram/bram2_i_8/O
                         net (fo=1, routed)           1.088   174.233    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   170.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683   171.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   167.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   169.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.528   171.531    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.101   171.429    
                         clock uncertainty           -0.199   171.230    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   170.664    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        170.664    
                         arrival time                        -174.233    
  -------------------------------------------------------------------
                         slack                                 -3.569    

Slack (VIOLATED) :        -3.514ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.324ns  (logic 0.580ns (17.450%)  route 2.744ns (82.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 171.531 - 170.000 ) 
    Source Clock Delay      (SCD):    1.623ns = ( 170.854 - 169.231 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.621   170.854    xvga1/clk_out2
    SLICE_X31Y76         FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.456   171.310 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=24, routed)          2.203   173.513    fft_histogram/hcount_out[7]
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124   173.637 r  fft_histogram/bram2_i_5/O
                         net (fo=1, routed)           0.541   174.178    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   170.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683   171.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   167.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   169.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.528   171.531    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.101   171.429    
                         clock uncertainty           -0.199   171.230    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566   170.664    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        170.664    
                         arrival time                        -174.178    
  -------------------------------------------------------------------
                         slack                                 -3.514    

Slack (VIOLATED) :        -3.452ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.062ns  (logic 0.670ns (21.882%)  route 2.392ns (78.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 171.531 - 170.000 ) 
    Source Clock Delay      (SCD):    1.621ns = ( 170.852 - 169.231 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.619   170.852    xvga1/clk_out2
    SLICE_X30Y75         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.518   171.370 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=20, routed)          1.861   173.231    fft_histogram/hcount_out[8]
    SLICE_X61Y76         LUT4 (Prop_lut4_I2_O)        0.152   173.383 r  fft_histogram/bram2_i_3/O
                         net (fo=1, routed)           0.531   173.914    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   170.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683   171.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   167.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   169.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.528   171.531    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.101   171.429    
                         clock uncertainty           -0.199   171.230    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.768   170.462    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        170.462    
                         arrival time                        -173.914    
  -------------------------------------------------------------------
                         slack                                 -3.452    

Slack (VIOLATED) :        -3.374ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.178ns  (logic 0.580ns (18.249%)  route 2.598ns (81.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 171.531 - 170.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 170.859 - 169.231 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.626   170.859    xvga1/clk_out2
    SLICE_X29Y78         FDRE                                         r  xvga1/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456   171.315 r  xvga1/hcount_out_reg[2]/Q
                         net (fo=30, routed)          1.694   173.009    fft_histogram/hcount_out[2]
    SLICE_X48Y78         LUT6 (Prop_lut6_I5_O)        0.124   173.133 r  fft_histogram/bram2_i_9/O
                         net (fo=1, routed)           0.905   174.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   170.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683   171.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   167.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   169.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.528   171.531    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.101   171.429    
                         clock uncertainty           -0.199   171.230    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   170.664    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        170.664    
                         arrival time                        -174.037    
  -------------------------------------------------------------------
                         slack                                 -3.374    

Slack (VIOLATED) :        -3.373ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.178ns  (logic 0.580ns (18.249%)  route 2.598ns (81.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 171.531 - 170.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 170.859 - 169.231 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.626   170.859    xvga1/clk_out2
    SLICE_X29Y78         FDRE                                         r  xvga1/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456   171.315 r  xvga1/hcount_out_reg[2]/Q
                         net (fo=30, routed)          1.695   173.010    fft_histogram/hcount_out[2]
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.124   173.134 r  fft_histogram/bram2_i_11/O
                         net (fo=1, routed)           0.903   174.037    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   170.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683   171.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   167.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   169.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.528   171.531    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.101   171.429    
                         clock uncertainty           -0.199   171.230    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   170.664    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        170.664    
                         arrival time                        -174.037    
  -------------------------------------------------------------------
                         slack                                 -3.373    

Slack (VIOLATED) :        -3.361ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.169ns  (logic 0.580ns (18.300%)  route 2.589ns (81.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 171.531 - 170.000 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 170.855 - 169.231 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.622   170.855    xvga1/clk_out2
    SLICE_X28Y76         FDRE                                         r  xvga1/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456   171.311 r  xvga1/hcount_out_reg[1]/Q
                         net (fo=23, routed)          1.689   173.000    fft_histogram/hcount_out[1]
    SLICE_X49Y78         LUT6 (Prop_lut6_I5_O)        0.124   173.124 r  fft_histogram/bram2_i_10/O
                         net (fo=1, routed)           0.900   174.025    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   170.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683   171.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   167.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   169.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.528   171.531    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.101   171.429    
                         clock uncertainty           -0.199   171.230    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   170.664    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        170.664    
                         arrival time                        -174.025    
  -------------------------------------------------------------------
                         slack                                 -3.361    

Slack (VIOLATED) :        -3.341ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.153ns  (logic 0.773ns (24.515%)  route 2.380ns (75.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 171.531 - 170.000 ) 
    Source Clock Delay      (SCD):    1.621ns = ( 170.852 - 169.231 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.619   170.852    xvga1/clk_out2
    SLICE_X30Y75         FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.478   171.330 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=14, routed)          1.573   172.903    xvga1/hcount_out[9]
    SLICE_X61Y76         LUT3 (Prop_lut3_I1_O)        0.295   173.198 r  xvga1/bram2_i_2/O
                         net (fo=1, routed)           0.807   174.005    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   170.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683   171.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   167.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   169.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.528   171.531    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.101   171.429    
                         clock uncertainty           -0.199   171.230    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566   170.664    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        170.664    
                         arrival time                        -174.005    
  -------------------------------------------------------------------
                         slack                                 -3.341    

Slack (VIOLATED) :        -3.318ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.125ns  (logic 0.580ns (18.561%)  route 2.545ns (81.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 171.531 - 170.000 ) 
    Source Clock Delay      (SCD):    1.626ns = ( 170.857 - 169.231 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.624   170.857    xvga1/clk_out2
    SLICE_X35Y78         FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.456   171.313 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=28, routed)          1.359   172.672    fft_histogram/hcount_out[6]
    SLICE_X31Y76         LUT6 (Prop_lut6_I1_O)        0.124   172.796 r  fft_histogram/bram2_i_6/O
                         net (fo=1, routed)           1.186   173.982    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   170.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683   171.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   167.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   169.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.528   171.531    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.101   171.429    
                         clock uncertainty           -0.199   171.230    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   170.664    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        170.664    
                         arrival time                        -173.982    
  -------------------------------------------------------------------
                         slack                                 -3.318    

Slack (VIOLATED) :        -3.306ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.450ns  (logic 1.076ns (31.186%)  route 2.374ns (68.814%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 171.501 - 170.000 ) 
    Source Clock Delay      (SCD):    1.620ns = ( 170.851 - 169.231 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.618   170.851    clk_65mhz
    SLICE_X67Y79         FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.456   171.307 f  is_fast_reg/Q
                         net (fo=22, routed)          0.463   171.770    adjust_frequency/is_fast
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.124   171.894 r  adjust_frequency/center_frequency_out[17]_i_22/O
                         net (fo=1, routed)           0.447   172.341    adjust_frequency/center_frequency_out[17]_i_22_n_0
    SLICE_X71Y81         LUT6 (Prop_lut6_I2_O)        0.124   172.465 f  adjust_frequency/center_frequency_out[17]_i_20/O
                         net (fo=1, routed)           0.263   172.728    adjust_frequency/center_frequency_out[17]_i_20_n_0
    SLICE_X71Y81         LUT6 (Prop_lut6_I4_O)        0.124   172.852 f  adjust_frequency/center_frequency_out[17]_i_14/O
                         net (fo=1, routed)           0.445   173.298    adjust_frequency/center_frequency_out[17]_i_14_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124   173.422 r  adjust_frequency/center_frequency_out[17]_i_7/O
                         net (fo=1, routed)           0.162   173.583    adjust_frequency/center_frequency_out[17]_i_7_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124   173.707 r  adjust_frequency/center_frequency_out[17]_i_2/O
                         net (fo=18, routed)          0.594   174.301    adjust_frequency/center_frequency_out[17]_i_2_n_0
    SLICE_X71Y79         FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   170.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683   171.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   167.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   169.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   170.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.498   171.501    adjust_frequency/clk_out1
    SLICE_X71Y79         FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
                         clock pessimism             -0.101   171.400    
                         clock uncertainty           -0.199   171.201    
    SLICE_X71Y79         FDRE (Setup_fdre_C_CE)      -0.205   170.996    adjust_frequency/center_frequency_out_reg[0]
  -------------------------------------------------------------------
                         required time                        170.996    
                         arrival time                        -174.301    
  -------------------------------------------------------------------
                         slack                                 -3.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.141ns (18.134%)  route 0.637ns (81.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.559     0.561    xvga1/clk_out2
    SLICE_X31Y72         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  xvga1/vsync_out_reg/Q
                         net (fo=4, routed)           0.637     1.338    vsync_synchronize/vsync
    SLICE_X14Y69         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.834     0.836    vsync_synchronize/clk_out1
    SLICE_X14Y69         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.199     1.091    
    SLICE_X14Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.208    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.538ns (66.289%)  route 0.274ns (33.711%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.557     0.559    clk_65mhz
    SLICE_X67Y79         FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  is_fast_reg/Q
                         net (fo=22, routed)          0.176     0.875    adjust_frequency/is_fast
    SLICE_X68Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.920 r  adjust_frequency/center_frequency_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.920    adjust_frequency/center_frequency_out[3]_i_9_n_0
    SLICE_X68Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.072 r  adjust_frequency/center_frequency_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.072    adjust_frequency/center_frequency_out_reg[3]_i_3_n_0
    SLICE_X68Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.111 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.111    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X68Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.165 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.098     1.263    adjust_frequency/in5[8]
    SLICE_X71Y82         LUT3 (Prop_lut3_I2_O)        0.107     1.370 r  adjust_frequency/center_frequency_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.370    adjust_frequency/center_frequency_out0_in[8]
    SLICE_X71Y82         FDSE                                         r  adjust_frequency/center_frequency_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.830     0.832    adjust_frequency/clk_out1
    SLICE_X71Y82         FDSE                                         r  adjust_frequency/center_frequency_out_reg[8]/C
                         clock pessimism              0.056     0.887    
                         clock uncertainty            0.199     1.087    
    SLICE_X71Y82         FDSE (Hold_fdse_C_D)         0.092     1.179    adjust_frequency/center_frequency_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.360ns (44.345%)  route 0.452ns (55.655%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.557     0.559    clk_65mhz
    SLICE_X67Y79         FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  is_fast_reg/Q
                         net (fo=22, routed)          0.267     0.967    adjust_frequency/is_fast
    SLICE_X68Y80         LUT3 (Prop_lut3_I0_O)        0.045     1.012 r  adjust_frequency/center_frequency_out[7]_i_13/O
                         net (fo=1, routed)           0.000     1.012    adjust_frequency/center_frequency_out[7]_i_13_n_0
    SLICE_X68Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.078 r  adjust_frequency/center_frequency_out_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.185     1.262    adjust_frequency/in5[6]
    SLICE_X71Y80         LUT3 (Prop_lut3_I2_O)        0.108     1.370 r  adjust_frequency/center_frequency_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.370    adjust_frequency/center_frequency_out0_in[6]
    SLICE_X71Y80         FDRE                                         r  adjust_frequency/center_frequency_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.828     0.830    adjust_frequency/clk_out1
    SLICE_X71Y80         FDRE                                         r  adjust_frequency/center_frequency_out_reg[6]/C
                         clock pessimism              0.056     0.885    
                         clock uncertainty            0.199     1.085    
    SLICE_X71Y80         FDRE (Hold_fdre_C_D)         0.092     1.177    adjust_frequency/center_frequency_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.599%)  route 0.763ns (80.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.558     0.560    xvga1/clk_out2
    SLICE_X35Y78         FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=28, routed)          0.304     1.005    fft_histogram/hcount_out[6]
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.050 r  fft_histogram/bram2_i_8/O
                         net (fo=1, routed)           0.459     1.509    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.864     0.866    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.056     0.922    
                         clock uncertainty            0.199     1.121    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.304    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.186ns (19.357%)  route 0.775ns (80.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.558     0.560    xvga1/clk_out2
    SLICE_X35Y78         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=25, routed)          0.371     1.072    fft_histogram/hcount_out[4]
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.117 r  fft_histogram/bram2_i_9/O
                         net (fo=1, routed)           0.404     1.521    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.864     0.866    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.056     0.922    
                         clock uncertainty            0.199     1.121    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.304    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.186ns (19.237%)  route 0.781ns (80.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.558     0.560    xvga1/clk_out2
    SLICE_X35Y78         FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=28, routed)          0.541     1.242    fft_histogram/hcount_out[6]
    SLICE_X61Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.287 r  fft_histogram/bram2_i_5/O
                         net (fo=1, routed)           0.240     1.526    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.864     0.866    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.056     0.922    
                         clock uncertainty            0.199     1.121    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.304    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.209ns (21.420%)  route 0.767ns (78.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.556     0.558    xvga1/clk_out2
    SLICE_X30Y75         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=20, routed)          0.271     0.993    fft_histogram/hcount_out[8]
    SLICE_X31Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.038 r  fft_histogram/bram2_i_6/O
                         net (fo=1, routed)           0.496     1.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.864     0.866    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.056     0.922    
                         clock uncertainty            0.199     1.121    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.304    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.577ns (67.755%)  route 0.275ns (32.245%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.557     0.559    clk_65mhz
    SLICE_X67Y79         FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  is_fast_reg/Q
                         net (fo=22, routed)          0.176     0.875    adjust_frequency/is_fast
    SLICE_X68Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.920 r  adjust_frequency/center_frequency_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.920    adjust_frequency/center_frequency_out[3]_i_9_n_0
    SLICE_X68Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.072 r  adjust_frequency/center_frequency_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.072    adjust_frequency/center_frequency_out_reg[3]_i_3_n_0
    SLICE_X68Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.111 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.111    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X68Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.150 r  adjust_frequency/center_frequency_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.150    adjust_frequency/center_frequency_out_reg[11]_i_3_n_0
    SLICE_X68Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.204 r  adjust_frequency/center_frequency_out_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.099     1.303    adjust_frequency/in5[12]
    SLICE_X71Y83         LUT3 (Prop_lut3_I2_O)        0.107     1.410 r  adjust_frequency/center_frequency_out[12]_i_1/O
                         net (fo=1, routed)           0.000     1.410    adjust_frequency/center_frequency_out0_in[12]
    SLICE_X71Y83         FDSE                                         r  adjust_frequency/center_frequency_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.831     0.833    adjust_frequency/clk_out1
    SLICE_X71Y83         FDSE                                         r  adjust_frequency/center_frequency_out_reg[12]/C
                         clock pessimism              0.056     0.888    
                         clock uncertainty            0.199     1.088    
    SLICE_X71Y83         FDSE (Hold_fdse_C_D)         0.091     1.179    adjust_frequency/center_frequency_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.395ns (46.449%)  route 0.455ns (53.551%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.557     0.559    clk_65mhz
    SLICE_X67Y79         FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  is_fast_reg/Q
                         net (fo=22, routed)          0.267     0.967    adjust_frequency/is_fast
    SLICE_X68Y80         LUT3 (Prop_lut3_I0_O)        0.045     1.012 r  adjust_frequency/center_frequency_out[7]_i_13/O
                         net (fo=1, routed)           0.000     1.012    adjust_frequency/center_frequency_out[7]_i_13_n_0
    SLICE_X68Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.111 r  adjust_frequency/center_frequency_out_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.188     1.299    adjust_frequency/in5[7]
    SLICE_X71Y80         LUT3 (Prop_lut3_I2_O)        0.110     1.409 r  adjust_frequency/center_frequency_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.409    adjust_frequency/center_frequency_out0_in[7]
    SLICE_X71Y80         FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.828     0.830    adjust_frequency/clk_out1
    SLICE_X71Y80         FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/C
                         clock pessimism              0.056     0.885    
                         clock uncertainty            0.199     1.085    
    SLICE_X71Y80         FDRE (Hold_fdre_C_D)         0.092     1.177    adjust_frequency/center_frequency_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.577ns (67.510%)  route 0.278ns (32.490%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.557     0.559    clk_65mhz
    SLICE_X67Y79         FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  is_fast_reg/Q
                         net (fo=22, routed)          0.176     0.875    adjust_frequency/is_fast
    SLICE_X68Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.920 r  adjust_frequency/center_frequency_out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.920    adjust_frequency/center_frequency_out[3]_i_9_n_0
    SLICE_X68Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.072 r  adjust_frequency/center_frequency_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.072    adjust_frequency/center_frequency_out_reg[3]_i_3_n_0
    SLICE_X68Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.111 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.111    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X68Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.201 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.102     1.303    adjust_frequency/in5[11]
    SLICE_X71Y81         LUT3 (Prop_lut3_I2_O)        0.110     1.413 r  adjust_frequency/center_frequency_out[11]_i_1/O
                         net (fo=1, routed)           0.000     1.413    adjust_frequency/center_frequency_out0_in[11]
    SLICE_X71Y81         FDRE                                         r  adjust_frequency/center_frequency_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.829     0.831    adjust_frequency/clk_out1
    SLICE_X71Y81         FDRE                                         r  adjust_frequency/center_frequency_out_reg[11]/C
                         clock pessimism              0.056     0.886    
                         clock uncertainty            0.199     1.086    
    SLICE_X71Y81         FDRE (Hold_fdre_C_D)         0.092     1.178    adjust_frequency/center_frequency_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :          116  Failing Endpoints,  Worst Slack       -0.696ns,  Total Violation      -41.347ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.696ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_reg[6][50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 0.580ns (8.712%)  route 6.077ns (91.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 11.583 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.640     5.243    AD9220/clk_100mhz
    SLICE_X41Y97         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  AD9220/ADC_data_valid_reg/Q
                         net (fo=39, routed)          2.897     8.596    AM_BP_sec_1/fwe
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  AM_BP_sec_1/y[6][100]_i_1/O
                         net (fo=101, routed)         3.181    11.900    AM_BP_sec_1/y[6][100]_i_1_n_0
    SLICE_X73Y109        FDRE                                         r  AM_BP_sec_1/y_reg[6][50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.580    11.583    AM_BP_sec_1/clk_out1
    SLICE_X73Y109        FDRE                                         r  AM_BP_sec_1/y_reg[6][50]/C
                         clock pessimism              0.000    11.583    
                         clock uncertainty           -0.173    11.409    
    SLICE_X73Y109        FDRE (Setup_fdre_C_CE)      -0.205    11.204    AM_BP_sec_1/y_reg[6][50]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                 -0.696    

Slack (VIOLATED) :        -0.696ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_reg[6][57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 0.580ns (8.712%)  route 6.077ns (91.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 11.583 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.640     5.243    AD9220/clk_100mhz
    SLICE_X41Y97         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  AD9220/ADC_data_valid_reg/Q
                         net (fo=39, routed)          2.897     8.596    AM_BP_sec_1/fwe
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  AM_BP_sec_1/y[6][100]_i_1/O
                         net (fo=101, routed)         3.181    11.900    AM_BP_sec_1/y[6][100]_i_1_n_0
    SLICE_X73Y109        FDRE                                         r  AM_BP_sec_1/y_reg[6][57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.580    11.583    AM_BP_sec_1/clk_out1
    SLICE_X73Y109        FDRE                                         r  AM_BP_sec_1/y_reg[6][57]/C
                         clock pessimism              0.000    11.583    
                         clock uncertainty           -0.173    11.409    
    SLICE_X73Y109        FDRE (Setup_fdre_C_CE)      -0.205    11.204    AM_BP_sec_1/y_reg[6][57]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                 -0.696    

Slack (VIOLATED) :        -0.696ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_reg[6][58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 0.580ns (8.712%)  route 6.077ns (91.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 11.583 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.640     5.243    AD9220/clk_100mhz
    SLICE_X41Y97         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  AD9220/ADC_data_valid_reg/Q
                         net (fo=39, routed)          2.897     8.596    AM_BP_sec_1/fwe
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  AM_BP_sec_1/y[6][100]_i_1/O
                         net (fo=101, routed)         3.181    11.900    AM_BP_sec_1/y[6][100]_i_1_n_0
    SLICE_X73Y109        FDRE                                         r  AM_BP_sec_1/y_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.580    11.583    AM_BP_sec_1/clk_out1
    SLICE_X73Y109        FDRE                                         r  AM_BP_sec_1/y_reg[6][58]/C
                         clock pessimism              0.000    11.583    
                         clock uncertainty           -0.173    11.409    
    SLICE_X73Y109        FDRE (Setup_fdre_C_CE)      -0.205    11.204    AM_BP_sec_1/y_reg[6][58]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                 -0.696    

Slack (VIOLATED) :        -0.696ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_reg[6][64]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 0.580ns (8.712%)  route 6.077ns (91.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 11.583 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.640     5.243    AD9220/clk_100mhz
    SLICE_X41Y97         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  AD9220/ADC_data_valid_reg/Q
                         net (fo=39, routed)          2.897     8.596    AM_BP_sec_1/fwe
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  AM_BP_sec_1/y[6][100]_i_1/O
                         net (fo=101, routed)         3.181    11.900    AM_BP_sec_1/y[6][100]_i_1_n_0
    SLICE_X73Y109        FDRE                                         r  AM_BP_sec_1/y_reg[6][64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.580    11.583    AM_BP_sec_1/clk_out1
    SLICE_X73Y109        FDRE                                         r  AM_BP_sec_1/y_reg[6][64]/C
                         clock pessimism              0.000    11.583    
                         clock uncertainty           -0.173    11.409    
    SLICE_X73Y109        FDRE (Setup_fdre_C_CE)      -0.205    11.204    AM_BP_sec_1/y_reg[6][64]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                 -0.696    

Slack (VIOLATED) :        -0.692ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_reg[2][68]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.580ns (8.673%)  route 6.107ns (91.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.640     5.243    AD9220/clk_100mhz
    SLICE_X41Y97         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  AD9220/ADC_data_valid_reg/Q
                         net (fo=39, routed)          2.878     8.577    AM_BP_sec_1/fwe
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     8.701 r  AM_BP_sec_1/y[2][100]_i_1/O
                         net (fo=101, routed)         3.229    11.930    AM_BP_sec_1/y[2][100]_i_1_n_0
    SLICE_X74Y115        FDRE                                         r  AM_BP_sec_1/y_reg[2][68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.578    11.581    AM_BP_sec_1/clk_out1
    SLICE_X74Y115        FDRE                                         r  AM_BP_sec_1/y_reg[2][68]/C
                         clock pessimism              0.000    11.581    
                         clock uncertainty           -0.173    11.407    
    SLICE_X74Y115        FDRE (Setup_fdre_C_CE)      -0.169    11.238    AM_BP_sec_1/y_reg[2][68]
  -------------------------------------------------------------------
                         required time                         11.238    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                 -0.692    

Slack (VIOLATED) :        -0.692ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_reg[2][70]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.580ns (8.673%)  route 6.107ns (91.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.640     5.243    AD9220/clk_100mhz
    SLICE_X41Y97         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  AD9220/ADC_data_valid_reg/Q
                         net (fo=39, routed)          2.878     8.577    AM_BP_sec_1/fwe
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     8.701 r  AM_BP_sec_1/y[2][100]_i_1/O
                         net (fo=101, routed)         3.229    11.930    AM_BP_sec_1/y[2][100]_i_1_n_0
    SLICE_X74Y115        FDRE                                         r  AM_BP_sec_1/y_reg[2][70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.578    11.581    AM_BP_sec_1/clk_out1
    SLICE_X74Y115        FDRE                                         r  AM_BP_sec_1/y_reg[2][70]/C
                         clock pessimism              0.000    11.581    
                         clock uncertainty           -0.173    11.407    
    SLICE_X74Y115        FDRE (Setup_fdre_C_CE)      -0.169    11.238    AM_BP_sec_1/y_reg[2][70]
  -------------------------------------------------------------------
                         required time                         11.238    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                 -0.692    

Slack (VIOLATED) :        -0.692ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_reg[2][73]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.580ns (8.673%)  route 6.107ns (91.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.640     5.243    AD9220/clk_100mhz
    SLICE_X41Y97         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  AD9220/ADC_data_valid_reg/Q
                         net (fo=39, routed)          2.878     8.577    AM_BP_sec_1/fwe
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     8.701 r  AM_BP_sec_1/y[2][100]_i_1/O
                         net (fo=101, routed)         3.229    11.930    AM_BP_sec_1/y[2][100]_i_1_n_0
    SLICE_X74Y115        FDRE                                         r  AM_BP_sec_1/y_reg[2][73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.578    11.581    AM_BP_sec_1/clk_out1
    SLICE_X74Y115        FDRE                                         r  AM_BP_sec_1/y_reg[2][73]/C
                         clock pessimism              0.000    11.581    
                         clock uncertainty           -0.173    11.407    
    SLICE_X74Y115        FDRE (Setup_fdre_C_CE)      -0.169    11.238    AM_BP_sec_1/y_reg[2][73]
  -------------------------------------------------------------------
                         required time                         11.238    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                 -0.692    

Slack (VIOLATED) :        -0.692ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_reg[2][74]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.580ns (8.673%)  route 6.107ns (91.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.640     5.243    AD9220/clk_100mhz
    SLICE_X41Y97         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  AD9220/ADC_data_valid_reg/Q
                         net (fo=39, routed)          2.878     8.577    AM_BP_sec_1/fwe
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     8.701 r  AM_BP_sec_1/y[2][100]_i_1/O
                         net (fo=101, routed)         3.229    11.930    AM_BP_sec_1/y[2][100]_i_1_n_0
    SLICE_X74Y115        FDRE                                         r  AM_BP_sec_1/y_reg[2][74]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.578    11.581    AM_BP_sec_1/clk_out1
    SLICE_X74Y115        FDRE                                         r  AM_BP_sec_1/y_reg[2][74]/C
                         clock pessimism              0.000    11.581    
                         clock uncertainty           -0.173    11.407    
    SLICE_X74Y115        FDRE (Setup_fdre_C_CE)      -0.169    11.238    AM_BP_sec_1/y_reg[2][74]
  -------------------------------------------------------------------
                         required time                         11.238    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                 -0.692    

Slack (VIOLATED) :        -0.692ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_reg[2][87]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.580ns (8.673%)  route 6.107ns (91.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.640     5.243    AD9220/clk_100mhz
    SLICE_X41Y97         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  AD9220/ADC_data_valid_reg/Q
                         net (fo=39, routed)          2.878     8.577    AM_BP_sec_1/fwe
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     8.701 r  AM_BP_sec_1/y[2][100]_i_1/O
                         net (fo=101, routed)         3.229    11.930    AM_BP_sec_1/y[2][100]_i_1_n_0
    SLICE_X74Y115        FDRE                                         r  AM_BP_sec_1/y_reg[2][87]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.578    11.581    AM_BP_sec_1/clk_out1
    SLICE_X74Y115        FDRE                                         r  AM_BP_sec_1/y_reg[2][87]/C
                         clock pessimism              0.000    11.581    
                         clock uncertainty           -0.173    11.407    
    SLICE_X74Y115        FDRE (Setup_fdre_C_CE)      -0.169    11.238    AM_BP_sec_1/y_reg[2][87]
  -------------------------------------------------------------------
                         required time                         11.238    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                 -0.692    

Slack (VIOLATED) :        -0.692ns  (required time - arrival time)
  Source:                 AD9220/ADC_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_reg[2][90]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.580ns (8.673%)  route 6.107ns (91.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.640     5.243    AD9220/clk_100mhz
    SLICE_X41Y97         FDRE                                         r  AD9220/ADC_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  AD9220/ADC_data_valid_reg/Q
                         net (fo=39, routed)          2.878     8.577    AM_BP_sec_1/fwe
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     8.701 r  AM_BP_sec_1/y[2][100]_i_1/O
                         net (fo=101, routed)         3.229    11.930    AM_BP_sec_1/y[2][100]_i_1_n_0
    SLICE_X74Y115        FDRE                                         r  AM_BP_sec_1/y_reg[2][90]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    11.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.578    11.581    AM_BP_sec_1/clk_out1
    SLICE_X74Y115        FDRE                                         r  AM_BP_sec_1/y_reg[2][90]/C
                         clock pessimism              0.000    11.581    
                         clock uncertainty           -0.173    11.407    
    SLICE_X74Y115        FDRE (Setup_fdre_C_CE)      -0.169    11.238    AM_BP_sec_1/y_reg[2][90]
  -------------------------------------------------------------------
                         required time                         11.238    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                 -0.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.424%)  route 0.549ns (79.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.510    AD9220/clk_100mhz
    SLICE_X7Y76          FDRE                                         r  AD9220/sample_offset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  AD9220/sample_offset_reg[6]/Q
                         net (fo=4, routed)           0.549     2.201    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y12         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.881     0.883    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.173     1.056    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     1.352    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.141ns (20.176%)  route 0.558ns (79.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.512    AD9220/clk_100mhz
    SLICE_X7Y77          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.558     2.211    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y12         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.881     0.883    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.173     1.056    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.352    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.979%)  route 0.602ns (81.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.512    AD9220/clk_100mhz
    SLICE_X7Y78          FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=4, routed)           0.602     2.255    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y12         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.881     0.883    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.173     1.056    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.352    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.141ns (18.719%)  route 0.612ns (81.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.512    AD9220/clk_100mhz
    SLICE_X7Y77          FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.612     2.266    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y12         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.881     0.883    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.173     1.056    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.352    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.164ns (20.498%)  route 0.636ns (79.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.512    AD9220/clk_100mhz
    SLICE_X6Y77          FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=4, routed)           0.636     2.312    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y12         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.881     0.883    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.173     1.056    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.352    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.474%)  route 0.666ns (82.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.512    AD9220/clk_100mhz
    SLICE_X5Y78          FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  AD9220/sample_offset_reg[7]/Q
                         net (fo=4, routed)           0.666     2.319    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y11         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.885     0.887    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.887    
                         clock uncertainty            0.173     1.060    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.356    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.149%)  route 0.681ns (82.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.512    AD9220/clk_100mhz
    SLICE_X7Y78          FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.681     2.335    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y12         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.881     0.883    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.173     1.056    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.352    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.164ns (19.592%)  route 0.673ns (80.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.514    AD9220/clk_100mhz
    SLICE_X6Y80          FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=4, routed)           0.673     2.351    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y11         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.885     0.887    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.887    
                         clock uncertainty            0.173     1.060    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.356    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.931%)  route 0.744ns (84.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.596     1.515    AD9220/clk_100mhz
    SLICE_X7Y81          FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=4, routed)           0.744     2.400    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y11         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.885     0.887    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.887    
                         clock uncertainty            0.173     1.060    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.356    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.164ns (18.343%)  route 0.730ns (81.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.514    AD9220/clk_100mhz
    SLICE_X6Y80          FDRE                                         r  AD9220/sample_offset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  AD9220/sample_offset_reg[8]/Q
                         net (fo=4, routed)           0.730     2.408    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y11         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.885     0.887    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.887    
                         clock uncertainty            0.173     1.060    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.356    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  1.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          407  Failing Endpoints,  Worst Slack       -6.855ns,  Total Violation    -2291.501ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.855ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.122ns  (logic 2.031ns (28.519%)  route 5.091ns (71.481%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 32.366 - 30.769 ) 
    Source Clock Delay      (SCD):    1.629ns = ( 31.629 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.627    31.629    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y77          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518    32.147 r  uut/audio_HP_sec_1/filt_out_reg[13]/Q
                         net (fo=2, routed)           1.070    33.218    uut/audio_HP_sec_1/filt_out[13]
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.124    33.342 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.990    34.332    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.124    34.456 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73/O
                         net (fo=1, routed)           0.596    35.051    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    35.447 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.447    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.701 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_37/CO[0]
                         net (fo=2, routed)           0.811    36.512    my_buffer/write_frame2_i_4_2[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.367    36.879 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    37.472    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    37.596 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.518    38.114    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.124    38.238 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.513    38.751    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  my_buffer/frame2_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.593    32.366    my_buffer/clk_out2
    SLICE_X6Y83          FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
                         clock pessimism             -0.101    32.264    
                         clock uncertainty           -0.199    32.065    
    SLICE_X6Y83          FDRE (Setup_fdre_C_CE)      -0.169    31.896    my_buffer/frame2_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         31.896    
                         arrival time                         -38.751    
  -------------------------------------------------------------------
                         slack                                 -6.855    

Slack (VIOLATED) :        -6.855ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.122ns  (logic 2.031ns (28.519%)  route 5.091ns (71.481%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 32.366 - 30.769 ) 
    Source Clock Delay      (SCD):    1.629ns = ( 31.629 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.627    31.629    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y77          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518    32.147 r  uut/audio_HP_sec_1/filt_out_reg[13]/Q
                         net (fo=2, routed)           1.070    33.218    uut/audio_HP_sec_1/filt_out[13]
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.124    33.342 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.990    34.332    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.124    34.456 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73/O
                         net (fo=1, routed)           0.596    35.051    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    35.447 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.447    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.701 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_37/CO[0]
                         net (fo=2, routed)           0.811    36.512    my_buffer/write_frame2_i_4_2[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.367    36.879 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    37.472    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    37.596 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.518    38.114    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.124    38.238 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.513    38.751    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  my_buffer/frame2_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.593    32.366    my_buffer/clk_out2
    SLICE_X6Y83          FDRE                                         r  my_buffer/frame2_addr_reg[9]/C
                         clock pessimism             -0.101    32.264    
                         clock uncertainty           -0.199    32.065    
    SLICE_X6Y83          FDRE (Setup_fdre_C_CE)      -0.169    31.896    my_buffer/frame2_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         31.896    
                         arrival time                         -38.751    
  -------------------------------------------------------------------
                         slack                                 -6.855    

Slack (VIOLATED) :        -6.778ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.016ns  (logic 2.031ns (28.947%)  route 4.985ns (71.053%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 32.374 - 30.769 ) 
    Source Clock Delay      (SCD):    1.629ns = ( 31.629 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.627    31.629    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y77          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518    32.147 r  uut/audio_HP_sec_1/filt_out_reg[13]/Q
                         net (fo=2, routed)           1.070    33.218    uut/audio_HP_sec_1/filt_out[13]
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.124    33.342 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.990    34.332    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.124    34.456 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73/O
                         net (fo=1, routed)           0.596    35.051    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    35.447 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.447    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.701 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_37/CO[0]
                         net (fo=2, routed)           0.811    36.512    my_buffer/write_frame2_i_4_2[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.367    36.879 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    37.472    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    37.596 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    38.145    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    38.269 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.377    38.646    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  my_buffer/frame1_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.601    32.374    my_buffer/clk_out2
    SLICE_X3Y91          FDRE                                         r  my_buffer/frame1_addr_reg[2]/C
                         clock pessimism             -0.101    32.272    
                         clock uncertainty           -0.199    32.073    
    SLICE_X3Y91          FDRE (Setup_fdre_C_CE)      -0.205    31.868    my_buffer/frame1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         31.868    
                         arrival time                         -38.646    
  -------------------------------------------------------------------
                         slack                                 -6.778    

Slack (VIOLATED) :        -6.778ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.016ns  (logic 2.031ns (28.947%)  route 4.985ns (71.053%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 32.374 - 30.769 ) 
    Source Clock Delay      (SCD):    1.629ns = ( 31.629 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.627    31.629    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y77          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518    32.147 r  uut/audio_HP_sec_1/filt_out_reg[13]/Q
                         net (fo=2, routed)           1.070    33.218    uut/audio_HP_sec_1/filt_out[13]
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.124    33.342 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.990    34.332    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.124    34.456 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73/O
                         net (fo=1, routed)           0.596    35.051    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    35.447 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.447    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.701 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_37/CO[0]
                         net (fo=2, routed)           0.811    36.512    my_buffer/write_frame2_i_4_2[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.367    36.879 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    37.472    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    37.596 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    38.145    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    38.269 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.377    38.646    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  my_buffer/frame1_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.601    32.374    my_buffer/clk_out2
    SLICE_X3Y91          FDRE                                         r  my_buffer/frame1_addr_reg[5]/C
                         clock pessimism             -0.101    32.272    
                         clock uncertainty           -0.199    32.073    
    SLICE_X3Y91          FDRE (Setup_fdre_C_CE)      -0.205    31.868    my_buffer/frame1_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         31.868    
                         arrival time                         -38.646    
  -------------------------------------------------------------------
                         slack                                 -6.778    

Slack (VIOLATED) :        -6.771ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.007ns  (logic 2.031ns (28.985%)  route 4.976ns (71.015%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 32.372 - 30.769 ) 
    Source Clock Delay      (SCD):    1.629ns = ( 31.629 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.627    31.629    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y77          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518    32.147 r  uut/audio_HP_sec_1/filt_out_reg[13]/Q
                         net (fo=2, routed)           1.070    33.218    uut/audio_HP_sec_1/filt_out[13]
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.124    33.342 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.990    34.332    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.124    34.456 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73/O
                         net (fo=1, routed)           0.596    35.051    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    35.447 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.447    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.701 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_37/CO[0]
                         net (fo=2, routed)           0.811    36.512    my_buffer/write_frame2_i_4_2[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.367    36.879 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    37.472    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    37.596 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    38.145    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    38.269 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.368    38.637    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  my_buffer/frame1_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.599    32.372    my_buffer/clk_out2
    SLICE_X0Y88          FDRE                                         r  my_buffer/frame1_addr_reg[0]/C
                         clock pessimism             -0.101    32.270    
                         clock uncertainty           -0.199    32.071    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    31.866    my_buffer/frame1_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         31.866    
                         arrival time                         -38.637    
  -------------------------------------------------------------------
                         slack                                 -6.771    

Slack (VIOLATED) :        -6.769ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.006ns  (logic 2.031ns (28.990%)  route 4.975ns (71.010%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 32.372 - 30.769 ) 
    Source Clock Delay      (SCD):    1.629ns = ( 31.629 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.627    31.629    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y77          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518    32.147 r  uut/audio_HP_sec_1/filt_out_reg[13]/Q
                         net (fo=2, routed)           1.070    33.218    uut/audio_HP_sec_1/filt_out[13]
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.124    33.342 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.990    34.332    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.124    34.456 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73/O
                         net (fo=1, routed)           0.596    35.051    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    35.447 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.447    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.701 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_37/CO[0]
                         net (fo=2, routed)           0.811    36.512    my_buffer/write_frame2_i_4_2[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.367    36.879 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    37.472    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    37.596 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    38.145    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    38.269 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    38.635    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  my_buffer/frame1_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.599    32.372    my_buffer/clk_out2
    SLICE_X3Y88          FDRE                                         r  my_buffer/frame1_addr_reg[4]/C
                         clock pessimism             -0.101    32.270    
                         clock uncertainty           -0.199    32.071    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.205    31.866    my_buffer/frame1_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         31.866    
                         arrival time                         -38.635    
  -------------------------------------------------------------------
                         slack                                 -6.769    

Slack (VIOLATED) :        -6.769ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.006ns  (logic 2.031ns (28.990%)  route 4.975ns (71.010%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 32.372 - 30.769 ) 
    Source Clock Delay      (SCD):    1.629ns = ( 31.629 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.627    31.629    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y77          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518    32.147 r  uut/audio_HP_sec_1/filt_out_reg[13]/Q
                         net (fo=2, routed)           1.070    33.218    uut/audio_HP_sec_1/filt_out[13]
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.124    33.342 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.990    34.332    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.124    34.456 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73/O
                         net (fo=1, routed)           0.596    35.051    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    35.447 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.447    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.701 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_37/CO[0]
                         net (fo=2, routed)           0.811    36.512    my_buffer/write_frame2_i_4_2[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.367    36.879 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    37.472    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    37.596 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    38.145    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    38.269 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    38.635    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  my_buffer/frame1_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.599    32.372    my_buffer/clk_out2
    SLICE_X3Y88          FDRE                                         r  my_buffer/frame1_addr_reg[6]/C
                         clock pessimism             -0.101    32.270    
                         clock uncertainty           -0.199    32.071    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.205    31.866    my_buffer/frame1_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         31.866    
                         arrival time                         -38.635    
  -------------------------------------------------------------------
                         slack                                 -6.769    

Slack (VIOLATED) :        -6.769ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.006ns  (logic 2.031ns (28.990%)  route 4.975ns (71.010%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 32.372 - 30.769 ) 
    Source Clock Delay      (SCD):    1.629ns = ( 31.629 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.627    31.629    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y77          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518    32.147 r  uut/audio_HP_sec_1/filt_out_reg[13]/Q
                         net (fo=2, routed)           1.070    33.218    uut/audio_HP_sec_1/filt_out[13]
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.124    33.342 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.990    34.332    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.124    34.456 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73/O
                         net (fo=1, routed)           0.596    35.051    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    35.447 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.447    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.701 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_37/CO[0]
                         net (fo=2, routed)           0.811    36.512    my_buffer/write_frame2_i_4_2[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.367    36.879 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    37.472    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    37.596 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    38.145    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    38.269 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    38.635    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  my_buffer/frame1_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.599    32.372    my_buffer/clk_out2
    SLICE_X3Y88          FDRE                                         r  my_buffer/frame1_addr_reg[7]/C
                         clock pessimism             -0.101    32.270    
                         clock uncertainty           -0.199    32.071    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.205    31.866    my_buffer/frame1_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         31.866    
                         arrival time                         -38.635    
  -------------------------------------------------------------------
                         slack                                 -6.769    

Slack (VIOLATED) :        -6.760ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.998ns  (logic 2.031ns (29.023%)  route 4.967ns (70.977%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 32.373 - 30.769 ) 
    Source Clock Delay      (SCD):    1.629ns = ( 31.629 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.627    31.629    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y77          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518    32.147 r  uut/audio_HP_sec_1/filt_out_reg[13]/Q
                         net (fo=2, routed)           1.070    33.218    uut/audio_HP_sec_1/filt_out[13]
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.124    33.342 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.990    34.332    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.124    34.456 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73/O
                         net (fo=1, routed)           0.596    35.051    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    35.447 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.447    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.701 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_37/CO[0]
                         net (fo=2, routed)           0.811    36.512    my_buffer/write_frame2_i_4_2[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.367    36.879 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    37.472    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    37.596 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    38.145    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    38.269 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.359    38.627    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  my_buffer/frame1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.600    32.373    my_buffer/clk_out2
    SLICE_X0Y89          FDRE                                         r  my_buffer/frame1_addr_reg[1]/C
                         clock pessimism             -0.101    32.271    
                         clock uncertainty           -0.199    32.072    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    31.867    my_buffer/frame1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         31.867    
                         arrival time                         -38.627    
  -------------------------------------------------------------------
                         slack                                 -6.760    

Slack (VIOLATED) :        -6.760ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.998ns  (logic 2.031ns (29.023%)  route 4.967ns (70.977%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 32.373 - 30.769 ) 
    Source Clock Delay      (SCD):    1.629ns = ( 31.629 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    31.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       1.627    31.629    uut/audio_HP_sec_1/clk_out1
    SLICE_X8Y77          FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518    32.147 r  uut/audio_HP_sec_1/filt_out_reg[13]/Q
                         net (fo=2, routed)           1.070    33.218    uut/audio_HP_sec_1/filt_out[13]
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.124    33.342 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10/O
                         net (fo=10, routed)          0.990    34.332    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_10_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.124    34.456 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73/O
                         net (fo=1, routed)           0.596    35.051    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_73_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    35.447 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.447    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.701 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_37/CO[0]
                         net (fo=2, routed)           0.811    36.512    my_buffer/write_frame2_i_4_2[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.367    36.879 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    37.472    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    37.596 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    38.145    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    38.269 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.359    38.627    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  my_buffer/frame1_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.600    32.373    my_buffer/clk_out2
    SLICE_X0Y89          FDRE                                         r  my_buffer/frame1_addr_reg[3]/C
                         clock pessimism             -0.101    32.271    
                         clock uncertainty           -0.199    32.072    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    31.867    my_buffer/frame1_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         31.867    
                         arrival time                         -38.627    
  -------------------------------------------------------------------
                         slack                                 -6.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/hheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.204ns (31.280%)  route 0.448ns (68.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.589     0.591    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      0.204     0.795 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           0.448     1.243    fft_histogram/D[7]
    SLICE_X36Y75         FDRE                                         r  fft_histogram/hheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.823     0.825    fft_histogram/clk_out2
    SLICE_X36Y75         FDRE                                         r  fft_histogram/hheight_reg[7]/C
                         clock pessimism              0.056     0.880    
                         clock uncertainty            0.199     1.080    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.070     1.150    fft_histogram/hheight_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            past_fast_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.141ns (19.302%)  route 0.589ns (80.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.560     0.562    encoder3_sw_debounce/clk_out1
    SLICE_X45Y82         FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.589     1.292    encoder3_sw_db
    SLICE_X67Y79         FDRE                                         r  past_fast_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.827     0.829    clk_65mhz
    SLICE_X67Y79         FDRE                                         r  past_fast_value_reg/C
                         clock pessimism              0.056     0.884    
                         clock uncertainty            0.199     1.084    
    SLICE_X67Y79         FDRE (Hold_fdre_C_D)         0.075     1.159    past_fast_value_reg
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/hheight_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.204ns (28.628%)  route 0.509ns (71.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.589     0.591    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      0.204     0.795 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[13]
                         net (fo=1, routed)           0.509     1.304    fft_histogram/D[9]
    SLICE_X44Y76         FDRE                                         r  fft_histogram/hheight_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.821     0.823    fft_histogram/clk_out2
    SLICE_X44Y76         FDRE                                         r  fft_histogram/hheight_reg[9]/C
                         clock pessimism              0.056     0.878    
                         clock uncertainty            0.199     1.078    
    SLICE_X44Y76         FDRE (Hold_fdre_C_D)         0.070     1.148    fft_histogram/hheight_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/hheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.204ns (27.253%)  route 0.545ns (72.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.589     0.591    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     0.795 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[6]
                         net (fo=1, routed)           0.545     1.339    fft_histogram/D[2]
    SLICE_X38Y75         FDRE                                         r  fft_histogram/hheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.822     0.824    fft_histogram/clk_out2
    SLICE_X38Y75         FDRE                                         r  fft_histogram/hheight_reg[2]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.199     1.079    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.085     1.164    fft_histogram/hheight_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/hheight_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.204ns (27.498%)  route 0.538ns (72.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.589     0.591    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.204     0.795 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           0.538     1.333    fft_histogram/D[6]
    SLICE_X35Y74         FDRE                                         r  fft_histogram/hheight_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.823     0.825    fft_histogram/clk_out2
    SLICE_X35Y74         FDRE                                         r  fft_histogram/hheight_reg[6]/C
                         clock pessimism              0.056     0.880    
                         clock uncertainty            0.199     1.080    
    SLICE_X35Y74         FDRE (Hold_fdre_C_D)         0.066     1.146    fft_histogram/hheight_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/hheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.204ns (25.938%)  route 0.582ns (74.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.589     0.591    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     0.795 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[7]
                         net (fo=1, routed)           0.582     1.377    fft_histogram/D[3]
    SLICE_X38Y75         FDRE                                         r  fft_histogram/hheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.822     0.824    fft_histogram/clk_out2
    SLICE_X38Y75         FDRE                                         r  fft_histogram/hheight_reg[3]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.199     1.079    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.083     1.162    fft_histogram/hheight_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/hheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.204ns (25.480%)  route 0.597ns (74.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.589     0.591    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.204     0.795 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.597     1.392    fft_histogram/D[4]
    SLICE_X45Y75         FDRE                                         r  fft_histogram/hheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.820     0.822    fft_histogram/clk_out2
    SLICE_X45Y75         FDRE                                         r  fft_histogram/hheight_reg[4]/C
                         clock pessimism              0.056     0.877    
                         clock uncertainty            0.199     1.077    
    SLICE_X45Y75         FDRE (Hold_fdre_C_D)         0.070     1.147    fft_histogram/hheight_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/hheight_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.204ns (24.417%)  route 0.631ns (75.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.589     0.591    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      0.204     0.795 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[12]
                         net (fo=1, routed)           0.631     1.426    fft_histogram/D[8]
    SLICE_X38Y75         FDRE                                         r  fft_histogram/hheight_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.822     0.824    fft_histogram/clk_out2
    SLICE_X38Y75         FDRE                                         r  fft_histogram/hheight_reg[8]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.199     1.079    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.088     1.167    fft_histogram/hheight_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/hheight_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.204ns (24.752%)  route 0.620ns (75.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.589     0.591    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.204     0.795 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           0.620     1.415    fft_histogram/D[1]
    SLICE_X35Y76         FDRE                                         r  fft_histogram/hheight_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.824     0.826    fft_histogram/clk_out2
    SLICE_X35Y76         FDRE                                         r  fft_histogram/hheight_reg[1]/C
                         clock pessimism              0.056     0.881    
                         clock uncertainty            0.199     1.081    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.070     1.151    fft_histogram/hheight_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/hheight_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.204ns (24.060%)  route 0.644ns (75.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12926, routed)       0.589     0.591    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     0.795 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           0.644     1.439    fft_histogram/D[0]
    SLICE_X38Y75         FDRE                                         r  fft_histogram/hheight_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.822     0.824    fft_histogram/clk_out2
    SLICE_X38Y75         FDRE                                         r  fft_histogram/hheight_reg[0]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.199     1.079    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.085     1.164    fft_histogram/hheight_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.275    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out2_clk_wiz_0

Setup :          399  Failing Endpoints,  Worst Slack       -8.890ns,  Total Violation    -3152.154ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.830ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.890ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.598ns  (logic 2.104ns (37.582%)  route 3.494ns (62.418%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -3.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 32.366 - 30.769 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.707    35.310    AD9220/clk_100mhz
    SLICE_X6Y77          FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518    35.828 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=4, routed)           0.454    36.282    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124    36.406 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113/O
                         net (fo=1, routed)           0.330    36.736    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.286 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.286    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.525 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/O[2]
                         net (fo=1, routed)           0.574    38.099    my_buffer/FSM_sequential_state[3]_i_4_0[2]
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.301    38.400 f  my_buffer/FSM_sequential_state[3]_i_39/O
                         net (fo=2, routed)           0.512    38.912    my_buffer/FSM_sequential_state[3]_i_39_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124    39.036 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    39.629    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    39.753 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.518    40.271    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.124    40.395 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.513    40.908    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  my_buffer/frame2_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.593    32.366    my_buffer/clk_out2
    SLICE_X6Y83          FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
                         clock pessimism              0.000    32.366    
                         clock uncertainty           -0.179    32.187    
    SLICE_X6Y83          FDRE (Setup_fdre_C_CE)      -0.169    32.018    my_buffer/frame2_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         32.018    
                         arrival time                         -40.908    
  -------------------------------------------------------------------
                         slack                                 -8.890    

Slack (VIOLATED) :        -8.890ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.598ns  (logic 2.104ns (37.582%)  route 3.494ns (62.418%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -3.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 32.366 - 30.769 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.707    35.310    AD9220/clk_100mhz
    SLICE_X6Y77          FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518    35.828 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=4, routed)           0.454    36.282    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124    36.406 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113/O
                         net (fo=1, routed)           0.330    36.736    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.286 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.286    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.525 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/O[2]
                         net (fo=1, routed)           0.574    38.099    my_buffer/FSM_sequential_state[3]_i_4_0[2]
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.301    38.400 f  my_buffer/FSM_sequential_state[3]_i_39/O
                         net (fo=2, routed)           0.512    38.912    my_buffer/FSM_sequential_state[3]_i_39_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124    39.036 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    39.629    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    39.753 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.518    40.271    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.124    40.395 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.513    40.908    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  my_buffer/frame2_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.593    32.366    my_buffer/clk_out2
    SLICE_X6Y83          FDRE                                         r  my_buffer/frame2_addr_reg[9]/C
                         clock pessimism              0.000    32.366    
                         clock uncertainty           -0.179    32.187    
    SLICE_X6Y83          FDRE (Setup_fdre_C_CE)      -0.169    32.018    my_buffer/frame2_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         32.018    
                         arrival time                         -40.908    
  -------------------------------------------------------------------
                         slack                                 -8.890    

Slack (VIOLATED) :        -8.813ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.493ns  (logic 2.104ns (38.304%)  route 3.389ns (61.696%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 32.374 - 30.769 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.707    35.310    AD9220/clk_100mhz
    SLICE_X6Y77          FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518    35.828 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=4, routed)           0.454    36.282    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124    36.406 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113/O
                         net (fo=1, routed)           0.330    36.736    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.286 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.286    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.525 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/O[2]
                         net (fo=1, routed)           0.574    38.099    my_buffer/FSM_sequential_state[3]_i_4_0[2]
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.301    38.400 f  my_buffer/FSM_sequential_state[3]_i_39/O
                         net (fo=2, routed)           0.512    38.912    my_buffer/FSM_sequential_state[3]_i_39_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124    39.036 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    39.629    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    39.753 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    40.302    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    40.426 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.377    40.803    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  my_buffer/frame1_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.601    32.374    my_buffer/clk_out2
    SLICE_X3Y91          FDRE                                         r  my_buffer/frame1_addr_reg[2]/C
                         clock pessimism              0.000    32.374    
                         clock uncertainty           -0.179    32.195    
    SLICE_X3Y91          FDRE (Setup_fdre_C_CE)      -0.205    31.990    my_buffer/frame1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         31.990    
                         arrival time                         -40.803    
  -------------------------------------------------------------------
                         slack                                 -8.813    

Slack (VIOLATED) :        -8.813ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.493ns  (logic 2.104ns (38.304%)  route 3.389ns (61.696%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 32.374 - 30.769 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.707    35.310    AD9220/clk_100mhz
    SLICE_X6Y77          FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518    35.828 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=4, routed)           0.454    36.282    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124    36.406 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113/O
                         net (fo=1, routed)           0.330    36.736    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.286 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.286    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.525 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/O[2]
                         net (fo=1, routed)           0.574    38.099    my_buffer/FSM_sequential_state[3]_i_4_0[2]
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.301    38.400 f  my_buffer/FSM_sequential_state[3]_i_39/O
                         net (fo=2, routed)           0.512    38.912    my_buffer/FSM_sequential_state[3]_i_39_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124    39.036 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    39.629    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    39.753 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    40.302    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    40.426 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.377    40.803    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  my_buffer/frame1_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.601    32.374    my_buffer/clk_out2
    SLICE_X3Y91          FDRE                                         r  my_buffer/frame1_addr_reg[5]/C
                         clock pessimism              0.000    32.374    
                         clock uncertainty           -0.179    32.195    
    SLICE_X3Y91          FDRE (Setup_fdre_C_CE)      -0.205    31.990    my_buffer/frame1_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         31.990    
                         arrival time                         -40.803    
  -------------------------------------------------------------------
                         slack                                 -8.813    

Slack (VIOLATED) :        -8.806ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.484ns  (logic 2.104ns (38.367%)  route 3.380ns (61.633%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 32.372 - 30.769 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.707    35.310    AD9220/clk_100mhz
    SLICE_X6Y77          FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518    35.828 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=4, routed)           0.454    36.282    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124    36.406 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113/O
                         net (fo=1, routed)           0.330    36.736    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.286 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.286    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.525 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/O[2]
                         net (fo=1, routed)           0.574    38.099    my_buffer/FSM_sequential_state[3]_i_4_0[2]
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.301    38.400 f  my_buffer/FSM_sequential_state[3]_i_39/O
                         net (fo=2, routed)           0.512    38.912    my_buffer/FSM_sequential_state[3]_i_39_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124    39.036 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    39.629    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    39.753 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    40.302    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    40.426 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.368    40.794    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  my_buffer/frame1_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.599    32.372    my_buffer/clk_out2
    SLICE_X0Y88          FDRE                                         r  my_buffer/frame1_addr_reg[0]/C
                         clock pessimism              0.000    32.372    
                         clock uncertainty           -0.179    32.193    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    31.988    my_buffer/frame1_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         31.988    
                         arrival time                         -40.794    
  -------------------------------------------------------------------
                         slack                                 -8.806    

Slack (VIOLATED) :        -8.805ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.483ns  (logic 2.104ns (38.375%)  route 3.379ns (61.625%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 32.372 - 30.769 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.707    35.310    AD9220/clk_100mhz
    SLICE_X6Y77          FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518    35.828 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=4, routed)           0.454    36.282    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124    36.406 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113/O
                         net (fo=1, routed)           0.330    36.736    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.286 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.286    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.525 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/O[2]
                         net (fo=1, routed)           0.574    38.099    my_buffer/FSM_sequential_state[3]_i_4_0[2]
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.301    38.400 f  my_buffer/FSM_sequential_state[3]_i_39/O
                         net (fo=2, routed)           0.512    38.912    my_buffer/FSM_sequential_state[3]_i_39_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124    39.036 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    39.629    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    39.753 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    40.302    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    40.426 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    40.792    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  my_buffer/frame1_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.599    32.372    my_buffer/clk_out2
    SLICE_X3Y88          FDRE                                         r  my_buffer/frame1_addr_reg[4]/C
                         clock pessimism              0.000    32.372    
                         clock uncertainty           -0.179    32.193    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.205    31.988    my_buffer/frame1_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         31.988    
                         arrival time                         -40.792    
  -------------------------------------------------------------------
                         slack                                 -8.805    

Slack (VIOLATED) :        -8.805ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.483ns  (logic 2.104ns (38.375%)  route 3.379ns (61.625%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 32.372 - 30.769 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.707    35.310    AD9220/clk_100mhz
    SLICE_X6Y77          FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518    35.828 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=4, routed)           0.454    36.282    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124    36.406 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113/O
                         net (fo=1, routed)           0.330    36.736    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.286 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.286    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.525 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/O[2]
                         net (fo=1, routed)           0.574    38.099    my_buffer/FSM_sequential_state[3]_i_4_0[2]
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.301    38.400 f  my_buffer/FSM_sequential_state[3]_i_39/O
                         net (fo=2, routed)           0.512    38.912    my_buffer/FSM_sequential_state[3]_i_39_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124    39.036 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    39.629    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    39.753 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    40.302    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    40.426 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    40.792    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  my_buffer/frame1_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.599    32.372    my_buffer/clk_out2
    SLICE_X3Y88          FDRE                                         r  my_buffer/frame1_addr_reg[6]/C
                         clock pessimism              0.000    32.372    
                         clock uncertainty           -0.179    32.193    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.205    31.988    my_buffer/frame1_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         31.988    
                         arrival time                         -40.792    
  -------------------------------------------------------------------
                         slack                                 -8.805    

Slack (VIOLATED) :        -8.805ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.483ns  (logic 2.104ns (38.375%)  route 3.379ns (61.625%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 32.372 - 30.769 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.707    35.310    AD9220/clk_100mhz
    SLICE_X6Y77          FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518    35.828 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=4, routed)           0.454    36.282    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124    36.406 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113/O
                         net (fo=1, routed)           0.330    36.736    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.286 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.286    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.525 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/O[2]
                         net (fo=1, routed)           0.574    38.099    my_buffer/FSM_sequential_state[3]_i_4_0[2]
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.301    38.400 f  my_buffer/FSM_sequential_state[3]_i_39/O
                         net (fo=2, routed)           0.512    38.912    my_buffer/FSM_sequential_state[3]_i_39_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124    39.036 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    39.629    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    39.753 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    40.302    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    40.426 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    40.792    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  my_buffer/frame1_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.599    32.372    my_buffer/clk_out2
    SLICE_X3Y88          FDRE                                         r  my_buffer/frame1_addr_reg[7]/C
                         clock pessimism              0.000    32.372    
                         clock uncertainty           -0.179    32.193    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.205    31.988    my_buffer/frame1_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         31.988    
                         arrival time                         -40.792    
  -------------------------------------------------------------------
                         slack                                 -8.805    

Slack (VIOLATED) :        -8.796ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.475ns  (logic 2.104ns (38.431%)  route 3.371ns (61.569%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 32.373 - 30.769 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.707    35.310    AD9220/clk_100mhz
    SLICE_X6Y77          FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518    35.828 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=4, routed)           0.454    36.282    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124    36.406 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113/O
                         net (fo=1, routed)           0.330    36.736    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.286 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.286    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.525 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/O[2]
                         net (fo=1, routed)           0.574    38.099    my_buffer/FSM_sequential_state[3]_i_4_0[2]
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.301    38.400 f  my_buffer/FSM_sequential_state[3]_i_39/O
                         net (fo=2, routed)           0.512    38.912    my_buffer/FSM_sequential_state[3]_i_39_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124    39.036 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    39.629    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    39.753 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    40.302    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    40.426 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.359    40.784    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  my_buffer/frame1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.600    32.373    my_buffer/clk_out2
    SLICE_X0Y89          FDRE                                         r  my_buffer/frame1_addr_reg[1]/C
                         clock pessimism              0.000    32.373    
                         clock uncertainty           -0.179    32.194    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    31.989    my_buffer/frame1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         31.989    
                         arrival time                         -40.784    
  -------------------------------------------------------------------
                         slack                                 -8.796    

Slack (VIOLATED) :        -8.796ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.475ns  (logic 2.104ns (38.431%)  route 3.371ns (61.569%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 32.373 - 30.769 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 35.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.707    35.310    AD9220/clk_100mhz
    SLICE_X6Y77          FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518    35.828 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=4, routed)           0.454    36.282    uut/audio_HP_sec_1/sample_offset[0]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124    36.406 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113/O
                         net (fo=1, routed)           0.330    36.736    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_113_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.286 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.286    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.525 f  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_32/O[2]
                         net (fo=1, routed)           0.574    38.099    my_buffer/FSM_sequential_state[3]_i_4_0[2]
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.301    38.400 f  my_buffer/FSM_sequential_state[3]_i_39/O
                         net (fo=2, routed)           0.512    38.912    my_buffer/FSM_sequential_state[3]_i_39_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124    39.036 r  my_buffer/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.593    39.629    my_buffer/FSM_sequential_state[3]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124    39.753 r  my_buffer/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.548    40.302    my_buffer/FSM_sequential_state[3]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124    40.426 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.359    40.784    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  my_buffer/frame1_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         1.600    32.373    my_buffer/clk_out2
    SLICE_X0Y89          FDRE                                         r  my_buffer/frame1_addr_reg[3]/C
                         clock pessimism              0.000    32.373    
                         clock uncertainty           -0.179    32.194    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.205    31.989    my_buffer/frame1_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         31.989    
                         arrival time                         -40.784    
  -------------------------------------------------------------------
                         slack                                 -8.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.691%)  route 0.260ns (58.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.512    AD9220/clk_100mhz
    SLICE_X7Y77          FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.260     1.913    my_trigger/sample_offset[1]
    SLICE_X4Y74          LUT5 (Prop_lut5_I0_O)        0.045     1.958 r  my_trigger/past_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     1.958    my_buffer/past_signal_reg[1]_1
    SLICE_X4Y74          FDRE                                         r  my_buffer/past_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.856     0.858    my_buffer/clk_out2
    SLICE_X4Y74          FDRE                                         r  my_buffer/past_signal_reg[1]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.179     1.036    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.092     1.128    my_buffer/past_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.889%)  route 0.397ns (68.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.512    AD9220/clk_100mhz
    SLICE_X7Y77          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.397     2.051    my_buffer/sample_offset[3]
    SLICE_X0Y84          LUT5 (Prop_lut5_I1_O)        0.045     2.096 r  my_buffer/data_to_frame1[3]_i_1/O
                         net (fo=1, routed)           0.000     2.096    my_buffer/data_to_frame10_in[3]
    SLICE_X0Y84          FDRE                                         r  my_buffer/data_to_frame1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.869     0.871    my_buffer/clk_out2
    SLICE_X0Y84          FDRE                                         r  my_buffer/data_to_frame1_reg[3]/C
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.179     1.049    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.092     1.141    my_buffer/data_to_frame1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.018%)  route 0.434ns (69.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.512    AD9220/clk_100mhz
    SLICE_X7Y78          FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.434     2.087    my_trigger/sample_offset[2]
    SLICE_X2Y72          LUT5 (Prop_lut5_I0_O)        0.045     2.132 r  my_trigger/past_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     2.132    my_buffer/past_signal_reg[2]_1
    SLICE_X2Y72          FDRE                                         r  my_buffer/past_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.862     0.864    my_buffer/clk_out2
    SLICE_X2Y72          FDRE                                         r  my_buffer/past_signal_reg[2]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.179     1.042    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.121     1.163    my_buffer/past_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.812%)  route 0.483ns (72.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.510    AD9220/clk_100mhz
    SLICE_X7Y76          FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.483     2.134    my_trigger/sample_offset[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.045     2.179 r  my_trigger/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     2.179    my_buffer/past_signal_reg[0]_1
    SLICE_X2Y76          FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.860     0.862    my_buffer/clk_out2
    SLICE_X2Y76          FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.179     1.040    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.121     1.161    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.198%)  route 0.474ns (71.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.512    AD9220/clk_100mhz
    SLICE_X7Y78          FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.474     2.127    my_buffer/sample_offset[2]
    SLICE_X0Y84          LUT5 (Prop_lut5_I1_O)        0.045     2.172 r  my_buffer/data_to_frame1[2]_i_1/O
                         net (fo=1, routed)           0.000     2.172    my_buffer/data_to_frame10_in[2]
    SLICE_X0Y84          FDRE                                         r  my_buffer/data_to_frame1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.869     0.871    my_buffer/clk_out2
    SLICE_X0Y84          FDRE                                         r  my_buffer/data_to_frame1_reg[2]/C
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.179     1.049    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.091     1.140    my_buffer/data_to_frame1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.254ns (36.482%)  route 0.442ns (63.518%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.514    AD9220/clk_100mhz
    SLICE_X6Y80          FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=4, routed)           0.166     1.844    uut/audio_HP_sec_1/sample_offset[6]
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.045     1.889 r  uut/audio_HP_sec_1/past_signal[10]_i_2/O
                         net (fo=7, routed)           0.276     2.166    my_trigger/signal_to_display[6]
    SLICE_X1Y82          LUT5 (Prop_lut5_I0_O)        0.045     2.211 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     2.211    my_buffer/past_signal_reg[10]_1
    SLICE_X1Y82          FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.867     0.869    my_buffer/clk_out2
    SLICE_X1Y82          FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.179     1.047    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.092     1.139    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.185ns (25.167%)  route 0.550ns (74.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.510    AD9220/clk_100mhz
    SLICE_X7Y76          FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.550     2.201    my_buffer/sample_offset[0]
    SLICE_X1Y85          LUT5 (Prop_lut5_I1_O)        0.044     2.245 r  my_buffer/data_to_frame1[0]_i_1/O
                         net (fo=1, routed)           0.000     2.245    my_buffer/data_to_frame10_in[0]
    SLICE_X1Y85          FDRE                                         r  my_buffer/data_to_frame1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.870     0.872    my_buffer/clk_out2
    SLICE_X1Y85          FDRE                                         r  my_buffer/data_to_frame1_reg[0]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.179     1.050    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.107     1.157    my_buffer/data_to_frame1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.231ns (31.728%)  route 0.497ns (68.272%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.596     1.515    AD9220/clk_100mhz
    SLICE_X7Y81          FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=4, routed)           0.174     1.831    uut/audio_HP_sec_1/sample_offset[7]
    SLICE_X5Y81          LUT5 (Prop_lut5_I4_O)        0.045     1.876 r  uut/audio_HP_sec_1/past_signal[11]_i_3/O
                         net (fo=7, routed)           0.323     2.198    my_buffer/signal_to_display[7]
    SLICE_X3Y85          LUT4 (Prop_lut4_I0_O)        0.045     2.243 r  my_buffer/data_to_frame1[11]_i_2/O
                         net (fo=1, routed)           0.000     2.243    my_buffer/data_to_frame10_in[11]
    SLICE_X3Y85          FDRE                                         r  my_buffer/data_to_frame1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.870     0.872    my_buffer/clk_out2
    SLICE_X3Y85          FDRE                                         r  my_buffer/data_to_frame1_reg[11]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.179     1.050    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.092     1.142    my_buffer/data_to_frame1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.231ns (29.432%)  route 0.554ns (70.568%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.512    AD9220/clk_100mhz
    SLICE_X7Y78          FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=4, routed)           0.197     1.850    uut/audio_HP_sec_1/sample_offset[1]
    SLICE_X6Y76          LUT5 (Prop_lut5_I4_O)        0.045     1.895 r  uut/audio_HP_sec_1/past_signal[5]_i_2/O
                         net (fo=7, routed)           0.357     2.252    my_trigger/signal_to_display[1]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.045     2.297 r  my_trigger/past_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     2.297    my_buffer/past_signal_reg[5]_1
    SLICE_X5Y80          FDRE                                         r  my_buffer/past_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.862     0.864    my_buffer/clk_out2
    SLICE_X5Y80          FDRE                                         r  my_buffer/past_signal_reg[5]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.179     1.042    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.092     1.134    my_buffer/past_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.281%)  route 0.613ns (76.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.512    AD9220/clk_100mhz
    SLICE_X7Y77          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.613     2.266    my_buffer/sample_offset[3]
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.045     2.311 r  my_buffer/data_to_frame2[3]_i_1/O
                         net (fo=1, routed)           0.000     2.311    my_buffer/data_to_frame20_in[3]
    SLICE_X4Y89          FDRE                                         r  my_buffer/data_to_frame2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=623, routed)         0.870     0.872    my_buffer/clk_out2
    SLICE_X4Y89          FDRE                                         r  my_buffer/data_to_frame2_reg[3]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.179     1.050    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.092     1.142    my_buffer/data_to_frame2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  1.169    





