<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › dma › ppc4xx › dma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * 440SPe&#39;s DMA engines support header file</span>
<span class="cm"> *</span>
<span class="cm"> * 2006-2009 (C) DENX Software Engineering.</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Yuri Tikhonov &lt;yur@emcraft.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the term of  the GNU General Public License</span>
<span class="cm"> * version 2. The program licensed &quot;as is&quot; without any warranty of any</span>
<span class="cm"> * kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef	_PPC440SPE_DMA_H</span>
<span class="cp">#define _PPC440SPE_DMA_H</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cm">/* Number of elements in the array with statical CDBs */</span>
<span class="cp">#define	MAX_STAT_DMA_CDBS	16</span>
<span class="cm">/* Number of DMA engines available on the contoller */</span>
<span class="cp">#define DMA_ENGINES_NUM		2</span>

<span class="cm">/* Maximum h/w supported number of destinations */</span>
<span class="cp">#define DMA_DEST_MAX_NUM	2</span>

<span class="cm">/* FIFO&#39;s params */</span>
<span class="cp">#define DMA0_FIFO_SIZE		0x1000</span>
<span class="cp">#define DMA1_FIFO_SIZE		0x1000</span>
<span class="cp">#define DMA_FIFO_ENABLE		(1&lt;&lt;12)</span>

<span class="cm">/* DMA Configuration Register. Data Transfer Engine PLB Priority: */</span>
<span class="cp">#define DMA_CFG_DXEPR_LP	(0&lt;&lt;26)</span>
<span class="cp">#define DMA_CFG_DXEPR_HP	(3&lt;&lt;26)</span>
<span class="cp">#define DMA_CFG_DXEPR_HHP	(2&lt;&lt;26)</span>
<span class="cp">#define DMA_CFG_DXEPR_HHHP	(1&lt;&lt;26)</span>

<span class="cm">/* DMA Configuration Register. DMA FIFO Manager PLB Priority: */</span>
<span class="cp">#define DMA_CFG_DFMPP_LP	(0&lt;&lt;23)</span>
<span class="cp">#define DMA_CFG_DFMPP_HP	(3&lt;&lt;23)</span>
<span class="cp">#define DMA_CFG_DFMPP_HHP	(2&lt;&lt;23)</span>
<span class="cp">#define DMA_CFG_DFMPP_HHHP	(1&lt;&lt;23)</span>

<span class="cm">/* DMA Configuration Register. Force 64-byte Alignment */</span>
<span class="cp">#define DMA_CFG_FALGN		(1 &lt;&lt; 19)</span>

<span class="cm">/*UIC0:*/</span>
<span class="cp">#define D0CPF_INT		(1&lt;&lt;12)</span>
<span class="cp">#define D0CSF_INT		(1&lt;&lt;11)</span>
<span class="cp">#define D1CPF_INT		(1&lt;&lt;10)</span>
<span class="cp">#define D1CSF_INT		(1&lt;&lt;9)</span>
<span class="cm">/*UIC1:*/</span>
<span class="cp">#define DMAE_INT		(1&lt;&lt;9)</span>

<span class="cm">/* I2O IOP Interrupt Mask Register */</span>
<span class="cp">#define I2O_IOPIM_P0SNE		(1&lt;&lt;3)</span>
<span class="cp">#define I2O_IOPIM_P0EM		(1&lt;&lt;5)</span>
<span class="cp">#define I2O_IOPIM_P1SNE		(1&lt;&lt;6)</span>
<span class="cp">#define I2O_IOPIM_P1EM		(1&lt;&lt;8)</span>

<span class="cm">/* DMA CDB fields */</span>
<span class="cp">#define DMA_CDB_MSK		(0xF)</span>
<span class="cp">#define DMA_CDB_64B_ADDR	(1&lt;&lt;2)</span>
<span class="cp">#define DMA_CDB_NO_INT		(1&lt;&lt;3)</span>
<span class="cp">#define DMA_CDB_STATUS_MSK	(0x3)</span>
<span class="cp">#define DMA_CDB_ADDR_MSK	(0xFFFFFFF0)</span>

<span class="cm">/* DMA CDB OpCodes */</span>
<span class="cp">#define DMA_CDB_OPC_NO_OP	(0x00)</span>
<span class="cp">#define DMA_CDB_OPC_MV_SG1_SG2	(0x01)</span>
<span class="cp">#define DMA_CDB_OPC_MULTICAST	(0x05)</span>
<span class="cp">#define DMA_CDB_OPC_DFILL128	(0x24)</span>
<span class="cp">#define DMA_CDB_OPC_DCHECK128	(0x23)</span>

<span class="cp">#define DMA_CUED_XOR_BASE	(0x10000000)</span>
<span class="cp">#define DMA_CUED_XOR_HB		(0x00000008)</span>

<span class="cp">#ifdef CONFIG_440SP</span>
<span class="cp">#define DMA_CUED_MULT1_OFF	0</span>
<span class="cp">#define DMA_CUED_MULT2_OFF	8</span>
<span class="cp">#define DMA_CUED_MULT3_OFF	16</span>
<span class="cp">#define DMA_CUED_REGION_OFF	24</span>
<span class="cp">#define DMA_CUED_XOR_WIN_MSK	(0xFC000000)</span>
<span class="cp">#else</span>
<span class="cp">#define DMA_CUED_MULT1_OFF	2</span>
<span class="cp">#define DMA_CUED_MULT2_OFF	10</span>
<span class="cp">#define DMA_CUED_MULT3_OFF	18</span>
<span class="cp">#define DMA_CUED_REGION_OFF	26</span>
<span class="cp">#define DMA_CUED_XOR_WIN_MSK	(0xF0000000)</span>
<span class="cp">#endif</span>

<span class="cp">#define DMA_CUED_REGION_MSK	0x3</span>
<span class="cp">#define DMA_RXOR123		0x0</span>
<span class="cp">#define DMA_RXOR124		0x1</span>
<span class="cp">#define DMA_RXOR125		0x2</span>
<span class="cp">#define DMA_RXOR12		0x3</span>

<span class="cm">/* S/G addresses */</span>
<span class="cp">#define DMA_CDB_SG_SRC		1</span>
<span class="cp">#define DMA_CDB_SG_DST1		2</span>
<span class="cp">#define DMA_CDB_SG_DST2		3</span>

<span class="cm">/*</span>
<span class="cm"> * DMAx engines Command Descriptor Block Type</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">dma_cdb</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Basic CDB structure (Table 20-17, p.499, 440spe_um_1_22.pdf)</span>
<span class="cm">	 */</span>
	<span class="n">u8</span>	<span class="n">pad0</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>        <span class="cm">/* reserved */</span>
	<span class="n">u8</span>	<span class="n">attr</span><span class="p">;</span>		<span class="cm">/* attributes */</span>
	<span class="n">u8</span>	<span class="n">opc</span><span class="p">;</span>		<span class="cm">/* opcode */</span>
	<span class="n">u32</span>	<span class="n">sg1u</span><span class="p">;</span>		<span class="cm">/* upper SG1 address */</span>
	<span class="n">u32</span>	<span class="n">sg1l</span><span class="p">;</span>		<span class="cm">/* lower SG1 address */</span>
	<span class="n">u32</span>	<span class="n">cnt</span><span class="p">;</span>		<span class="cm">/* SG count, 3B used */</span>
	<span class="n">u32</span>	<span class="n">sg2u</span><span class="p">;</span>		<span class="cm">/* upper SG2 address */</span>
	<span class="n">u32</span>	<span class="n">sg2l</span><span class="p">;</span>		<span class="cm">/* lower SG2 address */</span>
	<span class="n">u32</span>	<span class="n">sg3u</span><span class="p">;</span>		<span class="cm">/* upper SG3 address */</span>
	<span class="n">u32</span>	<span class="n">sg3l</span><span class="p">;</span>		<span class="cm">/* lower SG3 address */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * DMAx hardware registers (p.515 in 440SPe UM 1.22)</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">dma_regs</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">cpfpl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">cpfph</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">csfpl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">csfph</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">dsts</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">cfg</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">pad0</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">cpfhp</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">cpftp</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">csfhp</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">csftp</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">pad1</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">acpl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">acph</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">s1bpl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">s1bph</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">s2bpl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">s2bph</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">s3bpl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">s3bph</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">pad2</span><span class="p">[</span><span class="mh">0x10</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">earl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">earh</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">pad3</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">seat</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sead</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">op</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">fsiz</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * I2O hardware registers (p.528 in 440SPe UM 1.22)</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">i2o_regs</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">ists</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iseat</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">isead</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">pad0</span><span class="p">[</span><span class="mh">0x14</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">idbel</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">pad1</span><span class="p">[</span><span class="mh">0xc</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">ihis</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ihim</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">pad2</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">ihiq</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ihoq</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">pad3</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">iopis</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iopim</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iopiq</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">iopoq</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">pad4</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">iiflh</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">iiflt</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">iiplh</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">iiplt</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">ioflh</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">ioflt</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">ioplh</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">ioplt</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iidc</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ictl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ifcpp</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">pad5</span><span class="p">[</span><span class="mh">0x4</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">mfac0</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">mfac1</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">mfac2</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">mfac3</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">mfac4</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">mfac5</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">mfac6</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">mfac7</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">ifcfh</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">ifcht</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">pad6</span><span class="p">[</span><span class="mh">0x4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">iifmc</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iodb</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iodbc</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ifbal</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ifbah</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ifsiz</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ispd0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ispd1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ispd2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ispd3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ihipl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ihiph</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ihopl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ihoph</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iiipl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iiiph</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iiopl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">iioph</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ifcpl</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ifcph</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">pad7</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">iopt</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* _PPC440SPE_DMA_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
