<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="test_bench_mem_addr_func_synth.wdb" id="1">
         <top_modules>
            <top_module name="test_bench_mem_addr" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="4,117.183 ns"></ZoomEndTime>
      <Cursor1Time time="3,600.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="160"></NameColumnWidth>
      <ValueColumnWidth column_width="102"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="14" />
   <wvobject fp_name="/test_bench_mem_addr/mem_addr" type="array">
      <obj_property name="ElementShortName">mem_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">mem_addr[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_bench_mem_addr/tb_done" type="logic">
      <obj_property name="ElementShortName">tb_done</obj_property>
      <obj_property name="ObjectShortName">tb_done</obj_property>
   </wvobject>
   <wvobject fp_name="/test_bench_mem_addr/tb_rst" type="logic">
      <obj_property name="ElementShortName">tb_rst</obj_property>
      <obj_property name="ObjectShortName">tb_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/test_bench_mem_addr/tb_start" type="logic">
      <obj_property name="ElementShortName">tb_start</obj_property>
      <obj_property name="ObjectShortName">tb_start</obj_property>
   </wvobject>
   <wvobject fp_name="/test_bench_mem_addr/tb_clk" type="logic">
      <obj_property name="ElementShortName">tb_clk</obj_property>
      <obj_property name="ObjectShortName">tb_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/test_bench_mem_addr/tb_z0" type="array">
      <obj_property name="ElementShortName">tb_z0[7:0]</obj_property>
      <obj_property name="ObjectShortName">tb_z0[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_bench_mem_addr/tb_z1" type="array">
      <obj_property name="ElementShortName">tb_z1[7:0]</obj_property>
      <obj_property name="ObjectShortName">tb_z1[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_bench_mem_addr/tb_z2" type="array">
      <obj_property name="ElementShortName">tb_z2[7:0]</obj_property>
      <obj_property name="ObjectShortName">tb_z2[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_bench_mem_addr/tb_z3" type="array">
      <obj_property name="ElementShortName">tb_z3[7:0]</obj_property>
      <obj_property name="ObjectShortName">tb_z3[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_bench_mem_addr/tb_w" type="logic">
      <obj_property name="ElementShortName">tb_w</obj_property>
      <obj_property name="ObjectShortName">tb_w</obj_property>
   </wvobject>
   <wvobject fp_name="/test_bench_mem_addr/i_mem_data" type="array">
      <obj_property name="ElementShortName">i_mem_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">i_mem_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_bench_mem_addr/o_mem_data" type="array">
      <obj_property name="ElementShortName">o_mem_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">o_mem_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_bench_mem_addr/mem_en" type="logic">
      <obj_property name="ElementShortName">mem_en</obj_property>
      <obj_property name="ObjectShortName">mem_en</obj_property>
   </wvobject>
   <wvobject fp_name="/test_bench_mem_addr/mem_we" type="logic">
      <obj_property name="ElementShortName">mem_we</obj_property>
      <obj_property name="ObjectShortName">mem_we</obj_property>
   </wvobject>
</wave_config>
