#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023a12e33e40 .scope module, "test_complete_processor" "test_complete_processor" 2 5;
 .timescale -9 -12;
L_0000023a12ef9790 .functor BUFZ 1, v0000023a12fa0440_0, C4<0>, C4<0>, C4<0>;
L_0000023a12ef8bc0 .functor BUFZ 1, v0000023a12fa0ee0_0, C4<0>, C4<0>, C4<0>;
L_0000023a12ef9800 .functor BUFZ 1, v0000023a12f9f510_0, C4<0>, C4<0>, C4<0>;
v0000023a12fa1a20_0 .net "address", 25 0, v0000023a12f97070_0;  1 drivers
v0000023a12fa17a0_0 .net "alu_control", 3 0, v0000023a12f968f0_0;  1 drivers
v0000023a12fa1840_0 .net "alu_op", 3 0, v0000023a12f972f0_0;  1 drivers
v0000023a12fa0800_0 .net "alu_overflow", 0 0, v0000023a12f977f0_0;  1 drivers
v0000023a12fa0ee0_0 .var "alu_overflow_sim", 0 0;
v0000023a12fa18e0_0 .net "alu_src", 0 0, v0000023a12f97890_0;  1 drivers
v0000023a12fa0620_0 .net "alu_zero", 0 0, v0000023a12f983d0_0;  1 drivers
v0000023a12fa0440_0 .var "alu_zero_sim", 0 0;
v0000023a12fa06c0_0 .net "branch", 0 0, v0000023a12f97930_0;  1 drivers
v0000023a12fa1b60_0 .var "clk", 0 0;
v0000023a12fa1c00_0 .net "current_state", 4 0, L_0000023a12ef9020;  1 drivers
v0000023a12fa1d40_0 .var "div_a", 31 0;
v0000023a12fa1de0_0 .var "div_b", 31 0;
v0000023a12fa1e80_0 .var "div_ctrl", 0 0;
v0000023a12fa1fc0_0 .net "div_done", 0 0, v0000023a12f9f290_0;  1 drivers
v0000023a12fa0120_0 .net "div_hi", 31 0, v0000023a12f9eed0_0;  1 drivers
v0000023a12fa01c0_0 .net "div_lo", 31 0, v0000023a12f9e4d0_0;  1 drivers
v0000023a12fa0a80_0 .net "div_zero", 0 0, L_0000023a12ef9800;  1 drivers
v0000023a12fa0b20_0 .net "div_zero_flag", 0 0, v0000023a12f9f510_0;  1 drivers
v0000023a12fa0260_0 .net "epc_load", 0 0, v0000023a12f9f970_0;  1 drivers
v0000023a12fa2f90_0 .net "funct", 5 0, v0000023a12f9f650_0;  1 drivers
v0000023a12fa3030_0 .net "immediate", 15 0, v0000023a12f9f0b0_0;  1 drivers
v0000023a12fa2810_0 .var "instruction", 31 0;
v0000023a12fa2770_0 .net "jump", 0 0, v0000023a12f9ec50_0;  1 drivers
v0000023a12fa3f30_0 .net "load_size_control", 1 0, v0000023a12f9f1f0_0;  1 drivers
v0000023a12fa3710_0 .var "ls_control", 1 0;
v0000023a12fa3850_0 .var "ls_input", 31 0;
v0000023a12fa30d0_0 .net "ls_output", 31 0, v0000023a12f9f8d0_0;  1 drivers
v0000023a12fa32b0_0 .net "mem_read", 0 0, v0000023a12f9f6f0_0;  1 drivers
v0000023a12fa2450_0 .net "mem_to_reg", 2 0, v0000023a12f9ebb0_0;  1 drivers
v0000023a12fa24f0_0 .net "mem_write", 0 0, v0000023a12f9e890_0;  1 drivers
v0000023a12fa23b0_0 .var "mult_a", 31 0;
v0000023a12fa3490_0 .var "mult_b", 31 0;
v0000023a12fa2b30_0 .var "mult_ctrl", 0 0;
v0000023a12fa3a30_0 .net "mult_done", 0 0, v0000023a12fa0300_0;  1 drivers
v0000023a12fa2310_0 .net "mult_hi", 31 0, v0000023a12fa12a0_0;  1 drivers
v0000023a12fa28b0_0 .net "mult_lo", 31 0, v0000023a12fa1160_0;  1 drivers
v0000023a12fa2590_0 .net "opcode", 5 0, v0000023a12f9fa10_0;  1 drivers
v0000023a12fa2130_0 .net "overflow", 0 0, L_0000023a12ef8bc0;  1 drivers
v0000023a12fa3fd0_0 .net "pc_source", 1 0, v0000023a12f9ffb0_0;  1 drivers
v0000023a12fa3670_0 .net "pc_write", 0 0, v0000023a12f9e610_0;  1 drivers
v0000023a12fa3cb0_0 .net "pc_write_cond", 0 0, v0000023a12f9e430_0;  1 drivers
v0000023a12fa3170_0 .net "rd", 4 0, v0000023a12f9f150_0;  1 drivers
v0000023a12fa3d50_0 .net "reg_dst", 0 0, v0000023a12f9e930_0;  1 drivers
v0000023a12fa2630_0 .net "reg_write", 0 0, v0000023a12f9ea70_0;  1 drivers
v0000023a12fa21d0_0 .var "reset", 0 0;
v0000023a12fa2d10_0 .net "rs", 4 0, v0000023a12f9f470_0;  1 drivers
v0000023a12fa3990_0 .net "rt", 4 0, v0000023a12f9ecf0_0;  1 drivers
v0000023a12fa2db0_0 .var "se_input", 15 0;
v0000023a12fa26d0_0 .net "se_output", 31 0, L_0000023a130008a0;  1 drivers
v0000023a12fa29f0_0 .net "shamt", 4 0, v0000023a12f9fab0_0;  1 drivers
v0000023a12fa2e50_0 .net "shift_amt_selector", 1 0, v0000023a12f9e6b0_0;  1 drivers
v0000023a12fa3210_0 .var "ss_control", 1 0;
v0000023a12fa2a90_0 .var "ss_input", 31 0;
v0000023a12fa3530_0 .var "ss_memory", 31 0;
v0000023a12fa33f0_0 .net "ss_output", 31 0, v0000023a12fa0f80_0;  1 drivers
v0000023a12fa2950_0 .net "store_size_control", 1 0, v0000023a12f9f3d0_0;  1 drivers
v0000023a12fa2bd0_0 .var/i "test_count", 31 0;
v0000023a12fa2c70_0 .net "zero_flag", 0 0, L_0000023a12ef9790;  1 drivers
S_0000023a12efad40 .scope task, "test_branch_instruction" "test_branch_instruction" 2 428, 2 428 0, S_0000023a12e33e40;
 .timescale -9 -12;
v0000023a12f21340_0 .var "expected_zero", 0 0;
v0000023a12f20bc0_0 .var "name", 80 1;
v0000023a12f20f80_0 .var "offset", 15 0;
v0000023a12f21020_0 .var "op", 5 0;
v0000023a12f21480_0 .var "rs_val", 4 0;
v0000023a12f210c0_0 .var "rt_val", 4 0;
E_0000023a12f11340 .event posedge, v0000023a12f979d0_0;
TD_test_complete_processor.test_branch_instruction ;
    %load/vec4 v0000023a12fa2bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a12fa2bd0_0, 0, 32;
    %vpi_call 2 436 "$display", "Teste %d: %s", v0000023a12fa2bd0_0, v0000023a12f20bc0_0 {0 0 0};
    %load/vec4 v0000023a12f21020_0;
    %load/vec4 v0000023a12f21480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f210c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f20f80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023a12fa2810_0, 0, 32;
    %load/vec4 v0000023a12f21340_0;
    %store/vec4 v0000023a12fa0440_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023a12f11340;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %vpi_call 2 443 "$display", "  Instru\303\247\303\243o: 0x%h", v0000023a12fa2810_0 {0 0 0};
    %vpi_call 2 444 "$display", "  Estado atual: %d", v0000023a12fa1c00_0 {0 0 0};
    %vpi_call 2 445 "$display", "  branch: %b, pc_write_cond: %b", v0000023a12fa06c0_0, v0000023a12fa3cb0_0 {0 0 0};
    %vpi_call 2 446 "$display", "  Zero flag: %b", v0000023a12fa0440_0 {0 0 0};
    %vpi_call 2 447 "$display", "  \342\234\223 Teste conclu\303\255do" {0 0 0};
    %vpi_call 2 448 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12fa0440_0, 0, 1;
    %end;
S_0000023a12e34160 .scope task, "test_div_instruction" "test_div_instruction" 2 376, 2 376 0, S_0000023a12e33e40;
 .timescale -9 -12;
v0000023a12f21660_0 .var "funct_val", 5 0;
v0000023a12f21200_0 .var "name", 80 1;
v0000023a12f21700_0 .var "op", 5 0;
v0000023a12f20b20_0 .var "rd_val", 4 0;
v0000023a12f217a0_0 .var "rs_val", 4 0;
v0000023a12f21a20_0 .var "rt_val", 4 0;
v0000023a12f21840_0 .var "shamt_val", 4 0;
TD_test_complete_processor.test_div_instruction ;
    %load/vec4 v0000023a12fa2bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a12fa2bd0_0, 0, 32;
    %vpi_call 2 383 "$display", "Teste %d: %s", v0000023a12fa2bd0_0, v0000023a12f21200_0 {0 0 0};
    %load/vec4 v0000023a12f21700_0;
    %load/vec4 v0000023a12f217a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f21a20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f20b20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f21840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f21660_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023a12fa2810_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000023a12fa1d40_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000023a12fa1de0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12fa1e80_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023a12f11340;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12fa1e80_0, 0, 1;
    %pushi/vec4 40, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023a12f11340;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %vpi_call 2 397 "$display", "  Instru\303\247\303\243o: 0x%h", v0000023a12fa2810_0 {0 0 0};
    %vpi_call 2 398 "$display", "  Operandos: %d / %d", v0000023a12fa1d40_0, v0000023a12fa1de0_0 {0 0 0};
    %vpi_call 2 399 "$display", "  Resultado: HI=0x%h (resto), LO=0x%h (quociente)", v0000023a12fa0120_0, v0000023a12fa01c0_0 {0 0 0};
    %vpi_call 2 400 "$display", "  \342\234\223 Teste conclu\303\255do" {0 0 0};
    %vpi_call 2 401 "$display", "\000" {0 0 0};
    %end;
S_0000023a12f3e5f0 .scope task, "test_div_zero_exception" "test_div_zero_exception" 2 502, 2 502 0, S_0000023a12e33e40;
 .timescale -9 -12;
v0000023a12f218e0_0 .var "funct_val", 5 0;
v0000023a12f21980_0 .var "name", 80 1;
v0000023a12f97390_0 .var "op", 5 0;
v0000023a12f96990_0 .var "rd_val", 4 0;
v0000023a12f96670_0 .var "rs_val", 4 0;
v0000023a12f96b70_0 .var "rt_val", 4 0;
v0000023a12f981f0_0 .var "shamt_val", 4 0;
TD_test_complete_processor.test_div_zero_exception ;
    %load/vec4 v0000023a12fa2bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a12fa2bd0_0, 0, 32;
    %vpi_call 2 509 "$display", "Teste %d: %s", v0000023a12fa2bd0_0, v0000023a12f21980_0 {0 0 0};
    %load/vec4 v0000023a12f97390_0;
    %load/vec4 v0000023a12f96670_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f96b70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f96990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f981f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f218e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023a12fa2810_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000023a12fa1d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a12fa1de0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12fa1e80_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_2.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.7, 5;
    %jmp/1 T_2.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023a12f11340;
    %jmp T_2.6;
T_2.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12fa1e80_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_2.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.9, 5;
    %jmp/1 T_2.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023a12f11340;
    %jmp T_2.8;
T_2.9 ;
    %pop/vec4 1;
    %vpi_call 2 521 "$display", "  Instru\303\247\303\243o: 0x%h", v0000023a12fa2810_0 {0 0 0};
    %vpi_call 2 522 "$display", "  Estado atual: %d", v0000023a12fa1c00_0 {0 0 0};
    %vpi_call 2 523 "$display", "  div_zero: %b, epc_load: %b", v0000023a12fa0b20_0, v0000023a12fa0260_0 {0 0 0};
    %vpi_call 2 524 "$display", "  \342\234\223 Teste de exce\303\247\303\243o conclu\303\255do" {0 0 0};
    %vpi_call 2 525 "$display", "\000" {0 0 0};
    %end;
S_0000023a12f3eb50 .scope task, "test_i_type_instruction" "test_i_type_instruction" 2 406, 2 406 0, S_0000023a12e33e40;
 .timescale -9 -12;
v0000023a12f974d0_0 .var "imm", 15 0;
v0000023a12f97110_0 .var "name", 80 1;
v0000023a12f96a30_0 .var "op", 5 0;
v0000023a12f97bb0_0 .var "rs_val", 4 0;
v0000023a12f97ed0_0 .var "rt_val", 4 0;
TD_test_complete_processor.test_i_type_instruction ;
    %load/vec4 v0000023a12fa2bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a12fa2bd0_0, 0, 32;
    %vpi_call 2 413 "$display", "Teste %d: %s", v0000023a12fa2bd0_0, v0000023a12f97110_0 {0 0 0};
    %load/vec4 v0000023a12f96a30_0;
    %load/vec4 v0000023a12f97bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f97ed0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f974d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023a12fa2810_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023a12f11340;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %vpi_call 2 419 "$display", "  Instru\303\247\303\243o: 0x%h", v0000023a12fa2810_0 {0 0 0};
    %vpi_call 2 420 "$display", "  Estado atual: %d", v0000023a12fa1c00_0 {0 0 0};
    %vpi_call 2 421 "$display", "  alu_src: %b, reg_write: %b", v0000023a12fa18e0_0, v0000023a12fa2630_0 {0 0 0};
    %vpi_call 2 422 "$display", "  \342\234\223 Teste conclu\303\255do" {0 0 0};
    %vpi_call 2 423 "$display", "\000" {0 0 0};
    %end;
S_0000023a12f3ece0 .scope task, "test_invalid_instruction" "test_invalid_instruction" 2 530, 2 530 0, S_0000023a12e33e40;
 .timescale -9 -12;
v0000023a12f97f70_0 .var "funct_val", 5 0;
v0000023a12f976b0_0 .var "name", 80 1;
v0000023a12f97d90_0 .var "op", 5 0;
v0000023a12f97e30_0 .var "rd_val", 4 0;
v0000023a12f98010_0 .var "rs_val", 4 0;
v0000023a12f980b0_0 .var "rt_val", 4 0;
v0000023a12f97570_0 .var "shamt_val", 4 0;
TD_test_complete_processor.test_invalid_instruction ;
    %load/vec4 v0000023a12fa2bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a12fa2bd0_0, 0, 32;
    %vpi_call 2 537 "$display", "Teste %d: %s", v0000023a12fa2bd0_0, v0000023a12f976b0_0 {0 0 0};
    %load/vec4 v0000023a12f97d90_0;
    %load/vec4 v0000023a12f98010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f980b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f97e30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f97570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f97f70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023a12fa2810_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_4.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.13, 5;
    %jmp/1 T_4.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023a12f11340;
    %jmp T_4.12;
T_4.13 ;
    %pop/vec4 1;
    %vpi_call 2 543 "$display", "  Instru\303\247\303\243o: 0x%h", v0000023a12fa2810_0 {0 0 0};
    %vpi_call 2 544 "$display", "  Estado atual: %d (deve ser OPCODE404)", v0000023a12fa1c00_0 {0 0 0};
    %vpi_call 2 545 "$display", "  epc_load: %b (exce\303\247\303\243o detectada)", v0000023a12fa0260_0 {0 0 0};
    %vpi_call 2 546 "$display", "  \342\234\223 Teste de exce\303\247\303\243o conclu\303\255do" {0 0 0};
    %vpi_call 2 547 "$display", "\000" {0 0 0};
    %end;
S_0000023a12ece850 .scope task, "test_j_type_instruction" "test_j_type_instruction" 2 455, 2 455 0, S_0000023a12e33e40;
 .timescale -9 -12;
v0000023a12f97250_0 .var "name", 80 1;
v0000023a12f96c10_0 .var "op", 5 0;
v0000023a12f96710_0 .var "target", 25 0;
TD_test_complete_processor.test_j_type_instruction ;
    %load/vec4 v0000023a12fa2bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a12fa2bd0_0, 0, 32;
    %vpi_call 2 461 "$display", "Teste %d: %s", v0000023a12fa2bd0_0, v0000023a12f97250_0 {0 0 0};
    %load/vec4 v0000023a12f96c10_0;
    %load/vec4 v0000023a12f96710_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023a12fa2810_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_5.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.15, 5;
    %jmp/1 T_5.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023a12f11340;
    %jmp T_5.14;
T_5.15 ;
    %pop/vec4 1;
    %vpi_call 2 467 "$display", "  Instru\303\247\303\243o: 0x%h", v0000023a12fa2810_0 {0 0 0};
    %vpi_call 2 468 "$display", "  Estado atual: %d", v0000023a12fa1c00_0 {0 0 0};
    %vpi_call 2 469 "$display", "  jump: %b, pc_source: %b", v0000023a12fa2770_0, v0000023a12fa3fd0_0 {0 0 0};
    %vpi_call 2 470 "$display", "  Target: 0x%h", v0000023a12f96710_0 {0 0 0};
    %vpi_call 2 471 "$display", "  \342\234\223 Teste conclu\303\255do" {0 0 0};
    %vpi_call 2 472 "$display", "\000" {0 0 0};
    %end;
S_0000023a12ece9e0 .scope task, "test_load_size_module" "test_load_size_module" 2 552, 2 552 0, S_0000023a12e33e40;
 .timescale -9 -12;
TD_test_complete_processor.test_load_size_module ;
    %load/vec4 v0000023a12fa2bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a12fa2bd0_0, 0, 32;
    %vpi_call 2 555 "$display", "Teste %d: LOAD SIZE MODULE", v0000023a12fa2bd0_0 {0 0 0};
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000023a12fa3850_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023a12fa3710_0, 0, 2;
    %delay 10000, 0;
    %vpi_call 2 561 "$display", "  Load Byte: input=0x%h, output=0x%h", v0000023a12fa3850_0, v0000023a12fa30d0_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023a12fa3710_0, 0, 2;
    %delay 10000, 0;
    %vpi_call 2 566 "$display", "  Load Word: input=0x%h, output=0x%h", v0000023a12fa3850_0, v0000023a12fa30d0_0 {0 0 0};
    %vpi_call 2 568 "$display", "  \342\234\223 Teste do m\303\263dulo LS conclu\303\255do" {0 0 0};
    %vpi_call 2 569 "$display", "\000" {0 0 0};
    %end;
S_0000023a12f98d10 .scope task, "test_mult_instruction" "test_mult_instruction" 2 346, 2 346 0, S_0000023a12e33e40;
 .timescale -9 -12;
v0000023a12f97610_0 .var "funct_val", 5 0;
v0000023a12f96ad0_0 .var "name", 80 1;
v0000023a12f96850_0 .var "op", 5 0;
v0000023a12f97c50_0 .var "rd_val", 4 0;
v0000023a12f98150_0 .var "rs_val", 4 0;
v0000023a12f96f30_0 .var "rt_val", 4 0;
v0000023a12f96fd0_0 .var "shamt_val", 4 0;
TD_test_complete_processor.test_mult_instruction ;
    %load/vec4 v0000023a12fa2bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a12fa2bd0_0, 0, 32;
    %vpi_call 2 353 "$display", "Teste %d: %s", v0000023a12fa2bd0_0, v0000023a12f96ad0_0 {0 0 0};
    %load/vec4 v0000023a12f96850_0;
    %load/vec4 v0000023a12f98150_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f96f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f97c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f96fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f97610_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023a12fa2810_0, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000023a12fa23b0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000023a12fa3490_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12fa2b30_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_7.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.17, 5;
    %jmp/1 T_7.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023a12f11340;
    %jmp T_7.16;
T_7.17 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12fa2b30_0, 0, 1;
    %pushi/vec4 40, 0, 32;
T_7.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.19, 5;
    %jmp/1 T_7.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023a12f11340;
    %jmp T_7.18;
T_7.19 ;
    %pop/vec4 1;
    %vpi_call 2 367 "$display", "  Instru\303\247\303\243o: 0x%h", v0000023a12fa2810_0 {0 0 0};
    %vpi_call 2 368 "$display", "  Operandos: %d * %d", v0000023a12fa23b0_0, v0000023a12fa3490_0 {0 0 0};
    %vpi_call 2 369 "$display", "  Resultado: HI=0x%h, LO=0x%h", v0000023a12fa2310_0, v0000023a12fa28b0_0 {0 0 0};
    %vpi_call 2 370 "$display", "  \342\234\223 Teste conclu\303\255do" {0 0 0};
    %vpi_call 2 371 "$display", "\000" {0 0 0};
    %end;
S_0000023a12f98860 .scope task, "test_overflow_exception" "test_overflow_exception" 2 477, 2 477 0, S_0000023a12e33e40;
 .timescale -9 -12;
v0000023a12f96530_0 .var "funct_val", 5 0;
v0000023a12f965d0_0 .var "name", 80 1;
v0000023a12f967b0_0 .var "op", 5 0;
v0000023a12f96cb0_0 .var "rd_val", 4 0;
v0000023a12f96d50_0 .var "rs_val", 4 0;
v0000023a12f98290_0 .var "rt_val", 4 0;
v0000023a12f97430_0 .var "shamt_val", 4 0;
TD_test_complete_processor.test_overflow_exception ;
    %load/vec4 v0000023a12fa2bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a12fa2bd0_0, 0, 32;
    %vpi_call 2 484 "$display", "Teste %d: %s", v0000023a12fa2bd0_0, v0000023a12f965d0_0 {0 0 0};
    %load/vec4 v0000023a12f967b0_0;
    %load/vec4 v0000023a12f96d50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f98290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f96cb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f97430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f96530_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023a12fa2810_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12fa0ee0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_8.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.21, 5;
    %jmp/1 T_8.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023a12f11340;
    %jmp T_8.20;
T_8.21 ;
    %pop/vec4 1;
    %vpi_call 2 491 "$display", "  Instru\303\247\303\243o: 0x%h", v0000023a12fa2810_0 {0 0 0};
    %vpi_call 2 492 "$display", "  Estado atual: %d", v0000023a12fa1c00_0 {0 0 0};
    %vpi_call 2 493 "$display", "  epc_load: %b (exce\303\247\303\243o detectada)", v0000023a12fa0260_0 {0 0 0};
    %vpi_call 2 494 "$display", "  \342\234\223 Teste de exce\303\247\303\243o conclu\303\255do" {0 0 0};
    %vpi_call 2 495 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12fa0ee0_0, 0, 1;
    %end;
S_0000023a12f99030 .scope task, "test_r_type_instruction" "test_r_type_instruction" 2 322, 2 322 0, S_0000023a12e33e40;
 .timescale -9 -12;
v0000023a12f97cf0_0 .var "funct_val", 5 0;
v0000023a12f971b0_0 .var "name", 80 1;
v0000023a12f97750_0 .var "op", 5 0;
v0000023a12f96df0_0 .var "rd_val", 4 0;
v0000023a12f96e90_0 .var "rs_val", 4 0;
v0000023a12f98330_0 .var "rt_val", 4 0;
v0000023a12f97a70_0 .var "shamt_val", 4 0;
TD_test_complete_processor.test_r_type_instruction ;
    %load/vec4 v0000023a12fa2bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a12fa2bd0_0, 0, 32;
    %vpi_call 2 329 "$display", "Teste %d: %s", v0000023a12fa2bd0_0, v0000023a12f971b0_0 {0 0 0};
    %load/vec4 v0000023a12f97750_0;
    %load/vec4 v0000023a12f96e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f98330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f96df0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f97a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023a12f97cf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023a12fa2810_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_9.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.23, 5;
    %jmp/1 T_9.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023a12f11340;
    %jmp T_9.22;
T_9.23 ;
    %pop/vec4 1;
    %vpi_call 2 337 "$display", "  Instru\303\247\303\243o: 0x%h", v0000023a12fa2810_0 {0 0 0};
    %vpi_call 2 338 "$display", "  Estado atual: %d", v0000023a12fa1c00_0 {0 0 0};
    %vpi_call 2 339 "$display", "  Sinais de controle: reg_dst=%b, reg_write=%b, alu_op=%b", v0000023a12fa3d50_0, v0000023a12fa2630_0, v0000023a12fa1840_0 {0 0 0};
    %vpi_call 2 340 "$display", "  \342\234\223 Teste conclu\303\255do" {0 0 0};
    %vpi_call 2 341 "$display", "\000" {0 0 0};
    %end;
S_0000023a12f98540 .scope task, "test_sign_extend_module" "test_sign_extend_module" 2 598, 2 598 0, S_0000023a12e33e40;
 .timescale -9 -12;
TD_test_complete_processor.test_sign_extend_module ;
    %load/vec4 v0000023a12fa2bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a12fa2bd0_0, 0, 32;
    %vpi_call 2 601 "$display", "Teste %d: SIGN EXTEND MODULE", v0000023a12fa2bd0_0 {0 0 0};
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0000023a12fa2db0_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 606 "$display", "  Positivo: input=0x%h, output=0x%h", v0000023a12fa2db0_0, v0000023a12fa26d0_0 {0 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000023a12fa2db0_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 611 "$display", "  Negativo: input=0x%h, output=0x%h", v0000023a12fa2db0_0, v0000023a12fa26d0_0 {0 0 0};
    %vpi_call 2 613 "$display", "  \342\234\223 Teste do m\303\263dulo SE conclu\303\255do" {0 0 0};
    %vpi_call 2 614 "$display", "\000" {0 0 0};
    %end;
S_0000023a12f991c0 .scope task, "test_store_size_module" "test_store_size_module" 2 574, 2 574 0, S_0000023a12e33e40;
 .timescale -9 -12;
TD_test_complete_processor.test_store_size_module ;
    %load/vec4 v0000023a12fa2bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a12fa2bd0_0, 0, 32;
    %vpi_call 2 577 "$display", "Teste %d: STORE SIZE MODULE", v0000023a12fa2bd0_0 {0 0 0};
    %pushi/vec4 171, 0, 32;
    %store/vec4 v0000023a12fa2a90_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000023a12fa3530_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023a12fa3210_0, 0, 2;
    %delay 10000, 0;
    %vpi_call 2 584 "$display", "  Store Byte: reg=0x%h, mem=0x%h, output=0x%h", v0000023a12fa2a90_0, v0000023a12fa3530_0, v0000023a12fa33f0_0 {0 0 0};
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0000023a12fa2a90_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023a12fa3210_0, 0, 2;
    %delay 10000, 0;
    %vpi_call 2 590 "$display", "  Store Word: reg=0x%h, mem=0x%h, output=0x%h", v0000023a12fa2a90_0, v0000023a12fa3530_0, v0000023a12fa33f0_0 {0 0 0};
    %vpi_call 2 592 "$display", "  \342\234\223 Teste do m\303\263dulo SS conclu\303\255do" {0 0 0};
    %vpi_call 2 593 "$display", "\000" {0 0 0};
    %end;
S_0000023a12f98b80 .scope module, "uut_control" "control_unit" 2 85, 3 1 0, S_0000023a12e33e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "zero_flag";
    .port_info 4 /INPUT 1 "overflow";
    .port_info 5 /INPUT 1 "div_zero";
    .port_info 6 /OUTPUT 6 "opcode";
    .port_info 7 /OUTPUT 5 "rs";
    .port_info 8 /OUTPUT 5 "rt";
    .port_info 9 /OUTPUT 5 "rd";
    .port_info 10 /OUTPUT 5 "shamt";
    .port_info 11 /OUTPUT 6 "funct";
    .port_info 12 /OUTPUT 16 "immediate";
    .port_info 13 /OUTPUT 26 "address";
    .port_info 14 /OUTPUT 4 "alu_control";
    .port_info 15 /OUTPUT 1 "alu_zero";
    .port_info 16 /OUTPUT 1 "alu_overflow";
    .port_info 17 /OUTPUT 1 "reg_dst";
    .port_info 18 /OUTPUT 1 "jump";
    .port_info 19 /OUTPUT 1 "branch";
    .port_info 20 /OUTPUT 1 "mem_read";
    .port_info 21 /OUTPUT 3 "mem_to_reg";
    .port_info 22 /OUTPUT 4 "alu_op";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 1 "alu_src";
    .port_info 25 /OUTPUT 1 "reg_write";
    .port_info 26 /OUTPUT 2 "load_size_control";
    .port_info 27 /OUTPUT 2 "store_size_control";
    .port_info 28 /OUTPUT 1 "pc_write";
    .port_info 29 /OUTPUT 1 "pc_write_cond";
    .port_info 30 /OUTPUT 2 "pc_source";
    .port_info 31 /OUTPUT 2 "shift_amt_selector";
    .port_info 32 /OUTPUT 1 "epc_load";
    .port_info 33 /OUTPUT 5 "current_state";
P_0000023a12f99500 .param/l "FUNCT_ADD" 0 3 119, C4<100000>;
P_0000023a12f99538 .param/l "FUNCT_AND" 0 3 120, C4<100100>;
P_0000023a12f99570 .param/l "FUNCT_DIV" 0 3 121, C4<011010>;
P_0000023a12f995a8 .param/l "FUNCT_JR" 0 3 123, C4<001000>;
P_0000023a12f995e0 .param/l "FUNCT_MFHI" 0 3 124, C4<010000>;
P_0000023a12f99618 .param/l "FUNCT_MFLO" 0 3 125, C4<010010>;
P_0000023a12f99650 .param/l "FUNCT_MULT" 0 3 122, C4<011000>;
P_0000023a12f99688 .param/l "FUNCT_SLL" 0 3 126, C4<000000>;
P_0000023a12f996c0 .param/l "FUNCT_SLT" 0 3 127, C4<101010>;
P_0000023a12f996f8 .param/l "FUNCT_SRA" 0 3 128, C4<000011>;
P_0000023a12f99730 .param/l "FUNCT_SUB" 0 3 129, C4<100010>;
P_0000023a12f99768 .param/l "FUNCT_XCHG" 0 3 130, C4<000101>;
P_0000023a12f997a0 .param/l "OP_ADDI" 0 3 106, C4<001000>;
P_0000023a12f997d8 .param/l "OP_BEQ" 0 3 107, C4<000100>;
P_0000023a12f99810 .param/l "OP_BNE" 0 3 108, C4<000101>;
P_0000023a12f99848 .param/l "OP_J" 0 3 115, C4<000010>;
P_0000023a12f99880 .param/l "OP_JAL" 0 3 116, C4<000011>;
P_0000023a12f998b8 .param/l "OP_LB" 0 3 110, C4<100000>;
P_0000023a12f998f0 .param/l "OP_LUI" 0 3 111, C4<001111>;
P_0000023a12f99928 .param/l "OP_LW" 0 3 112, C4<100011>;
P_0000023a12f99960 .param/l "OP_SB" 0 3 113, C4<101000>;
P_0000023a12f99998 .param/l "OP_SLLM" 0 3 109, C4<000001>;
P_0000023a12f999d0 .param/l "OP_SW" 0 3 114, C4<101011>;
P_0000023a12f99a08 .param/l "OP_TYPE_R" 0 3 105, C4<000000>;
P_0000023a12f99a40 .param/l "ST_ADD" 0 3 77, C4<00011>;
P_0000023a12f99a78 .param/l "ST_ADDI" 0 3 89, C4<01111>;
P_0000023a12f99ab0 .param/l "ST_AND" 0 3 78, C4<00100>;
P_0000023a12f99ae8 .param/l "ST_BEQ" 0 3 90, C4<10000>;
P_0000023a12f99b20 .param/l "ST_BNE" 0 3 91, C4<10001>;
P_0000023a12f99b58 .param/l "ST_DECODE" 0 3 76, C4<00010>;
P_0000023a12f99b90 .param/l "ST_DIV" 0 3 79, C4<00101>;
P_0000023a12f99bc8 .param/l "ST_DIV0" 0 3 102, C4<11100>;
P_0000023a12f99c00 .param/l "ST_FETCH" 0 3 75, C4<00001>;
P_0000023a12f99c38 .param/l "ST_J" 0 3 98, C4<11000>;
P_0000023a12f99c70 .param/l "ST_JAL" 0 3 99, C4<11001>;
P_0000023a12f99ca8 .param/l "ST_JR" 0 3 81, C4<00111>;
P_0000023a12f99ce0 .param/l "ST_LB" 0 3 93, C4<10011>;
P_0000023a12f99d18 .param/l "ST_LUI" 0 3 94, C4<10100>;
P_0000023a12f99d50 .param/l "ST_LW" 0 3 95, C4<10101>;
P_0000023a12f99d88 .param/l "ST_MFHI" 0 3 82, C4<01000>;
P_0000023a12f99dc0 .param/l "ST_MFLO" 0 3 83, C4<01001>;
P_0000023a12f99df8 .param/l "ST_MULT" 0 3 80, C4<00110>;
P_0000023a12f99e30 .param/l "ST_OPCODE404" 0 3 101, C4<11011>;
P_0000023a12f99e68 .param/l "ST_OVERFLOW" 0 3 100, C4<11010>;
P_0000023a12f99ea0 .param/l "ST_RESET" 0 3 74, C4<00000>;
P_0000023a12f99ed8 .param/l "ST_SB" 0 3 96, C4<10110>;
P_0000023a12f99f10 .param/l "ST_SLL" 0 3 84, C4<01010>;
P_0000023a12f99f48 .param/l "ST_SLLM" 0 3 92, C4<10010>;
P_0000023a12f99f80 .param/l "ST_SLT" 0 3 85, C4<01011>;
P_0000023a12f99fb8 .param/l "ST_SRA" 0 3 86, C4<01100>;
P_0000023a12f99ff0 .param/l "ST_SUB" 0 3 87, C4<01101>;
P_0000023a12f9a028 .param/l "ST_SW" 0 3 97, C4<10111>;
P_0000023a12f9a060 .param/l "ST_XCHG" 0 3 88, C4<01110>;
L_0000023a12ef9020 .functor BUFZ 5, v0000023a12f9ed90_0, C4<00000>, C4<00000>, C4<00000>;
v0000023a12f97070_0 .var "address", 25 0;
v0000023a12f968f0_0 .var "alu_control", 3 0;
v0000023a12f972f0_0 .var "alu_op", 3 0;
v0000023a12f977f0_0 .var "alu_overflow", 0 0;
v0000023a12f97890_0 .var "alu_src", 0 0;
v0000023a12f983d0_0 .var "alu_zero", 0 0;
v0000023a12f97930_0 .var "branch", 0 0;
v0000023a12f979d0_0 .net "clk", 0 0, v0000023a12fa1b60_0;  1 drivers
v0000023a12f97b10_0 .var "counter", 4 0;
v0000023a12f9e570_0 .net "current_state", 4 0, L_0000023a12ef9020;  alias, 1 drivers
v0000023a12f9ee30_0 .net "div_zero", 0 0, L_0000023a12ef9800;  alias, 1 drivers
v0000023a12f9f970_0 .var "epc_load", 0 0;
v0000023a12f9f650_0 .var "funct", 5 0;
v0000023a12f9f0b0_0 .var "immediate", 15 0;
v0000023a12f9e9d0_0 .net "instruction", 31 0, v0000023a12fa2810_0;  1 drivers
v0000023a12f9ec50_0 .var "jump", 0 0;
v0000023a12f9f1f0_0 .var "load_size_control", 1 0;
v0000023a12f9f6f0_0 .var "mem_read", 0 0;
v0000023a12f9ebb0_0 .var "mem_to_reg", 2 0;
v0000023a12f9e890_0 .var "mem_write", 0 0;
v0000023a12f9fa10_0 .var "opcode", 5 0;
v0000023a12f9fdd0_0 .net "overflow", 0 0, L_0000023a12ef8bc0;  alias, 1 drivers
v0000023a12f9ffb0_0 .var "pc_source", 1 0;
v0000023a12f9e610_0 .var "pc_write", 0 0;
v0000023a12f9e430_0 .var "pc_write_cond", 0 0;
v0000023a12f9f150_0 .var "rd", 4 0;
v0000023a12f9e930_0 .var "reg_dst", 0 0;
v0000023a12f9ea70_0 .var "reg_write", 0 0;
v0000023a12f9eb10_0 .net "reset", 0 0, v0000023a12fa21d0_0;  1 drivers
v0000023a12f9f470_0 .var "rs", 4 0;
v0000023a12f9ecf0_0 .var "rt", 4 0;
v0000023a12f9fab0_0 .var "shamt", 4 0;
v0000023a12f9e6b0_0 .var "shift_amt_selector", 1 0;
v0000023a12f9ed90_0 .var "state", 4 0;
v0000023a12f9f3d0_0 .var "store_size_control", 1 0;
v0000023a12f9fb50_0 .net "zero_flag", 0 0, L_0000023a12ef9790;  alias, 1 drivers
E_0000023a12f115c0 .event anyedge, v0000023a12f9e9d0_0;
S_0000023a12f986d0 .scope task, "decode_instruction" "decode_instruction" 3 250, 3 250 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.decode_instruction ;
    %load/vec4 v0000023a12f9fa10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.37;
T_12.24 ;
    %load/vec4 v0000023a12f9f650_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.39, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_12.41, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.42, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.47, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.49, 6;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.51;
T_12.38 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.51;
T_12.39 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.51;
T_12.40 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.51;
T_12.41 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.51;
T_12.42 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.51;
T_12.43 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.51;
T_12.44 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.51;
T_12.45 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.51;
T_12.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.51;
T_12.47 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.51;
T_12.48 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.51;
T_12.49 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.51;
T_12.51 ;
    %pop/vec4 1;
    %jmp T_12.37;
T_12.25 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.37;
T_12.26 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.37;
T_12.27 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.37;
T_12.28 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.37;
T_12.29 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.37;
T_12.30 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.37;
T_12.31 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.37;
T_12.32 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.37;
T_12.33 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.37;
T_12.34 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.37;
T_12.35 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_12.37;
T_12.37 ;
    %pop/vec4 1;
    %end;
S_0000023a12f989f0 .scope task, "handle_add_state" "handle_add_state" 3 287, 3 287 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_add_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e930_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ea70_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023a12f9ebb0_0, 0, 3;
    %load/vec4 v0000023a12f9fdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.52, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_13.53;
T_13.52 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
T_13.53 ;
    %end;
S_0000023a12f98ea0 .scope task, "handle_addi_state" "handle_addi_state" 3 416, 3 416 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_addi_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f97890_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ea70_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023a12f9ebb0_0, 0, 3;
    %load/vec4 v0000023a12f9fdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.54, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_14.55;
T_14.54 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
T_14.55 ;
    %end;
S_0000023a12f99350 .scope task, "handle_and_state" "handle_and_state" 3 299, 3 299 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_and_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e930_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ea70_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023a12f9ebb0_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9ad70 .scope task, "handle_beq_state" "handle_beq_state" 3 428, 3 428 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_beq_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f97930_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e430_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023a12f9ffb0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9b220 .scope task, "handle_bne_state" "handle_bne_state" 3 439, 3 439 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_bne_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f97930_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e430_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023a12f9ffb0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9b6d0 .scope task, "handle_decode_state" "handle_decode_state" 3 243, 3 243 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_decode_state ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97b10_0, 0, 5;
    %fork TD_test_complete_processor.uut_control.decode_instruction, S_0000023a12f986d0;
    %join;
    %end;
S_0000023a12f9abe0 .scope task, "handle_div0_state" "handle_div0_state" 3 572, 3 572 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_div0_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9f970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e610_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023a12f9ffb0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9a280 .scope task, "handle_div_state" "handle_div_state" 3 310, 3 310 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_div_state ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %load/vec4 v0000023a12f9ee30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.56, 8;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_20.57;
T_20.56 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
T_20.57 ;
    %end;
S_0000023a12f9a410 .scope task, "handle_fetch_state" "handle_fetch_state" 3 223, 3 223 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_fetch_state ;
    %fork TD_test_complete_processor.uut_control.reset_control_signals, S_0000023a12f9d0a0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9f6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023a12f9ffb0_0, 0, 2;
    %load/vec4 v0000023a12f97b10_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_21.58, 4;
    %load/vec4 v0000023a12f97b10_0;
    %addi 1, 0, 5;
    %store/vec4 v0000023a12f97b10_0, 0, 5;
    %jmp T_21.59;
T_21.58 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97b10_0, 0, 5;
T_21.59 ;
    %end;
S_0000023a12f9af00 .scope task, "handle_j_state" "handle_j_state" 3 534, 3 534 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_j_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ec50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e610_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023a12f9ffb0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9b3b0 .scope task, "handle_jal_state" "handle_jal_state" 3 543, 3 543 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_jal_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ec50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e610_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023a12f9ffb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ea70_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9b9f0 .scope task, "handle_jr_state" "handle_jr_state" 3 327, 3 327 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_jr_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e610_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023a12f9ffb0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9b860 .scope task, "handle_lb_state" "handle_lb_state" 3 459, 3 459 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_lb_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f97890_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9f6f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023a12f9ebb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ea70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023a12f9f1f0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9a5a0 .scope task, "handle_lui_state" "handle_lui_state" 3 471, 3 471 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_lui_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f97890_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ea70_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023a12f9ebb0_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9bb80 .scope task, "handle_lw_state" "handle_lw_state" 3 482, 3 482 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_lw_state ;
    %load/vec4 v0000023a12f97b10_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_27.60, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f97890_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %load/vec4 v0000023a12f97b10_0;
    %addi 1, 0, 5;
    %store/vec4 v0000023a12f97b10_0, 0, 5;
    %jmp T_27.61;
T_27.60 ;
    %load/vec4 v0000023a12f97b10_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_27.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9f6f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023a12f9f1f0_0, 0, 2;
    %load/vec4 v0000023a12f97b10_0;
    %addi 1, 0, 5;
    %store/vec4 v0000023a12f97b10_0, 0, 5;
    %jmp T_27.63;
T_27.62 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023a12f9ebb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ea70_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97b10_0, 0, 5;
T_27.63 ;
T_27.61 ;
    %end;
S_0000023a12f9aa50 .scope task, "handle_mfhi_state" "handle_mfhi_state" 3 335, 3 335 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_mfhi_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e930_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ea70_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023a12f9ebb0_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9a8c0 .scope task, "handle_mflo_state" "handle_mflo_state" 3 346, 3 346 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_mflo_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e930_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ea70_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023a12f9ebb0_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9b090 .scope task, "handle_mult_state" "handle_mult_state" 3 319, 3 319 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_mult_state ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9b540 .scope task, "handle_opcode404_state" "handle_opcode404_state" 3 563, 3 563 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_opcode404_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9f970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e610_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023a12f9ffb0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9bd10 .scope task, "handle_overflow_state" "handle_overflow_state" 3 554, 3 554 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_overflow_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9f970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e610_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023a12f9ffb0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9bea0 .scope task, "handle_reset_state" "handle_reset_state" 3 215, 3 215 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_reset_state ;
    %fork TD_test_complete_processor.uut_control.reset_control_signals, S_0000023a12f9d0a0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97b10_0, 0, 5;
    %end;
S_0000023a12f9a0f0 .scope task, "handle_sb_state" "handle_sb_state" 3 505, 3 505 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_sb_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f97890_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e890_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023a12f9f3d0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9a730 .scope task, "handle_sll_state" "handle_sll_state" 3 357, 3 357 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_sll_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e930_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ea70_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023a12f9ebb0_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023a12f9e6b0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9d6e0 .scope task, "handle_sllm_state" "handle_sllm_state" 3 450, 3 450 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_sllm_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f97890_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ea70_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9ca60 .scope task, "handle_slt_state" "handle_slt_state" 3 369, 3 369 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_slt_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e930_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ea70_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023a12f9ebb0_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9cbf0 .scope task, "handle_sra_state" "handle_sra_state" 3 380, 3 380 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_sra_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e930_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ea70_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023a12f9ebb0_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023a12f9e6b0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9c420 .scope task, "handle_sub_state" "handle_sub_state" 3 392, 3 392 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_sub_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e930_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ea70_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023a12f9ebb0_0, 0, 3;
    %load/vec4 v0000023a12f9fdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.64, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_39.65;
T_39.64 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
T_39.65 ;
    %end;
S_0000023a12f9db90 .scope task, "handle_sw_state" "handle_sw_state" 3 515, 3 515 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_sw_state ;
    %load/vec4 v0000023a12f97b10_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_40.66, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f97890_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %load/vec4 v0000023a12f97b10_0;
    %addi 1, 0, 5;
    %store/vec4 v0000023a12f97b10_0, 0, 5;
    %jmp T_40.67;
T_40.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e890_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023a12f9f3d0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97b10_0, 0, 5;
T_40.67 ;
    %end;
S_0000023a12f9c290 .scope task, "handle_xchg_state" "handle_xchg_state" 3 404, 3 404 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.handle_xchg_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9e930_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f9ea70_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023a12f9ebb0_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
S_0000023a12f9d0a0 .scope task, "reset_control_signals" "reset_control_signals" 3 179, 3 179 0, S_0000023a12f98b80;
 .timescale -9 -12;
TD_test_complete_processor.uut_control.reset_control_signals ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12f9e930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12f9ec50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12f97930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12f9f6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023a12f9ebb0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a12f972f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12f9e890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12f97890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12f9ea70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023a12f9f1f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023a12f9f3d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12f9e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12f9e430_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023a12f9ffb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023a12f9e6b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12f9f970_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a12f968f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12f983d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12f977f0_0, 0, 1;
    %end;
S_0000023a12f9c5b0 .scope module, "uut_div" "div" 2 134, 4 4 0, S_0000023a12e33e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "RegAOut";
    .port_info 1 /INPUT 32 "RegBOut";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "DivCtrl";
    .port_info 5 /OUTPUT 1 "DivDone";
    .port_info 6 /OUTPUT 1 "Div0";
    .port_info 7 /OUTPUT 32 "HI";
    .port_info 8 /OUTPUT 32 "LO";
v0000023a12f9f510_0 .var "Div0", 0 0;
v0000023a12f9e750_0 .net "DivCtrl", 0 0, v0000023a12fa1e80_0;  1 drivers
v0000023a12f9f290_0 .var "DivDone", 0 0;
v0000023a12f9eed0_0 .var "HI", 31 0;
v0000023a12f9e4d0_0 .var "LO", 31 0;
v0000023a12f9fbf0_0 .net "RegAOut", 31 0, v0000023a12fa1d40_0;  1 drivers
v0000023a12f9f330_0 .net "RegBOut", 31 0, v0000023a12fa1de0_0;  1 drivers
o0000023a12f47d68 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a12f9fc90_0 .net "clk", 0 0, o0000023a12f47d68;  0 drivers
v0000023a12f9e250_0 .var "div_active", 0 0;
v0000023a12f9fd30_0 .var "dividend", 31 0;
v0000023a12f9fe70_0 .var "divisor", 31 0;
v0000023a12f9ff10_0 .var "init_done", 0 0;
v0000023a12f9f5b0_0 .var "quotient", 31 0;
v0000023a12f9ef70_0 .var "remainder", 31 0;
o0000023a12f47eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a12f9e110_0 .net "reset", 0 0, o0000023a12f47eb8;  0 drivers
v0000023a12f9f010_0 .var "sign_remainder", 0 0;
v0000023a12f9f790_0 .var "sign_result", 0 0;
E_0000023a12f118c0 .event posedge, v0000023a12f9e110_0, v0000023a12f9fc90_0;
S_0000023a12f9deb0 .scope module, "uut_ls" "ls" 2 145, 5 5 0, S_0000023a12e33e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "LSControl";
    .port_info 1 /INPUT 32 "RegMDROut";
    .port_info 2 /OUTPUT 32 "LSControlOut";
v0000023a12f9f830_0 .net "LSControl", 1 0, v0000023a12fa3710_0;  1 drivers
v0000023a12f9f8d0_0 .var "LSControlOut", 31 0;
v0000023a12f9e1b0_0 .net "RegMDROut", 31 0, v0000023a12fa3850_0;  1 drivers
E_0000023a12f14480 .event anyedge, v0000023a12f9f830_0, v0000023a12f9e1b0_0;
S_0000023a12f9d3c0 .scope module, "uut_mult" "mult" 2 123, 6 6 0, S_0000023a12e33e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 1 "mult_ctrl";
    .port_info 4 /OUTPUT 32 "HI";
    .port_info 5 /OUTPUT 32 "LO";
    .port_info 6 /OUTPUT 1 "stop";
P_0000023a12f2edc0 .param/l "DONE" 0 6 20, C4<10>;
P_0000023a12f2edf8 .param/l "IDLE" 0 6 18, C4<00>;
P_0000023a12f2ee30 .param/l "MULTIPLY" 0 6 19, C4<01>;
v0000023a12f9e2f0_0 .net "A", 31 0, v0000023a12fa23b0_0;  1 drivers
v0000023a12f9e390_0 .net "B", 31 0, v0000023a12fa3490_0;  1 drivers
v0000023a12fa12a0_0 .var "HI", 31 0;
v0000023a12fa1160_0 .var "LO", 31 0;
v0000023a12fa1ca0_0 .net *"_ivl_1", 0 0, L_0000023a12fa2ef0;  1 drivers
v0000023a12fa1f20_0 .net *"_ivl_11", 0 0, L_0000023a12fa2270;  1 drivers
v0000023a12fa0e40_0 .net *"_ivl_12", 32 0, L_0000023a12fa3ad0;  1 drivers
v0000023a12fa1480_0 .net *"_ivl_5", 0 0, L_0000023a12fa35d0;  1 drivers
v0000023a12fa0da0_0 .net *"_ivl_6", 32 0, L_0000023a12fa37b0;  1 drivers
v0000023a12fa08a0_0 .var "accumulator", 32 0;
v0000023a12fa0d00_0 .net "add_result", 32 0, L_0000023a12fa38f0;  1 drivers
v0000023a12fa1020_0 .net "booth_bits", 1 0, L_0000023a12fa3350;  1 drivers
v0000023a12fa0940_0 .net "clk", 0 0, v0000023a12fa1b60_0;  alias, 1 drivers
v0000023a12fa1520_0 .var "count", 5 0;
v0000023a12fa1ac0_0 .net "mult_ctrl", 0 0, v0000023a12fa2b30_0;  1 drivers
v0000023a12fa1700_0 .var "multiplicand", 31 0;
v0000023a12fa15c0_0 .var "multiplier", 31 0;
v0000023a12fa0bc0_0 .var "q_minus1", 0 0;
v0000023a12fa09e0_0 .var "state", 1 0;
v0000023a12fa0300_0 .var "stop", 0 0;
v0000023a12fa03a0_0 .net "sub_result", 32 0, L_0000023a12fa3b70;  1 drivers
L_0000023a12fa2ef0 .part v0000023a12fa15c0_0, 0, 1;
L_0000023a12fa3350 .concat [ 1 1 0 0], v0000023a12fa0bc0_0, L_0000023a12fa2ef0;
L_0000023a12fa35d0 .part v0000023a12fa1700_0, 31, 1;
L_0000023a12fa37b0 .concat [ 32 1 0 0], v0000023a12fa1700_0, L_0000023a12fa35d0;
L_0000023a12fa38f0 .arith/sum 33, v0000023a12fa08a0_0, L_0000023a12fa37b0;
L_0000023a12fa2270 .part v0000023a12fa1700_0, 31, 1;
L_0000023a12fa3ad0 .concat [ 32 1 0 0], v0000023a12fa1700_0, L_0000023a12fa2270;
L_0000023a12fa3b70 .arith/sub 33, v0000023a12fa08a0_0, L_0000023a12fa3ad0;
S_0000023a12f9c740 .scope module, "uut_se" "se" 2 160, 7 4 0, S_0000023a12e33e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 32 "data_out";
v0000023a12fa0c60_0 .net *"_ivl_1", 0 0, L_0000023a12fa3c10;  1 drivers
L_0000023a12fa7118 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0000023a12fa10c0_0 .net/2u *"_ivl_2", 15 0, L_0000023a12fa7118;  1 drivers
v0000023a12fa1200_0 .net *"_ivl_4", 31 0, L_0000023a12fa3df0;  1 drivers
L_0000023a12fa7160 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a12fa0760_0 .net/2u *"_ivl_6", 15 0, L_0000023a12fa7160;  1 drivers
v0000023a12fa0580_0 .net *"_ivl_8", 31 0, L_0000023a12fa3e90;  1 drivers
v0000023a12fa1340_0 .net "data_in", 15 0, v0000023a12fa2db0_0;  1 drivers
v0000023a12fa1660_0 .net "data_out", 31 0, L_0000023a130008a0;  alias, 1 drivers
L_0000023a12fa3c10 .part v0000023a12fa2db0_0, 15, 1;
L_0000023a12fa3df0 .concat [ 16 16 0 0], v0000023a12fa2db0_0, L_0000023a12fa7118;
L_0000023a12fa3e90 .concat [ 16 16 0 0], v0000023a12fa2db0_0, L_0000023a12fa7160;
L_0000023a130008a0 .functor MUXZ 32, L_0000023a12fa3e90, L_0000023a12fa3df0, L_0000023a12fa3c10, C4<>;
S_0000023a12f9c8d0 .scope module, "uut_ss" "ss" 2 152, 8 5 0, S_0000023a12e33e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "RegSSControl";
    .port_info 1 /INPUT 32 "RegBOut";
    .port_info 2 /INPUT 32 "RegMDROut";
    .port_info 3 /OUTPUT 32 "SSControlOut";
v0000023a12fa04e0_0 .net "RegBOut", 31 0, v0000023a12fa2a90_0;  1 drivers
v0000023a12fa13e0_0 .net "RegMDROut", 31 0, v0000023a12fa3530_0;  1 drivers
v0000023a12fa1980_0 .net "RegSSControl", 1 0, v0000023a12fa3210_0;  1 drivers
v0000023a12fa0f80_0 .var "SSControlOut", 31 0;
E_0000023a12f14000 .event anyedge, v0000023a12fa1980_0, v0000023a12fa13e0_0, v0000023a12fa04e0_0;
    .scope S_0000023a12f98b80;
T_43 ;
    %wait E_0000023a12f115c0;
    %load/vec4 v0000023a12f9e9d0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0000023a12f9fa10_0, 0, 6;
    %load/vec4 v0000023a12f9e9d0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000023a12f9f470_0, 0, 5;
    %load/vec4 v0000023a12f9e9d0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000023a12f9ecf0_0, 0, 5;
    %load/vec4 v0000023a12f9e9d0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000023a12f9f150_0, 0, 5;
    %load/vec4 v0000023a12f9e9d0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0000023a12f9fab0_0, 0, 5;
    %load/vec4 v0000023a12f9e9d0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0000023a12f9f650_0, 0, 6;
    %load/vec4 v0000023a12f9e9d0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000023a12f9f0b0_0, 0, 16;
    %load/vec4 v0000023a12f9e9d0_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0000023a12f97070_0, 0, 26;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000023a12f98b80;
T_44 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %end;
    .thread T_44;
    .scope S_0000023a12f98b80;
T_45 ;
    %wait E_0000023a12f11340;
    %load/vec4 v0000023a12f9eb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97b10_0, 0, 5;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000023a12f9ed90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_45.15, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_45.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_45.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_45.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_45.19, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_45.20, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_45.21, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_45.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_45.23, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_45.24, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_45.25, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_45.26, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_45.27, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_45.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_45.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_45.30, 6;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0000023a12f9ed90_0, 0, 5;
    %jmp T_45.32;
T_45.2 ;
    %fork TD_test_complete_processor.uut_control.handle_reset_state, S_0000023a12f9bea0;
    %join;
    %jmp T_45.32;
T_45.3 ;
    %fork TD_test_complete_processor.uut_control.handle_fetch_state, S_0000023a12f9a410;
    %join;
    %jmp T_45.32;
T_45.4 ;
    %fork TD_test_complete_processor.uut_control.handle_decode_state, S_0000023a12f9b6d0;
    %join;
    %jmp T_45.32;
T_45.5 ;
    %fork TD_test_complete_processor.uut_control.handle_overflow_state, S_0000023a12f9bd10;
    %join;
    %jmp T_45.32;
T_45.6 ;
    %fork TD_test_complete_processor.uut_control.handle_opcode404_state, S_0000023a12f9b540;
    %join;
    %jmp T_45.32;
T_45.7 ;
    %fork TD_test_complete_processor.uut_control.handle_div0_state, S_0000023a12f9abe0;
    %join;
    %jmp T_45.32;
T_45.8 ;
    %fork TD_test_complete_processor.uut_control.handle_add_state, S_0000023a12f989f0;
    %join;
    %jmp T_45.32;
T_45.9 ;
    %fork TD_test_complete_processor.uut_control.handle_and_state, S_0000023a12f99350;
    %join;
    %jmp T_45.32;
T_45.10 ;
    %fork TD_test_complete_processor.uut_control.handle_div_state, S_0000023a12f9a280;
    %join;
    %jmp T_45.32;
T_45.11 ;
    %fork TD_test_complete_processor.uut_control.handle_mult_state, S_0000023a12f9b090;
    %join;
    %jmp T_45.32;
T_45.12 ;
    %fork TD_test_complete_processor.uut_control.handle_jr_state, S_0000023a12f9b9f0;
    %join;
    %jmp T_45.32;
T_45.13 ;
    %fork TD_test_complete_processor.uut_control.handle_mfhi_state, S_0000023a12f9aa50;
    %join;
    %jmp T_45.32;
T_45.14 ;
    %fork TD_test_complete_processor.uut_control.handle_mflo_state, S_0000023a12f9a8c0;
    %join;
    %jmp T_45.32;
T_45.15 ;
    %fork TD_test_complete_processor.uut_control.handle_sll_state, S_0000023a12f9a730;
    %join;
    %jmp T_45.32;
T_45.16 ;
    %fork TD_test_complete_processor.uut_control.handle_slt_state, S_0000023a12f9ca60;
    %join;
    %jmp T_45.32;
T_45.17 ;
    %fork TD_test_complete_processor.uut_control.handle_sra_state, S_0000023a12f9cbf0;
    %join;
    %jmp T_45.32;
T_45.18 ;
    %fork TD_test_complete_processor.uut_control.handle_sub_state, S_0000023a12f9c420;
    %join;
    %jmp T_45.32;
T_45.19 ;
    %fork TD_test_complete_processor.uut_control.handle_xchg_state, S_0000023a12f9c290;
    %join;
    %jmp T_45.32;
T_45.20 ;
    %fork TD_test_complete_processor.uut_control.handle_addi_state, S_0000023a12f98ea0;
    %join;
    %jmp T_45.32;
T_45.21 ;
    %fork TD_test_complete_processor.uut_control.handle_beq_state, S_0000023a12f9ad70;
    %join;
    %jmp T_45.32;
T_45.22 ;
    %fork TD_test_complete_processor.uut_control.handle_bne_state, S_0000023a12f9b220;
    %join;
    %jmp T_45.32;
T_45.23 ;
    %fork TD_test_complete_processor.uut_control.handle_sllm_state, S_0000023a12f9d6e0;
    %join;
    %jmp T_45.32;
T_45.24 ;
    %fork TD_test_complete_processor.uut_control.handle_lb_state, S_0000023a12f9b860;
    %join;
    %jmp T_45.32;
T_45.25 ;
    %fork TD_test_complete_processor.uut_control.handle_lui_state, S_0000023a12f9a5a0;
    %join;
    %jmp T_45.32;
T_45.26 ;
    %fork TD_test_complete_processor.uut_control.handle_lw_state, S_0000023a12f9bb80;
    %join;
    %jmp T_45.32;
T_45.27 ;
    %fork TD_test_complete_processor.uut_control.handle_sb_state, S_0000023a12f9a0f0;
    %join;
    %jmp T_45.32;
T_45.28 ;
    %fork TD_test_complete_processor.uut_control.handle_sw_state, S_0000023a12f9db90;
    %join;
    %jmp T_45.32;
T_45.29 ;
    %fork TD_test_complete_processor.uut_control.handle_j_state, S_0000023a12f9af00;
    %join;
    %jmp T_45.32;
T_45.30 ;
    %fork TD_test_complete_processor.uut_control.handle_jal_state, S_0000023a12f9b3b0;
    %join;
    %jmp T_45.32;
T_45.32 ;
    %pop/vec4 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000023a12f9d3c0;
T_46 ;
    %wait E_0000023a12f11340;
    %load/vec4 v0000023a12fa1ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023a12fa09e0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0000023a12fa08a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a12fa15c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12fa0bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a12fa1700_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000023a12fa1520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a12fa12a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a12fa1160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12fa0300_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000023a12fa09e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023a12fa09e0_0, 0;
    %jmp T_46.6;
T_46.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12fa0300_0, 0;
    %load/vec4 v0000023a12fa1ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.7, 8;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0000023a12fa08a0_0, 0;
    %load/vec4 v0000023a12f9e390_0;
    %assign/vec4 v0000023a12fa15c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12fa0bc0_0, 0;
    %load/vec4 v0000023a12f9e2f0_0;
    %assign/vec4 v0000023a12fa1700_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000023a12fa1520_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023a12fa09e0_0, 0;
T_46.7 ;
    %jmp T_46.6;
T_46.3 ;
    %load/vec4 v0000023a12fa1520_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_46.9, 5;
    %load/vec4 v0000023a12fa1020_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.12, 6;
    %load/vec4 v0000023a12fa08a0_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0000023a12fa08a0_0;
    %parti/s 32, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023a12fa08a0_0, 0;
    %load/vec4 v0000023a12fa08a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023a12fa15c0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0000023a12fa0bc0_0, 0;
    %assign/vec4 v0000023a12fa15c0_0, 0;
    %jmp T_46.14;
T_46.11 ;
    %load/vec4 v0000023a12fa0d00_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0000023a12fa0d00_0;
    %parti/s 32, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023a12fa08a0_0, 0;
    %load/vec4 v0000023a12fa0d00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023a12fa15c0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0000023a12fa0bc0_0, 0;
    %assign/vec4 v0000023a12fa15c0_0, 0;
    %jmp T_46.14;
T_46.12 ;
    %load/vec4 v0000023a12fa03a0_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0000023a12fa03a0_0;
    %parti/s 32, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023a12fa08a0_0, 0;
    %load/vec4 v0000023a12fa03a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023a12fa15c0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0000023a12fa0bc0_0, 0;
    %assign/vec4 v0000023a12fa15c0_0, 0;
    %jmp T_46.14;
T_46.14 ;
    %pop/vec4 1;
    %load/vec4 v0000023a12fa1520_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000023a12fa1520_0, 0;
    %jmp T_46.10;
T_46.9 ;
    %load/vec4 v0000023a12fa08a0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000023a12fa12a0_0, 0;
    %load/vec4 v0000023a12fa15c0_0;
    %assign/vec4 v0000023a12fa1160_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023a12fa09e0_0, 0;
T_46.10 ;
    %jmp T_46.6;
T_46.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a12fa0300_0, 0;
    %load/vec4 v0000023a12fa1ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.15, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023a12fa09e0_0, 0;
T_46.15 ;
    %jmp T_46.6;
T_46.6 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000023a12f9c5b0;
T_47 ;
    %wait E_0000023a12f118c0;
    %load/vec4 v0000023a12f9e110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a12f9eed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a12f9e4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12f9f290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12f9f510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a12f9fd30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a12f9fe70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a12f9f5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a12f9ef70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12f9f790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12f9f010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12f9e250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12f9ff10_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000023a12f9e750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0000023a12f9ff10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %load/vec4 v0000023a12f9f330_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a12f9f510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a12f9eed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a12f9e4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a12f9f290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12f9ff10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12f9e250_0, 0;
    %jmp T_47.7;
T_47.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a12f9ff10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a12f9e250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12f9f290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12f9f510_0, 0;
    %load/vec4 v0000023a12f9fbf0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000023a12f9f330_0;
    %parti/s 1, 31, 6;
    %xor;
    %assign/vec4 v0000023a12f9f790_0, 0;
    %load/vec4 v0000023a12f9fbf0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0000023a12f9f010_0, 0;
    %load/vec4 v0000023a12f9fbf0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_47.8, 8;
    %load/vec4 v0000023a12f9fbf0_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_47.9, 8;
T_47.8 ; End of true expr.
    %load/vec4 v0000023a12f9fbf0_0;
    %jmp/0 T_47.9, 8;
 ; End of false expr.
    %blend;
T_47.9;
    %assign/vec4 v0000023a12f9fd30_0, 0;
    %load/vec4 v0000023a12f9f330_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %load/vec4 v0000023a12f9f330_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %load/vec4 v0000023a12f9f330_0;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %assign/vec4 v0000023a12f9fe70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a12f9f5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023a12f9ef70_0, 0;
T_47.7 ;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v0000023a12f9e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.12, 8;
    %load/vec4 v0000023a12f9fe70_0;
    %load/vec4 v0000023a12f9fd30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_47.14, 5;
    %load/vec4 v0000023a12f9fd30_0;
    %load/vec4 v0000023a12f9fe70_0;
    %sub;
    %assign/vec4 v0000023a12f9fd30_0, 0;
    %load/vec4 v0000023a12f9f5b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023a12f9f5b0_0, 0;
    %jmp T_47.15;
T_47.14 ;
    %load/vec4 v0000023a12f9fd30_0;
    %assign/vec4 v0000023a12f9ef70_0, 0;
    %load/vec4 v0000023a12f9f790_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.16, 8;
    %load/vec4 v0000023a12f9f5b0_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_47.17, 8;
T_47.16 ; End of true expr.
    %load/vec4 v0000023a12f9f5b0_0;
    %jmp/0 T_47.17, 8;
 ; End of false expr.
    %blend;
T_47.17;
    %assign/vec4 v0000023a12f9e4d0_0, 0;
    %load/vec4 v0000023a12f9f010_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.18, 8;
    %load/vec4 v0000023a12f9fd30_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_47.19, 8;
T_47.18 ; End of true expr.
    %load/vec4 v0000023a12f9fd30_0;
    %jmp/0 T_47.19, 8;
 ; End of false expr.
    %blend;
T_47.19;
    %assign/vec4 v0000023a12f9eed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a12f9f290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12f9e250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12f9ff10_0, 0;
T_47.15 ;
T_47.12 ;
T_47.5 ;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12f9ff10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12f9e250_0, 0;
    %load/vec4 v0000023a12f9f290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12f9f290_0, 0;
T_47.20 ;
    %load/vec4 v0000023a12f9f510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a12f9f510_0, 0;
T_47.22 ;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000023a12f9deb0;
T_48 ;
    %wait E_0000023a12f14480;
    %load/vec4 v0000023a12f9f830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a12f9f8d0_0, 0, 32;
    %jmp T_48.4;
T_48.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000023a12f9e1b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023a12f9f8d0_0, 0, 32;
    %jmp T_48.4;
T_48.1 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000023a12f9e1b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023a12f9f8d0_0, 0, 32;
    %jmp T_48.4;
T_48.2 ;
    %load/vec4 v0000023a12f9e1b0_0;
    %store/vec4 v0000023a12f9f8d0_0, 0, 32;
    %jmp T_48.4;
T_48.4 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000023a12f9c8d0;
T_49 ;
    %wait E_0000023a12f14000;
    %load/vec4 v0000023a12fa1980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %load/vec4 v0000023a12fa13e0_0;
    %store/vec4 v0000023a12fa0f80_0, 0, 32;
    %jmp T_49.4;
T_49.0 ;
    %load/vec4 v0000023a12fa13e0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0000023a12fa04e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023a12fa0f80_0, 0, 32;
    %jmp T_49.4;
T_49.1 ;
    %load/vec4 v0000023a12fa13e0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0000023a12fa04e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023a12fa0f80_0, 0, 32;
    %jmp T_49.4;
T_49.2 ;
    %load/vec4 v0000023a12fa04e0_0;
    %store/vec4 v0000023a12fa0f80_0, 0, 32;
    %jmp T_49.4;
T_49.4 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000023a12e33e40;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12fa1b60_0, 0, 1;
T_50.0 ;
    %delay 5000, 0;
    %load/vec4 v0000023a12fa1b60_0;
    %inv;
    %store/vec4 v0000023a12fa1b60_0, 0, 1;
    %jmp T_50.0;
    %end;
    .thread T_50;
    .scope S_0000023a12e33e40;
T_51 ;
    %vpi_call 2 178 "$dumpfile", "test_complete_processor.vcd" {0 0 0};
    %vpi_call 2 179 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023a12e33e40 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12fa21d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a12fa2810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a12fa2bd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12fa0440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12fa0ee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a12fa23b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a12fa3490_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12fa2b30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a12fa1d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a12fa1de0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12fa1e80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a12fa3850_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023a12fa3710_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a12fa2a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a12fa3530_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023a12fa3210_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000023a12fa2db0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12fa21d0_0, 0, 1;
    %vpi_call 2 209 "$display", "=== IN\303\215CIO DOS TESTES DO PROCESSADOR MIPS COMPLETO ===" {0 0 0};
    %vpi_call 2 210 "$display", "Testando todas as instru\303\247\303\265es implementadas..." {0 0 0};
    %vpi_call 2 211 "$display", "\000" {0 0 0};
    %vpi_call 2 214 "$display", "=== TESTES R-TYPE ===" {0 0 0};
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 65, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 17476, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f971b0_0, 0, 80;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023a12f97750_0, 0, 6;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f96e90_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000023a12f98330_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f96df0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97a70_0, 0, 5;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000023a12f97cf0_0, 0, 6;
    %fork TD_test_complete_processor.test_r_type_instruction, S_0000023a12f99030;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 83, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 21826, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f971b0_0, 0, 80;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023a12f97750_0, 0, 6;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f96e90_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000023a12f98330_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f96df0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97a70_0, 0, 5;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0000023a12f97cf0_0, 0, 6;
    %fork TD_test_complete_processor.test_r_type_instruction, S_0000023a12f99030;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 65, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20036, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f971b0_0, 0, 80;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023a12f97750_0, 0, 6;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f96e90_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000023a12f98330_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f96df0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97a70_0, 0, 5;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0000023a12f97cf0_0, 0, 6;
    %fork TD_test_complete_processor.test_r_type_instruction, S_0000023a12f99030;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 83, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 19540, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f971b0_0, 0, 80;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023a12f97750_0, 0, 6;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f96e90_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000023a12f98330_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f96df0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97a70_0, 0, 5;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0000023a12f97cf0_0, 0, 6;
    %fork TD_test_complete_processor.test_r_type_instruction, S_0000023a12f99030;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 83, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 19532, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f971b0_0, 0, 80;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023a12f97750_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f96e90_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f98330_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f96df0_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000023a12f97a70_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023a12f97cf0_0, 0, 6;
    %fork TD_test_complete_processor.test_r_type_instruction, S_0000023a12f99030;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 83, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 21057, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f971b0_0, 0, 80;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023a12f97750_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f96e90_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f98330_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f96df0_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000023a12f97a70_0, 0, 5;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000023a12f97cf0_0, 0, 6;
    %fork TD_test_complete_processor.test_r_type_instruction, S_0000023a12f99030;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 19797, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 19540, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f96ad0_0, 0, 80;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023a12f96850_0, 0, 6;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f98150_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000023a12f96f30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97c50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f96fd0_0, 0, 5;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0000023a12f97610_0, 0, 6;
    %fork TD_test_complete_processor.test_mult_instruction, S_0000023a12f98d10;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 68, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 18774, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f21200_0, 0, 80;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023a12f21700_0, 0, 6;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f217a0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000023a12f21a20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f20b20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f21840_0, 0, 5;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0000023a12f21660_0, 0, 6;
    %fork TD_test_complete_processor.test_div_instruction, S_0000023a12e34160;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 19782, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 18505, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f971b0_0, 0, 80;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023a12f97750_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f96e90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f98330_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f96df0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97a70_0, 0, 5;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000023a12f97cf0_0, 0, 6;
    %fork TD_test_complete_processor.test_r_type_instruction, S_0000023a12f99030;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 19782, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 19535, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f971b0_0, 0, 80;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023a12f97750_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f96e90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f98330_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f96df0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97a70_0, 0, 5;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0000023a12f97cf0_0, 0, 6;
    %fork TD_test_complete_processor.test_r_type_instruction, S_0000023a12f99030;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 19026, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f971b0_0, 0, 80;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023a12f97750_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000023a12f96e90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f98330_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f96df0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97a70_0, 0, 5;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000023a12f97cf0_0, 0, 6;
    %fork TD_test_complete_processor.test_r_type_instruction, S_0000023a12f99030;
    %join;
    %vpi_call 2 250 "$display", "\000" {0 0 0};
    %vpi_call 2 251 "$display", "=== TESTES I-TYPE ===" {0 0 0};
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 16708, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 17481, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f97110_0, 0, 80;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000023a12f96a30_0, 0, 6;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f97bb0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f97ed0_0, 0, 5;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0000023a12f974d0_0, 0, 16;
    %fork TD_test_complete_processor.test_i_type_instruction, S_0000023a12f3eb50;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 76, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 21833, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f97110_0, 0, 80;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0000023a12f96a30_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97bb0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f97ed0_0, 0, 5;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0000023a12f974d0_0, 0, 16;
    %fork TD_test_complete_processor.test_i_type_instruction, S_0000023a12f3eb50;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 19543, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f97110_0, 0, 80;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0000023a12f96a30_0, 0, 6;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f97bb0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f97ed0_0, 0, 5;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0000023a12f974d0_0, 0, 16;
    %fork TD_test_complete_processor.test_i_type_instruction, S_0000023a12f3eb50;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 19522, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f97110_0, 0, 80;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000023a12f96a30_0, 0, 6;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f97bb0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f97ed0_0, 0, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000023a12f974d0_0, 0, 16;
    %fork TD_test_complete_processor.test_i_type_instruction, S_0000023a12f3eb50;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 21335, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f97110_0, 0, 80;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0000023a12f96a30_0, 0, 6;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f97bb0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f97ed0_0, 0, 5;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0000023a12f974d0_0, 0, 16;
    %fork TD_test_complete_processor.test_i_type_instruction, S_0000023a12f3eb50;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 21314, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f97110_0, 0, 80;
    %pushi/vec4 40, 0, 6;
    %store/vec4 v0000023a12f96a30_0, 0, 6;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f97bb0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f97ed0_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0000023a12f974d0_0, 0, 16;
    %fork TD_test_complete_processor.test_i_type_instruction, S_0000023a12f3eb50;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 66, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 17745, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f20bc0_0, 0, 80;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000023a12f21020_0, 0, 6;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f21480_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f210c0_0, 0, 5;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000023a12f20f80_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a12f21340_0, 0, 1;
    %fork TD_test_complete_processor.test_branch_instruction, S_0000023a12efad40;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 66, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20037, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f20bc0_0, 0, 80;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0000023a12f21020_0, 0, 6;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f21480_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f210c0_0, 0, 5;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000023a12f20f80_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a12f21340_0, 0, 1;
    %fork TD_test_complete_processor.test_branch_instruction, S_0000023a12efad40;
    %join;
    %vpi_call 2 278 "$display", "\000" {0 0 0};
    %vpi_call 2 279 "$display", "=== TESTES J-TYPE ===" {0 0 0};
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 74, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f97250_0, 0, 80;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000023a12f96c10_0, 0, 6;
    %pushi/vec4 16777216, 0, 26;
    %store/vec4 v0000023a12f96710_0, 0, 26;
    %fork TD_test_complete_processor.test_j_type_instruction, S_0000023a12ece850;
    %join;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 74, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 16716, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000023a12f97250_0, 0, 80;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000023a12f96c10_0, 0, 6;
    %pushi/vec4 33554432, 0, 26;
    %store/vec4 v0000023a12f96710_0, 0, 26;
    %fork TD_test_complete_processor.test_j_type_instruction, S_0000023a12ece850;
    %join;
    %vpi_call 2 288 "$display", "\000" {0 0 0};
    %vpi_call 2 289 "$display", "=== TESTES DE EXCE\303\207\303\225ES ===" {0 0 0};
    %pushi/vec4 2285936300, 0, 33;
    %concati/vec4 2326039704, 0, 32;
    %concati/vec4 20311, 0, 15;
    %store/vec4 v0000023a12f965d0_0, 0, 80;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023a12f967b0_0, 0, 6;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f96d50_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000023a12f98290_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023a12f96cb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97430_0, 0, 5;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000023a12f96530_0, 0, 6;
    %fork TD_test_complete_processor.test_overflow_exception, S_0000023a12f98860;
    %join;
    %pushi/vec4 2460762244, 0, 33;
    %concati/vec4 2990584970, 0, 32;
    %concati/vec4 21071, 0, 15;
    %store/vec4 v0000023a12f21980_0, 0, 80;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023a12f97390_0, 0, 6;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023a12f96670_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000023a12f96b70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f96990_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f981f0_0, 0, 5;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0000023a12f218e0_0, 0, 6;
    %fork TD_test_complete_processor.test_div_zero_exception, S_0000023a12f3e5f0;
    %join;
    %pushi/vec4 2559739968, 0, 33;
    %concati/vec4 2661320350, 0, 32;
    %concati/vec4 17477, 0, 15;
    %store/vec4 v0000023a12f976b0_0, 0, 80;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0000023a12f97d90_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f98010_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f980b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97e30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a12f97570_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023a12f97f70_0, 0, 6;
    %fork TD_test_complete_processor.test_invalid_instruction, S_0000023a12f3ece0;
    %join;
    %vpi_call 2 301 "$display", "\000" {0 0 0};
    %vpi_call 2 302 "$display", "=== TESTES DOS M\303\223DULOS AUXILIARES ===" {0 0 0};
    %fork TD_test_complete_processor.test_load_size_module, S_0000023a12ece9e0;
    %join;
    %fork TD_test_complete_processor.test_store_size_module, S_0000023a12f991c0;
    %join;
    %fork TD_test_complete_processor.test_sign_extend_module, S_0000023a12f98540;
    %join;
    %vpi_call 2 313 "$display", "\000" {0 0 0};
    %vpi_call 2 314 "$display", "=== TODOS OS TESTES CONCLU\303\215DOS ===" {0 0 0};
    %vpi_call 2 315 "$display", "Total de testes executados: %d", v0000023a12fa2bd0_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 318 "$finish" {0 0 0};
    %end;
    .thread T_51;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "test_complete_processor.v";
    "control_unit.v";
    "div.v";
    "ls.v";
    "mult.v";
    "se.v";
    "ss.v";
