
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013300  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001fdc  080134e0  080134e0  000144e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080154bc  080154bc  00017368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080154bc  080154bc  000164bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080154c4  080154c4  00017368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080154c4  080154c4  000164c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080154c8  080154c8  000164c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  080154cc  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000369c  20000368  08015834  00017368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003a04  08015834  00017a04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00017368  2**0
                  CONTENTS, READONLY
 12 .debug_info   000288c9  00000000  00000000  00017398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000665f  00000000  00000000  0003fc61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001fa0  00000000  00000000  000462c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017f3  00000000  00000000  00048260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b8c2  00000000  00000000  00049a53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ea80  00000000  00000000  00075315  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd7f3  00000000  00000000  000a3d95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00181588  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009268  00000000  00000000  001815cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0018a834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	080134c8 	.word	0x080134c8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	080134c8 	.word	0x080134c8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b03      	cmp	r3, #3
 8000f38:	d822      	bhi.n	8000f80 <read_register_value+0x5c>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f51 	.word	0x08000f51
 8000f44:	08000f5d 	.word	0x08000f5d
 8000f48:	08000f69 	.word	0x08000f69
 8000f4c:	08000f75 	.word	0x08000f75
		case REG_COIL:		return io_coil_read(addr);
 8000f50:	88bb      	ldrh	r3, [r7, #4]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f000 ffb4 	bl	8001ec0 <io_coil_read>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	e012      	b.n	8000f82 <read_register_value+0x5e>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f5c:	88bb      	ldrh	r3, [r7, #4]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f001 f828 	bl	8001fb4 <io_discrete_in_read>
 8000f64:	4603      	mov	r3, r0
 8000f66:	e00c      	b.n	8000f82 <read_register_value+0x5e>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f68:	88bb      	ldrh	r3, [r7, #4]
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f001 f894 	bl	8002098 <io_holding_reg_read>
 8000f70:	4603      	mov	r3, r0
 8000f72:	e006      	b.n	8000f82 <read_register_value+0x5e>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f74:	88bb      	ldrh	r3, [r7, #4]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f001 f932 	bl	80021e0 <io_input_reg_read>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	e000      	b.n	8000f82 <read_register_value+0x5e>
		default:			return 0;
 8000f80:	2300      	movs	r3, #0
	}
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop

08000f8c <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
 8000f96:	460b      	mov	r3, r1
 8000f98:	80bb      	strh	r3, [r7, #4]
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d002      	beq.n	8000faa <write_register_value+0x1e>
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d008      	beq.n	8000fba <write_register_value+0x2e>
			break;
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
			break;
		default:
			break;
 8000fa8:	e00e      	b.n	8000fc8 <write_register_value+0x3c>
			io_coil_write(addr, write_value);
 8000faa:	887b      	ldrh	r3, [r7, #2]
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	88bb      	ldrh	r3, [r7, #4]
 8000fb0:	4611      	mov	r1, r2
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 ffa0 	bl	8001ef8 <io_coil_write>
			break;
 8000fb8:	e006      	b.n	8000fc8 <write_register_value+0x3c>
			io_holding_reg_write(addr, write_value);
 8000fba:	887a      	ldrh	r2, [r7, #2]
 8000fbc:	88bb      	ldrh	r3, [r7, #4]
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f001 f889 	bl	80020d8 <io_holding_reg_write>
			break;
 8000fc6:	bf00      	nop
	}
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	80fb      	strh	r3, [r7, #6]
 8000fda:	460b      	mov	r3, r1
 8000fdc:	717b      	strb	r3, [r7, #5]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	807b      	strh	r3, [r7, #2]
	switch (op) {
 8000fe2:	797b      	ldrb	r3, [r7, #5]
 8000fe4:	2b05      	cmp	r3, #5
 8000fe6:	d83f      	bhi.n	8001068 <compare+0x98>
 8000fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8000ff0 <compare+0x20>)
 8000fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fee:	bf00      	nop
 8000ff0:	08001009 	.word	0x08001009
 8000ff4:	08001019 	.word	0x08001019
 8000ff8:	08001029 	.word	0x08001029
 8000ffc:	08001039 	.word	0x08001039
 8001000:	08001049 	.word	0x08001049
 8001004:	08001059 	.word	0x08001059
		case CMP_EQ:	return val1 == val2;
 8001008:	88fa      	ldrh	r2, [r7, #6]
 800100a:	887b      	ldrh	r3, [r7, #2]
 800100c:	429a      	cmp	r2, r3
 800100e:	bf0c      	ite	eq
 8001010:	2301      	moveq	r3, #1
 8001012:	2300      	movne	r3, #0
 8001014:	b2db      	uxtb	r3, r3
 8001016:	e028      	b.n	800106a <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001018:	88fa      	ldrh	r2, [r7, #6]
 800101a:	887b      	ldrh	r3, [r7, #2]
 800101c:	429a      	cmp	r2, r3
 800101e:	bf14      	ite	ne
 8001020:	2301      	movne	r3, #1
 8001022:	2300      	moveq	r3, #0
 8001024:	b2db      	uxtb	r3, r3
 8001026:	e020      	b.n	800106a <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001028:	88fa      	ldrh	r2, [r7, #6]
 800102a:	887b      	ldrh	r3, [r7, #2]
 800102c:	429a      	cmp	r2, r3
 800102e:	bf8c      	ite	hi
 8001030:	2301      	movhi	r3, #1
 8001032:	2300      	movls	r3, #0
 8001034:	b2db      	uxtb	r3, r3
 8001036:	e018      	b.n	800106a <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 8001038:	88fa      	ldrh	r2, [r7, #6]
 800103a:	887b      	ldrh	r3, [r7, #2]
 800103c:	429a      	cmp	r2, r3
 800103e:	bf34      	ite	cc
 8001040:	2301      	movcc	r3, #1
 8001042:	2300      	movcs	r3, #0
 8001044:	b2db      	uxtb	r3, r3
 8001046:	e010      	b.n	800106a <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 8001048:	88fa      	ldrh	r2, [r7, #6]
 800104a:	887b      	ldrh	r3, [r7, #2]
 800104c:	429a      	cmp	r2, r3
 800104e:	bf2c      	ite	cs
 8001050:	2301      	movcs	r3, #1
 8001052:	2300      	movcc	r3, #0
 8001054:	b2db      	uxtb	r3, r3
 8001056:	e008      	b.n	800106a <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 8001058:	88fa      	ldrh	r2, [r7, #6]
 800105a:	887b      	ldrh	r3, [r7, #2]
 800105c:	429a      	cmp	r2, r3
 800105e:	bf94      	ite	ls
 8001060:	2301      	movls	r3, #1
 8001062:	2300      	movhi	r3, #0
 8001064:	b2db      	uxtb	r3, r3
 8001066:	e000      	b.n	800106a <compare+0x9a>
		default:		return false;
 8001068:	2300      	movs	r3, #0
	}
}
 800106a:	4618      	mov	r0, r3
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	781a      	ldrb	r2, [r3, #0]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 8001088:	4619      	mov	r1, r3
 800108a:	4610      	mov	r0, r2
 800108c:	f7ff ff4a 	bl	8000f24 <read_register_value>
 8001090:	4603      	mov	r3, r0
 8001092:	4618      	mov	r0, r3
		rule->op1,
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 800109c:	461a      	mov	r2, r3
 800109e:	f7ff ff97 	bl	8000fd0 <compare>
 80010a2:	4603      	mov	r3, r0
 80010a4:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	7c1b      	ldrb	r3, [r3, #16]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d101      	bne.n	80010b2 <evaluate_rule+0x3a>
		return condition1;
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
 80010b0:	e035      	b.n	800111e <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	7a1a      	ldrb	r2, [r3, #8]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 80010ba:	4619      	mov	r1, r3
 80010bc:	4610      	mov	r0, r2
 80010be:	f7ff ff31 	bl	8000f24 <read_register_value>
 80010c2:	4603      	mov	r3, r0
 80010c4:	4618      	mov	r0, r3
		rule->op2,
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 80010ce:	461a      	mov	r2, r3
 80010d0:	f7ff ff7e 	bl	8000fd0 <compare>
 80010d4:	4603      	mov	r3, r0
 80010d6:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	7c1b      	ldrb	r3, [r3, #16]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d10c      	bne.n	80010fa <evaluate_rule+0x82>
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d004      	beq.n	80010f0 <evaluate_rule+0x78>
 80010e6:	7bbb      	ldrb	r3, [r7, #14]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <evaluate_rule+0x78>
 80010ec:	2301      	movs	r3, #1
 80010ee:	e000      	b.n	80010f2 <evaluate_rule+0x7a>
 80010f0:	2300      	movs	r3, #0
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	e011      	b.n	800111e <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	7c1b      	ldrb	r3, [r3, #16]
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d10c      	bne.n	800111c <evaluate_rule+0xa4>
 8001102:	7bfb      	ldrb	r3, [r7, #15]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d102      	bne.n	800110e <evaluate_rule+0x96>
 8001108:	7bbb      	ldrb	r3, [r7, #14]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <evaluate_rule+0x9a>
 800110e:	2301      	movs	r3, #1
 8001110:	e000      	b.n	8001114 <evaluate_rule+0x9c>
 8001112:	2300      	movs	r3, #0
 8001114:	f003 0301 	and.w	r3, r3, #1
 8001118:	b2db      	uxtb	r3, r3
 800111a:	e000      	b.n	800111e <evaluate_rule+0xa6>
	return false;
 800111c:	2300      	movs	r3, #0
}
 800111e:	4618      	mov	r0, r3
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001126:	b580      	push	{r7, lr}
 8001128:	b082      	sub	sp, #8
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f7ff ffa2 	bl	8001078 <evaluate_rule>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d008      	beq.n	800114c <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	7c58      	ldrb	r0, [r3, #17]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	8a59      	ldrh	r1, [r3, #18]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	8a9b      	ldrh	r3, [r3, #20]
 8001146:	461a      	mov	r2, r3
 8001148:	f7ff ff20 	bl	8000f8c <write_register_value>
	}
}
 800114c:	bf00      	nop
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <automation_Init>:

void automation_Init(void) {
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
		LOGIC_OR, // Condition 1 OR Condition 2
		REG_COIL, 0, 0 // Then, set Coil 0 to 0.
	};

	rule_count = 2;*/
}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
	...

08001164 <automation_Tick>:

void automation_Tick(void) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 800116a:	2300      	movs	r3, #0
 800116c:	80fb      	strh	r3, [r7, #6]
 800116e:	e00b      	b.n	8001188 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 8001170:	88fb      	ldrh	r3, [r7, #6]
 8001172:	2216      	movs	r2, #22
 8001174:	fb02 f303 	mul.w	r3, r2, r3
 8001178:	4a08      	ldr	r2, [pc, #32]	@ (800119c <automation_Tick+0x38>)
 800117a:	4413      	add	r3, r2
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff ffd2 	bl	8001126 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 8001182:	88fb      	ldrh	r3, [r7, #6]
 8001184:	3301      	adds	r3, #1
 8001186:	80fb      	strh	r3, [r7, #6]
 8001188:	4b05      	ldr	r3, [pc, #20]	@ (80011a0 <automation_Tick+0x3c>)
 800118a:	881b      	ldrh	r3, [r3, #0]
 800118c:	88fa      	ldrh	r2, [r7, #6]
 800118e:	429a      	cmp	r2, r3
 8001190:	d3ee      	bcc.n	8001170 <automation_Tick+0xc>
	}
}
 8001192:	bf00      	nop
 8001194:	bf00      	nop
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20000384 	.word	0x20000384
 80011a0:	20000644 	.word	0x20000644

080011a4 <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 80011a4:	b084      	sub	sp, #16
 80011a6:	b4b0      	push	{r4, r5, r7}
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	f107 040c 	add.w	r4, r7, #12
 80011ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 80011b2:	4b13      	ldr	r3, [pc, #76]	@ (8001200 <automation_add_rule+0x5c>)
 80011b4:	881b      	ldrh	r3, [r3, #0]
 80011b6:	2b1f      	cmp	r3, #31
 80011b8:	d81b      	bhi.n	80011f2 <automation_add_rule+0x4e>
		rules[rule_count] = newRule;
 80011ba:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <automation_add_rule+0x5c>)
 80011bc:	881b      	ldrh	r3, [r3, #0]
 80011be:	4619      	mov	r1, r3
 80011c0:	4a10      	ldr	r2, [pc, #64]	@ (8001204 <automation_add_rule+0x60>)
 80011c2:	2316      	movs	r3, #22
 80011c4:	fb01 f303 	mul.w	r3, r1, r3
 80011c8:	4413      	add	r3, r2
 80011ca:	461d      	mov	r5, r3
 80011cc:	f107 040c 	add.w	r4, r7, #12
 80011d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011d2:	6028      	str	r0, [r5, #0]
 80011d4:	6069      	str	r1, [r5, #4]
 80011d6:	60aa      	str	r2, [r5, #8]
 80011d8:	60eb      	str	r3, [r5, #12]
 80011da:	6820      	ldr	r0, [r4, #0]
 80011dc:	6128      	str	r0, [r5, #16]
 80011de:	88a3      	ldrh	r3, [r4, #4]
 80011e0:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 80011e2:	4b07      	ldr	r3, [pc, #28]	@ (8001200 <automation_add_rule+0x5c>)
 80011e4:	881b      	ldrh	r3, [r3, #0]
 80011e6:	3301      	adds	r3, #1
 80011e8:	b29a      	uxth	r2, r3
 80011ea:	4b05      	ldr	r3, [pc, #20]	@ (8001200 <automation_add_rule+0x5c>)
 80011ec:	801a      	strh	r2, [r3, #0]
		return true;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e000      	b.n	80011f4 <automation_add_rule+0x50>
	} else {
		return false;
 80011f2:	2300      	movs	r3, #0
	}
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bcb0      	pop	{r4, r5, r7}
 80011fa:	b004      	add	sp, #16
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	20000644 	.word	0x20000644
 8001204:	20000384 	.word	0x20000384

08001208 <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
	return rule_count;
 800120c:	4b03      	ldr	r3, [pc, #12]	@ (800121c <automation_get_rule_count+0x14>)
 800120e:	881b      	ldrh	r3, [r3, #0]
}
 8001210:	4618      	mov	r0, r3
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	20000644 	.word	0x20000644

08001220 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 8001220:	b4b0      	push	{r4, r5, r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	6039      	str	r1, [r7, #0]
 800122a:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 800122c:	4b10      	ldr	r3, [pc, #64]	@ (8001270 <automation_get_rule+0x50>)
 800122e:	881b      	ldrh	r3, [r3, #0]
 8001230:	88fa      	ldrh	r2, [r7, #6]
 8001232:	429a      	cmp	r2, r3
 8001234:	d301      	bcc.n	800123a <automation_get_rule+0x1a>
		return false;
 8001236:	2300      	movs	r3, #0
 8001238:	e014      	b.n	8001264 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 800123a:	88fb      	ldrh	r3, [r7, #6]
 800123c:	6838      	ldr	r0, [r7, #0]
 800123e:	4a0d      	ldr	r2, [pc, #52]	@ (8001274 <automation_get_rule+0x54>)
 8001240:	2116      	movs	r1, #22
 8001242:	fb01 f303 	mul.w	r3, r1, r3
 8001246:	441a      	add	r2, r3
 8001248:	4603      	mov	r3, r0
 800124a:	6811      	ldr	r1, [r2, #0]
 800124c:	6855      	ldr	r5, [r2, #4]
 800124e:	6894      	ldr	r4, [r2, #8]
 8001250:	68d0      	ldr	r0, [r2, #12]
 8001252:	6019      	str	r1, [r3, #0]
 8001254:	605d      	str	r5, [r3, #4]
 8001256:	609c      	str	r4, [r3, #8]
 8001258:	60d8      	str	r0, [r3, #12]
 800125a:	6911      	ldr	r1, [r2, #16]
 800125c:	6119      	str	r1, [r3, #16]
 800125e:	8a92      	ldrh	r2, [r2, #20]
 8001260:	829a      	strh	r2, [r3, #20]
	return true;
 8001262:	2301      	movs	r3, #1
}
 8001264:	4618      	mov	r0, r3
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	bcb0      	pop	{r4, r5, r7}
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	20000644 	.word	0x20000644
 8001274:	20000384 	.word	0x20000384

08001278 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 4;

void display_Setup() {
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 800127c:	f000 fbf0 	bl	8001a60 <ssd1306_Init>
}
 8001280:	bf00      	nop
 8001282:	bd80      	pop	{r7, pc}

08001284 <display_Boot>:

void display_Boot(void) {
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800128a:	2000      	movs	r0, #0
 800128c:	f000 fc52 	bl	8001b34 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001290:	2114      	movs	r1, #20
 8001292:	200a      	movs	r0, #10
 8001294:	f000 fd9a 	bl	8001dcc <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 8001298:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <display_Boot+0x44>)
 800129a:	2201      	movs	r2, #1
 800129c:	9200      	str	r2, [sp, #0]
 800129e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012a0:	480a      	ldr	r0, [pc, #40]	@ (80012cc <display_Boot+0x48>)
 80012a2:	f000 fd6d 	bl	8001d80 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 80012a6:	212d      	movs	r1, #45	@ 0x2d
 80012a8:	2019      	movs	r0, #25
 80012aa:	f000 fd8f 	bl	8001dcc <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 80012ae:	4b08      	ldr	r3, [pc, #32]	@ (80012d0 <display_Boot+0x4c>)
 80012b0:	2201      	movs	r2, #1
 80012b2:	9200      	str	r2, [sp, #0]
 80012b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012b6:	4807      	ldr	r0, [pc, #28]	@ (80012d4 <display_Boot+0x50>)
 80012b8:	f000 fd62 	bl	8001d80 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80012bc:	f000 fc52 	bl	8001b64 <ssd1306_UpdateScreen>
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	080150f8 	.word	0x080150f8
 80012cc:	080134e0 	.word	0x080134e0
 80012d0:	080150ec 	.word	0x080150ec
 80012d4:	080134ec 	.word	0x080134ec

080012d8 <display_StatusPage>:

void display_StatusPage(void) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08c      	sub	sp, #48	@ 0x30
 80012dc:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 80012de:	4bb2      	ldr	r3, [pc, #712]	@ (80015a8 <display_StatusPage+0x2d0>)
 80012e0:	881b      	ldrh	r3, [r3, #0]
 80012e2:	2b04      	cmp	r3, #4
 80012e4:	f200 821e 	bhi.w	8001724 <display_StatusPage+0x44c>
 80012e8:	a201      	add	r2, pc, #4	@ (adr r2, 80012f0 <display_StatusPage+0x18>)
 80012ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ee:	bf00      	nop
 80012f0:	08001305 	.word	0x08001305
 80012f4:	080013db 	.word	0x080013db
 80012f8:	080014c1 	.word	0x080014c1
 80012fc:	080015ed 	.word	0x080015ed
 8001300:	0800165f 	.word	0x0800165f
		case 0:
			ssd1306_Fill(Black);
 8001304:	2000      	movs	r0, #0
 8001306:	f000 fc15 	bl	8001b34 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 800130a:	2100      	movs	r1, #0
 800130c:	2019      	movs	r0, #25
 800130e:	f000 fd5d 	bl	8001dcc <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 8001312:	4ba6      	ldr	r3, [pc, #664]	@ (80015ac <display_StatusPage+0x2d4>)
 8001314:	2201      	movs	r2, #1
 8001316:	9200      	str	r2, [sp, #0]
 8001318:	cb0e      	ldmia	r3, {r1, r2, r3}
 800131a:	48a5      	ldr	r0, [pc, #660]	@ (80015b0 <display_StatusPage+0x2d8>)
 800131c:	f000 fd30 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001320:	2119      	movs	r1, #25
 8001322:	2002      	movs	r0, #2
 8001324:	f000 fd52 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 8001328:	f002 fdb2 	bl	8003e90 <modbusGetSlaveAddress>
 800132c:	4603      	mov	r3, r0
 800132e:	461a      	mov	r2, r3
 8001330:	1d3b      	adds	r3, r7, #4
 8001332:	49a0      	ldr	r1, [pc, #640]	@ (80015b4 <display_StatusPage+0x2dc>)
 8001334:	4618      	mov	r0, r3
 8001336:	f00f ff93 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800133a:	4b9f      	ldr	r3, [pc, #636]	@ (80015b8 <display_StatusPage+0x2e0>)
 800133c:	1d38      	adds	r0, r7, #4
 800133e:	2201      	movs	r2, #1
 8001340:	9200      	str	r2, [sp, #0]
 8001342:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001344:	f000 fd1c 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001348:	2128      	movs	r1, #40	@ 0x28
 800134a:	2002      	movs	r0, #2
 800134c:	f000 fd3e 	bl	8001dcc <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 8001350:	f000 fb18 	bl	8001984 <INA226_ReadBusVoltage>
 8001354:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001358:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800135c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001360:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001368:	dd09      	ble.n	800137e <display_StatusPage+0xa6>
 800136a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800136c:	f7ff f914 	bl	8000598 <__aeabi_f2d>
 8001370:	4602      	mov	r2, r0
 8001372:	460b      	mov	r3, r1
 8001374:	1d38      	adds	r0, r7, #4
 8001376:	4991      	ldr	r1, [pc, #580]	@ (80015bc <display_StatusPage+0x2e4>)
 8001378:	f00f ff72 	bl	8011260 <siprintf>
 800137c:	e008      	b.n	8001390 <display_StatusPage+0xb8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 800137e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001380:	f7ff f90a 	bl	8000598 <__aeabi_f2d>
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	1d38      	adds	r0, r7, #4
 800138a:	498d      	ldr	r1, [pc, #564]	@ (80015c0 <display_StatusPage+0x2e8>)
 800138c:	f00f ff68 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001390:	4b89      	ldr	r3, [pc, #548]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001392:	1d38      	adds	r0, r7, #4
 8001394:	2201      	movs	r2, #1
 8001396:	9200      	str	r2, [sp, #0]
 8001398:	cb0e      	ldmia	r3, {r1, r2, r3}
 800139a:	f000 fcf1 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 800139e:	2137      	movs	r1, #55	@ 0x37
 80013a0:	2002      	movs	r0, #2
 80013a2:	f000 fd13 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 80013a6:	f000 fb0d 	bl	80019c4 <INA226_ReadCurrent>
 80013aa:	eef0 7a40 	vmov.f32	s15, s0
 80013ae:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 80015c4 <display_StatusPage+0x2ec>
 80013b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013b6:	ee17 0a90 	vmov	r0, s15
 80013ba:	f7ff f8ed 	bl	8000598 <__aeabi_f2d>
 80013be:	4602      	mov	r2, r0
 80013c0:	460b      	mov	r3, r1
 80013c2:	1d38      	adds	r0, r7, #4
 80013c4:	4980      	ldr	r1, [pc, #512]	@ (80015c8 <display_StatusPage+0x2f0>)
 80013c6:	f00f ff4b 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80013ca:	4b7b      	ldr	r3, [pc, #492]	@ (80015b8 <display_StatusPage+0x2e0>)
 80013cc:	1d38      	adds	r0, r7, #4
 80013ce:	2201      	movs	r2, #1
 80013d0:	9200      	str	r2, [sp, #0]
 80013d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013d4:	f000 fcd4 	bl	8001d80 <ssd1306_WriteString>
			break;
 80013d8:	e1a4      	b.n	8001724 <display_StatusPage+0x44c>
		case 1:
			ssd1306_Fill(Black);
 80013da:	2000      	movs	r0, #0
 80013dc:	f000 fbaa 	bl	8001b34 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 80013e0:	2100      	movs	r1, #0
 80013e2:	201e      	movs	r0, #30
 80013e4:	f000 fcf2 	bl	8001dcc <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 80013e8:	4b70      	ldr	r3, [pc, #448]	@ (80015ac <display_StatusPage+0x2d4>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	9200      	str	r2, [sp, #0]
 80013ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013f0:	4876      	ldr	r0, [pc, #472]	@ (80015cc <display_StatusPage+0x2f4>)
 80013f2:	f000 fcc5 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80013f6:	2119      	movs	r1, #25
 80013f8:	2002      	movs	r0, #2
 80013fa:	f000 fce7 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80013fe:	2000      	movs	r0, #0
 8001400:	f000 fd5e 	bl	8001ec0 <io_coil_read>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <display_StatusPage+0x136>
 800140a:	4a71      	ldr	r2, [pc, #452]	@ (80015d0 <display_StatusPage+0x2f8>)
 800140c:	e000      	b.n	8001410 <display_StatusPage+0x138>
 800140e:	4a71      	ldr	r2, [pc, #452]	@ (80015d4 <display_StatusPage+0x2fc>)
 8001410:	1d3b      	adds	r3, r7, #4
 8001412:	4971      	ldr	r1, [pc, #452]	@ (80015d8 <display_StatusPage+0x300>)
 8001414:	4618      	mov	r0, r3
 8001416:	f00f ff23 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800141a:	4b67      	ldr	r3, [pc, #412]	@ (80015b8 <display_StatusPage+0x2e0>)
 800141c:	1d38      	adds	r0, r7, #4
 800141e:	2201      	movs	r2, #1
 8001420:	9200      	str	r2, [sp, #0]
 8001422:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001424:	f000 fcac 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001428:	2128      	movs	r1, #40	@ 0x28
 800142a:	2002      	movs	r0, #2
 800142c:	f000 fcce 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 8001430:	2001      	movs	r0, #1
 8001432:	f000 fd45 	bl	8001ec0 <io_coil_read>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <display_StatusPage+0x168>
 800143c:	4a64      	ldr	r2, [pc, #400]	@ (80015d0 <display_StatusPage+0x2f8>)
 800143e:	e000      	b.n	8001442 <display_StatusPage+0x16a>
 8001440:	4a64      	ldr	r2, [pc, #400]	@ (80015d4 <display_StatusPage+0x2fc>)
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	4965      	ldr	r1, [pc, #404]	@ (80015dc <display_StatusPage+0x304>)
 8001446:	4618      	mov	r0, r3
 8001448:	f00f ff0a 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800144c:	4b5a      	ldr	r3, [pc, #360]	@ (80015b8 <display_StatusPage+0x2e0>)
 800144e:	1d38      	adds	r0, r7, #4
 8001450:	2201      	movs	r2, #1
 8001452:	9200      	str	r2, [sp, #0]
 8001454:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001456:	f000 fc93 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 800145a:	2119      	movs	r1, #25
 800145c:	203c      	movs	r0, #60	@ 0x3c
 800145e:	f000 fcb5 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 8001462:	2002      	movs	r0, #2
 8001464:	f000 fd2c 	bl	8001ec0 <io_coil_read>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <display_StatusPage+0x19a>
 800146e:	4a58      	ldr	r2, [pc, #352]	@ (80015d0 <display_StatusPage+0x2f8>)
 8001470:	e000      	b.n	8001474 <display_StatusPage+0x19c>
 8001472:	4a58      	ldr	r2, [pc, #352]	@ (80015d4 <display_StatusPage+0x2fc>)
 8001474:	1d3b      	adds	r3, r7, #4
 8001476:	495a      	ldr	r1, [pc, #360]	@ (80015e0 <display_StatusPage+0x308>)
 8001478:	4618      	mov	r0, r3
 800147a:	f00f fef1 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800147e:	4b4e      	ldr	r3, [pc, #312]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001480:	1d38      	adds	r0, r7, #4
 8001482:	2201      	movs	r2, #1
 8001484:	9200      	str	r2, [sp, #0]
 8001486:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001488:	f000 fc7a 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 800148c:	2128      	movs	r1, #40	@ 0x28
 800148e:	203c      	movs	r0, #60	@ 0x3c
 8001490:	f000 fc9c 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001494:	2003      	movs	r0, #3
 8001496:	f000 fd13 	bl	8001ec0 <io_coil_read>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <display_StatusPage+0x1cc>
 80014a0:	4a4b      	ldr	r2, [pc, #300]	@ (80015d0 <display_StatusPage+0x2f8>)
 80014a2:	e000      	b.n	80014a6 <display_StatusPage+0x1ce>
 80014a4:	4a4b      	ldr	r2, [pc, #300]	@ (80015d4 <display_StatusPage+0x2fc>)
 80014a6:	1d3b      	adds	r3, r7, #4
 80014a8:	494e      	ldr	r1, [pc, #312]	@ (80015e4 <display_StatusPage+0x30c>)
 80014aa:	4618      	mov	r0, r3
 80014ac:	f00f fed8 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80014b0:	4b41      	ldr	r3, [pc, #260]	@ (80015b8 <display_StatusPage+0x2e0>)
 80014b2:	1d38      	adds	r0, r7, #4
 80014b4:	2201      	movs	r2, #1
 80014b6:	9200      	str	r2, [sp, #0]
 80014b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014ba:	f000 fc61 	bl	8001d80 <ssd1306_WriteString>
			break;
 80014be:	e131      	b.n	8001724 <display_StatusPage+0x44c>
		case 2:
			ssd1306_Fill(Black);
 80014c0:	2000      	movs	r0, #0
 80014c2:	f000 fb37 	bl	8001b34 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 80014c6:	2100      	movs	r1, #0
 80014c8:	2004      	movs	r0, #4
 80014ca:	f000 fc7f 	bl	8001dcc <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 80014ce:	4b37      	ldr	r3, [pc, #220]	@ (80015ac <display_StatusPage+0x2d4>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	9200      	str	r2, [sp, #0]
 80014d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014d6:	4844      	ldr	r0, [pc, #272]	@ (80015e8 <display_StatusPage+0x310>)
 80014d8:	f000 fc52 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80014dc:	2119      	movs	r1, #25
 80014de:	2002      	movs	r0, #2
 80014e0:	f000 fc74 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 80014e4:	2000      	movs	r0, #0
 80014e6:	f000 fd65 	bl	8001fb4 <io_discrete_in_read>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <display_StatusPage+0x21c>
 80014f0:	4a37      	ldr	r2, [pc, #220]	@ (80015d0 <display_StatusPage+0x2f8>)
 80014f2:	e000      	b.n	80014f6 <display_StatusPage+0x21e>
 80014f4:	4a37      	ldr	r2, [pc, #220]	@ (80015d4 <display_StatusPage+0x2fc>)
 80014f6:	1d3b      	adds	r3, r7, #4
 80014f8:	4937      	ldr	r1, [pc, #220]	@ (80015d8 <display_StatusPage+0x300>)
 80014fa:	4618      	mov	r0, r3
 80014fc:	f00f feb0 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001500:	4b2d      	ldr	r3, [pc, #180]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001502:	1d38      	adds	r0, r7, #4
 8001504:	2201      	movs	r2, #1
 8001506:	9200      	str	r2, [sp, #0]
 8001508:	cb0e      	ldmia	r3, {r1, r2, r3}
 800150a:	f000 fc39 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800150e:	2128      	movs	r1, #40	@ 0x28
 8001510:	2002      	movs	r0, #2
 8001512:	f000 fc5b 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 8001516:	2001      	movs	r0, #1
 8001518:	f000 fd4c 	bl	8001fb4 <io_discrete_in_read>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <display_StatusPage+0x24e>
 8001522:	4a2b      	ldr	r2, [pc, #172]	@ (80015d0 <display_StatusPage+0x2f8>)
 8001524:	e000      	b.n	8001528 <display_StatusPage+0x250>
 8001526:	4a2b      	ldr	r2, [pc, #172]	@ (80015d4 <display_StatusPage+0x2fc>)
 8001528:	1d3b      	adds	r3, r7, #4
 800152a:	492c      	ldr	r1, [pc, #176]	@ (80015dc <display_StatusPage+0x304>)
 800152c:	4618      	mov	r0, r3
 800152e:	f00f fe97 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001532:	4b21      	ldr	r3, [pc, #132]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001534:	1d38      	adds	r0, r7, #4
 8001536:	2201      	movs	r2, #1
 8001538:	9200      	str	r2, [sp, #0]
 800153a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800153c:	f000 fc20 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001540:	2119      	movs	r1, #25
 8001542:	203c      	movs	r0, #60	@ 0x3c
 8001544:	f000 fc42 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001548:	2002      	movs	r0, #2
 800154a:	f000 fd33 	bl	8001fb4 <io_discrete_in_read>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <display_StatusPage+0x280>
 8001554:	4a1e      	ldr	r2, [pc, #120]	@ (80015d0 <display_StatusPage+0x2f8>)
 8001556:	e000      	b.n	800155a <display_StatusPage+0x282>
 8001558:	4a1e      	ldr	r2, [pc, #120]	@ (80015d4 <display_StatusPage+0x2fc>)
 800155a:	1d3b      	adds	r3, r7, #4
 800155c:	4920      	ldr	r1, [pc, #128]	@ (80015e0 <display_StatusPage+0x308>)
 800155e:	4618      	mov	r0, r3
 8001560:	f00f fe7e 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001564:	4b14      	ldr	r3, [pc, #80]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001566:	1d38      	adds	r0, r7, #4
 8001568:	2201      	movs	r2, #1
 800156a:	9200      	str	r2, [sp, #0]
 800156c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800156e:	f000 fc07 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001572:	2128      	movs	r1, #40	@ 0x28
 8001574:	203c      	movs	r0, #60	@ 0x3c
 8001576:	f000 fc29 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 800157a:	2003      	movs	r0, #3
 800157c:	f000 fd1a 	bl	8001fb4 <io_discrete_in_read>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <display_StatusPage+0x2b2>
 8001586:	4a12      	ldr	r2, [pc, #72]	@ (80015d0 <display_StatusPage+0x2f8>)
 8001588:	e000      	b.n	800158c <display_StatusPage+0x2b4>
 800158a:	4a12      	ldr	r2, [pc, #72]	@ (80015d4 <display_StatusPage+0x2fc>)
 800158c:	1d3b      	adds	r3, r7, #4
 800158e:	4915      	ldr	r1, [pc, #84]	@ (80015e4 <display_StatusPage+0x30c>)
 8001590:	4618      	mov	r0, r3
 8001592:	f00f fe65 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001596:	4b08      	ldr	r3, [pc, #32]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001598:	1d38      	adds	r0, r7, #4
 800159a:	2201      	movs	r2, #1
 800159c:	9200      	str	r2, [sp, #0]
 800159e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015a0:	f000 fbee 	bl	8001d80 <ssd1306_WriteString>
			break;
 80015a4:	e0be      	b.n	8001724 <display_StatusPage+0x44c>
 80015a6:	bf00      	nop
 80015a8:	20000646 	.word	0x20000646
 80015ac:	080150f8 	.word	0x080150f8
 80015b0:	080134f8 	.word	0x080134f8
 80015b4:	08013500 	.word	0x08013500
 80015b8:	080150e0 	.word	0x080150e0
 80015bc:	08013514 	.word	0x08013514
 80015c0:	08013524 	.word	0x08013524
 80015c4:	447a0000 	.word	0x447a0000
 80015c8:	08013534 	.word	0x08013534
 80015cc:	08013544 	.word	0x08013544
 80015d0:	0801354c 	.word	0x0801354c
 80015d4:	08013550 	.word	0x08013550
 80015d8:	08013554 	.word	0x08013554
 80015dc:	0801355c 	.word	0x0801355c
 80015e0:	08013564 	.word	0x08013564
 80015e4:	0801356c 	.word	0x0801356c
 80015e8:	08013574 	.word	0x08013574
		case 3:
			ssd1306_Fill(Black);
 80015ec:	2000      	movs	r0, #0
 80015ee:	f000 faa1 	bl	8001b34 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 80015f2:	2100      	movs	r1, #0
 80015f4:	2002      	movs	r0, #2
 80015f6:	f000 fbe9 	bl	8001dcc <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 80015fa:	4b57      	ldr	r3, [pc, #348]	@ (8001758 <display_StatusPage+0x480>)
 80015fc:	2201      	movs	r2, #1
 80015fe:	9200      	str	r2, [sp, #0]
 8001600:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001602:	4856      	ldr	r0, [pc, #344]	@ (800175c <display_StatusPage+0x484>)
 8001604:	f000 fbbc 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001608:	2119      	movs	r1, #25
 800160a:	2002      	movs	r0, #2
 800160c:	f000 fbde 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001610:	2000      	movs	r0, #0
 8001612:	f000 fd41 	bl	8002098 <io_holding_reg_read>
 8001616:	4603      	mov	r3, r0
 8001618:	461a      	mov	r2, r3
 800161a:	1d3b      	adds	r3, r7, #4
 800161c:	4950      	ldr	r1, [pc, #320]	@ (8001760 <display_StatusPage+0x488>)
 800161e:	4618      	mov	r0, r3
 8001620:	f00f fe1e 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001624:	4b4f      	ldr	r3, [pc, #316]	@ (8001764 <display_StatusPage+0x48c>)
 8001626:	1d38      	adds	r0, r7, #4
 8001628:	2201      	movs	r2, #1
 800162a:	9200      	str	r2, [sp, #0]
 800162c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800162e:	f000 fba7 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001632:	2128      	movs	r1, #40	@ 0x28
 8001634:	2002      	movs	r0, #2
 8001636:	f000 fbc9 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 800163a:	2001      	movs	r0, #1
 800163c:	f000 fd2c 	bl	8002098 <io_holding_reg_read>
 8001640:	4603      	mov	r3, r0
 8001642:	461a      	mov	r2, r3
 8001644:	1d3b      	adds	r3, r7, #4
 8001646:	4948      	ldr	r1, [pc, #288]	@ (8001768 <display_StatusPage+0x490>)
 8001648:	4618      	mov	r0, r3
 800164a:	f00f fe09 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800164e:	4b45      	ldr	r3, [pc, #276]	@ (8001764 <display_StatusPage+0x48c>)
 8001650:	1d38      	adds	r0, r7, #4
 8001652:	2201      	movs	r2, #1
 8001654:	9200      	str	r2, [sp, #0]
 8001656:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001658:	f000 fb92 	bl	8001d80 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 800165c:	e062      	b.n	8001724 <display_StatusPage+0x44c>
		case 4:
			ssd1306_Fill(Black);
 800165e:	2000      	movs	r0, #0
 8001660:	f000 fa68 	bl	8001b34 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001664:	2100      	movs	r1, #0
 8001666:	200c      	movs	r0, #12
 8001668:	f000 fbb0 	bl	8001dcc <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 800166c:	4b3a      	ldr	r3, [pc, #232]	@ (8001758 <display_StatusPage+0x480>)
 800166e:	2201      	movs	r2, #1
 8001670:	9200      	str	r2, [sp, #0]
 8001672:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001674:	483d      	ldr	r0, [pc, #244]	@ (800176c <display_StatusPage+0x494>)
 8001676:	f000 fb83 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800167a:	2119      	movs	r1, #25
 800167c:	2002      	movs	r0, #2
 800167e:	f000 fba5 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001682:	2000      	movs	r0, #0
 8001684:	f000 fdac 	bl	80021e0 <io_input_reg_read>
 8001688:	4603      	mov	r3, r0
 800168a:	461a      	mov	r2, r3
 800168c:	1d3b      	adds	r3, r7, #4
 800168e:	4934      	ldr	r1, [pc, #208]	@ (8001760 <display_StatusPage+0x488>)
 8001690:	4618      	mov	r0, r3
 8001692:	f00f fde5 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001696:	4b33      	ldr	r3, [pc, #204]	@ (8001764 <display_StatusPage+0x48c>)
 8001698:	1d38      	adds	r0, r7, #4
 800169a:	2201      	movs	r2, #1
 800169c:	9200      	str	r2, [sp, #0]
 800169e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016a0:	f000 fb6e 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80016a4:	2128      	movs	r1, #40	@ 0x28
 80016a6:	2002      	movs	r0, #2
 80016a8:	f000 fb90 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 80016ac:	2001      	movs	r0, #1
 80016ae:	f000 fd97 	bl	80021e0 <io_input_reg_read>
 80016b2:	4603      	mov	r3, r0
 80016b4:	461a      	mov	r2, r3
 80016b6:	1d3b      	adds	r3, r7, #4
 80016b8:	492b      	ldr	r1, [pc, #172]	@ (8001768 <display_StatusPage+0x490>)
 80016ba:	4618      	mov	r0, r3
 80016bc:	f00f fdd0 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80016c0:	4b28      	ldr	r3, [pc, #160]	@ (8001764 <display_StatusPage+0x48c>)
 80016c2:	1d38      	adds	r0, r7, #4
 80016c4:	2201      	movs	r2, #1
 80016c6:	9200      	str	r2, [sp, #0]
 80016c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016ca:	f000 fb59 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80016ce:	2119      	movs	r1, #25
 80016d0:	203c      	movs	r0, #60	@ 0x3c
 80016d2:	f000 fb7b 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 80016d6:	2002      	movs	r0, #2
 80016d8:	f000 fd82 	bl	80021e0 <io_input_reg_read>
 80016dc:	4603      	mov	r3, r0
 80016de:	461a      	mov	r2, r3
 80016e0:	1d3b      	adds	r3, r7, #4
 80016e2:	4923      	ldr	r1, [pc, #140]	@ (8001770 <display_StatusPage+0x498>)
 80016e4:	4618      	mov	r0, r3
 80016e6:	f00f fdbb 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80016ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001764 <display_StatusPage+0x48c>)
 80016ec:	1d38      	adds	r0, r7, #4
 80016ee:	2201      	movs	r2, #1
 80016f0:	9200      	str	r2, [sp, #0]
 80016f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016f4:	f000 fb44 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 80016f8:	2128      	movs	r1, #40	@ 0x28
 80016fa:	203c      	movs	r0, #60	@ 0x3c
 80016fc:	f000 fb66 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001700:	2003      	movs	r0, #3
 8001702:	f000 fd6d 	bl	80021e0 <io_input_reg_read>
 8001706:	4603      	mov	r3, r0
 8001708:	461a      	mov	r2, r3
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	4919      	ldr	r1, [pc, #100]	@ (8001774 <display_StatusPage+0x49c>)
 800170e:	4618      	mov	r0, r3
 8001710:	f00f fda6 	bl	8011260 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001714:	4b13      	ldr	r3, [pc, #76]	@ (8001764 <display_StatusPage+0x48c>)
 8001716:	1d38      	adds	r0, r7, #4
 8001718:	2201      	movs	r2, #1
 800171a:	9200      	str	r2, [sp, #0]
 800171c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800171e:	f000 fb2f 	bl	8001d80 <ssd1306_WriteString>
			break;
 8001722:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001724:	2138      	movs	r1, #56	@ 0x38
 8001726:	206e      	movs	r0, #110	@ 0x6e
 8001728:	f000 fb50 	bl	8001dcc <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 800172c:	4b12      	ldr	r3, [pc, #72]	@ (8001778 <display_StatusPage+0x4a0>)
 800172e:	881b      	ldrh	r3, [r3, #0]
 8001730:	461a      	mov	r2, r3
 8001732:	4b12      	ldr	r3, [pc, #72]	@ (800177c <display_StatusPage+0x4a4>)
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	1d38      	adds	r0, r7, #4
 8001738:	4911      	ldr	r1, [pc, #68]	@ (8001780 <display_StatusPage+0x4a8>)
 800173a:	f00f fd91 	bl	8011260 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 800173e:	4b09      	ldr	r3, [pc, #36]	@ (8001764 <display_StatusPage+0x48c>)
 8001740:	1d38      	adds	r0, r7, #4
 8001742:	2201      	movs	r2, #1
 8001744:	9200      	str	r2, [sp, #0]
 8001746:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001748:	f000 fb1a 	bl	8001d80 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 800174c:	f000 fa0a 	bl	8001b64 <ssd1306_UpdateScreen>
}
 8001750:	bf00      	nop
 8001752:	3728      	adds	r7, #40	@ 0x28
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	080150f8 	.word	0x080150f8
 800175c:	08013580 	.word	0x08013580
 8001760:	0801358c 	.word	0x0801358c
 8001764:	080150e0 	.word	0x080150e0
 8001768:	08013594 	.word	0x08013594
 800176c:	0801359c 	.word	0x0801359c
 8001770:	080135a8 	.word	0x080135a8
 8001774:	080135b0 	.word	0x080135b0
 8001778:	20000646 	.word	0x20000646
 800177c:	20000000 	.word	0x20000000
 8001780:	080135b8 	.word	0x080135b8

08001784 <display_BtnPress>:

void display_BtnPress() {
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001788:	4b09      	ldr	r3, [pc, #36]	@ (80017b0 <display_BtnPress+0x2c>)
 800178a:	881a      	ldrh	r2, [r3, #0]
 800178c:	4b09      	ldr	r3, [pc, #36]	@ (80017b4 <display_BtnPress+0x30>)
 800178e:	881b      	ldrh	r3, [r3, #0]
 8001790:	429a      	cmp	r2, r3
 8001792:	d103      	bne.n	800179c <display_BtnPress+0x18>
		currentPage = 0;
 8001794:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <display_BtnPress+0x2c>)
 8001796:	2200      	movs	r2, #0
 8001798:	801a      	strh	r2, [r3, #0]
 800179a:	e005      	b.n	80017a8 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 800179c:	4b04      	ldr	r3, [pc, #16]	@ (80017b0 <display_BtnPress+0x2c>)
 800179e:	881b      	ldrh	r3, [r3, #0]
 80017a0:	3301      	adds	r3, #1
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	4b02      	ldr	r3, [pc, #8]	@ (80017b0 <display_BtnPress+0x2c>)
 80017a6:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 80017a8:	f7ff fd96 	bl	80012d8 <display_StatusPage>
}
 80017ac:	bf00      	nop
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	20000646 	.word	0x20000646
 80017b4:	20000000 	.word	0x20000000

080017b8 <display_setPage>:

void display_setPage(uint16_t page) {
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	4603      	mov	r3, r0
 80017c0:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 80017c2:	4b07      	ldr	r3, [pc, #28]	@ (80017e0 <display_setPage+0x28>)
 80017c4:	881b      	ldrh	r3, [r3, #0]
 80017c6:	88fa      	ldrh	r2, [r7, #6]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d803      	bhi.n	80017d4 <display_setPage+0x1c>
	currentPage = page;
 80017cc:	4a05      	ldr	r2, [pc, #20]	@ (80017e4 <display_setPage+0x2c>)
 80017ce:	88fb      	ldrh	r3, [r7, #6]
 80017d0:	8013      	strh	r3, [r2, #0]
 80017d2:	e000      	b.n	80017d6 <display_setPage+0x1e>
	if (page > endPage) return;
 80017d4:	bf00      	nop
}
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	20000000 	.word	0x20000000
 80017e4:	20000646 	.word	0x20000646

080017e8 <I2C_Setup>:

//#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 80017f0:	4a04      	ldr	r2, [pc, #16]	@ (8001804 <I2C_Setup+0x1c>)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6013      	str	r3, [r2, #0]
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	20000648 	.word	0x20000648

08001808 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af02      	add	r7, sp, #8
 800180e:	4603      	mov	r3, r0
 8001810:	6039      	str	r1, [r7, #0]
 8001812:	80fb      	strh	r3, [r7, #6]
 8001814:	4613      	mov	r3, r2
 8001816:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8001818:	4b07      	ldr	r3, [pc, #28]	@ (8001838 <I2C_Transmit+0x30>)
 800181a:	6818      	ldr	r0, [r3, #0]
 800181c:	88bb      	ldrh	r3, [r7, #4]
 800181e:	88f9      	ldrh	r1, [r7, #6]
 8001820:	f04f 32ff 	mov.w	r2, #4294967295
 8001824:	9200      	str	r2, [sp, #0]
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	f005 fe5a 	bl	80074e0 <HAL_I2C_Master_Transmit>
 800182c:	4603      	mov	r3, r0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	20000648 	.word	0x20000648

0800183c <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af02      	add	r7, sp, #8
 8001842:	4603      	mov	r3, r0
 8001844:	6039      	str	r1, [r7, #0]
 8001846:	80fb      	strh	r3, [r7, #6]
 8001848:	4613      	mov	r3, r2
 800184a:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 800184c:	4b07      	ldr	r3, [pc, #28]	@ (800186c <I2C_Receive+0x30>)
 800184e:	6818      	ldr	r0, [r3, #0]
 8001850:	88bb      	ldrh	r3, [r7, #4]
 8001852:	88f9      	ldrh	r1, [r7, #6]
 8001854:	f04f 32ff 	mov.w	r2, #4294967295
 8001858:	9200      	str	r2, [sp, #0]
 800185a:	683a      	ldr	r2, [r7, #0]
 800185c:	f005 ff58 	bl	8007710 <HAL_I2C_Master_Receive>
 8001860:	4603      	mov	r3, r0
}
 8001862:	4618      	mov	r0, r3
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	20000648 	.word	0x20000648

08001870 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8001870:	b580      	push	{r7, lr}
 8001872:	b086      	sub	sp, #24
 8001874:	af00      	add	r7, sp, #0
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	4608      	mov	r0, r1
 800187a:	4611      	mov	r1, r2
 800187c:	461a      	mov	r2, r3
 800187e:	4603      	mov	r3, r0
 8001880:	817b      	strh	r3, [r7, #10]
 8001882:	460b      	mov	r3, r1
 8001884:	727b      	strb	r3, [r7, #9]
 8001886:	4613      	mov	r3, r2
 8001888:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 800188a:	897b      	ldrh	r3, [r7, #10]
 800188c:	005b      	lsls	r3, r3, #1
 800188e:	b29b      	uxth	r3, r3
 8001890:	f107 0109 	add.w	r1, r7, #9
 8001894:	2201      	movs	r2, #1
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff ffb6 	bl	8001808 <I2C_Transmit>
 800189c:	4603      	mov	r3, r0
 800189e:	75fb      	strb	r3, [r7, #23]
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 80018a0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	f043 0301 	orr.w	r3, r3, #1
 80018ac:	b21b      	sxth	r3, r3
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	88fa      	ldrh	r2, [r7, #6]
 80018b2:	68f9      	ldr	r1, [r7, #12]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff ffc1 	bl	800183c <I2C_Receive>
 80018ba:	4603      	mov	r3, r0
 80018bc:	75fb      	strb	r3, [r7, #23]
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
		usb_serial_println(msg);
		return;
	}
#endif
}
 80018be:	bf00      	nop
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b084      	sub	sp, #16
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	4603      	mov	r3, r0
 80018ce:	460a      	mov	r2, r1
 80018d0:	71fb      	strb	r3, [r7, #7]
 80018d2:	4613      	mov	r3, r2
 80018d4:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 80018da:	88bb      	ldrh	r3, [r7, #4]
 80018dc:	0a1b      	lsrs	r3, r3, #8
 80018de:	b29b      	uxth	r3, r3
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 80018e4:	88bb      	ldrh	r3, [r7, #4]
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 80018ea:	f107 030c 	add.w	r3, r7, #12
 80018ee:	2203      	movs	r2, #3
 80018f0:	4619      	mov	r1, r3
 80018f2:	2080      	movs	r0, #128	@ 0x80
 80018f4:	f7ff ff88 	bl	8001808 <I2C_Transmit>
}
 80018f8:	bf00      	nop
 80018fa:	3710      	adds	r7, #16
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}

08001900 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 800190a:	79fa      	ldrb	r2, [r7, #7]
 800190c:	f107 000c 	add.w	r0, r7, #12
 8001910:	2302      	movs	r3, #2
 8001912:	2140      	movs	r1, #64	@ 0x40
 8001914:	f7ff ffac 	bl	8001870 <I2C_Read>
    return (data[0] << 8) | data[1];
 8001918:	7b3b      	ldrb	r3, [r7, #12]
 800191a:	b21b      	sxth	r3, r3
 800191c:	021b      	lsls	r3, r3, #8
 800191e:	b21a      	sxth	r2, r3
 8001920:	7b7b      	ldrb	r3, [r7, #13]
 8001922:	b21b      	sxth	r3, r3
 8001924:	4313      	orrs	r3, r2
 8001926:	b21b      	sxth	r3, r3
 8001928:	b29b      	uxth	r3, r3
}
 800192a:	4618      	mov	r0, r3
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 800193c:	4a0a      	ldr	r2, [pc, #40]	@ (8001968 <INA226_Init+0x34>)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4610      	mov	r0, r2
 8001942:	4619      	mov	r1, r3
 8001944:	2354      	movs	r3, #84	@ 0x54
 8001946:	461a      	mov	r2, r3
 8001948:	f00f fd89 	bl	801145e <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 800194c:	f244 1127 	movw	r1, #16679	@ 0x4127
 8001950:	2000      	movs	r0, #0
 8001952:	f7ff ffb8 	bl	80018c6 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 8001956:	f240 1155 	movw	r1, #341	@ 0x155
 800195a:	2005      	movs	r0, #5
 800195c:	f7ff ffb3 	bl	80018c6 <INA226_WriteRegister>
}
 8001960:	bf00      	nop
 8001962:	3708      	adds	r7, #8
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	2000064c 	.word	0x2000064c

0800196c <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8001974:	2002      	movs	r0, #2
 8001976:	f7ff ffc3 	bl	8001900 <INA226_ReadRegister>
 800197a:	4603      	mov	r3, r0
}
 800197c:	4618      	mov	r0, r3
 800197e:	3708      	adds	r7, #8
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}

08001984 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8001988:	2000      	movs	r0, #0
 800198a:	f7ff ffef 	bl	800196c <INA226_ReadBusVoltageRaw>
 800198e:	4603      	mov	r3, r0
 8001990:	ee07 3a90 	vmov	s15, r3
 8001994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001998:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80019a8 <INA226_ReadBusVoltage+0x24>
 800199c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80019a0:	eeb0 0a67 	vmov.f32	s0, s15
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	3aa3d70a 	.word	0x3aa3d70a

080019ac <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 80019b4:	2004      	movs	r0, #4
 80019b6:	f7ff ffa3 	bl	8001900 <INA226_ReadRegister>
 80019ba:	4603      	mov	r3, r0
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 80019c8:	2000      	movs	r0, #0
 80019ca:	f7ff ffef 	bl	80019ac <INA226_ReadCurrentRaw>
 80019ce:	4603      	mov	r3, r0
 80019d0:	ee07 3a90 	vmov	s15, r3
 80019d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019d8:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80019e8 <INA226_ReadCurrent+0x24>
 80019dc:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80019e0:	eeb0 0a67 	vmov.f32	s0, s15
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	391d4952 	.word	0x391d4952

080019ec <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80019f0:	bf00      	nop
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
	...

080019fc <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af04      	add	r7, sp, #16
 8001a02:	4603      	mov	r3, r0
 8001a04:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0a:	9302      	str	r3, [sp, #8]
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	9301      	str	r3, [sp, #4]
 8001a10:	1dfb      	adds	r3, r7, #7
 8001a12:	9300      	str	r3, [sp, #0]
 8001a14:	2301      	movs	r3, #1
 8001a16:	2200      	movs	r2, #0
 8001a18:	2178      	movs	r1, #120	@ 0x78
 8001a1a:	4803      	ldr	r0, [pc, #12]	@ (8001a28 <ssd1306_WriteCommand+0x2c>)
 8001a1c:	f005 ff6e 	bl	80078fc <HAL_I2C_Mem_Write>
}
 8001a20:	bf00      	nop
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20001390 	.word	0x20001390

08001a2c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af04      	add	r7, sp, #16
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a3e:	9202      	str	r2, [sp, #8]
 8001a40:	9301      	str	r3, [sp, #4]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	9300      	str	r3, [sp, #0]
 8001a46:	2301      	movs	r3, #1
 8001a48:	2240      	movs	r2, #64	@ 0x40
 8001a4a:	2178      	movs	r1, #120	@ 0x78
 8001a4c:	4803      	ldr	r0, [pc, #12]	@ (8001a5c <ssd1306_WriteData+0x30>)
 8001a4e:	f005 ff55 	bl	80078fc <HAL_I2C_Mem_Write>
}
 8001a52:	bf00      	nop
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20001390 	.word	0x20001390

08001a60 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001a64:	f7ff ffc2 	bl	80019ec <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001a68:	2064      	movs	r0, #100	@ 0x64
 8001a6a:	f002 ffe1 	bl	8004a30 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001a6e:	2000      	movs	r0, #0
 8001a70:	f000 f9d8 	bl	8001e24 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001a74:	2020      	movs	r0, #32
 8001a76:	f7ff ffc1 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	f7ff ffbe 	bl	80019fc <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001a80:	20b0      	movs	r0, #176	@ 0xb0
 8001a82:	f7ff ffbb 	bl	80019fc <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001a86:	20c8      	movs	r0, #200	@ 0xc8
 8001a88:	f7ff ffb8 	bl	80019fc <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001a8c:	2000      	movs	r0, #0
 8001a8e:	f7ff ffb5 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001a92:	2010      	movs	r0, #16
 8001a94:	f7ff ffb2 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001a98:	2040      	movs	r0, #64	@ 0x40
 8001a9a:	f7ff ffaf 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001a9e:	20ff      	movs	r0, #255	@ 0xff
 8001aa0:	f000 f9ac 	bl	8001dfc <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001aa4:	20a1      	movs	r0, #161	@ 0xa1
 8001aa6:	f7ff ffa9 	bl	80019fc <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001aaa:	20a6      	movs	r0, #166	@ 0xa6
 8001aac:	f7ff ffa6 	bl	80019fc <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001ab0:	20a8      	movs	r0, #168	@ 0xa8
 8001ab2:	f7ff ffa3 	bl	80019fc <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001ab6:	203f      	movs	r0, #63	@ 0x3f
 8001ab8:	f7ff ffa0 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001abc:	20a4      	movs	r0, #164	@ 0xa4
 8001abe:	f7ff ff9d 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001ac2:	20d3      	movs	r0, #211	@ 0xd3
 8001ac4:	f7ff ff9a 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001ac8:	2000      	movs	r0, #0
 8001aca:	f7ff ff97 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001ace:	20d5      	movs	r0, #213	@ 0xd5
 8001ad0:	f7ff ff94 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001ad4:	20f0      	movs	r0, #240	@ 0xf0
 8001ad6:	f7ff ff91 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001ada:	20d9      	movs	r0, #217	@ 0xd9
 8001adc:	f7ff ff8e 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001ae0:	2022      	movs	r0, #34	@ 0x22
 8001ae2:	f7ff ff8b 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001ae6:	20da      	movs	r0, #218	@ 0xda
 8001ae8:	f7ff ff88 	bl	80019fc <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001aec:	2012      	movs	r0, #18
 8001aee:	f7ff ff85 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001af2:	20db      	movs	r0, #219	@ 0xdb
 8001af4:	f7ff ff82 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001af8:	2020      	movs	r0, #32
 8001afa:	f7ff ff7f 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001afe:	208d      	movs	r0, #141	@ 0x8d
 8001b00:	f7ff ff7c 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001b04:	2014      	movs	r0, #20
 8001b06:	f7ff ff79 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001b0a:	2001      	movs	r0, #1
 8001b0c:	f000 f98a 	bl	8001e24 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001b10:	2000      	movs	r0, #0
 8001b12:	f000 f80f 	bl	8001b34 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001b16:	f000 f825 	bl	8001b64 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001b1a:	4b05      	ldr	r3, [pc, #20]	@ (8001b30 <ssd1306_Init+0xd0>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001b20:	4b03      	ldr	r3, [pc, #12]	@ (8001b30 <ssd1306_Init+0xd0>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001b26:	4b02      	ldr	r3, [pc, #8]	@ (8001b30 <ssd1306_Init+0xd0>)
 8001b28:	2201      	movs	r2, #1
 8001b2a:	711a      	strb	r2, [r3, #4]
}
 8001b2c:	bf00      	nop
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	20000aa0 	.word	0x20000aa0

08001b34 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001b3e:	79fb      	ldrb	r3, [r7, #7]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d101      	bne.n	8001b48 <ssd1306_Fill+0x14>
 8001b44:	2300      	movs	r3, #0
 8001b46:	e000      	b.n	8001b4a <ssd1306_Fill+0x16>
 8001b48:	23ff      	movs	r3, #255	@ 0xff
 8001b4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4803      	ldr	r0, [pc, #12]	@ (8001b60 <ssd1306_Fill+0x2c>)
 8001b52:	f00f fc04 	bl	801135e <memset>
}
 8001b56:	bf00      	nop
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	200006a0 	.word	0x200006a0

08001b64 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	71fb      	strb	r3, [r7, #7]
 8001b6e:	e016      	b.n	8001b9e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	3b50      	subs	r3, #80	@ 0x50
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7ff ff40 	bl	80019fc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	f7ff ff3d 	bl	80019fc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001b82:	2010      	movs	r0, #16
 8001b84:	f7ff ff3a 	bl	80019fc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	01db      	lsls	r3, r3, #7
 8001b8c:	4a08      	ldr	r2, [pc, #32]	@ (8001bb0 <ssd1306_UpdateScreen+0x4c>)
 8001b8e:	4413      	add	r3, r2
 8001b90:	2180      	movs	r1, #128	@ 0x80
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7ff ff4a 	bl	8001a2c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001b98:	79fb      	ldrb	r3, [r7, #7]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	71fb      	strb	r3, [r7, #7]
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	2b07      	cmp	r3, #7
 8001ba2:	d9e5      	bls.n	8001b70 <ssd1306_UpdateScreen+0xc>
    }
}
 8001ba4:	bf00      	nop
 8001ba6:	bf00      	nop
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	200006a0 	.word	0x200006a0

08001bb4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	71fb      	strb	r3, [r7, #7]
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	71bb      	strb	r3, [r7, #6]
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	db3d      	blt.n	8001c4a <ssd1306_DrawPixel+0x96>
 8001bce:	79bb      	ldrb	r3, [r7, #6]
 8001bd0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001bd2:	d83a      	bhi.n	8001c4a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001bd4:	797b      	ldrb	r3, [r7, #5]
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d11a      	bne.n	8001c10 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001bda:	79fa      	ldrb	r2, [r7, #7]
 8001bdc:	79bb      	ldrb	r3, [r7, #6]
 8001bde:	08db      	lsrs	r3, r3, #3
 8001be0:	b2d8      	uxtb	r0, r3
 8001be2:	4603      	mov	r3, r0
 8001be4:	01db      	lsls	r3, r3, #7
 8001be6:	4413      	add	r3, r2
 8001be8:	4a1b      	ldr	r2, [pc, #108]	@ (8001c58 <ssd1306_DrawPixel+0xa4>)
 8001bea:	5cd3      	ldrb	r3, [r2, r3]
 8001bec:	b25a      	sxtb	r2, r3
 8001bee:	79bb      	ldrb	r3, [r7, #6]
 8001bf0:	f003 0307 	and.w	r3, r3, #7
 8001bf4:	2101      	movs	r1, #1
 8001bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfa:	b25b      	sxtb	r3, r3
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	b259      	sxtb	r1, r3
 8001c00:	79fa      	ldrb	r2, [r7, #7]
 8001c02:	4603      	mov	r3, r0
 8001c04:	01db      	lsls	r3, r3, #7
 8001c06:	4413      	add	r3, r2
 8001c08:	b2c9      	uxtb	r1, r1
 8001c0a:	4a13      	ldr	r2, [pc, #76]	@ (8001c58 <ssd1306_DrawPixel+0xa4>)
 8001c0c:	54d1      	strb	r1, [r2, r3]
 8001c0e:	e01d      	b.n	8001c4c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001c10:	79fa      	ldrb	r2, [r7, #7]
 8001c12:	79bb      	ldrb	r3, [r7, #6]
 8001c14:	08db      	lsrs	r3, r3, #3
 8001c16:	b2d8      	uxtb	r0, r3
 8001c18:	4603      	mov	r3, r0
 8001c1a:	01db      	lsls	r3, r3, #7
 8001c1c:	4413      	add	r3, r2
 8001c1e:	4a0e      	ldr	r2, [pc, #56]	@ (8001c58 <ssd1306_DrawPixel+0xa4>)
 8001c20:	5cd3      	ldrb	r3, [r2, r3]
 8001c22:	b25a      	sxtb	r2, r3
 8001c24:	79bb      	ldrb	r3, [r7, #6]
 8001c26:	f003 0307 	and.w	r3, r3, #7
 8001c2a:	2101      	movs	r1, #1
 8001c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c30:	b25b      	sxtb	r3, r3
 8001c32:	43db      	mvns	r3, r3
 8001c34:	b25b      	sxtb	r3, r3
 8001c36:	4013      	ands	r3, r2
 8001c38:	b259      	sxtb	r1, r3
 8001c3a:	79fa      	ldrb	r2, [r7, #7]
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	01db      	lsls	r3, r3, #7
 8001c40:	4413      	add	r3, r2
 8001c42:	b2c9      	uxtb	r1, r1
 8001c44:	4a04      	ldr	r2, [pc, #16]	@ (8001c58 <ssd1306_DrawPixel+0xa4>)
 8001c46:	54d1      	strb	r1, [r2, r3]
 8001c48:	e000      	b.n	8001c4c <ssd1306_DrawPixel+0x98>
        return;
 8001c4a:	bf00      	nop
    }
}
 8001c4c:	370c      	adds	r7, #12
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	200006a0 	.word	0x200006a0

08001c5c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001c5c:	b590      	push	{r4, r7, lr}
 8001c5e:	b089      	sub	sp, #36	@ 0x24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	4604      	mov	r4, r0
 8001c64:	4638      	mov	r0, r7
 8001c66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001c6a:	4623      	mov	r3, r4
 8001c6c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001c6e:	7bfb      	ldrb	r3, [r7, #15]
 8001c70:	2b1f      	cmp	r3, #31
 8001c72:	d902      	bls.n	8001c7a <ssd1306_WriteChar+0x1e>
 8001c74:	7bfb      	ldrb	r3, [r7, #15]
 8001c76:	2b7e      	cmp	r3, #126	@ 0x7e
 8001c78:	d901      	bls.n	8001c7e <ssd1306_WriteChar+0x22>
        return 0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	e079      	b.n	8001d72 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d005      	beq.n	8001c90 <ssd1306_WriteChar+0x34>
 8001c84:	68ba      	ldr	r2, [r7, #8]
 8001c86:	7bfb      	ldrb	r3, [r7, #15]
 8001c88:	3b20      	subs	r3, #32
 8001c8a:	4413      	add	r3, r2
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	e000      	b.n	8001c92 <ssd1306_WriteChar+0x36>
 8001c90:	783b      	ldrb	r3, [r7, #0]
 8001c92:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001c94:	4b39      	ldr	r3, [pc, #228]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001c96:	881b      	ldrh	r3, [r3, #0]
 8001c98:	461a      	mov	r2, r3
 8001c9a:	7dfb      	ldrb	r3, [r7, #23]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	2b80      	cmp	r3, #128	@ 0x80
 8001ca0:	dc06      	bgt.n	8001cb0 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001ca2:	4b36      	ldr	r3, [pc, #216]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001ca4:	885b      	ldrh	r3, [r3, #2]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	787b      	ldrb	r3, [r7, #1]
 8001caa:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001cac:	2b40      	cmp	r3, #64	@ 0x40
 8001cae:	dd01      	ble.n	8001cb4 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	e05e      	b.n	8001d72 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61fb      	str	r3, [r7, #28]
 8001cb8:	e04d      	b.n	8001d56 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	7bfb      	ldrb	r3, [r7, #15]
 8001cbe:	3b20      	subs	r3, #32
 8001cc0:	7879      	ldrb	r1, [r7, #1]
 8001cc2:	fb01 f303 	mul.w	r3, r1, r3
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	440b      	add	r3, r1
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4413      	add	r3, r2
 8001cd0:	881b      	ldrh	r3, [r3, #0]
 8001cd2:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	61bb      	str	r3, [r7, #24]
 8001cd8:	e036      	b.n	8001d48 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d013      	beq.n	8001d12 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001cea:	4b24      	ldr	r3, [pc, #144]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001cec:	881b      	ldrh	r3, [r3, #0]
 8001cee:	b2da      	uxtb	r2, r3
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	4413      	add	r3, r2
 8001cf6:	b2d8      	uxtb	r0, r3
 8001cf8:	4b20      	ldr	r3, [pc, #128]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001cfa:	885b      	ldrh	r3, [r3, #2]
 8001cfc:	b2da      	uxtb	r2, r3
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	4413      	add	r3, r2
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	f7ff ff52 	bl	8001bb4 <ssd1306_DrawPixel>
 8001d10:	e017      	b.n	8001d42 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001d12:	4b1a      	ldr	r3, [pc, #104]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001d14:	881b      	ldrh	r3, [r3, #0]
 8001d16:	b2da      	uxtb	r2, r3
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	4413      	add	r3, r2
 8001d1e:	b2d8      	uxtb	r0, r3
 8001d20:	4b16      	ldr	r3, [pc, #88]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001d22:	885b      	ldrh	r3, [r3, #2]
 8001d24:	b2da      	uxtb	r2, r3
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	4413      	add	r3, r2
 8001d2c:	b2d9      	uxtb	r1, r3
 8001d2e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	bf0c      	ite	eq
 8001d36:	2301      	moveq	r3, #1
 8001d38:	2300      	movne	r3, #0
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	f7ff ff39 	bl	8001bb4 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	3301      	adds	r3, #1
 8001d46:	61bb      	str	r3, [r7, #24]
 8001d48:	7dfb      	ldrb	r3, [r7, #23]
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d3c4      	bcc.n	8001cda <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	3301      	adds	r3, #1
 8001d54:	61fb      	str	r3, [r7, #28]
 8001d56:	787b      	ldrb	r3, [r7, #1]
 8001d58:	461a      	mov	r2, r3
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d3ac      	bcc.n	8001cba <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001d60:	4b06      	ldr	r3, [pc, #24]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001d62:	881a      	ldrh	r2, [r3, #0]
 8001d64:	7dfb      	ldrb	r3, [r7, #23]
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	4413      	add	r3, r2
 8001d6a:	b29a      	uxth	r2, r3
 8001d6c:	4b03      	ldr	r3, [pc, #12]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001d6e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3724      	adds	r7, #36	@ 0x24
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd90      	pop	{r4, r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	20000aa0 	.word	0x20000aa0

08001d80 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af02      	add	r7, sp, #8
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	4638      	mov	r0, r7
 8001d8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001d8e:	e013      	b.n	8001db8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	7818      	ldrb	r0, [r3, #0]
 8001d94:	7e3b      	ldrb	r3, [r7, #24]
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	463b      	mov	r3, r7
 8001d9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d9c:	f7ff ff5e 	bl	8001c5c <ssd1306_WriteChar>
 8001da0:	4603      	mov	r3, r0
 8001da2:	461a      	mov	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d002      	beq.n	8001db2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	e008      	b.n	8001dc4 <ssd1306_WriteString+0x44>
        }
        str++;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	3301      	adds	r3, #1
 8001db6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d1e7      	bne.n	8001d90 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	781b      	ldrb	r3, [r3, #0]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3710      	adds	r7, #16
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	460a      	mov	r2, r1
 8001dd6:	71fb      	strb	r3, [r7, #7]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001ddc:	79fb      	ldrb	r3, [r7, #7]
 8001dde:	b29a      	uxth	r2, r3
 8001de0:	4b05      	ldr	r3, [pc, #20]	@ (8001df8 <ssd1306_SetCursor+0x2c>)
 8001de2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001de4:	79bb      	ldrb	r3, [r7, #6]
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	4b03      	ldr	r3, [pc, #12]	@ (8001df8 <ssd1306_SetCursor+0x2c>)
 8001dea:	805a      	strh	r2, [r3, #2]
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr
 8001df8:	20000aa0 	.word	0x20000aa0

08001dfc <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001e06:	2381      	movs	r3, #129	@ 0x81
 8001e08:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001e0a:	7bfb      	ldrb	r3, [r7, #15]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff fdf5 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001e12:	79fb      	ldrb	r3, [r7, #7]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff fdf1 	bl	80019fc <ssd1306_WriteCommand>
}
 8001e1a:	bf00      	nop
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
	...

08001e24 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001e2e:	79fb      	ldrb	r3, [r7, #7]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d005      	beq.n	8001e40 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001e34:	23af      	movs	r3, #175	@ 0xaf
 8001e36:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001e38:	4b08      	ldr	r3, [pc, #32]	@ (8001e5c <ssd1306_SetDisplayOn+0x38>)
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	715a      	strb	r2, [r3, #5]
 8001e3e:	e004      	b.n	8001e4a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001e40:	23ae      	movs	r3, #174	@ 0xae
 8001e42:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001e44:	4b05      	ldr	r3, [pc, #20]	@ (8001e5c <ssd1306_SetDisplayOn+0x38>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001e4a:	7bfb      	ldrb	r3, [r7, #15]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff fdd5 	bl	80019fc <ssd1306_WriteCommand>
}
 8001e52:	bf00      	nop
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20000aa0 	.word	0x20000aa0

08001e60 <io_coil_add_channel>:
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 * @param dir: Direction of the channel (IO_COIL_INPUT or IO_COIL_OUTPUT)
 */
void io_coil_add_channel(GPIO_TypeDef* port, uint16_t pin) {
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	460b      	mov	r3, r1
 8001e6a:	807b      	strh	r3, [r7, #2]
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8001e6c:	4b12      	ldr	r3, [pc, #72]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001e6e:	881b      	ldrh	r3, [r3, #0]
 8001e70:	2b03      	cmp	r3, #3
 8001e72:	d81b      	bhi.n	8001eac <io_coil_add_channel+0x4c>

	io_coil_channels[io_coil_channel_count].port = port;
 8001e74:	4b10      	ldr	r3, [pc, #64]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001e76:	881b      	ldrh	r3, [r3, #0]
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4a10      	ldr	r2, [pc, #64]	@ (8001ebc <io_coil_add_channel+0x5c>)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_coil_channels[io_coil_channel_count].pin = pin;
 8001e82:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001e84:	881b      	ldrh	r3, [r3, #0]
 8001e86:	4a0d      	ldr	r2, [pc, #52]	@ (8001ebc <io_coil_add_channel+0x5c>)
 8001e88:	00db      	lsls	r3, r3, #3
 8001e8a:	4413      	add	r3, r2
 8001e8c:	887a      	ldrh	r2, [r7, #2]
 8001e8e:	809a      	strh	r2, [r3, #4]
	io_coil_channels[io_coil_channel_count].storedState = GPIO_PIN_RESET; // default to OFF = RESET
 8001e90:	4b09      	ldr	r3, [pc, #36]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001e92:	881b      	ldrh	r3, [r3, #0]
 8001e94:	4a09      	ldr	r2, [pc, #36]	@ (8001ebc <io_coil_add_channel+0x5c>)
 8001e96:	00db      	lsls	r3, r3, #3
 8001e98:	4413      	add	r3, r2
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	719a      	strb	r2, [r3, #6]
	io_coil_channel_count++;
 8001e9e:	4b06      	ldr	r3, [pc, #24]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001ea0:	881b      	ldrh	r3, [r3, #0]
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	b29a      	uxth	r2, r3
 8001ea6:	4b04      	ldr	r3, [pc, #16]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001ea8:	801a      	strh	r2, [r3, #0]
 8001eaa:	e000      	b.n	8001eae <io_coil_add_channel+0x4e>
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8001eac:	bf00      	nop
}
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	20000ac8 	.word	0x20000ac8
 8001ebc:	20000aa8 	.word	0x20000aa8

08001ec0 <io_coil_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_coil_read(uint16_t index) {
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8001eca:	4b09      	ldr	r3, [pc, #36]	@ (8001ef0 <io_coil_read+0x30>)
 8001ecc:	881b      	ldrh	r3, [r3, #0]
 8001ece:	88fa      	ldrh	r2, [r7, #6]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d205      	bcs.n	8001ee0 <io_coil_read+0x20>
		return io_coil_channels[index].storedState;
 8001ed4:	88fb      	ldrh	r3, [r7, #6]
 8001ed6:	4a07      	ldr	r2, [pc, #28]	@ (8001ef4 <io_coil_read+0x34>)
 8001ed8:	00db      	lsls	r3, r3, #3
 8001eda:	4413      	add	r3, r2
 8001edc:	799b      	ldrb	r3, [r3, #6]
 8001ede:	e000      	b.n	8001ee2 <io_coil_read+0x22>
	}
	return GPIO_PIN_RESET;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	20000ac8 	.word	0x20000ac8
 8001ef4:	20000aa8 	.word	0x20000aa8

08001ef8 <io_coil_write>:
 * This function writes the provided value to a coil output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_coil_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_coil_write(uint16_t index, GPIO_PinState value) {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	460a      	mov	r2, r1
 8001f02:	80fb      	strh	r3, [r7, #6]
 8001f04:	4613      	mov	r3, r2
 8001f06:	717b      	strb	r3, [r7, #5]
	if (index >= 0 && index < io_coil_channel_count) {
 8001f08:	4b0d      	ldr	r3, [pc, #52]	@ (8001f40 <io_coil_write+0x48>)
 8001f0a:	881b      	ldrh	r3, [r3, #0]
 8001f0c:	88fa      	ldrh	r2, [r7, #6]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d212      	bcs.n	8001f38 <io_coil_write+0x40>
		HAL_GPIO_WritePin(io_coil_channels[index].port, io_coil_channels[index].pin, value);
 8001f12:	88fb      	ldrh	r3, [r7, #6]
 8001f14:	4a0b      	ldr	r2, [pc, #44]	@ (8001f44 <io_coil_write+0x4c>)
 8001f16:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001f1a:	88fb      	ldrh	r3, [r7, #6]
 8001f1c:	4a09      	ldr	r2, [pc, #36]	@ (8001f44 <io_coil_write+0x4c>)
 8001f1e:	00db      	lsls	r3, r3, #3
 8001f20:	4413      	add	r3, r2
 8001f22:	889b      	ldrh	r3, [r3, #4]
 8001f24:	797a      	ldrb	r2, [r7, #5]
 8001f26:	4619      	mov	r1, r3
 8001f28:	f005 fa26 	bl	8007378 <HAL_GPIO_WritePin>
		io_coil_channels[index].storedState = value;
 8001f2c:	88fb      	ldrh	r3, [r7, #6]
 8001f2e:	4a05      	ldr	r2, [pc, #20]	@ (8001f44 <io_coil_write+0x4c>)
 8001f30:	00db      	lsls	r3, r3, #3
 8001f32:	4413      	add	r3, r2
 8001f34:	797a      	ldrb	r2, [r7, #5]
 8001f36:	719a      	strb	r2, [r3, #6]
	}
}
 8001f38:	bf00      	nop
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	20000ac8 	.word	0x20000ac8
 8001f44:	20000aa8 	.word	0x20000aa8

08001f48 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a13      	ldr	r2, [pc, #76]	@ (8001fa4 <io_discrete_in_add_channel+0x5c>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d109      	bne.n	8001f6e <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8001f5a:	4b13      	ldr	r3, [pc, #76]	@ (8001fa8 <io_discrete_in_add_channel+0x60>)
 8001f5c:	881b      	ldrh	r3, [r3, #0]
 8001f5e:	2b03      	cmp	r3, #3
 8001f60:	d81a      	bhi.n	8001f98 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8001f62:	4b11      	ldr	r3, [pc, #68]	@ (8001fa8 <io_discrete_in_add_channel+0x60>)
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	3301      	adds	r3, #1
 8001f68:	b29a      	uxth	r2, r3
 8001f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa8 <io_discrete_in_add_channel+0x60>)
 8001f6c:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8001f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fac <io_discrete_in_add_channel+0x64>)
 8001f70:	881b      	ldrh	r3, [r3, #0]
 8001f72:	4619      	mov	r1, r3
 8001f74:	4a0e      	ldr	r2, [pc, #56]	@ (8001fb0 <io_discrete_in_add_channel+0x68>)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8001f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001fac <io_discrete_in_add_channel+0x64>)
 8001f7e:	881b      	ldrh	r3, [r3, #0]
 8001f80:	4a0b      	ldr	r2, [pc, #44]	@ (8001fb0 <io_discrete_in_add_channel+0x68>)
 8001f82:	00db      	lsls	r3, r3, #3
 8001f84:	4413      	add	r3, r2
 8001f86:	683a      	ldr	r2, [r7, #0]
 8001f88:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8001f8a:	4b08      	ldr	r3, [pc, #32]	@ (8001fac <io_discrete_in_add_channel+0x64>)
 8001f8c:	881b      	ldrh	r3, [r3, #0]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	b29a      	uxth	r2, r3
 8001f92:	4b06      	ldr	r3, [pc, #24]	@ (8001fac <io_discrete_in_add_channel+0x64>)
 8001f94:	801a      	strh	r2, [r3, #0]
 8001f96:	e000      	b.n	8001f9a <io_discrete_in_add_channel+0x52>
			return;
 8001f98:	bf00      	nop
}
 8001f9a:	370c      	adds	r7, #12
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	08001ff5 	.word	0x08001ff5
 8001fa8:	20000aee 	.word	0x20000aee
 8001fac:	20000aec 	.word	0x20000aec
 8001fb0:	20000acc 	.word	0x20000acc

08001fb4 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8001fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001fec <io_discrete_in_read+0x38>)
 8001fc0:	881b      	ldrh	r3, [r3, #0]
 8001fc2:	88fa      	ldrh	r2, [r7, #6]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d20c      	bcs.n	8001fe2 <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8001fc8:	88fb      	ldrh	r3, [r7, #6]
 8001fca:	4a09      	ldr	r2, [pc, #36]	@ (8001ff0 <io_discrete_in_read+0x3c>)
 8001fcc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001fd0:	88fb      	ldrh	r3, [r7, #6]
 8001fd2:	4907      	ldr	r1, [pc, #28]	@ (8001ff0 <io_discrete_in_read+0x3c>)
 8001fd4:	00db      	lsls	r3, r3, #3
 8001fd6:	440b      	add	r3, r1
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	4790      	blx	r2
 8001fde:	4603      	mov	r3, r0
 8001fe0:	e000      	b.n	8001fe4 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8001fe2:	2300      	movs	r3, #0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	20000aec 	.word	0x20000aec
 8001ff0:	20000acc 	.word	0x20000acc

08001ff4 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	889b      	ldrh	r3, [r3, #4]
 8002008:	4619      	mov	r1, r3
 800200a:	4610      	mov	r0, r2
 800200c:	f005 f99c 	bl	8007348 <HAL_GPIO_ReadPin>
 8002010:	4603      	mov	r3, r0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
	...

0800201c <io_holding_reg_add_channel>:
 * be used to read from or write to. The channel number is incremented with each channel added.
 *
 * @param handle: Pointer to generic DAC handle.
 * @param channel: DAC channel number (e.g., DAC_CHANNEL_1)
 */
void io_holding_reg_add_channel(void* handle, uint32_t channel) {
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 8002026:	4b1a      	ldr	r3, [pc, #104]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 8002028:	881b      	ldrh	r3, [r3, #0]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d829      	bhi.n	8002082 <io_holding_reg_add_channel+0x66>

	io_holding_reg_channels[io_holding_reg_channel_count].handle = handle;
 800202e:	4b18      	ldr	r3, [pc, #96]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 8002030:	881b      	ldrh	r3, [r3, #0]
 8002032:	4619      	mov	r1, r3
 8002034:	4a17      	ldr	r2, [pc, #92]	@ (8002094 <io_holding_reg_add_channel+0x78>)
 8002036:	460b      	mov	r3, r1
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	440b      	add	r3, r1
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	4413      	add	r3, r2
 8002040:	687a      	ldr	r2, [r7, #4]
 8002042:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].channel = channel;
 8002044:	4b12      	ldr	r3, [pc, #72]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 8002046:	881b      	ldrh	r3, [r3, #0]
 8002048:	4619      	mov	r1, r3
 800204a:	4a12      	ldr	r2, [pc, #72]	@ (8002094 <io_holding_reg_add_channel+0x78>)
 800204c:	460b      	mov	r3, r1
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	440b      	add	r3, r1
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	4413      	add	r3, r2
 8002056:	3304      	adds	r3, #4
 8002058:	683a      	ldr	r2, [r7, #0]
 800205a:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 800205c:	4b0c      	ldr	r3, [pc, #48]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 800205e:	881b      	ldrh	r3, [r3, #0]
 8002060:	4619      	mov	r1, r3
 8002062:	4a0c      	ldr	r2, [pc, #48]	@ (8002094 <io_holding_reg_add_channel+0x78>)
 8002064:	460b      	mov	r3, r1
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	440b      	add	r3, r1
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	4413      	add	r3, r2
 800206e:	3308      	adds	r3, #8
 8002070:	2200      	movs	r2, #0
 8002072:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++;
 8002074:	4b06      	ldr	r3, [pc, #24]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 8002076:	881b      	ldrh	r3, [r3, #0]
 8002078:	3301      	adds	r3, #1
 800207a:	b29a      	uxth	r2, r3
 800207c:	4b04      	ldr	r3, [pc, #16]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 800207e:	801a      	strh	r2, [r3, #0]
 8002080:	e000      	b.n	8002084 <io_holding_reg_add_channel+0x68>
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 8002082:	bf00      	nop
}
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	20000b08 	.word	0x20000b08
 8002094:	20000af0 	.word	0x20000af0

08002098 <io_holding_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The last written value for the holding register, or 0 if the channel is invalid.
 */
uint16_t io_holding_reg_read(uint16_t index) {
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 80020a2:	4b0b      	ldr	r3, [pc, #44]	@ (80020d0 <io_holding_reg_read+0x38>)
 80020a4:	881b      	ldrh	r3, [r3, #0]
 80020a6:	88fa      	ldrh	r2, [r7, #6]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d209      	bcs.n	80020c0 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 80020ac:	88fa      	ldrh	r2, [r7, #6]
 80020ae:	4909      	ldr	r1, [pc, #36]	@ (80020d4 <io_holding_reg_read+0x3c>)
 80020b0:	4613      	mov	r3, r2
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	4413      	add	r3, r2
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	440b      	add	r3, r1
 80020ba:	3308      	adds	r3, #8
 80020bc:	881b      	ldrh	r3, [r3, #0]
 80020be:	e000      	b.n	80020c2 <io_holding_reg_read+0x2a>
	}
	return 0;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	20000b08 	.word	0x20000b08
 80020d4:	20000af0 	.word	0x20000af0

080020d8 <io_holding_reg_write>:
 * This function writes the provided value to a holding register. It sets the DAC output voltage based on the provided value (e.g., 0-4095).
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_holding_reg_add_channel).
 * @param value: The value to write to the holding register.
 */
void io_holding_reg_write(uint16_t index, uint16_t value) {
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	4603      	mov	r3, r0
 80020e0:	460a      	mov	r2, r1
 80020e2:	80fb      	strh	r3, [r7, #6]
 80020e4:	4613      	mov	r3, r2
 80020e6:	80bb      	strh	r3, [r7, #4]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 80020e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002168 <io_holding_reg_write+0x90>)
 80020ea:	881b      	ldrh	r3, [r3, #0]
 80020ec:	88fa      	ldrh	r2, [r7, #6]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d236      	bcs.n	8002160 <io_holding_reg_write+0x88>
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = (DAC_HandleTypeDef*)io_holding_reg_channels[index].handle; // cast generic handle to DAC_HandleTypeDef
 80020f2:	88fa      	ldrh	r2, [r7, #6]
 80020f4:	491d      	ldr	r1, [pc, #116]	@ (800216c <io_holding_reg_write+0x94>)
 80020f6:	4613      	mov	r3, r2
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	4413      	add	r3, r2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	440b      	add	r3, r1
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8002104:	88ba      	ldrh	r2, [r7, #4]
 8002106:	4613      	mov	r3, r2
 8002108:	031b      	lsls	r3, r3, #12
 800210a:	1a9b      	subs	r3, r3, r2
 800210c:	4a18      	ldr	r2, [pc, #96]	@ (8002170 <io_holding_reg_write+0x98>)
 800210e:	fba2 2303 	umull	r2, r3, r2, r3
 8002112:	0bdb      	lsrs	r3, r3, #15
 8002114:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, io_holding_reg_channels[index].channel, DAC_ALIGN_12B_R, scaledValue);
 8002116:	88fa      	ldrh	r2, [r7, #6]
 8002118:	4914      	ldr	r1, [pc, #80]	@ (800216c <io_holding_reg_write+0x94>)
 800211a:	4613      	mov	r3, r2
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	4413      	add	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	440b      	add	r3, r1
 8002124:	3304      	adds	r3, #4
 8002126:	6819      	ldr	r1, [r3, #0]
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	2200      	movs	r2, #0
 800212c:	68f8      	ldr	r0, [r7, #12]
 800212e:	f004 fa6f 	bl	8006610 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		// TODO: Move to init so its only ran once. doesnt need to be run each time
		HAL_DAC_Start(hdac, io_holding_reg_channels[index].channel);
 8002132:	88fa      	ldrh	r2, [r7, #6]
 8002134:	490d      	ldr	r1, [pc, #52]	@ (800216c <io_holding_reg_write+0x94>)
 8002136:	4613      	mov	r3, r2
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	4413      	add	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	440b      	add	r3, r1
 8002140:	3304      	adds	r3, #4
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4619      	mov	r1, r3
 8002146:	68f8      	ldr	r0, [r7, #12]
 8002148:	f004 f9f6 	bl	8006538 <HAL_DAC_Start>

		// Store the set value
		io_holding_reg_channels[index].storedValue = value;
 800214c:	88fa      	ldrh	r2, [r7, #6]
 800214e:	4907      	ldr	r1, [pc, #28]	@ (800216c <io_holding_reg_write+0x94>)
 8002150:	4613      	mov	r3, r2
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	4413      	add	r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	440b      	add	r3, r1
 800215a:	3308      	adds	r3, #8
 800215c:	88ba      	ldrh	r2, [r7, #4]
 800215e:	801a      	strh	r2, [r3, #0]
#endif
	}
}
 8002160:	bf00      	nop
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	20000b08 	.word	0x20000b08
 800216c:	20000af0 	.word	0x20000af0
 8002170:	80008001 	.word	0x80008001

08002174 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a13      	ldr	r2, [pc, #76]	@ (80021d0 <io_input_reg_add_channel+0x5c>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d109      	bne.n	800219a <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_ADC_INPUT_REG) {
 8002186:	4b13      	ldr	r3, [pc, #76]	@ (80021d4 <io_input_reg_add_channel+0x60>)
 8002188:	881b      	ldrh	r3, [r3, #0]
 800218a:	2b03      	cmp	r3, #3
 800218c:	d81a      	bhi.n	80021c4 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 800218e:	4b11      	ldr	r3, [pc, #68]	@ (80021d4 <io_input_reg_add_channel+0x60>)
 8002190:	881b      	ldrh	r3, [r3, #0]
 8002192:	3301      	adds	r3, #1
 8002194:	b29a      	uxth	r2, r3
 8002196:	4b0f      	ldr	r3, [pc, #60]	@ (80021d4 <io_input_reg_add_channel+0x60>)
 8002198:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 800219a:	4b0f      	ldr	r3, [pc, #60]	@ (80021d8 <io_input_reg_add_channel+0x64>)
 800219c:	881b      	ldrh	r3, [r3, #0]
 800219e:	4619      	mov	r1, r3
 80021a0:	4a0e      	ldr	r2, [pc, #56]	@ (80021dc <io_input_reg_add_channel+0x68>)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 80021a8:	4b0b      	ldr	r3, [pc, #44]	@ (80021d8 <io_input_reg_add_channel+0x64>)
 80021aa:	881b      	ldrh	r3, [r3, #0]
 80021ac:	4a0b      	ldr	r2, [pc, #44]	@ (80021dc <io_input_reg_add_channel+0x68>)
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	4413      	add	r3, r2
 80021b2:	683a      	ldr	r2, [r7, #0]
 80021b4:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 80021b6:	4b08      	ldr	r3, [pc, #32]	@ (80021d8 <io_input_reg_add_channel+0x64>)
 80021b8:	881b      	ldrh	r3, [r3, #0]
 80021ba:	3301      	adds	r3, #1
 80021bc:	b29a      	uxth	r2, r3
 80021be:	4b06      	ldr	r3, [pc, #24]	@ (80021d8 <io_input_reg_add_channel+0x64>)
 80021c0:	801a      	strh	r2, [r3, #0]
 80021c2:	e000      	b.n	80021c6 <io_input_reg_add_channel+0x52>
			return;
 80021c4:	bf00      	nop
}
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	08002221 	.word	0x08002221
 80021d4:	2000130e 	.word	0x2000130e
 80021d8:	2000130c 	.word	0x2000130c
 80021dc:	20000b0c 	.word	0x20000b0c

080021e0 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	4603      	mov	r3, r0
 80021e8:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 80021ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002218 <io_input_reg_read+0x38>)
 80021ec:	881b      	ldrh	r3, [r3, #0]
 80021ee:	88fa      	ldrh	r2, [r7, #6]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d20c      	bcs.n	800220e <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 80021f4:	88fb      	ldrh	r3, [r7, #6]
 80021f6:	4a09      	ldr	r2, [pc, #36]	@ (800221c <io_input_reg_read+0x3c>)
 80021f8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80021fc:	88fb      	ldrh	r3, [r7, #6]
 80021fe:	4907      	ldr	r1, [pc, #28]	@ (800221c <io_input_reg_read+0x3c>)
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	440b      	add	r3, r1
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	4618      	mov	r0, r3
 8002208:	4790      	blx	r2
 800220a:	4603      	mov	r3, r0
 800220c:	e000      	b.n	8002210 <io_input_reg_read+0x30>
	}
	return 0;
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	3708      	adds	r7, #8
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	2000130c 	.word	0x2000130c
 800221c:	20000b0c 	.word	0x20000b0c

08002220 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 8002220:	b580      	push	{r7, lr}
 8002222:	b08c      	sub	sp, #48	@ 0x30
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8002228:	4b1d      	ldr	r3, [pc, #116]	@ (80022a0 <adc_read_func+0x80>)
 800222a:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 800222c:	481c      	ldr	r0, [pc, #112]	@ (80022a0 <adc_read_func+0x80>)
 800222e:	f003 f8db 	bl	80053e8 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 8002232:	f107 030c 	add.w	r3, r7, #12
 8002236:	2220      	movs	r2, #32
 8002238:	2100      	movs	r1, #0
 800223a:	4618      	mov	r0, r3
 800223c:	f00f f88f 	bl	801135e <memset>
		sConfig.Channel = channel;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8002244:	2306      	movs	r3, #6
 8002246:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8002248:	2304      	movs	r3, #4
 800224a:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 800224c:	237f      	movs	r3, #127	@ 0x7f
 800224e:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8002250:	f107 030c 	add.w	r3, r7, #12
 8002254:	4619      	mov	r1, r3
 8002256:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002258:	f003 f9e0 	bl	800561c <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 800225c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800225e:	f003 f807 	bl	8005270 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8002262:	2164      	movs	r1, #100	@ 0x64
 8002264:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002266:	f003 f8f3 	bl	8005450 <HAL_ADC_PollForConversion>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d10f      	bne.n	8002290 <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 8002270:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002272:	f003 f9c5 	bl	8005600 <HAL_ADC_GetValue>
 8002276:	4602      	mov	r2, r0
 8002278:	4613      	mov	r3, r2
 800227a:	041b      	lsls	r3, r3, #16
 800227c:	1a9a      	subs	r2, r3, r2
 800227e:	4b09      	ldr	r3, [pc, #36]	@ (80022a4 <adc_read_func+0x84>)
 8002280:	fba3 1302 	umull	r1, r3, r3, r2
 8002284:	1ad2      	subs	r2, r2, r3
 8002286:	0852      	lsrs	r2, r2, #1
 8002288:	4413      	add	r3, r2
 800228a:	0adb      	lsrs	r3, r3, #11
 800228c:	b29b      	uxth	r3, r3
 800228e:	e003      	b.n	8002298 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 8002290:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002292:	f003 f8a9 	bl	80053e8 <HAL_ADC_Stop>
#endif
	return 0;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3730      	adds	r7, #48	@ 0x30
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	20001310 	.word	0x20001310
 80022a4:	00100101 	.word	0x00100101

080022a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b08e      	sub	sp, #56	@ 0x38
 80022ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022ae:	f002 fb4e 	bl	800494e <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022b2:	f000 f933 	bl	800251c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022b6:	f000 fb37 	bl	8002928 <MX_GPIO_Init>
  MX_DMA_Init();
 80022ba:	f000 fb03 	bl	80028c4 <MX_DMA_Init>
  MX_I2C1_Init();
 80022be:	f000 fa35 	bl	800272c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80022c2:	f000 fab1 	bl	8002828 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80022c6:	f000 f975 	bl	80025b4 <MX_ADC1_Init>
  MX_DAC1_Init();
 80022ca:	f000 f9eb 	bl	80026a4 <MX_DAC1_Init>
  MX_USB_Device_Init();
 80022ce:	f00d fdcb 	bl	800fe68 <MX_USB_Device_Init>
  MX_SPI1_Init();
 80022d2:	f000 fa6b 	bl	80027ac <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80022d6:	f00c f8e7 	bl	800e4a8 <MX_FATFS_Init>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <main+0x3c>
    Error_Handler();
 80022e0:	f000 fbc0 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 80022e4:	f7fe ffc8 	bl	8001278 <display_Setup>
	display_Boot();
 80022e8:	f7fe ffcc 	bl	8001284 <display_Boot>

	// Config
	#define DEBOUNCE_DELAY 50 // milliseconds

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 80022ec:	2001      	movs	r0, #1
 80022ee:	f000 ff65 	bl	80031bc <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 80022f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80022f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022fa:	f002 f945 	bl	8004588 <RS485_Setup>

  	// Initialise Devices
  	I2C_Setup(&hi2c1);
 80022fe:	4877      	ldr	r0, [pc, #476]	@ (80024dc <main+0x234>)
 8002300:	f7ff fa72 	bl	80017e8 <I2C_Setup>
  	INA226_Init(&hi2c1);
 8002304:	4875      	ldr	r0, [pc, #468]	@ (80024dc <main+0x234>)
 8002306:	f7ff fb15 	bl	8001934 <INA226_Init>
  	automation_Init();
 800230a:	f7fe ff23 	bl	8001154 <automation_Init>

  	// Setup Coils [HARDWARE]
  	io_coil_add_channel(GPIOC, DOUT1_Pin);
 800230e:	2110      	movs	r1, #16
 8002310:	4873      	ldr	r0, [pc, #460]	@ (80024e0 <main+0x238>)
 8002312:	f7ff fda5 	bl	8001e60 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT2_Pin);
 8002316:	2101      	movs	r1, #1
 8002318:	4872      	ldr	r0, [pc, #456]	@ (80024e4 <main+0x23c>)
 800231a:	f7ff fda1 	bl	8001e60 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT3_Pin);
 800231e:	2102      	movs	r1, #2
 8002320:	4870      	ldr	r0, [pc, #448]	@ (80024e4 <main+0x23c>)
 8002322:	f7ff fd9d 	bl	8001e60 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT4_Pin);
 8002326:	2104      	movs	r1, #4
 8002328:	486e      	ldr	r0, [pc, #440]	@ (80024e4 <main+0x23c>)
 800232a:	f7ff fd99 	bl	8001e60 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 800232e:	4a6e      	ldr	r2, [pc, #440]	@ (80024e8 <main+0x240>)
 8002330:	f107 031c 	add.w	r3, r7, #28
 8002334:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002338:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 800233c:	4a6b      	ldr	r2, [pc, #428]	@ (80024ec <main+0x244>)
 800233e:	f107 0314 	add.w	r3, r7, #20
 8002342:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002346:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 800234a:	4a69      	ldr	r2, [pc, #420]	@ (80024f0 <main+0x248>)
 800234c:	f107 030c 	add.w	r3, r7, #12
 8002350:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002354:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8002358:	4a66      	ldr	r2, [pc, #408]	@ (80024f4 <main+0x24c>)
 800235a:	1d3b      	adds	r3, r7, #4
 800235c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002360:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8002364:	f107 031c 	add.w	r3, r7, #28
 8002368:	4619      	mov	r1, r3
 800236a:	4863      	ldr	r0, [pc, #396]	@ (80024f8 <main+0x250>)
 800236c:	f7ff fdec 	bl	8001f48 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8002370:	f107 0314 	add.w	r3, r7, #20
 8002374:	4619      	mov	r1, r3
 8002376:	4860      	ldr	r0, [pc, #384]	@ (80024f8 <main+0x250>)
 8002378:	f7ff fde6 	bl	8001f48 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 800237c:	f107 030c 	add.w	r3, r7, #12
 8002380:	4619      	mov	r1, r3
 8002382:	485d      	ldr	r0, [pc, #372]	@ (80024f8 <main+0x250>)
 8002384:	f7ff fde0 	bl	8001f48 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8002388:	1d3b      	adds	r3, r7, #4
 800238a:	4619      	mov	r1, r3
 800238c:	485a      	ldr	r0, [pc, #360]	@ (80024f8 <main+0x250>)
 800238e:	f7ff fddb 	bl	8001f48 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(&hdac1, DAC_CHANNEL_1);
 8002392:	2100      	movs	r1, #0
 8002394:	4859      	ldr	r0, [pc, #356]	@ (80024fc <main+0x254>)
 8002396:	f7ff fe41 	bl	800201c <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(&hdac1, DAC_CHANNEL_2);
 800239a:	2110      	movs	r1, #16
 800239c:	4857      	ldr	r0, [pc, #348]	@ (80024fc <main+0x254>)
 800239e:	f7ff fe3d 	bl	800201c <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 80023a2:	4957      	ldr	r1, [pc, #348]	@ (8002500 <main+0x258>)
 80023a4:	4857      	ldr	r0, [pc, #348]	@ (8002504 <main+0x25c>)
 80023a6:	f7ff fee5 	bl	8002174 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 80023aa:	4957      	ldr	r1, [pc, #348]	@ (8002508 <main+0x260>)
 80023ac:	4855      	ldr	r0, [pc, #340]	@ (8002504 <main+0x25c>)
 80023ae:	f7ff fee1 	bl	8002174 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 80023b2:	4956      	ldr	r1, [pc, #344]	@ (800250c <main+0x264>)
 80023b4:	4853      	ldr	r0, [pc, #332]	@ (8002504 <main+0x25c>)
 80023b6:	f7ff fedd 	bl	8002174 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 80023ba:	4955      	ldr	r1, [pc, #340]	@ (8002510 <main+0x268>)
 80023bc:	4851      	ldr	r0, [pc, #324]	@ (8002504 <main+0x25c>)
 80023be:	f7ff fed9 	bl	8002174 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 80023c2:	4946      	ldr	r1, [pc, #280]	@ (80024dc <main+0x234>)
 80023c4:	4853      	ldr	r0, [pc, #332]	@ (8002514 <main+0x26c>)
 80023c6:	f7ff fed5 	bl	8002174 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 80023ca:	4944      	ldr	r1, [pc, #272]	@ (80024dc <main+0x234>)
 80023cc:	4852      	ldr	r0, [pc, #328]	@ (8002518 <main+0x270>)
 80023ce:	f7ff fed1 	bl	8002174 <io_input_reg_add_channel>


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80023d2:	2201      	movs	r2, #1
 80023d4:	2140      	movs	r1, #64	@ 0x40
 80023d6:	4842      	ldr	r0, [pc, #264]	@ (80024e0 <main+0x238>)
 80023d8:	f004 ffce 	bl	8007378 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80023dc:	203c      	movs	r0, #60	@ 0x3c
 80023de:	f002 fb27 	bl	8004a30 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80023e2:	2200      	movs	r2, #0
 80023e4:	2140      	movs	r1, #64	@ 0x40
 80023e6:	483e      	ldr	r0, [pc, #248]	@ (80024e0 <main+0x238>)
 80023e8:	f004 ffc6 	bl	8007378 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80023ec:	203c      	movs	r0, #60	@ 0x3c
 80023ee:	f002 fb1f 	bl	8004a30 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80023f2:	2201      	movs	r2, #1
 80023f4:	2140      	movs	r1, #64	@ 0x40
 80023f6:	483a      	ldr	r0, [pc, #232]	@ (80024e0 <main+0x238>)
 80023f8:	f004 ffbe 	bl	8007378 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80023fc:	203c      	movs	r0, #60	@ 0x3c
 80023fe:	f002 fb17 	bl	8004a30 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8002402:	2200      	movs	r2, #0
 8002404:	2140      	movs	r1, #64	@ 0x40
 8002406:	4836      	ldr	r0, [pc, #216]	@ (80024e0 <main+0x238>)
 8002408:	f004 ffb6 	bl	8007378 <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 800240c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002410:	f002 fb0e 	bl	8004a30 <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8002414:	f7fe ff60 	bl	80012d8 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8002418:	2300      	movs	r3, #0
 800241a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint32_t lastButtonPress = 0;
 800241e:	2300      	movs	r3, #0
 8002420:	633b      	str	r3, [r7, #48]	@ 0x30

	uint32_t loopCounter = 0;
 8002422:	2300      	movs	r3, #0
 8002424:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8002426:	f002 faf7 	bl	8004a18 <HAL_GetTick>
 800242a:	62b8      	str	r0, [r7, #40]	@ 0x28

  while (1)
  {
	  loopCounter++;
 800242c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800242e:	3301      	adds	r3, #1
 8002430:	62fb      	str	r3, [r7, #44]	@ 0x2c

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8002432:	f002 f9a3 	bl	800477c <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8002436:	f002 f9e5 	bl	8004804 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 800243a:	f7fe fe93 	bl	8001164 <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 800243e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002442:	4827      	ldr	r0, [pc, #156]	@ (80024e0 <main+0x238>)
 8002444:	f004 ff80 	bl	8007348 <HAL_GPIO_ReadPin>
 8002448:	4603      	mov	r3, r0
 800244a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	  if (btn1 == GPIO_PIN_SET) {
 800244e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002452:	2b01      	cmp	r3, #1
 8002454:	d113      	bne.n	800247e <main+0x1d6>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8002456:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800245a:	2b00      	cmp	r3, #0
 800245c:	d116      	bne.n	800248c <main+0x1e4>
 800245e:	f002 fadb 	bl	8004a18 <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	2b32      	cmp	r3, #50	@ 0x32
 800246a:	d90f      	bls.n	800248c <main+0x1e4>
			  display_BtnPress();
 800246c:	f7ff f98a 	bl	8001784 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 8002470:	f002 fad2 	bl	8004a18 <HAL_GetTick>
 8002474:	6338      	str	r0, [r7, #48]	@ 0x30
			  btn1status = 1;
 8002476:	2301      	movs	r3, #1
 8002478:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800247c:	e006      	b.n	800248c <main+0x1e4>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 800247e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002482:	2b00      	cmp	r3, #0
 8002484:	d102      	bne.n	800248c <main+0x1e4>
		  btn1status = 0;
 8002486:	2300      	movs	r3, #0
 8002488:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 800248c:	f002 fac4 	bl	8004a18 <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800249a:	d205      	bcs.n	80024a8 <main+0x200>
 800249c:	f002 fabc 	bl	8004a18 <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d906      	bls.n	80024b6 <main+0x20e>
		  lastTimeTick = HAL_GetTick();
 80024a8:	f002 fab6 	bl	8004a18 <HAL_GetTick>
 80024ac:	62b8      	str	r0, [r7, #40]	@ 0x28
		  loopCounter = 0;
 80024ae:	2300      	movs	r3, #0
 80024b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		  // Update display
		  display_StatusPage();
 80024b2:	f7fe ff11 	bl	80012d8 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 80024b6:	f002 faaf 	bl	8004a18 <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d805      	bhi.n	80024d4 <main+0x22c>
 80024c8:	f002 faa6 	bl	8004a18 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d9ab      	bls.n	800242c <main+0x184>
		  display_setPage(0);
 80024d4:	2000      	movs	r0, #0
 80024d6:	f7ff f96f 	bl	80017b8 <display_setPage>
  {
 80024da:	e7a7      	b.n	800242c <main+0x184>
 80024dc:	20001390 	.word	0x20001390
 80024e0:	48000800 	.word	0x48000800
 80024e4:	48000400 	.word	0x48000400
 80024e8:	080135c0 	.word	0x080135c0
 80024ec:	080135c8 	.word	0x080135c8
 80024f0:	080135d0 	.word	0x080135d0
 80024f4:	080135d8 	.word	0x080135d8
 80024f8:	08001ff5 	.word	0x08001ff5
 80024fc:	2000137c 	.word	0x2000137c
 8002500:	04300002 	.word	0x04300002
 8002504:	08002221 	.word	0x08002221
 8002508:	08600004 	.word	0x08600004
 800250c:	2e300800 	.word	0x2e300800
 8002510:	3ac04000 	.word	0x3ac04000
 8002514:	0800196d 	.word	0x0800196d
 8002518:	080019ad 	.word	0x080019ad

0800251c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b094      	sub	sp, #80	@ 0x50
 8002520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002522:	f107 0318 	add.w	r3, r7, #24
 8002526:	2238      	movs	r2, #56	@ 0x38
 8002528:	2100      	movs	r1, #0
 800252a:	4618      	mov	r0, r3
 800252c:	f00e ff17 	bl	801135e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002530:	1d3b      	adds	r3, r7, #4
 8002532:	2200      	movs	r2, #0
 8002534:	601a      	str	r2, [r3, #0]
 8002536:	605a      	str	r2, [r3, #4]
 8002538:	609a      	str	r2, [r3, #8]
 800253a:	60da      	str	r2, [r3, #12]
 800253c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800253e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002542:	f007 fb81 	bl	8009c48 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002546:	2302      	movs	r3, #2
 8002548:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800254a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800254e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002550:	2340      	movs	r3, #64	@ 0x40
 8002552:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002554:	2302      	movs	r3, #2
 8002556:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002558:	2302      	movs	r3, #2
 800255a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800255c:	2301      	movs	r3, #1
 800255e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8002560:	230c      	movs	r3, #12
 8002562:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002564:	2302      	movs	r3, #2
 8002566:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8002568:	2304      	movs	r3, #4
 800256a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800256c:	2302      	movs	r3, #2
 800256e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002570:	f107 0318 	add.w	r3, r7, #24
 8002574:	4618      	mov	r0, r3
 8002576:	f007 fc1b 	bl	8009db0 <HAL_RCC_OscConfig>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8002580:	f000 fa70 	bl	8002a64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002584:	230f      	movs	r3, #15
 8002586:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002588:	2301      	movs	r3, #1
 800258a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800258c:	2300      	movs	r3, #0
 800258e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002590:	2300      	movs	r3, #0
 8002592:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002594:	2300      	movs	r3, #0
 8002596:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002598:	1d3b      	adds	r3, r7, #4
 800259a:	2100      	movs	r1, #0
 800259c:	4618      	mov	r0, r3
 800259e:	f007 ff19 	bl	800a3d4 <HAL_RCC_ClockConfig>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <SystemClock_Config+0x90>
  {
    Error_Handler();
 80025a8:	f000 fa5c 	bl	8002a64 <Error_Handler>
  }
}
 80025ac:	bf00      	nop
 80025ae:	3750      	adds	r7, #80	@ 0x50
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b08c      	sub	sp, #48	@ 0x30
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80025ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]
 80025c2:	605a      	str	r2, [r3, #4]
 80025c4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80025c6:	1d3b      	adds	r3, r7, #4
 80025c8:	2220      	movs	r2, #32
 80025ca:	2100      	movs	r1, #0
 80025cc:	4618      	mov	r0, r3
 80025ce:	f00e fec6 	bl	801135e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80025d2:	4b32      	ldr	r3, [pc, #200]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025d4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80025d8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80025da:	4b30      	ldr	r3, [pc, #192]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025dc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80025e0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80025e2:	4b2e      	ldr	r3, [pc, #184]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80025e8:	4b2c      	ldr	r3, [pc, #176]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80025ee:	4b2b      	ldr	r3, [pc, #172]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80025f4:	4b29      	ldr	r3, [pc, #164]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80025fa:	4b28      	ldr	r3, [pc, #160]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025fc:	2204      	movs	r2, #4
 80025fe:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002600:	4b26      	ldr	r3, [pc, #152]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002602:	2200      	movs	r2, #0
 8002604:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002606:	4b25      	ldr	r3, [pc, #148]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002608:	2200      	movs	r2, #0
 800260a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800260c:	4b23      	ldr	r3, [pc, #140]	@ (800269c <MX_ADC1_Init+0xe8>)
 800260e:	2201      	movs	r2, #1
 8002610:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002612:	4b22      	ldr	r3, [pc, #136]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002614:	2200      	movs	r2, #0
 8002616:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800261a:	4b20      	ldr	r3, [pc, #128]	@ (800269c <MX_ADC1_Init+0xe8>)
 800261c:	2200      	movs	r2, #0
 800261e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002620:	4b1e      	ldr	r3, [pc, #120]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002622:	2200      	movs	r2, #0
 8002624:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002626:	4b1d      	ldr	r3, [pc, #116]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002628:	2200      	movs	r2, #0
 800262a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800262e:	4b1b      	ldr	r3, [pc, #108]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002630:	2200      	movs	r2, #0
 8002632:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002634:	4b19      	ldr	r3, [pc, #100]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002636:	2200      	movs	r2, #0
 8002638:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800263c:	4817      	ldr	r0, [pc, #92]	@ (800269c <MX_ADC1_Init+0xe8>)
 800263e:	f002 fc93 	bl	8004f68 <HAL_ADC_Init>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002648:	f000 fa0c 	bl	8002a64 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800264c:	2300      	movs	r3, #0
 800264e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002650:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002654:	4619      	mov	r1, r3
 8002656:	4811      	ldr	r0, [pc, #68]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002658:	f003 fd98 	bl	800618c <HAL_ADCEx_MultiModeConfigChannel>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002662:	f000 f9ff 	bl	8002a64 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002666:	4b0e      	ldr	r3, [pc, #56]	@ (80026a0 <MX_ADC1_Init+0xec>)
 8002668:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800266a:	2306      	movs	r3, #6
 800266c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800266e:	2300      	movs	r3, #0
 8002670:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002672:	237f      	movs	r3, #127	@ 0x7f
 8002674:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002676:	2304      	movs	r3, #4
 8002678:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800267a:	2300      	movs	r3, #0
 800267c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800267e:	1d3b      	adds	r3, r7, #4
 8002680:	4619      	mov	r1, r3
 8002682:	4806      	ldr	r0, [pc, #24]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002684:	f002 ffca 	bl	800561c <HAL_ADC_ConfigChannel>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800268e:	f000 f9e9 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002692:	bf00      	nop
 8002694:	3730      	adds	r7, #48	@ 0x30
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	20001310 	.word	0x20001310
 80026a0:	04300002 	.word	0x04300002

080026a4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b08c      	sub	sp, #48	@ 0x30
 80026a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80026aa:	463b      	mov	r3, r7
 80026ac:	2230      	movs	r2, #48	@ 0x30
 80026ae:	2100      	movs	r1, #0
 80026b0:	4618      	mov	r0, r3
 80026b2:	f00e fe54 	bl	801135e <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80026b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002724 <MX_DAC1_Init+0x80>)
 80026b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002728 <MX_DAC1_Init+0x84>)
 80026ba:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80026bc:	4819      	ldr	r0, [pc, #100]	@ (8002724 <MX_DAC1_Init+0x80>)
 80026be:	f003 ff18 	bl	80064f2 <HAL_DAC_Init>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80026c8:	f000 f9cc 	bl	8002a64 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80026cc:	2302      	movs	r3, #2
 80026ce:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80026d0:	2300      	movs	r3, #0
 80026d2:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80026d4:	2300      	movs	r3, #0
 80026d6:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80026d8:	2300      	movs	r3, #0
 80026da:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80026dc:	2300      	movs	r3, #0
 80026de:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80026e0:	2300      	movs	r3, #0
 80026e2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80026e4:	2300      	movs	r3, #0
 80026e6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80026e8:	2301      	movs	r3, #1
 80026ea:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80026ec:	2300      	movs	r3, #0
 80026ee:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80026f0:	463b      	mov	r3, r7
 80026f2:	2200      	movs	r2, #0
 80026f4:	4619      	mov	r1, r3
 80026f6:	480b      	ldr	r0, [pc, #44]	@ (8002724 <MX_DAC1_Init+0x80>)
 80026f8:	f003 ffb8 	bl	800666c <HAL_DAC_ConfigChannel>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8002702:	f000 f9af 	bl	8002a64 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002706:	463b      	mov	r3, r7
 8002708:	2210      	movs	r2, #16
 800270a:	4619      	mov	r1, r3
 800270c:	4805      	ldr	r0, [pc, #20]	@ (8002724 <MX_DAC1_Init+0x80>)
 800270e:	f003 ffad 	bl	800666c <HAL_DAC_ConfigChannel>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d001      	beq.n	800271c <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8002718:	f000 f9a4 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800271c:	bf00      	nop
 800271e:	3730      	adds	r7, #48	@ 0x30
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	2000137c 	.word	0x2000137c
 8002728:	50000800 	.word	0x50000800

0800272c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002730:	4b1b      	ldr	r3, [pc, #108]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002732:	4a1c      	ldr	r2, [pc, #112]	@ (80027a4 <MX_I2C1_Init+0x78>)
 8002734:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8002736:	4b1a      	ldr	r3, [pc, #104]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002738:	4a1b      	ldr	r2, [pc, #108]	@ (80027a8 <MX_I2C1_Init+0x7c>)
 800273a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800273c:	4b18      	ldr	r3, [pc, #96]	@ (80027a0 <MX_I2C1_Init+0x74>)
 800273e:	2200      	movs	r2, #0
 8002740:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002742:	4b17      	ldr	r3, [pc, #92]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002744:	2201      	movs	r2, #1
 8002746:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002748:	4b15      	ldr	r3, [pc, #84]	@ (80027a0 <MX_I2C1_Init+0x74>)
 800274a:	2200      	movs	r2, #0
 800274c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800274e:	4b14      	ldr	r3, [pc, #80]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002750:	2200      	movs	r2, #0
 8002752:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002754:	4b12      	ldr	r3, [pc, #72]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002756:	2200      	movs	r2, #0
 8002758:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800275a:	4b11      	ldr	r3, [pc, #68]	@ (80027a0 <MX_I2C1_Init+0x74>)
 800275c:	2200      	movs	r2, #0
 800275e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002760:	4b0f      	ldr	r3, [pc, #60]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002762:	2200      	movs	r2, #0
 8002764:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002766:	480e      	ldr	r0, [pc, #56]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002768:	f004 fe1e 	bl	80073a8 <HAL_I2C_Init>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002772:	f000 f977 	bl	8002a64 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002776:	2100      	movs	r1, #0
 8002778:	4809      	ldr	r0, [pc, #36]	@ (80027a0 <MX_I2C1_Init+0x74>)
 800277a:	f005 fccd 	bl	8008118 <HAL_I2CEx_ConfigAnalogFilter>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002784:	f000 f96e 	bl	8002a64 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002788:	2100      	movs	r1, #0
 800278a:	4805      	ldr	r0, [pc, #20]	@ (80027a0 <MX_I2C1_Init+0x74>)
 800278c:	f005 fd0f 	bl	80081ae <HAL_I2CEx_ConfigDigitalFilter>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002796:	f000 f965 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800279a:	bf00      	nop
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20001390 	.word	0x20001390
 80027a4:	40005400 	.word	0x40005400
 80027a8:	00300617 	.word	0x00300617

080027ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80027b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027b2:	4a1c      	ldr	r2, [pc, #112]	@ (8002824 <MX_SPI1_Init+0x78>)
 80027b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80027b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80027bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80027be:	4b18      	ldr	r3, [pc, #96]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80027c4:	4b16      	ldr	r3, [pc, #88]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027c6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80027ca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027cc:	4b14      	ldr	r3, [pc, #80]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027d2:	4b13      	ldr	r3, [pc, #76]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80027d8:	4b11      	ldr	r3, [pc, #68]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027de:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80027ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80027f8:	4b09      	ldr	r3, [pc, #36]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027fa:	2207      	movs	r2, #7
 80027fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80027fe:	4b08      	ldr	r3, [pc, #32]	@ (8002820 <MX_SPI1_Init+0x74>)
 8002800:	2200      	movs	r2, #0
 8002802:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002804:	4b06      	ldr	r3, [pc, #24]	@ (8002820 <MX_SPI1_Init+0x74>)
 8002806:	2208      	movs	r2, #8
 8002808:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800280a:	4805      	ldr	r0, [pc, #20]	@ (8002820 <MX_SPI1_Init+0x74>)
 800280c:	f008 f9ee 	bl	800abec <HAL_SPI_Init>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002816:	f000 f925 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800281a:	bf00      	nop
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	200013e4 	.word	0x200013e4
 8002824:	40013000 	.word	0x40013000

08002828 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800282c:	4b23      	ldr	r3, [pc, #140]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 800282e:	4a24      	ldr	r2, [pc, #144]	@ (80028c0 <MX_USART1_UART_Init+0x98>)
 8002830:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002832:	4b22      	ldr	r3, [pc, #136]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002834:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002838:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800283a:	4b20      	ldr	r3, [pc, #128]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 800283c:	2200      	movs	r2, #0
 800283e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8002840:	4b1e      	ldr	r3, [pc, #120]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002842:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002846:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002848:	4b1c      	ldr	r3, [pc, #112]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 800284a:	2200      	movs	r2, #0
 800284c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800284e:	4b1b      	ldr	r3, [pc, #108]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002850:	220c      	movs	r2, #12
 8002852:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002854:	4b19      	ldr	r3, [pc, #100]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002856:	2200      	movs	r2, #0
 8002858:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800285a:	4b18      	ldr	r3, [pc, #96]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 800285c:	2200      	movs	r2, #0
 800285e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002860:	4b16      	ldr	r3, [pc, #88]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002862:	2200      	movs	r2, #0
 8002864:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002866:	4b15      	ldr	r3, [pc, #84]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002868:	2200      	movs	r2, #0
 800286a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800286c:	4b13      	ldr	r3, [pc, #76]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 800286e:	2200      	movs	r2, #0
 8002870:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002872:	4812      	ldr	r0, [pc, #72]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002874:	f008 fa65 	bl	800ad42 <HAL_UART_Init>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800287e:	f000 f8f1 	bl	8002a64 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002882:	2100      	movs	r1, #0
 8002884:	480d      	ldr	r0, [pc, #52]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002886:	f009 fe58 	bl	800c53a <HAL_UARTEx_SetTxFifoThreshold>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002890:	f000 f8e8 	bl	8002a64 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002894:	2100      	movs	r1, #0
 8002896:	4809      	ldr	r0, [pc, #36]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002898:	f009 fe8d 	bl	800c5b6 <HAL_UARTEx_SetRxFifoThreshold>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80028a2:	f000 f8df 	bl	8002a64 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80028a6:	4805      	ldr	r0, [pc, #20]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 80028a8:	f009 fe0e 	bl	800c4c8 <HAL_UARTEx_DisableFifoMode>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80028b2:	f000 f8d7 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	20001448 	.word	0x20001448
 80028c0:	40013800 	.word	0x40013800

080028c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80028ca:	4b16      	ldr	r3, [pc, #88]	@ (8002924 <MX_DMA_Init+0x60>)
 80028cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028ce:	4a15      	ldr	r2, [pc, #84]	@ (8002924 <MX_DMA_Init+0x60>)
 80028d0:	f043 0304 	orr.w	r3, r3, #4
 80028d4:	6493      	str	r3, [r2, #72]	@ 0x48
 80028d6:	4b13      	ldr	r3, [pc, #76]	@ (8002924 <MX_DMA_Init+0x60>)
 80028d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028da:	f003 0304 	and.w	r3, r3, #4
 80028de:	607b      	str	r3, [r7, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80028e2:	4b10      	ldr	r3, [pc, #64]	@ (8002924 <MX_DMA_Init+0x60>)
 80028e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002924 <MX_DMA_Init+0x60>)
 80028e8:	f043 0301 	orr.w	r3, r3, #1
 80028ec:	6493      	str	r3, [r2, #72]	@ 0x48
 80028ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002924 <MX_DMA_Init+0x60>)
 80028f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	603b      	str	r3, [r7, #0]
 80028f8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80028fa:	2200      	movs	r2, #0
 80028fc:	2100      	movs	r1, #0
 80028fe:	200b      	movs	r0, #11
 8002900:	f003 fdc3 	bl	800648a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002904:	200b      	movs	r0, #11
 8002906:	f003 fdda 	bl	80064be <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800290a:	2200      	movs	r2, #0
 800290c:	2100      	movs	r1, #0
 800290e:	200c      	movs	r0, #12
 8002910:	f003 fdbb 	bl	800648a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002914:	200c      	movs	r0, #12
 8002916:	f003 fdd2 	bl	80064be <HAL_NVIC_EnableIRQ>

}
 800291a:	bf00      	nop
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40021000 	.word	0x40021000

08002928 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b088      	sub	sp, #32
 800292c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800292e:	f107 030c 	add.w	r3, r7, #12
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	605a      	str	r2, [r3, #4]
 8002938:	609a      	str	r2, [r3, #8]
 800293a:	60da      	str	r2, [r3, #12]
 800293c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800293e:	4b46      	ldr	r3, [pc, #280]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002942:	4a45      	ldr	r2, [pc, #276]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002944:	f043 0304 	orr.w	r3, r3, #4
 8002948:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800294a:	4b43      	ldr	r3, [pc, #268]	@ (8002a58 <MX_GPIO_Init+0x130>)
 800294c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800294e:	f003 0304 	and.w	r3, r3, #4
 8002952:	60bb      	str	r3, [r7, #8]
 8002954:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002956:	4b40      	ldr	r3, [pc, #256]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800295a:	4a3f      	ldr	r2, [pc, #252]	@ (8002a58 <MX_GPIO_Init+0x130>)
 800295c:	f043 0301 	orr.w	r3, r3, #1
 8002960:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002962:	4b3d      	ldr	r3, [pc, #244]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	607b      	str	r3, [r7, #4]
 800296c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800296e:	4b3a      	ldr	r3, [pc, #232]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002972:	4a39      	ldr	r2, [pc, #228]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002974:	f043 0302 	orr.w	r3, r3, #2
 8002978:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800297a:	4b37      	ldr	r3, [pc, #220]	@ (8002a58 <MX_GPIO_Init+0x130>)
 800297c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	603b      	str	r3, [r7, #0]
 8002984:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 8002986:	2200      	movs	r2, #0
 8002988:	2150      	movs	r1, #80	@ 0x50
 800298a:	4834      	ldr	r0, [pc, #208]	@ (8002a5c <MX_GPIO_Init+0x134>)
 800298c:	f004 fcf4 	bl	8007378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8002990:	2200      	movs	r2, #0
 8002992:	2107      	movs	r1, #7
 8002994:	4832      	ldr	r0, [pc, #200]	@ (8002a60 <MX_GPIO_Init+0x138>)
 8002996:	f004 fcef 	bl	8007378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 800299a:	2200      	movs	r2, #0
 800299c:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 80029a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029a4:	f004 fce8 	bl	8007378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80029a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80029ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ae:	2300      	movs	r3, #0
 80029b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80029b2:	2302      	movs	r3, #2
 80029b4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 80029b6:	f107 030c 	add.w	r3, r7, #12
 80029ba:	4619      	mov	r1, r3
 80029bc:	4827      	ldr	r0, [pc, #156]	@ (8002a5c <MX_GPIO_Init+0x134>)
 80029be:	f004 fb41 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 80029c2:	f242 030c 	movw	r3, #8204	@ 0x200c
 80029c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029c8:	2300      	movs	r3, #0
 80029ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d0:	f107 030c 	add.w	r3, r7, #12
 80029d4:	4619      	mov	r1, r3
 80029d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029da:	f004 fb33 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 80029de:	2350      	movs	r3, #80	@ 0x50
 80029e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e2:	2301      	movs	r3, #1
 80029e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ea:	2300      	movs	r3, #0
 80029ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029ee:	f107 030c 	add.w	r3, r7, #12
 80029f2:	4619      	mov	r1, r3
 80029f4:	4819      	ldr	r0, [pc, #100]	@ (8002a5c <MX_GPIO_Init+0x134>)
 80029f6:	f004 fb25 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 80029fa:	2307      	movs	r3, #7
 80029fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029fe:	2301      	movs	r3, #1
 8002a00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a02:	2300      	movs	r3, #0
 8002a04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a06:	2300      	movs	r3, #0
 8002a08:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a0a:	f107 030c 	add.w	r3, r7, #12
 8002a0e:	4619      	mov	r1, r3
 8002a10:	4813      	ldr	r0, [pc, #76]	@ (8002a60 <MX_GPIO_Init+0x138>)
 8002a12:	f004 fb17 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8002a16:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002a1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a20:	2300      	movs	r3, #0
 8002a22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a24:	f107 030c 	add.w	r3, r7, #12
 8002a28:	4619      	mov	r1, r3
 8002a2a:	480d      	ldr	r0, [pc, #52]	@ (8002a60 <MX_GPIO_Init+0x138>)
 8002a2c:	f004 fb0a 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 8002a30:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 8002a34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a36:	2301      	movs	r3, #1
 8002a38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a42:	f107 030c 	add.w	r3, r7, #12
 8002a46:	4619      	mov	r1, r3
 8002a48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a4c:	f004 fafa 	bl	8007044 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002a50:	bf00      	nop
 8002a52:	3720      	adds	r7, #32
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	48000800 	.word	0x48000800
 8002a60:	48000400 	.word	0x48000400

08002a64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a68:	b672      	cpsid	i
}
 8002a6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a6c:	bf00      	nop
 8002a6e:	e7fd      	b.n	8002a6c <Error_Handler+0x8>

08002a70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a76:	4b0f      	ldr	r3, [pc, #60]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a7a:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a7c:	f043 0301 	orr.w	r3, r3, #1
 8002a80:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a82:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a86:	f003 0301 	and.w	r3, r3, #1
 8002a8a:	607b      	str	r3, [r7, #4]
 8002a8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a8e:	4b09      	ldr	r3, [pc, #36]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a92:	4a08      	ldr	r2, [pc, #32]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a98:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a9a:	4b06      	ldr	r3, [pc, #24]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aa2:	603b      	str	r3, [r7, #0]
 8002aa4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002aa6:	f007 f973 	bl	8009d90 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002aaa:	bf00      	nop
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	40021000 	.word	0x40021000

08002ab8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b09c      	sub	sp, #112	@ 0x70
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	605a      	str	r2, [r3, #4]
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	60da      	str	r2, [r3, #12]
 8002ace:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ad0:	f107 0318 	add.w	r3, r7, #24
 8002ad4:	2244      	movs	r2, #68	@ 0x44
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f00e fc40 	bl	801135e <memset>
  if(hadc->Instance==ADC1)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ae6:	d14d      	bne.n	8002b84 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002ae8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002aec:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002aee:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002af2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002af4:	f107 0318 	add.w	r3, r7, #24
 8002af8:	4618      	mov	r0, r3
 8002afa:	f007 fe87 	bl	800a80c <HAL_RCCEx_PeriphCLKConfig>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002b04:	f7ff ffae 	bl	8002a64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002b08:	4b20      	ldr	r3, [pc, #128]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b0c:	4a1f      	ldr	r2, [pc, #124]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b0e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b14:	4b1d      	ldr	r3, [pc, #116]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b1c:	617b      	str	r3, [r7, #20]
 8002b1e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b20:	4b1a      	ldr	r3, [pc, #104]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b24:	4a19      	ldr	r2, [pc, #100]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b26:	f043 0301 	orr.w	r3, r3, #1
 8002b2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b2c:	4b17      	ldr	r3, [pc, #92]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b30:	f003 0301 	and.w	r3, r3, #1
 8002b34:	613b      	str	r3, [r7, #16]
 8002b36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b38:	4b14      	ldr	r3, [pc, #80]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b3c:	4a13      	ldr	r2, [pc, #76]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b3e:	f043 0302 	orr.w	r3, r3, #2
 8002b42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b44:	4b11      	ldr	r3, [pc, #68]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	60fb      	str	r3, [r7, #12]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8002b50:	2303      	movs	r3, #3
 8002b52:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b54:	2303      	movs	r3, #3
 8002b56:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b5c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b60:	4619      	mov	r1, r3
 8002b62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b66:	f004 fa6d 	bl	8007044 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8002b6a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002b6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b70:	2303      	movs	r3, #3
 8002b72:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b78:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	4804      	ldr	r0, [pc, #16]	@ (8002b90 <HAL_ADC_MspInit+0xd8>)
 8002b80:	f004 fa60 	bl	8007044 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002b84:	bf00      	nop
 8002b86:	3770      	adds	r7, #112	@ 0x70
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	40021000 	.word	0x40021000
 8002b90:	48000400 	.word	0x48000400

08002b94 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b08a      	sub	sp, #40	@ 0x28
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b9c:	f107 0314 	add.w	r3, r7, #20
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]
 8002ba4:	605a      	str	r2, [r3, #4]
 8002ba6:	609a      	str	r2, [r3, #8]
 8002ba8:	60da      	str	r2, [r3, #12]
 8002baa:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a15      	ldr	r2, [pc, #84]	@ (8002c08 <HAL_DAC_MspInit+0x74>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d124      	bne.n	8002c00 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002bb6:	4b15      	ldr	r3, [pc, #84]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bba:	4a14      	ldr	r2, [pc, #80]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bc2:	4b12      	ldr	r3, [pc, #72]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bca:	613b      	str	r3, [r7, #16]
 8002bcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bce:	4b0f      	ldr	r3, [pc, #60]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bd2:	4a0e      	ldr	r2, [pc, #56]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bd4:	f043 0301 	orr.w	r3, r3, #1
 8002bd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bda:	4b0c      	ldr	r3, [pc, #48]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	60fb      	str	r3, [r7, #12]
 8002be4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8002be6:	2330      	movs	r3, #48	@ 0x30
 8002be8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bea:	2303      	movs	r3, #3
 8002bec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf2:	f107 0314 	add.w	r3, r7, #20
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bfc:	f004 fa22 	bl	8007044 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002c00:	bf00      	nop
 8002c02:	3728      	adds	r7, #40	@ 0x28
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	50000800 	.word	0x50000800
 8002c0c:	40021000 	.word	0x40021000

08002c10 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b09c      	sub	sp, #112	@ 0x70
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c18:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	605a      	str	r2, [r3, #4]
 8002c22:	609a      	str	r2, [r3, #8]
 8002c24:	60da      	str	r2, [r3, #12]
 8002c26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c28:	f107 0318 	add.w	r3, r7, #24
 8002c2c:	2244      	movs	r2, #68	@ 0x44
 8002c2e:	2100      	movs	r1, #0
 8002c30:	4618      	mov	r0, r3
 8002c32:	f00e fb94 	bl	801135e <memset>
  if(hi2c->Instance==I2C1)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a2d      	ldr	r2, [pc, #180]	@ (8002cf0 <HAL_I2C_MspInit+0xe0>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d153      	bne.n	8002ce8 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002c40:	2340      	movs	r3, #64	@ 0x40
 8002c42:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002c44:	2300      	movs	r3, #0
 8002c46:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c48:	f107 0318 	add.w	r3, r7, #24
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f007 fddd 	bl	800a80c <HAL_RCCEx_PeriphCLKConfig>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002c58:	f7ff ff04 	bl	8002a64 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c5c:	4b25      	ldr	r3, [pc, #148]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c60:	4a24      	ldr	r2, [pc, #144]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c62:	f043 0301 	orr.w	r3, r3, #1
 8002c66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c68:	4b22      	ldr	r3, [pc, #136]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	617b      	str	r3, [r7, #20]
 8002c72:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c74:	4b1f      	ldr	r3, [pc, #124]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c78:	4a1e      	ldr	r2, [pc, #120]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c7a:	f043 0302 	orr.w	r3, r3, #2
 8002c7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c80:	4b1c      	ldr	r3, [pc, #112]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	613b      	str	r3, [r7, #16]
 8002c8a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c90:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c92:	2312      	movs	r3, #18
 8002c94:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c96:	2300      	movs	r3, #0
 8002c98:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c9e:	2304      	movs	r3, #4
 8002ca0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ca2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cac:	f004 f9ca 	bl	8007044 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002cb0:	2380      	movs	r3, #128	@ 0x80
 8002cb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cb4:	2312      	movs	r3, #18
 8002cb6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002cc0:	2304      	movs	r3, #4
 8002cc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cc4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002cc8:	4619      	mov	r1, r3
 8002cca:	480b      	ldr	r0, [pc, #44]	@ (8002cf8 <HAL_I2C_MspInit+0xe8>)
 8002ccc:	f004 f9ba 	bl	8007044 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002cd0:	4b08      	ldr	r3, [pc, #32]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd4:	4a07      	ldr	r2, [pc, #28]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002cd6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002cda:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cdc:	4b05      	ldr	r3, [pc, #20]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ce4:	60fb      	str	r3, [r7, #12]
 8002ce6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002ce8:	bf00      	nop
 8002cea:	3770      	adds	r7, #112	@ 0x70
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	40005400 	.word	0x40005400
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	48000400 	.word	0x48000400

08002cfc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b08a      	sub	sp, #40	@ 0x28
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d04:	f107 0314 	add.w	r3, r7, #20
 8002d08:	2200      	movs	r2, #0
 8002d0a:	601a      	str	r2, [r3, #0]
 8002d0c:	605a      	str	r2, [r3, #4]
 8002d0e:	609a      	str	r2, [r3, #8]
 8002d10:	60da      	str	r2, [r3, #12]
 8002d12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a25      	ldr	r2, [pc, #148]	@ (8002db0 <HAL_SPI_MspInit+0xb4>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d144      	bne.n	8002da8 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d1e:	4b25      	ldr	r3, [pc, #148]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d22:	4a24      	ldr	r2, [pc, #144]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d24:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d28:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d2a:	4b22      	ldr	r3, [pc, #136]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d32:	613b      	str	r3, [r7, #16]
 8002d34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d36:	4b1f      	ldr	r3, [pc, #124]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d3a:	4a1e      	ldr	r2, [pc, #120]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d3c:	f043 0301 	orr.w	r3, r3, #1
 8002d40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d42:	4b1c      	ldr	r3, [pc, #112]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	60fb      	str	r3, [r7, #12]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d4e:	4b19      	ldr	r3, [pc, #100]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d52:	4a18      	ldr	r2, [pc, #96]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d54:	f043 0302 	orr.w	r3, r3, #2
 8002d58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d5a:	4b16      	ldr	r3, [pc, #88]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	60bb      	str	r3, [r7, #8]
 8002d64:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d66:	23c0      	movs	r3, #192	@ 0xc0
 8002d68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d6a:	2302      	movs	r3, #2
 8002d6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d72:	2300      	movs	r3, #0
 8002d74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d76:	2305      	movs	r3, #5
 8002d78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d7a:	f107 0314 	add.w	r3, r7, #20
 8002d7e:	4619      	mov	r1, r3
 8002d80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d84:	f004 f95e 	bl	8007044 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002d88:	2308      	movs	r3, #8
 8002d8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d90:	2300      	movs	r3, #0
 8002d92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d94:	2300      	movs	r3, #0
 8002d96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d98:	2305      	movs	r3, #5
 8002d9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d9c:	f107 0314 	add.w	r3, r7, #20
 8002da0:	4619      	mov	r1, r3
 8002da2:	4805      	ldr	r0, [pc, #20]	@ (8002db8 <HAL_SPI_MspInit+0xbc>)
 8002da4:	f004 f94e 	bl	8007044 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002da8:	bf00      	nop
 8002daa:	3728      	adds	r7, #40	@ 0x28
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40013000 	.word	0x40013000
 8002db4:	40021000 	.word	0x40021000
 8002db8:	48000400 	.word	0x48000400

08002dbc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b09a      	sub	sp, #104	@ 0x68
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002dc8:	2200      	movs	r2, #0
 8002dca:	601a      	str	r2, [r3, #0]
 8002dcc:	605a      	str	r2, [r3, #4]
 8002dce:	609a      	str	r2, [r3, #8]
 8002dd0:	60da      	str	r2, [r3, #12]
 8002dd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dd4:	f107 0310 	add.w	r3, r7, #16
 8002dd8:	2244      	movs	r2, #68	@ 0x44
 8002dda:	2100      	movs	r1, #0
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f00e fabe 	bl	801135e <memset>
  if(huart->Instance==USART1)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a4d      	ldr	r2, [pc, #308]	@ (8002f1c <HAL_UART_MspInit+0x160>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	f040 8093 	bne.w	8002f14 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002dee:	2301      	movs	r3, #1
 8002df0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002df2:	2300      	movs	r3, #0
 8002df4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002df6:	f107 0310 	add.w	r3, r7, #16
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f007 fd06 	bl	800a80c <HAL_RCCEx_PeriphCLKConfig>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002e06:	f7ff fe2d 	bl	8002a64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e0a:	4b45      	ldr	r3, [pc, #276]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e0e:	4a44      	ldr	r2, [pc, #272]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e14:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e16:	4b42      	ldr	r3, [pc, #264]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e1e:	60fb      	str	r3, [r7, #12]
 8002e20:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e22:	4b3f      	ldr	r3, [pc, #252]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e26:	4a3e      	ldr	r2, [pc, #248]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e28:	f043 0301 	orr.w	r3, r3, #1
 8002e2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e2e:	4b3c      	ldr	r3, [pc, #240]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	60bb      	str	r3, [r7, #8]
 8002e38:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8002e3a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002e3e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e40:	2302      	movs	r3, #2
 8002e42:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e4c:	2307      	movs	r3, #7
 8002e4e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e50:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002e54:	4619      	mov	r1, r3
 8002e56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e5a:	f004 f8f3 	bl	8007044 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8002e5e:	4b31      	ldr	r3, [pc, #196]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e60:	4a31      	ldr	r2, [pc, #196]	@ (8002f28 <HAL_UART_MspInit+0x16c>)
 8002e62:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002e64:	4b2f      	ldr	r3, [pc, #188]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e66:	2218      	movs	r2, #24
 8002e68:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e6a:	4b2e      	ldr	r3, [pc, #184]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e70:	4b2c      	ldr	r3, [pc, #176]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e76:	4b2b      	ldr	r3, [pc, #172]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e78:	2280      	movs	r2, #128	@ 0x80
 8002e7a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e7c:	4b29      	ldr	r3, [pc, #164]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e82:	4b28      	ldr	r3, [pc, #160]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002e88:	4b26      	ldr	r3, [pc, #152]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e8e:	4b25      	ldr	r3, [pc, #148]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002e94:	4823      	ldr	r0, [pc, #140]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e96:	f003 fda3 	bl	80069e0 <HAL_DMA_Init>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d001      	beq.n	8002ea4 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8002ea0:	f7ff fde0 	bl	8002a64 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a1f      	ldr	r2, [pc, #124]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002ea8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002eac:	4a1d      	ldr	r2, [pc, #116]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8002eb2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002eb4:	4a1e      	ldr	r2, [pc, #120]	@ (8002f30 <HAL_UART_MspInit+0x174>)
 8002eb6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002eb8:	4b1c      	ldr	r3, [pc, #112]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002eba:	2219      	movs	r2, #25
 8002ebc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ebe:	4b1b      	ldr	r3, [pc, #108]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ec0:	2210      	movs	r2, #16
 8002ec2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ec4:	4b19      	ldr	r3, [pc, #100]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002eca:	4b18      	ldr	r3, [pc, #96]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ecc:	2280      	movs	r2, #128	@ 0x80
 8002ece:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ed0:	4b16      	ldr	r3, [pc, #88]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ed6:	4b15      	ldr	r3, [pc, #84]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002edc:	4b13      	ldr	r3, [pc, #76]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002ee2:	4b12      	ldr	r3, [pc, #72]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002ee8:	4810      	ldr	r0, [pc, #64]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002eea:	f003 fd79 	bl	80069e0 <HAL_DMA_Init>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d001      	beq.n	8002ef8 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8002ef4:	f7ff fdb6 	bl	8002a64 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a0c      	ldr	r2, [pc, #48]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002efc:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002efe:	4a0b      	ldr	r2, [pc, #44]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002f04:	2200      	movs	r2, #0
 8002f06:	2100      	movs	r1, #0
 8002f08:	2025      	movs	r0, #37	@ 0x25
 8002f0a:	f003 fabe 	bl	800648a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002f0e:	2025      	movs	r0, #37	@ 0x25
 8002f10:	f003 fad5 	bl	80064be <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002f14:	bf00      	nop
 8002f16:	3768      	adds	r7, #104	@ 0x68
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40013800 	.word	0x40013800
 8002f20:	40021000 	.word	0x40021000
 8002f24:	200014dc 	.word	0x200014dc
 8002f28:	40020008 	.word	0x40020008
 8002f2c:	2000153c 	.word	0x2000153c
 8002f30:	4002001c 	.word	0x4002001c

08002f34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f38:	bf00      	nop
 8002f3a:	e7fd      	b.n	8002f38 <NMI_Handler+0x4>

08002f3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f40:	bf00      	nop
 8002f42:	e7fd      	b.n	8002f40 <HardFault_Handler+0x4>

08002f44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f48:	bf00      	nop
 8002f4a:	e7fd      	b.n	8002f48 <MemManage_Handler+0x4>

08002f4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f50:	bf00      	nop
 8002f52:	e7fd      	b.n	8002f50 <BusFault_Handler+0x4>

08002f54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f58:	bf00      	nop
 8002f5a:	e7fd      	b.n	8002f58 <UsageFault_Handler+0x4>

08002f5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f60:	bf00      	nop
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr

08002f6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f6a:	b480      	push	{r7}
 8002f6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f6e:	bf00      	nop
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f7c:	bf00      	nop
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr

08002f86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f8a:	f001 fd33 	bl	80049f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f8e:	bf00      	nop
 8002f90:	bd80      	pop	{r7, pc}
	...

08002f94 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002f98:	4802      	ldr	r0, [pc, #8]	@ (8002fa4 <DMA1_Channel1_IRQHandler+0x10>)
 8002f9a:	f003 ff04 	bl	8006da6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002f9e:	bf00      	nop
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	200014dc 	.word	0x200014dc

08002fa8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002fac:	4802      	ldr	r0, [pc, #8]	@ (8002fb8 <DMA1_Channel2_IRQHandler+0x10>)
 8002fae:	f003 fefa 	bl	8006da6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002fb2:	bf00      	nop
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	2000153c 	.word	0x2000153c

08002fbc <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002fc0:	4802      	ldr	r0, [pc, #8]	@ (8002fcc <USB_LP_IRQHandler+0x10>)
 8002fc2:	f005 fa30 	bl	8008426 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8002fc6:	bf00      	nop
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	200033bc 	.word	0x200033bc

08002fd0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002fd4:	480c      	ldr	r0, [pc, #48]	@ (8003008 <USART1_IRQHandler+0x38>)
 8002fd6:	f007 ff85 	bl	800aee4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8002fda:	4b0b      	ldr	r3, [pc, #44]	@ (8003008 <USART1_IRQHandler+0x38>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	69db      	ldr	r3, [r3, #28]
 8002fe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fe4:	2b40      	cmp	r3, #64	@ 0x40
 8002fe6:	d10d      	bne.n	8003004 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8002fe8:	4b07      	ldr	r3, [pc, #28]	@ (8003008 <USART1_IRQHandler+0x38>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2240      	movs	r2, #64	@ 0x40
 8002fee:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8002ff0:	4b05      	ldr	r3, [pc, #20]	@ (8003008 <USART1_IRQHandler+0x38>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	4b04      	ldr	r3, [pc, #16]	@ (8003008 <USART1_IRQHandler+0x38>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ffe:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8003000:	f001 fb9e 	bl	8004740 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8003004:	bf00      	nop
 8003006:	bd80      	pop	{r7, pc}
 8003008:	20001448 	.word	0x20001448

0800300c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  return 1;
 8003010:	2301      	movs	r3, #1
}
 8003012:	4618      	mov	r0, r3
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <_kill>:

int _kill(int pid, int sig)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003026:	f00e f9ed 	bl	8011404 <__errno>
 800302a:	4603      	mov	r3, r0
 800302c:	2216      	movs	r2, #22
 800302e:	601a      	str	r2, [r3, #0]
  return -1;
 8003030:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003034:	4618      	mov	r0, r3
 8003036:	3708      	adds	r7, #8
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <_exit>:

void _exit (int status)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003044:	f04f 31ff 	mov.w	r1, #4294967295
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f7ff ffe7 	bl	800301c <_kill>
  while (1) {}    /* Make sure we hang here */
 800304e:	bf00      	nop
 8003050:	e7fd      	b.n	800304e <_exit+0x12>

08003052 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003052:	b580      	push	{r7, lr}
 8003054:	b086      	sub	sp, #24
 8003056:	af00      	add	r7, sp, #0
 8003058:	60f8      	str	r0, [r7, #12]
 800305a:	60b9      	str	r1, [r7, #8]
 800305c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800305e:	2300      	movs	r3, #0
 8003060:	617b      	str	r3, [r7, #20]
 8003062:	e00a      	b.n	800307a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003064:	f3af 8000 	nop.w
 8003068:	4601      	mov	r1, r0
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	1c5a      	adds	r2, r3, #1
 800306e:	60ba      	str	r2, [r7, #8]
 8003070:	b2ca      	uxtb	r2, r1
 8003072:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	3301      	adds	r3, #1
 8003078:	617b      	str	r3, [r7, #20]
 800307a:	697a      	ldr	r2, [r7, #20]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	429a      	cmp	r2, r3
 8003080:	dbf0      	blt.n	8003064 <_read+0x12>
  }

  return len;
 8003082:	687b      	ldr	r3, [r7, #4]
}
 8003084:	4618      	mov	r0, r3
 8003086:	3718      	adds	r7, #24
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003098:	2300      	movs	r3, #0
 800309a:	617b      	str	r3, [r7, #20]
 800309c:	e009      	b.n	80030b2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	1c5a      	adds	r2, r3, #1
 80030a2:	60ba      	str	r2, [r7, #8]
 80030a4:	781b      	ldrb	r3, [r3, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	3301      	adds	r3, #1
 80030b0:	617b      	str	r3, [r7, #20]
 80030b2:	697a      	ldr	r2, [r7, #20]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	dbf1      	blt.n	800309e <_write+0x12>
  }
  return len;
 80030ba:	687b      	ldr	r3, [r7, #4]
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3718      	adds	r7, #24
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <_close>:

int _close(int file)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80030ec:	605a      	str	r2, [r3, #4]
  return 0;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <_isatty>:

int _isatty(int file)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003104:	2301      	movs	r3, #1
}
 8003106:	4618      	mov	r0, r3
 8003108:	370c      	adds	r7, #12
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr

08003112 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003112:	b480      	push	{r7}
 8003114:	b085      	sub	sp, #20
 8003116:	af00      	add	r7, sp, #0
 8003118:	60f8      	str	r0, [r7, #12]
 800311a:	60b9      	str	r1, [r7, #8]
 800311c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800311e:	2300      	movs	r3, #0
}
 8003120:	4618      	mov	r0, r3
 8003122:	3714      	adds	r7, #20
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr

0800312c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003134:	4a14      	ldr	r2, [pc, #80]	@ (8003188 <_sbrk+0x5c>)
 8003136:	4b15      	ldr	r3, [pc, #84]	@ (800318c <_sbrk+0x60>)
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003140:	4b13      	ldr	r3, [pc, #76]	@ (8003190 <_sbrk+0x64>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d102      	bne.n	800314e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003148:	4b11      	ldr	r3, [pc, #68]	@ (8003190 <_sbrk+0x64>)
 800314a:	4a12      	ldr	r2, [pc, #72]	@ (8003194 <_sbrk+0x68>)
 800314c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800314e:	4b10      	ldr	r3, [pc, #64]	@ (8003190 <_sbrk+0x64>)
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4413      	add	r3, r2
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	429a      	cmp	r2, r3
 800315a:	d207      	bcs.n	800316c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800315c:	f00e f952 	bl	8011404 <__errno>
 8003160:	4603      	mov	r3, r0
 8003162:	220c      	movs	r2, #12
 8003164:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003166:	f04f 33ff 	mov.w	r3, #4294967295
 800316a:	e009      	b.n	8003180 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800316c:	4b08      	ldr	r3, [pc, #32]	@ (8003190 <_sbrk+0x64>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003172:	4b07      	ldr	r3, [pc, #28]	@ (8003190 <_sbrk+0x64>)
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4413      	add	r3, r2
 800317a:	4a05      	ldr	r2, [pc, #20]	@ (8003190 <_sbrk+0x64>)
 800317c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800317e:	68fb      	ldr	r3, [r7, #12]
}
 8003180:	4618      	mov	r0, r3
 8003182:	3718      	adds	r7, #24
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	20008000 	.word	0x20008000
 800318c:	00000400 	.word	0x00000400
 8003190:	2000159c 	.word	0x2000159c
 8003194:	20003a08 	.word	0x20003a08

08003198 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800319c:	4b06      	ldr	r3, [pc, #24]	@ (80031b8 <SystemInit+0x20>)
 800319e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a2:	4a05      	ldr	r2, [pc, #20]	@ (80031b8 <SystemInit+0x20>)
 80031a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80031a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031ac:	bf00      	nop
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	e000ed00 	.word	0xe000ed00

080031bc <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	4603      	mov	r3, r0
 80031c4:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 80031c6:	4a04      	ldr	r2, [pc, #16]	@ (80031d8 <modbus_Setup+0x1c>)
 80031c8:	79fb      	ldrb	r3, [r7, #7]
 80031ca:	7013      	strb	r3, [r2, #0]
}
 80031cc:	bf00      	nop
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr
 80031d8:	200015a0 	.word	0x200015a0

080031dc <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 80031dc:	b580      	push	{r7, lr}
 80031de:	b0e0      	sub	sp, #384	@ 0x180
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031e6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80031ea:	6018      	str	r0, [r3, #0]
 80031ec:	460a      	mov	r2, r1
 80031ee:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031f2:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80031f6:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 80031f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031fc:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003200:	881b      	ldrh	r3, [r3, #0]
 8003202:	2b05      	cmp	r3, #5
 8003204:	f240 85a5 	bls.w	8003d52 <modbus_handle_frame+0xb76>

	uint8_t address = frame[0];
 8003208:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800320c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8003218:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800321c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	785b      	ldrb	r3, [r3, #1]
 8003224:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8003228:	4bcb      	ldr	r3, [pc, #812]	@ (8003558 <modbus_handle_frame+0x37c>)
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8003230:	429a      	cmp	r2, r3
 8003232:	f040 8590 	bne.w	8003d56 <modbus_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8003236:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800323a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800323e:	881b      	ldrh	r3, [r3, #0]
 8003240:	3b01      	subs	r3, #1
 8003242:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003246:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800324a:	6812      	ldr	r2, [r2, #0]
 800324c:	4413      	add	r3, r2
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	b21b      	sxth	r3, r3
 8003252:	021b      	lsls	r3, r3, #8
 8003254:	b21a      	sxth	r2, r3
 8003256:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800325a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800325e:	881b      	ldrh	r3, [r3, #0]
 8003260:	3b02      	subs	r3, #2
 8003262:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8003266:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 800326a:	6809      	ldr	r1, [r1, #0]
 800326c:	440b      	add	r3, r1
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	b21b      	sxth	r3, r3
 8003272:	4313      	orrs	r3, r2
 8003274:	b21b      	sxth	r3, r3
 8003276:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 800327a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800327e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003282:	881b      	ldrh	r3, [r3, #0]
 8003284:	3b02      	subs	r3, #2
 8003286:	b29a      	uxth	r2, r3
 8003288:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800328c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003290:	4611      	mov	r1, r2
 8003292:	6818      	ldr	r0, [r3, #0]
 8003294:	f000 fd68 	bl	8003d68 <modbus_crc16>
 8003298:	4603      	mov	r3, r0
 800329a:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 800329e:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 80032a2:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80032a6:	429a      	cmp	r2, r3
 80032a8:	f040 8557 	bne.w	8003d5a <modbus_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 80032ac:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 80032b0:	3b01      	subs	r3, #1
 80032b2:	2b0f      	cmp	r3, #15
 80032b4:	f200 853f 	bhi.w	8003d36 <modbus_handle_frame+0xb5a>
 80032b8:	a201      	add	r2, pc, #4	@ (adr r2, 80032c0 <modbus_handle_frame+0xe4>)
 80032ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032be:	bf00      	nop
 80032c0:	08003301 	.word	0x08003301
 80032c4:	080034a9 	.word	0x080034a9
 80032c8:	0800365d 	.word	0x0800365d
 80032cc:	080037c7 	.word	0x080037c7
 80032d0:	0800393d 	.word	0x0800393d
 80032d4:	080039e9 	.word	0x080039e9
 80032d8:	08003d37 	.word	0x08003d37
 80032dc:	08003d37 	.word	0x08003d37
 80032e0:	08003d37 	.word	0x08003d37
 80032e4:	08003d37 	.word	0x08003d37
 80032e8:	08003d37 	.word	0x08003d37
 80032ec:	08003d37 	.word	0x08003d37
 80032f0:	08003d37 	.word	0x08003d37
 80032f4:	08003d37 	.word	0x08003d37
 80032f8:	08003a81 	.word	0x08003a81
 80032fc:	08003bf5 	.word	0x08003bf5
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003300:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003304:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	3302      	adds	r3, #2
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	b21b      	sxth	r3, r3
 8003310:	021b      	lsls	r3, r3, #8
 8003312:	b21a      	sxth	r2, r3
 8003314:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003318:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	3303      	adds	r3, #3
 8003320:	781b      	ldrb	r3, [r3, #0]
 8003322:	b21b      	sxth	r3, r3
 8003324:	4313      	orrs	r3, r2
 8003326:	b21b      	sxth	r3, r3
 8003328:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 800332c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003330:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	3304      	adds	r3, #4
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	b21b      	sxth	r3, r3
 800333c:	021b      	lsls	r3, r3, #8
 800333e:	b21a      	sxth	r2, r3
 8003340:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003344:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	3305      	adds	r3, #5
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	b21b      	sxth	r3, r3
 8003350:	4313      	orrs	r3, r2
 8003352:	b21b      	sxth	r3, r3
 8003354:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8003358:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800335c:	2b00      	cmp	r3, #0
 800335e:	d003      	beq.n	8003368 <modbus_handle_frame+0x18c>
 8003360:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003364:	2b04      	cmp	r3, #4
 8003366:	d909      	bls.n	800337c <modbus_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003368:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800336c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003370:	2203      	movs	r2, #3
 8003372:	4618      	mov	r0, r3
 8003374:	f000 fd60 	bl	8003e38 <modbus_send_exception>
				return;
 8003378:	f000 bcf0 	b.w	8003d5c <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 800337c:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8003380:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003384:	4413      	add	r3, r2
 8003386:	b29b      	uxth	r3, r3
 8003388:	3b01      	subs	r3, #1
 800338a:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 800338e:	4b73      	ldr	r3, [pc, #460]	@ (800355c <modbus_handle_frame+0x380>)
 8003390:	881b      	ldrh	r3, [r3, #0]
 8003392:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8003396:	429a      	cmp	r2, r3
 8003398:	d309      	bcc.n	80033ae <modbus_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800339a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800339e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80033a2:	2202      	movs	r2, #2
 80033a4:	4618      	mov	r0, r3
 80033a6:	f000 fd47 	bl	8003e38 <modbus_send_exception>
				return;
 80033aa:	f000 bcd7 	b.w	8003d5c <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80033ae:	4b6a      	ldr	r3, [pc, #424]	@ (8003558 <modbus_handle_frame+0x37c>)
 80033b0:	781a      	ldrb	r2, [r3, #0]
 80033b2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80033b6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80033ba:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80033bc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80033c0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80033c4:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80033c8:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 80033ca:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80033ce:	3307      	adds	r3, #7
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	da00      	bge.n	80033d6 <modbus_handle_frame+0x1fa>
 80033d4:	3307      	adds	r3, #7
 80033d6:	10db      	asrs	r3, r3, #3
 80033d8:	b2da      	uxtb	r2, r3
 80033da:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80033de:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80033e2:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80033e4:	2303      	movs	r3, #3
 80033e6:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 80033ea:	2300      	movs	r3, #0
 80033ec:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 80033f0:	2300      	movs	r3, #0
 80033f2:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 80033f6:	2300      	movs	r3, #0
 80033f8:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80033fc:	e044      	b.n	8003488 <modbus_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 80033fe:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8003402:	4618      	mov	r0, r3
 8003404:	f7fe fd5c 	bl	8001ec0 <io_coil_read>
 8003408:	4603      	mov	r3, r0
 800340a:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 800340e:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8003412:	2b01      	cmp	r3, #1
 8003414:	d10b      	bne.n	800342e <modbus_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8003416:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800341a:	2201      	movs	r2, #1
 800341c:	fa02 f303 	lsl.w	r3, r2, r3
 8003420:	b25a      	sxtb	r2, r3
 8003422:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8003426:	4313      	orrs	r3, r2
 8003428:	b25b      	sxtb	r3, r3
 800342a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 800342e:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8003432:	3301      	adds	r3, #1
 8003434:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8003438:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800343c:	2b08      	cmp	r3, #8
 800343e:	d006      	beq.n	800344e <modbus_handle_frame+0x272>
 8003440:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003444:	3b01      	subs	r3, #1
 8003446:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800344a:	429a      	cmp	r2, r3
 800344c:	d112      	bne.n	8003474 <modbus_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 800344e:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8003452:	1c5a      	adds	r2, r3, #1
 8003454:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8003458:	4619      	mov	r1, r3
 800345a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800345e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003462:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8003466:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8003468:	2300      	movs	r3, #0
 800346a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 800346e:	2300      	movs	r3, #0
 8003470:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8003474:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8003478:	3301      	adds	r3, #1
 800347a:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 800347e:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8003482:	3301      	adds	r3, #1
 8003484:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8003488:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800348c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003490:	429a      	cmp	r2, r3
 8003492:	dbb4      	blt.n	80033fe <modbus_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 8003494:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8003498:	f107 030c 	add.w	r3, r7, #12
 800349c:	4611      	mov	r1, r2
 800349e:	4618      	mov	r0, r3
 80034a0:	f000 fca0 	bl	8003de4 <modbus_send_response>
 80034a4:	f000 bc5a 	b.w	8003d5c <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80034a8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034ac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	3302      	adds	r3, #2
 80034b4:	781b      	ldrb	r3, [r3, #0]
 80034b6:	b21b      	sxth	r3, r3
 80034b8:	021b      	lsls	r3, r3, #8
 80034ba:	b21a      	sxth	r2, r3
 80034bc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034c0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	3303      	adds	r3, #3
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	b21b      	sxth	r3, r3
 80034cc:	4313      	orrs	r3, r2
 80034ce:	b21b      	sxth	r3, r3
 80034d0:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 80034d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034d8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	3304      	adds	r3, #4
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	b21b      	sxth	r3, r3
 80034e4:	021b      	lsls	r3, r3, #8
 80034e6:	b21a      	sxth	r2, r3
 80034e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034ec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	3305      	adds	r3, #5
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	b21b      	sxth	r3, r3
 80034f8:	4313      	orrs	r3, r2
 80034fa:	b21b      	sxth	r3, r3
 80034fc:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8003500:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003504:	2b00      	cmp	r3, #0
 8003506:	d003      	beq.n	8003510 <modbus_handle_frame+0x334>
 8003508:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800350c:	2b04      	cmp	r3, #4
 800350e:	d909      	bls.n	8003524 <modbus_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003510:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003514:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003518:	2203      	movs	r2, #3
 800351a:	4618      	mov	r0, r3
 800351c:	f000 fc8c 	bl	8003e38 <modbus_send_exception>
				return;
 8003520:	f000 bc1c 	b.w	8003d5c <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8003524:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8003528:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800352c:	4413      	add	r3, r2
 800352e:	b29b      	uxth	r3, r3
 8003530:	3b01      	subs	r3, #1
 8003532:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8003536:	4b0a      	ldr	r3, [pc, #40]	@ (8003560 <modbus_handle_frame+0x384>)
 8003538:	881b      	ldrh	r3, [r3, #0]
 800353a:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 800353e:	429a      	cmp	r2, r3
 8003540:	d310      	bcc.n	8003564 <modbus_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003542:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003546:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800354a:	2202      	movs	r2, #2
 800354c:	4618      	mov	r0, r3
 800354e:	f000 fc73 	bl	8003e38 <modbus_send_exception>
				return;
 8003552:	f000 bc03 	b.w	8003d5c <modbus_handle_frame+0xb80>
 8003556:	bf00      	nop
 8003558:	200015a0 	.word	0x200015a0
 800355c:	20000ac8 	.word	0x20000ac8
 8003560:	20000aec 	.word	0x20000aec
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8003564:	4bc3      	ldr	r3, [pc, #780]	@ (8003874 <modbus_handle_frame+0x698>)
 8003566:	781a      	ldrb	r2, [r3, #0]
 8003568:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800356c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003570:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003572:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003576:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800357a:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800357e:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8003580:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003584:	3307      	adds	r3, #7
 8003586:	2b00      	cmp	r3, #0
 8003588:	da00      	bge.n	800358c <modbus_handle_frame+0x3b0>
 800358a:	3307      	adds	r3, #7
 800358c:	10db      	asrs	r3, r3, #3
 800358e:	b2da      	uxtb	r2, r3
 8003590:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003594:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003598:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800359a:	2303      	movs	r3, #3
 800359c:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 80035a0:	2300      	movs	r3, #0
 80035a2:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 80035a6:	2300      	movs	r3, #0
 80035a8:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 80035ac:	2300      	movs	r3, #0
 80035ae:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80035b2:	e044      	b.n	800363e <modbus_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 80035b4:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7fe fcfb 	bl	8001fb4 <io_discrete_in_read>
 80035be:	4603      	mov	r3, r0
 80035c0:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 80035c4:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d10b      	bne.n	80035e4 <modbus_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80035cc:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80035d0:	2201      	movs	r2, #1
 80035d2:	fa02 f303 	lsl.w	r3, r2, r3
 80035d6:	b25a      	sxtb	r2, r3
 80035d8:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 80035dc:	4313      	orrs	r3, r2
 80035de:	b25b      	sxtb	r3, r3
 80035e0:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 80035e4:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80035e8:	3301      	adds	r3, #1
 80035ea:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 80035ee:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80035f2:	2b08      	cmp	r3, #8
 80035f4:	d006      	beq.n	8003604 <modbus_handle_frame+0x428>
 80035f6:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80035fa:	3b01      	subs	r3, #1
 80035fc:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8003600:	429a      	cmp	r2, r3
 8003602:	d112      	bne.n	800362a <modbus_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8003604:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8003608:	1c5a      	adds	r2, r3, #1
 800360a:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 800360e:	4619      	mov	r1, r3
 8003610:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003614:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003618:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 800361c:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 800361e:	2300      	movs	r3, #0
 8003620:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8003624:	2300      	movs	r3, #0
 8003626:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 800362a:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800362e:	3301      	adds	r3, #1
 8003630:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8003634:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003638:	3301      	adds	r3, #1
 800363a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800363e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003642:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8003646:	429a      	cmp	r2, r3
 8003648:	dbb4      	blt.n	80035b4 <modbus_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 800364a:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 800364e:	f107 030c 	add.w	r3, r7, #12
 8003652:	4611      	mov	r1, r2
 8003654:	4618      	mov	r0, r3
 8003656:	f000 fbc5 	bl	8003de4 <modbus_send_response>
 800365a:	e37f      	b.n	8003d5c <modbus_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 800365c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003660:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	3302      	adds	r3, #2
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	b21b      	sxth	r3, r3
 800366c:	021b      	lsls	r3, r3, #8
 800366e:	b21a      	sxth	r2, r3
 8003670:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003674:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	3303      	adds	r3, #3
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	b21b      	sxth	r3, r3
 8003680:	4313      	orrs	r3, r2
 8003682:	b21b      	sxth	r3, r3
 8003684:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8003688:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800368c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	3304      	adds	r3, #4
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	b21b      	sxth	r3, r3
 8003698:	021b      	lsls	r3, r3, #8
 800369a:	b21a      	sxth	r2, r3
 800369c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036a0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	3305      	adds	r3, #5
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	b21b      	sxth	r3, r3
 80036ac:	4313      	orrs	r3, r2
 80036ae:	b21b      	sxth	r3, r3
 80036b0:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 80036b4:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d005      	beq.n	80036c8 <modbus_handle_frame+0x4ec>
 80036bc:	4b6e      	ldr	r3, [pc, #440]	@ (8003878 <modbus_handle_frame+0x69c>)
 80036be:	881b      	ldrh	r3, [r3, #0]
 80036c0:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d908      	bls.n	80036da <modbus_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80036c8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80036cc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80036d0:	2203      	movs	r2, #3
 80036d2:	4618      	mov	r0, r3
 80036d4:	f000 fbb0 	bl	8003e38 <modbus_send_exception>
				return;
 80036d8:	e340      	b.n	8003d5c <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80036da:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 80036de:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80036e2:	4413      	add	r3, r2
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	3b01      	subs	r3, #1
 80036e8:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 80036ec:	4b62      	ldr	r3, [pc, #392]	@ (8003878 <modbus_handle_frame+0x69c>)
 80036ee:	881b      	ldrh	r3, [r3, #0]
 80036f0:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d308      	bcc.n	800370a <modbus_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80036f8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80036fc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003700:	2202      	movs	r2, #2
 8003702:	4618      	mov	r0, r3
 8003704:	f000 fb98 	bl	8003e38 <modbus_send_exception>
				return;
 8003708:	e328      	b.n	8003d5c <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800370a:	4b5a      	ldr	r3, [pc, #360]	@ (8003874 <modbus_handle_frame+0x698>)
 800370c:	781a      	ldrb	r2, [r3, #0]
 800370e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003712:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003716:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003718:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800371c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003720:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003724:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8003726:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800372a:	b2db      	uxtb	r3, r3
 800372c:	005b      	lsls	r3, r3, #1
 800372e:	b2da      	uxtb	r2, r3
 8003730:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003734:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003738:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800373a:	2303      	movs	r3, #3
 800373c:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003740:	2300      	movs	r3, #0
 8003742:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8003746:	e02f      	b.n	80037a8 <modbus_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8003748:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 800374c:	4618      	mov	r0, r3
 800374e:	f7fe fca3 	bl	8002098 <io_holding_reg_read>
 8003752:	4603      	mov	r3, r0
 8003754:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8003758:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 800375c:	0a1b      	lsrs	r3, r3, #8
 800375e:	b299      	uxth	r1, r3
 8003760:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8003764:	1c5a      	adds	r2, r3, #1
 8003766:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 800376a:	461a      	mov	r2, r3
 800376c:	b2c9      	uxtb	r1, r1
 800376e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003772:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003776:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8003778:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 800377c:	1c5a      	adds	r2, r3, #1
 800377e:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8003782:	461a      	mov	r2, r3
 8003784:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8003788:	b2d9      	uxtb	r1, r3
 800378a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800378e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003792:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8003794:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8003798:	3301      	adds	r3, #1
 800379a:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 800379e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80037a2:	3301      	adds	r3, #1
 80037a4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80037a8:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80037ac:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 80037b0:	429a      	cmp	r2, r3
 80037b2:	dbc9      	blt.n	8003748 <modbus_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 80037b4:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 80037b8:	f107 030c 	add.w	r3, r7, #12
 80037bc:	4611      	mov	r1, r2
 80037be:	4618      	mov	r0, r3
 80037c0:	f000 fb10 	bl	8003de4 <modbus_send_response>
 80037c4:	e2ca      	b.n	8003d5c <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80037c6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80037ca:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	3302      	adds	r3, #2
 80037d2:	781b      	ldrb	r3, [r3, #0]
 80037d4:	b21b      	sxth	r3, r3
 80037d6:	021b      	lsls	r3, r3, #8
 80037d8:	b21a      	sxth	r2, r3
 80037da:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80037de:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	3303      	adds	r3, #3
 80037e6:	781b      	ldrb	r3, [r3, #0]
 80037e8:	b21b      	sxth	r3, r3
 80037ea:	4313      	orrs	r3, r2
 80037ec:	b21b      	sxth	r3, r3
 80037ee:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 80037f2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80037f6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	3304      	adds	r3, #4
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	b21b      	sxth	r3, r3
 8003802:	021b      	lsls	r3, r3, #8
 8003804:	b21a      	sxth	r2, r3
 8003806:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800380a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	3305      	adds	r3, #5
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	b21b      	sxth	r3, r3
 8003816:	4313      	orrs	r3, r2
 8003818:	b21b      	sxth	r3, r3
 800381a:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 800381e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003822:	2b00      	cmp	r3, #0
 8003824:	d005      	beq.n	8003832 <modbus_handle_frame+0x656>
 8003826:	4b15      	ldr	r3, [pc, #84]	@ (800387c <modbus_handle_frame+0x6a0>)
 8003828:	881b      	ldrh	r3, [r3, #0]
 800382a:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 800382e:	429a      	cmp	r2, r3
 8003830:	d908      	bls.n	8003844 <modbus_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003832:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003836:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800383a:	2203      	movs	r2, #3
 800383c:	4618      	mov	r0, r3
 800383e:	f000 fafb 	bl	8003e38 <modbus_send_exception>
				return;
 8003842:	e28b      	b.n	8003d5c <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8003844:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8003848:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800384c:	4413      	add	r3, r2
 800384e:	b29b      	uxth	r3, r3
 8003850:	3b01      	subs	r3, #1
 8003852:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 8003856:	4b09      	ldr	r3, [pc, #36]	@ (800387c <modbus_handle_frame+0x6a0>)
 8003858:	881b      	ldrh	r3, [r3, #0]
 800385a:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 800385e:	429a      	cmp	r2, r3
 8003860:	d30e      	bcc.n	8003880 <modbus_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003862:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003866:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800386a:	2202      	movs	r2, #2
 800386c:	4618      	mov	r0, r3
 800386e:	f000 fae3 	bl	8003e38 <modbus_send_exception>
				return;
 8003872:	e273      	b.n	8003d5c <modbus_handle_frame+0xb80>
 8003874:	200015a0 	.word	0x200015a0
 8003878:	20000b08 	.word	0x20000b08
 800387c:	2000130c 	.word	0x2000130c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 8003880:	4bb2      	ldr	r3, [pc, #712]	@ (8003b4c <modbus_handle_frame+0x970>)
 8003882:	781a      	ldrb	r2, [r3, #0]
 8003884:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003888:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800388c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800388e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003892:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003896:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800389a:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 800389c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	005b      	lsls	r3, r3, #1
 80038a4:	b2da      	uxtb	r2, r3
 80038a6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038aa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80038ae:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80038b0:	2303      	movs	r3, #3
 80038b2:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80038b6:	2300      	movs	r3, #0
 80038b8:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80038bc:	e02f      	b.n	800391e <modbus_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 80038be:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7fe fc8c 	bl	80021e0 <io_input_reg_read>
 80038c8:	4603      	mov	r3, r0
 80038ca:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80038ce:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80038d2:	0a1b      	lsrs	r3, r3, #8
 80038d4:	b299      	uxth	r1, r3
 80038d6:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80038da:	1c5a      	adds	r2, r3, #1
 80038dc:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80038e0:	461a      	mov	r2, r3
 80038e2:	b2c9      	uxtb	r1, r1
 80038e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038e8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80038ec:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80038ee:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80038f2:	1c5a      	adds	r2, r3, #1
 80038f4:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80038f8:	461a      	mov	r2, r3
 80038fa:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80038fe:	b2d9      	uxtb	r1, r3
 8003900:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003904:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003908:	5499      	strb	r1, [r3, r2]

				startAddress++;
 800390a:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800390e:	3301      	adds	r3, #1
 8003910:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8003914:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003918:	3301      	adds	r3, #1
 800391a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800391e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003922:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8003926:	429a      	cmp	r2, r3
 8003928:	dbc9      	blt.n	80038be <modbus_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 800392a:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800392e:	f107 030c 	add.w	r3, r7, #12
 8003932:	4611      	mov	r1, r2
 8003934:	4618      	mov	r0, r3
 8003936:	f000 fa55 	bl	8003de4 <modbus_send_response>
 800393a:	e20f      	b.n	8003d5c <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 800393c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003940:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	3302      	adds	r3, #2
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	b21b      	sxth	r3, r3
 800394c:	021b      	lsls	r3, r3, #8
 800394e:	b21a      	sxth	r2, r3
 8003950:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003954:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	3303      	adds	r3, #3
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	b21b      	sxth	r3, r3
 8003960:	4313      	orrs	r3, r2
 8003962:	b21b      	sxth	r3, r3
 8003964:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8003968:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800396c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	3304      	adds	r3, #4
 8003974:	781b      	ldrb	r3, [r3, #0]
 8003976:	b21b      	sxth	r3, r3
 8003978:	021b      	lsls	r3, r3, #8
 800397a:	b21a      	sxth	r2, r3
 800397c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003980:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	3305      	adds	r3, #5
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	b21b      	sxth	r3, r3
 800398c:	4313      	orrs	r3, r2
 800398e:	b21b      	sxth	r3, r3
 8003990:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003994:	4b6e      	ldr	r3, [pc, #440]	@ (8003b50 <modbus_handle_frame+0x974>)
 8003996:	881b      	ldrh	r3, [r3, #0]
 8003998:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 800399c:	429a      	cmp	r2, r3
 800399e:	d308      	bcc.n	80039b2 <modbus_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80039a0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80039a4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80039a8:	2202      	movs	r2, #2
 80039aa:	4618      	mov	r0, r3
 80039ac:	f000 fa44 	bl	8003e38 <modbus_send_exception>
				return;
 80039b0:	e1d4      	b.n	8003d5c <modbus_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 80039b2:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80039b6:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 80039ba:	bf0c      	ite	eq
 80039bc:	2301      	moveq	r3, #1
 80039be:	2300      	movne	r3, #0
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 80039c6:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 80039ca:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 80039ce:	4611      	mov	r1, r2
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7fe fa91 	bl	8001ef8 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 80039d6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039da:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039de:	2106      	movs	r1, #6
 80039e0:	6818      	ldr	r0, [r3, #0]
 80039e2:	f000 f9ff 	bl	8003de4 <modbus_send_response>
			break;
 80039e6:	e1b9      	b.n	8003d5c <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 80039e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039ec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	3302      	adds	r3, #2
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	b21b      	sxth	r3, r3
 80039f8:	021b      	lsls	r3, r3, #8
 80039fa:	b21a      	sxth	r2, r3
 80039fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a00:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	3303      	adds	r3, #3
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	b21b      	sxth	r3, r3
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	b21b      	sxth	r3, r3
 8003a10:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8003a14:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a18:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	3304      	adds	r3, #4
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	b21b      	sxth	r3, r3
 8003a24:	021b      	lsls	r3, r3, #8
 8003a26:	b21a      	sxth	r2, r3
 8003a28:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a2c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	3305      	adds	r3, #5
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	b21b      	sxth	r3, r3
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	b21b      	sxth	r3, r3
 8003a3c:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8003a40:	4b44      	ldr	r3, [pc, #272]	@ (8003b54 <modbus_handle_frame+0x978>)
 8003a42:	881b      	ldrh	r3, [r3, #0]
 8003a44:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d308      	bcc.n	8003a5e <modbus_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003a4c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003a50:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003a54:	2202      	movs	r2, #2
 8003a56:	4618      	mov	r0, r3
 8003a58:	f000 f9ee 	bl	8003e38 <modbus_send_exception>
				return;
 8003a5c:	e17e      	b.n	8003d5c <modbus_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8003a5e:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8003a62:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8003a66:	4611      	mov	r1, r2
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f7fe fb35 	bl	80020d8 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003a6e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a72:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a76:	2106      	movs	r1, #6
 8003a78:	6818      	ldr	r0, [r3, #0]
 8003a7a:	f000 f9b3 	bl	8003de4 <modbus_send_response>
			break;
 8003a7e:	e16d      	b.n	8003d5c <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003a80:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a84:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	3302      	adds	r3, #2
 8003a8c:	781b      	ldrb	r3, [r3, #0]
 8003a8e:	b21b      	sxth	r3, r3
 8003a90:	021b      	lsls	r3, r3, #8
 8003a92:	b21a      	sxth	r2, r3
 8003a94:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a98:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	3303      	adds	r3, #3
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	b21b      	sxth	r3, r3
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	b21b      	sxth	r3, r3
 8003aa8:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8003aac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ab0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	3304      	adds	r3, #4
 8003ab8:	781b      	ldrb	r3, [r3, #0]
 8003aba:	b21b      	sxth	r3, r3
 8003abc:	021b      	lsls	r3, r3, #8
 8003abe:	b21a      	sxth	r2, r3
 8003ac0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ac4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	3305      	adds	r3, #5
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	b21b      	sxth	r3, r3
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	b21b      	sxth	r3, r3
 8003ad4:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8003ad8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003adc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	799b      	ldrb	r3, [r3, #6]
 8003ae4:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8003ae8:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003aec:	3307      	adds	r3, #7
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	da00      	bge.n	8003af4 <modbus_handle_frame+0x918>
 8003af2:	3307      	adds	r3, #7
 8003af4:	10db      	asrs	r3, r3, #3
 8003af6:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003afa:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8003afe:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003b02:	4413      	add	r3, r2
 8003b04:	4a12      	ldr	r2, [pc, #72]	@ (8003b50 <modbus_handle_frame+0x974>)
 8003b06:	8812      	ldrh	r2, [r2, #0]
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	dd08      	ble.n	8003b1e <modbus_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003b0c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003b10:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003b14:	2202      	movs	r2, #2
 8003b16:	4618      	mov	r0, r3
 8003b18:	f000 f98e 	bl	8003e38 <modbus_send_exception>
				return;
 8003b1c:	e11e      	b.n	8003d5c <modbus_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8003b1e:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d008      	beq.n	8003b3e <modbus_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003b2c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003b30:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003b34:	2203      	movs	r2, #3
 8003b36:	4618      	mov	r0, r3
 8003b38:	f000 f97e 	bl	8003e38 <modbus_send_exception>
				return;
 8003b3c:	e10e      	b.n	8003d5c <modbus_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8003b3e:	2307      	movs	r3, #7
 8003b40:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8003b44:	2300      	movs	r3, #0
 8003b46:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8003b4a:	e044      	b.n	8003bd6 <modbus_handle_frame+0x9fa>
 8003b4c:	200015a0 	.word	0x200015a0
 8003b50:	20000ac8 	.word	0x20000ac8
 8003b54:	20000b08 	.word	0x20000b08
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8003b58:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8003b5c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003b60:	4413      	add	r3, r2
 8003b62:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8003b66:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003b6a:	08db      	lsrs	r3, r3, #3
 8003b6c:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8003b70:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003b74:	f003 0307 	and.w	r3, r3, #7
 8003b78:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8003b7c:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8003b80:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8003b84:	4413      	add	r3, r2
 8003b86:	461a      	mov	r2, r3
 8003b88:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b8c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4413      	add	r3, r2
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	461a      	mov	r2, r3
 8003b98:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8003b9c:	fa42 f303 	asr.w	r3, r2, r3
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8003baa:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	bf14      	ite	ne
 8003bb2:	2301      	movne	r3, #1
 8003bb4:	2300      	moveq	r3, #0
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8003bbc:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8003bc0:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8003bc4:	4611      	mov	r1, r2
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f7fe f996 	bl	8001ef8 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8003bcc:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8003bd6:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8003bda:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d3ba      	bcc.n	8003b58 <modbus_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003be2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003be6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003bea:	2106      	movs	r1, #6
 8003bec:	6818      	ldr	r0, [r3, #0]
 8003bee:	f000 f8f9 	bl	8003de4 <modbus_send_response>
			break;
 8003bf2:	e0b3      	b.n	8003d5c <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003bf4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003bf8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	3302      	adds	r3, #2
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	b21b      	sxth	r3, r3
 8003c04:	021b      	lsls	r3, r3, #8
 8003c06:	b21a      	sxth	r2, r3
 8003c08:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c0c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	3303      	adds	r3, #3
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	b21b      	sxth	r3, r3
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	b21b      	sxth	r3, r3
 8003c1c:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8003c20:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c24:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	3304      	adds	r3, #4
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	b21b      	sxth	r3, r3
 8003c30:	021b      	lsls	r3, r3, #8
 8003c32:	b21a      	sxth	r2, r3
 8003c34:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c38:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	3305      	adds	r3, #5
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	b21b      	sxth	r3, r3
 8003c44:	4313      	orrs	r3, r2
 8003c46:	b21b      	sxth	r3, r3
 8003c48:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8003c4c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c50:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	799b      	ldrb	r3, [r3, #6]
 8003c58:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8003c5c:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8003c60:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003c64:	4413      	add	r3, r2
 8003c66:	4a3f      	ldr	r2, [pc, #252]	@ (8003d64 <modbus_handle_frame+0xb88>)
 8003c68:	8812      	ldrh	r2, [r2, #0]
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	dd08      	ble.n	8003c80 <modbus_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003c6e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003c72:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003c76:	2202      	movs	r2, #2
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f000 f8dd 	bl	8003e38 <modbus_send_exception>
				return;
 8003c7e:	e06d      	b.n	8003d5c <modbus_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8003c80:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8003c84:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003c88:	005b      	lsls	r3, r3, #1
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d008      	beq.n	8003ca0 <modbus_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003c8e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003c92:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003c96:	2203      	movs	r2, #3
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f000 f8cd 	bl	8003e38 <modbus_send_exception>
				return;
 8003c9e:	e05d      	b.n	8003d5c <modbus_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8003ca0:	2307      	movs	r3, #7
 8003ca2:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003cac:	e034      	b.n	8003d18 <modbus_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8003cae:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8003cb8:	4413      	add	r3, r2
 8003cba:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8003cbe:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003cc2:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003cc6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003cca:	6812      	ldr	r2, [r2, #0]
 8003ccc:	4413      	add	r3, r2
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	b21b      	sxth	r3, r3
 8003cd2:	021b      	lsls	r3, r3, #8
 8003cd4:	b21a      	sxth	r2, r3
 8003cd6:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003cda:	3301      	adds	r3, #1
 8003cdc:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8003ce0:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8003ce4:	6809      	ldr	r1, [r1, #0]
 8003ce6:	440b      	add	r3, r1
 8003ce8:	781b      	ldrb	r3, [r3, #0]
 8003cea:	b21b      	sxth	r3, r3
 8003cec:	4313      	orrs	r3, r2
 8003cee:	b21b      	sxth	r3, r3
 8003cf0:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8003cf4:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8003cf8:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8003cfc:	4611      	mov	r1, r2
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7fe f9ea 	bl	80020d8 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8003d04:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003d08:	3302      	adds	r3, #2
 8003d0a:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8003d0e:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003d12:	3301      	adds	r3, #1
 8003d14:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003d18:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003d1c:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8003d20:	429a      	cmp	r2, r3
 8003d22:	dbc4      	blt.n	8003cae <modbus_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003d24:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d28:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003d2c:	2106      	movs	r1, #6
 8003d2e:	6818      	ldr	r0, [r3, #0]
 8003d30:	f000 f858 	bl	8003de4 <modbus_send_response>
			break;
 8003d34:	e012      	b.n	8003d5c <modbus_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8003d36:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d3a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003d3e:	881a      	ldrh	r2, [r3, #0]
 8003d40:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d44:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003d48:	4611      	mov	r1, r2
 8003d4a:	6818      	ldr	r0, [r3, #0]
 8003d4c:	f000 f8ac 	bl	8003ea8 <modbus_vendor_handle_frame>
			break;
 8003d50:	e004      	b.n	8003d5c <modbus_handle_frame+0xb80>
	if (len < 6) return;
 8003d52:	bf00      	nop
 8003d54:	e002      	b.n	8003d5c <modbus_handle_frame+0xb80>
	if (address != slave_address) return;
 8003d56:	bf00      	nop
 8003d58:	e000      	b.n	8003d5c <modbus_handle_frame+0xb80>
		return;
 8003d5a:	bf00      	nop
		}
	}
}
 8003d5c:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	20000b08 	.word	0x20000b08

08003d68 <modbus_crc16>:


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8003d68:	b480      	push	{r7}
 8003d6a:	b085      	sub	sp, #20
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	460b      	mov	r3, r1
 8003d72:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8003d74:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003d78:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	81bb      	strh	r3, [r7, #12]
 8003d7e:	e026      	b.n	8003dce <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8003d80:	89bb      	ldrh	r3, [r7, #12]
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	4413      	add	r3, r2
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	461a      	mov	r2, r3
 8003d8a:	89fb      	ldrh	r3, [r7, #14]
 8003d8c:	4053      	eors	r3, r2
 8003d8e:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8003d90:	2300      	movs	r3, #0
 8003d92:	72fb      	strb	r3, [r7, #11]
 8003d94:	e015      	b.n	8003dc2 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8003d96:	89fb      	ldrh	r3, [r7, #14]
 8003d98:	f003 0301 	and.w	r3, r3, #1
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d00a      	beq.n	8003db6 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8003da0:	89fb      	ldrh	r3, [r7, #14]
 8003da2:	085b      	lsrs	r3, r3, #1
 8003da4:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8003da6:	89fb      	ldrh	r3, [r7, #14]
 8003da8:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8003dac:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8003db0:	43db      	mvns	r3, r3
 8003db2:	81fb      	strh	r3, [r7, #14]
 8003db4:	e002      	b.n	8003dbc <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8003db6:	89fb      	ldrh	r3, [r7, #14]
 8003db8:	085b      	lsrs	r3, r3, #1
 8003dba:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8003dbc:	7afb      	ldrb	r3, [r7, #11]
 8003dbe:	3301      	adds	r3, #1
 8003dc0:	72fb      	strb	r3, [r7, #11]
 8003dc2:	7afb      	ldrb	r3, [r7, #11]
 8003dc4:	2b07      	cmp	r3, #7
 8003dc6:	d9e6      	bls.n	8003d96 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8003dc8:	89bb      	ldrh	r3, [r7, #12]
 8003dca:	3301      	adds	r3, #1
 8003dcc:	81bb      	strh	r3, [r7, #12]
 8003dce:	89ba      	ldrh	r2, [r7, #12]
 8003dd0:	887b      	ldrh	r3, [r7, #2]
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d3d4      	bcc.n	8003d80 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8003dd6:	89fb      	ldrh	r3, [r7, #14]
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3714      	adds	r7, #20
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr

08003de4 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	460b      	mov	r3, r1
 8003dee:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8003df0:	887b      	ldrh	r3, [r7, #2]
 8003df2:	4619      	mov	r1, r3
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	f7ff ffb7 	bl	8003d68 <modbus_crc16>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8003dfe:	887b      	ldrh	r3, [r7, #2]
 8003e00:	1c5a      	adds	r2, r3, #1
 8003e02:	807a      	strh	r2, [r7, #2]
 8003e04:	461a      	mov	r2, r3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4413      	add	r3, r2
 8003e0a:	89fa      	ldrh	r2, [r7, #14]
 8003e0c:	b2d2      	uxtb	r2, r2
 8003e0e:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8003e10:	89fb      	ldrh	r3, [r7, #14]
 8003e12:	0a1b      	lsrs	r3, r3, #8
 8003e14:	b29a      	uxth	r2, r3
 8003e16:	887b      	ldrh	r3, [r7, #2]
 8003e18:	1c59      	adds	r1, r3, #1
 8003e1a:	8079      	strh	r1, [r7, #2]
 8003e1c:	4619      	mov	r1, r3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	440b      	add	r3, r1
 8003e22:	b2d2      	uxtb	r2, r2
 8003e24:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8003e26:	887b      	ldrh	r3, [r7, #2]
 8003e28:	4619      	mov	r1, r3
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f000 fbe6 	bl	80045fc <RS485_Transmit>
}
 8003e30:	bf00      	nop
 8003e32:	3710      	adds	r7, #16
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	4603      	mov	r3, r0
 8003e40:	71fb      	strb	r3, [r7, #7]
 8003e42:	460b      	mov	r3, r1
 8003e44:	71bb      	strb	r3, [r7, #6]
 8003e46:	4613      	mov	r3, r2
 8003e48:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8003e4a:	79fb      	ldrb	r3, [r7, #7]
 8003e4c:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8003e4e:	79bb      	ldrb	r3, [r7, #6]
 8003e50:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8003e58:	797b      	ldrb	r3, [r7, #5]
 8003e5a:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8003e5c:	f107 0308 	add.w	r3, r7, #8
 8003e60:	2103      	movs	r1, #3
 8003e62:	4618      	mov	r0, r3
 8003e64:	f7ff ff80 	bl	8003d68 <modbus_crc16>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8003e6c:	89fb      	ldrh	r3, [r7, #14]
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8003e72:	89fb      	ldrh	r3, [r7, #14]
 8003e74:	0a1b      	lsrs	r3, r3, #8
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8003e7c:	f107 0308 	add.w	r3, r7, #8
 8003e80:	2105      	movs	r1, #5
 8003e82:	4618      	mov	r0, r3
 8003e84:	f000 fbba 	bl	80045fc <RS485_Transmit>
}
 8003e88:	bf00      	nop
 8003e8a:	3710      	adds	r7, #16
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0
	return slave_address;
 8003e94:	4b03      	ldr	r3, [pc, #12]	@ (8003ea4 <modbusGetSlaveAddress+0x14>)
 8003e96:	781b      	ldrb	r3, [r3, #0]
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop
 8003ea4:	200015a0 	.word	0x200015a0

08003ea8 <modbus_vendor_handle_frame>:
#include "modbus/modbus_vendor.h"
#include "modbus/modbus.h"
#include "automation/automation.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b0e0      	sub	sp, #384	@ 0x180
 8003eac:	af02      	add	r7, sp, #8
 8003eae:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003eb2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003eb6:	6018      	str	r0, [r3, #0]
 8003eb8:	460a      	mov	r2, r1
 8003eba:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003ebe:	f5a3 73bb 	sub.w	r3, r3, #374	@ 0x176
 8003ec2:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8003ec4:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003ec8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	785b      	ldrb	r3, [r3, #1]
 8003ed0:	f887 3175 	strb.w	r3, [r7, #373]	@ 0x175
	uint8_t slave_address = modbusGetSlaveAddress();
 8003ed4:	f7ff ffdc 	bl	8003e90 <modbusGetSlaveAddress>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	f887 3174 	strb.w	r3, [r7, #372]	@ 0x174

	switch (function) {
 8003ede:	f897 3175 	ldrb.w	r3, [r7, #373]	@ 0x175
 8003ee2:	2b67      	cmp	r3, #103	@ 0x67
 8003ee4:	f000 81ec 	beq.w	80042c0 <modbus_vendor_handle_frame+0x418>
 8003ee8:	2b67      	cmp	r3, #103	@ 0x67
 8003eea:	f300 830f 	bgt.w	800450c <modbus_vendor_handle_frame+0x664>
 8003eee:	2b65      	cmp	r3, #101	@ 0x65
 8003ef0:	d003      	beq.n	8003efa <modbus_vendor_handle_frame+0x52>
 8003ef2:	2b66      	cmp	r3, #102	@ 0x66
 8003ef4:	f000 81ae 	beq.w	8004254 <modbus_vendor_handle_frame+0x3ac>
 8003ef8:	e308      	b.n	800450c <modbus_vendor_handle_frame+0x664>
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8003efa:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003efe:	f5a3 73bb 	sub.w	r3, r3, #374	@ 0x176
 8003f02:	881b      	ldrh	r3, [r3, #0]
 8003f04:	2b16      	cmp	r3, #22
 8003f06:	d008      	beq.n	8003f1a <modbus_vendor_handle_frame+0x72>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003f08:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 8003f0c:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 8003f10:	2203      	movs	r2, #3
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7ff ff90 	bl	8003e38 <modbus_send_exception>
				return;
 8003f18:	e301      	b.n	800451e <modbus_vendor_handle_frame+0x676>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8003f1a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f1e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	789b      	ldrb	r3, [r3, #2]
 8003f26:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8003f2a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f2e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	3303      	adds	r3, #3
 8003f36:	781b      	ldrb	r3, [r3, #0]
 8003f38:	b21b      	sxth	r3, r3
 8003f3a:	021b      	lsls	r3, r3, #8
 8003f3c:	b21a      	sxth	r2, r3
 8003f3e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f42:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	3304      	adds	r3, #4
 8003f4a:	781b      	ldrb	r3, [r3, #0]
 8003f4c:	b21b      	sxth	r3, r3
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	b21b      	sxth	r3, r3
 8003f52:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152
			uint8_t op1Raw = frame[5];
 8003f56:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f5a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	795b      	ldrb	r3, [r3, #5]
 8003f62:	f887 3151 	strb.w	r3, [r7, #337]	@ 0x151
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 8003f66:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f6a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	3306      	adds	r3, #6
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	b21b      	sxth	r3, r3
 8003f76:	021b      	lsls	r3, r3, #8
 8003f78:	b21a      	sxth	r2, r3
 8003f7a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f7e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	3307      	adds	r3, #7
 8003f86:	781b      	ldrb	r3, [r3, #0]
 8003f88:	b21b      	sxth	r3, r3
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	b21b      	sxth	r3, r3
 8003f8e:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
			uint8_t input_type2Raw = frame[8];
 8003f92:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f96:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	7a1b      	ldrb	r3, [r3, #8]
 8003f9e:	f887 314d 	strb.w	r3, [r7, #333]	@ 0x14d
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8003fa2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003fa6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	3309      	adds	r3, #9
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	b21b      	sxth	r3, r3
 8003fb2:	021b      	lsls	r3, r3, #8
 8003fb4:	b21a      	sxth	r2, r3
 8003fb6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003fba:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	330a      	adds	r3, #10
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	b21b      	sxth	r3, r3
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	b21b      	sxth	r3, r3
 8003fca:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
			uint8_t op2Raw = frame[11];
 8003fce:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003fd2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	7adb      	ldrb	r3, [r3, #11]
 8003fda:	f887 3149 	strb.w	r3, [r7, #329]	@ 0x149
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8003fde:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003fe2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	330c      	adds	r3, #12
 8003fea:	781b      	ldrb	r3, [r3, #0]
 8003fec:	b21b      	sxth	r3, r3
 8003fee:	021b      	lsls	r3, r3, #8
 8003ff0:	b21a      	sxth	r2, r3
 8003ff2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003ff6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	330d      	adds	r3, #13
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	b21b      	sxth	r3, r3
 8004002:	4313      	orrs	r3, r2
 8004004:	b21b      	sxth	r3, r3
 8004006:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t joinRaw = frame[14];
 800400a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800400e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	7b9b      	ldrb	r3, [r3, #14]
 8004016:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
			uint8_t output_typeRaw = frame[15];
 800401a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800401e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	7bdb      	ldrb	r3, [r3, #15]
 8004026:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 800402a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800402e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	3310      	adds	r3, #16
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	b21b      	sxth	r3, r3
 800403a:	021b      	lsls	r3, r3, #8
 800403c:	b21a      	sxth	r2, r3
 800403e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004042:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	3311      	adds	r3, #17
 800404a:	781b      	ldrb	r3, [r3, #0]
 800404c:	b21b      	sxth	r3, r3
 800404e:	4313      	orrs	r3, r2
 8004050:	b21b      	sxth	r3, r3
 8004052:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
			uint16_t output_value = (frame[18] << 8) | frame[19];
 8004056:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800405a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	3312      	adds	r3, #18
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	b21b      	sxth	r3, r3
 8004066:	021b      	lsls	r3, r3, #8
 8004068:	b21a      	sxth	r2, r3
 800406a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800406e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	3313      	adds	r3, #19
 8004076:	781b      	ldrb	r3, [r3, #0]
 8004078:	b21b      	sxth	r3, r3
 800407a:	4313      	orrs	r3, r2
 800407c:	b21b      	sxth	r3, r3
 800407e:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 8004082:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8004086:	2b00      	cmp	r3, #0
 8004088:	d00b      	beq.n	80040a2 <modbus_vendor_handle_frame+0x1fa>
 800408a:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 800408e:	2b04      	cmp	r3, #4
 8004090:	d807      	bhi.n	80040a2 <modbus_vendor_handle_frame+0x1fa>
 8004092:	f897 3144 	ldrb.w	r3, [r7, #324]	@ 0x144
 8004096:	2b00      	cmp	r3, #0
 8004098:	d003      	beq.n	80040a2 <modbus_vendor_handle_frame+0x1fa>
 800409a:	f897 3144 	ldrb.w	r3, [r7, #324]	@ 0x144
 800409e:	2b04      	cmp	r3, #4
 80040a0:	d908      	bls.n	80040b4 <modbus_vendor_handle_frame+0x20c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80040a2:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 80040a6:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 80040aa:	2203      	movs	r2, #3
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7ff fec3 	bl	8003e38 <modbus_send_exception>
				return;
 80040b2:	e234      	b.n	800451e <modbus_vendor_handle_frame+0x676>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 80040b4:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d010      	beq.n	80040de <modbus_vendor_handle_frame+0x236>
 80040bc:	f897 314d 	ldrb.w	r3, [r7, #333]	@ 0x14d
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d003      	beq.n	80040cc <modbus_vendor_handle_frame+0x224>
 80040c4:	f897 314d 	ldrb.w	r3, [r7, #333]	@ 0x14d
 80040c8:	2b04      	cmp	r3, #4
 80040ca:	d908      	bls.n	80040de <modbus_vendor_handle_frame+0x236>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80040cc:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 80040d0:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 80040d4:	2203      	movs	r2, #3
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7ff feae 	bl	8003e38 <modbus_send_exception>
				return;
 80040dc:	e21f      	b.n	800451e <modbus_vendor_handle_frame+0x676>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 80040de:	f897 3151 	ldrb.w	r3, [r7, #337]	@ 0x151
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d003      	beq.n	80040ee <modbus_vendor_handle_frame+0x246>
 80040e6:	f897 3151 	ldrb.w	r3, [r7, #337]	@ 0x151
 80040ea:	2b06      	cmp	r3, #6
 80040ec:	d908      	bls.n	8004100 <modbus_vendor_handle_frame+0x258>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80040ee:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 80040f2:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 80040f6:	2203      	movs	r2, #3
 80040f8:	4618      	mov	r0, r3
 80040fa:	f7ff fe9d 	bl	8003e38 <modbus_send_exception>
				return;
 80040fe:	e20e      	b.n	800451e <modbus_vendor_handle_frame+0x676>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8004100:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8004104:	2b01      	cmp	r3, #1
 8004106:	d010      	beq.n	800412a <modbus_vendor_handle_frame+0x282>
 8004108:	f897 3149 	ldrb.w	r3, [r7, #329]	@ 0x149
 800410c:	2b00      	cmp	r3, #0
 800410e:	d003      	beq.n	8004118 <modbus_vendor_handle_frame+0x270>
 8004110:	f897 3149 	ldrb.w	r3, [r7, #329]	@ 0x149
 8004114:	2b06      	cmp	r3, #6
 8004116:	d908      	bls.n	800412a <modbus_vendor_handle_frame+0x282>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004118:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 800411c:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 8004120:	2203      	movs	r2, #3
 8004122:	4618      	mov	r0, r3
 8004124:	f7ff fe88 	bl	8003e38 <modbus_send_exception>
				return;
 8004128:	e1f9      	b.n	800451e <modbus_vendor_handle_frame+0x676>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 800412a:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 800412e:	2b00      	cmp	r3, #0
 8004130:	d003      	beq.n	800413a <modbus_vendor_handle_frame+0x292>
 8004132:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8004136:	2b03      	cmp	r3, #3
 8004138:	d908      	bls.n	800414c <modbus_vendor_handle_frame+0x2a4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800413a:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 800413e:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 8004142:	2203      	movs	r2, #3
 8004144:	4618      	mov	r0, r3
 8004146:	f7ff fe77 	bl	8003e38 <modbus_send_exception>
				return;
 800414a:	e1e8      	b.n	800451e <modbus_vendor_handle_frame+0x676>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 800414c:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8004150:	3b01      	subs	r3, #1
 8004152:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
			RegisterType output_type = output_typeRaw - 1;
 8004156:	f897 3144 	ldrb.w	r3, [r7, #324]	@ 0x144
 800415a:	3b01      	subs	r3, #1
 800415c:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e
			ComparisonOp op1 = op1Raw - 1;
 8004160:	f897 3151 	ldrb.w	r3, [r7, #337]	@ 0x151
 8004164:	3b01      	subs	r3, #1
 8004166:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d
			LogicJoin join = joinRaw - 1;
 800416a:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 800416e:	3b01      	subs	r3, #1
 8004170:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c

			RegisterType input_type2 = 0;
 8004174:	2300      	movs	r3, #0
 8004176:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
			ComparisonOp op2 = 0;
 800417a:	2300      	movs	r3, #0
 800417c:	f887 3176 	strb.w	r3, [r7, #374]	@ 0x176
			if (joinRaw != 1) {
 8004180:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8004184:	2b01      	cmp	r3, #1
 8004186:	d009      	beq.n	800419c <modbus_vendor_handle_frame+0x2f4>
				input_type2 = input_type2Raw - 1;
 8004188:	f897 314d 	ldrb.w	r3, [r7, #333]	@ 0x14d
 800418c:	3b01      	subs	r3, #1
 800418e:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
				op2 = op2Raw - 1;
 8004192:	f897 3149 	ldrb.w	r3, [r7, #329]	@ 0x149
 8004196:	3b01      	subs	r3, #1
 8004198:	f887 3176 	strb.w	r3, [r7, #374]	@ 0x176
			}


			LogicRule newRule = {
 800419c:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80041a0:	f887 3124 	strb.w	r3, [r7, #292]	@ 0x124
 80041a4:	f8b7 3152 	ldrh.w	r3, [r7, #338]	@ 0x152
 80041a8:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
 80041ac:	f897 313d 	ldrb.w	r3, [r7, #317]	@ 0x13d
 80041b0:	f887 3128 	strb.w	r3, [r7, #296]	@ 0x128
 80041b4:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 80041b8:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a
 80041bc:	f897 3177 	ldrb.w	r3, [r7, #375]	@ 0x177
 80041c0:	f887 312c 	strb.w	r3, [r7, #300]	@ 0x12c
 80041c4:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80041c8:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
 80041cc:	f897 3176 	ldrb.w	r3, [r7, #374]	@ 0x176
 80041d0:	f887 3130 	strb.w	r3, [r7, #304]	@ 0x130
 80041d4:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80041d8:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
 80041dc:	f897 313c 	ldrb.w	r3, [r7, #316]	@ 0x13c
 80041e0:	f887 3134 	strb.w	r3, [r7, #308]	@ 0x134
 80041e4:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 80041e8:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
 80041ec:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 80041f0:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
 80041f4:	f8b7 3140 	ldrh.w	r3, [r7, #320]	@ 0x140
 80041f8:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138
				.output_type = output_type,
				.output_reg = output_reg,
				.output_value = output_value
			};

			automation_add_rule(newRule);
 80041fc:	466b      	mov	r3, sp
 80041fe:	f507 729a 	add.w	r2, r7, #308	@ 0x134
 8004202:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004206:	6018      	str	r0, [r3, #0]
 8004208:	3304      	adds	r3, #4
 800420a:	8019      	strh	r1, [r3, #0]
 800420c:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8004210:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004212:	f7fc ffc7 	bl	80011a4 <automation_add_rule>

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004216:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800421a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800421e:	f897 2174 	ldrb.w	r2, [r7, #372]	@ 0x174
 8004222:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8004224:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004228:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800422c:	2265      	movs	r2, #101	@ 0x65
 800422e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success
 8004230:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004234:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004238:	2201      	movs	r2, #1
 800423a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800423c:	2303      	movs	r3, #3
 800423e:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a

			modbus_send_response(responseData, responseLen);
 8004242:	f8b7 213a 	ldrh.w	r2, [r7, #314]	@ 0x13a
 8004246:	f107 030c 	add.w	r3, r7, #12
 800424a:	4611      	mov	r1, r2
 800424c:	4618      	mov	r0, r3
 800424e:	f7ff fdc9 	bl	8003de4 <modbus_send_response>
 8004252:	e164      	b.n	800451e <modbus_vendor_handle_frame+0x676>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 8004254:	f7fc ffd8 	bl	8001208 <automation_get_rule_count>
 8004258:	4603      	mov	r3, r0
 800425a:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158

			responseData[0] = slave_address; // the address of us
 800425e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004262:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004266:	f897 2174 	ldrb.w	r2, [r7, #372]	@ 0x174
 800426a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 800426c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004270:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004274:	2265      	movs	r2, #101	@ 0x65
 8004276:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8004278:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800427c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004280:	2202      	movs	r2, #2
 8004282:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 8004284:	f8b7 3158 	ldrh.w	r3, [r7, #344]	@ 0x158
 8004288:	0a1b      	lsrs	r3, r3, #8
 800428a:	b29b      	uxth	r3, r3
 800428c:	b2da      	uxtb	r2, r3
 800428e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004292:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004296:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 8004298:	f8b7 3158 	ldrh.w	r3, [r7, #344]	@ 0x158
 800429c:	b2da      	uxtb	r2, r3
 800429e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80042a2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80042a6:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80042a8:	2305      	movs	r3, #5
 80042aa:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
			modbus_send_response(responseData, responseLen);
 80042ae:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 80042b2:	f107 030c 	add.w	r3, r7, #12
 80042b6:	4611      	mov	r1, r2
 80042b8:	4618      	mov	r0, r3
 80042ba:	f7ff fd93 	bl	8003de4 <modbus_send_response>
			break;
 80042be:	e12e      	b.n	800451e <modbus_vendor_handle_frame+0x676>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 80042c0:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80042c4:	f5a3 73bb 	sub.w	r3, r3, #374	@ 0x176
 80042c8:	881b      	ldrh	r3, [r3, #0]
 80042ca:	2b06      	cmp	r3, #6
 80042cc:	d008      	beq.n	80042e0 <modbus_vendor_handle_frame+0x438>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80042ce:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 80042d2:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 80042d6:	2203      	movs	r2, #3
 80042d8:	4618      	mov	r0, r3
 80042da:	f7ff fdad 	bl	8003e38 <modbus_send_exception>
				return;
 80042de:	e11e      	b.n	800451e <modbus_vendor_handle_frame+0x676>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 80042e0:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80042e4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	3302      	adds	r3, #2
 80042ec:	781b      	ldrb	r3, [r3, #0]
 80042ee:	b21b      	sxth	r3, r3
 80042f0:	021b      	lsls	r3, r3, #8
 80042f2:	b21a      	sxth	r2, r3
 80042f4:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80042f8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	3303      	adds	r3, #3
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	b21b      	sxth	r3, r3
 8004304:	4313      	orrs	r3, r2
 8004306:	b21b      	sxth	r3, r3
 8004308:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 800430c:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 8004310:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8004314:	4611      	mov	r1, r2
 8004316:	4618      	mov	r0, r3
 8004318:	f7fc ff82 	bl	8001220 <automation_get_rule>
 800431c:	4603      	mov	r3, r0
 800431e:	f887 3171 	strb.w	r3, [r7, #369]	@ 0x171
			if (status == false) {
 8004322:	f897 3171 	ldrb.w	r3, [r7, #369]	@ 0x171
 8004326:	f083 0301 	eor.w	r3, r3, #1
 800432a:	b2db      	uxtb	r3, r3
 800432c:	2b00      	cmp	r3, #0
 800432e:	d008      	beq.n	8004342 <modbus_vendor_handle_frame+0x49a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004330:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 8004334:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 8004338:	2203      	movs	r2, #3
 800433a:	4618      	mov	r0, r3
 800433c:	f7ff fd7c 	bl	8003e38 <modbus_send_exception>
				return;
 8004340:	e0ed      	b.n	800451e <modbus_vendor_handle_frame+0x676>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 8004342:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8004346:	3301      	adds	r3, #1
 8004348:	f887 3170 	strb.w	r3, [r7, #368]	@ 0x170
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 800434c:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8004350:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8004354:	f897 3110 	ldrb.w	r3, [r7, #272]	@ 0x110
 8004358:	3301      	adds	r3, #1
 800435a:	f887 316d 	strb.w	r3, [r7, #365]	@ 0x16d
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 800435e:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8004362:	f8a7 316a 	strh.w	r3, [r7, #362]	@ 0x16a
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8004366:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 800436a:	3301      	adds	r3, #1
 800436c:	f887 3169 	strb.w	r3, [r7, #361]	@ 0x169
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8004370:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004374:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8004378:	f897 3118 	ldrb.w	r3, [r7, #280]	@ 0x118
 800437c:	3301      	adds	r3, #1
 800437e:	f887 3165 	strb.w	r3, [r7, #357]	@ 0x165
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 8004382:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 8004386:	f8a7 3162 	strh.w	r3, [r7, #354]	@ 0x162
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 800438a:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 800438e:	3301      	adds	r3, #1
 8004390:	f887 3161 	strb.w	r3, [r7, #353]	@ 0x161
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8004394:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8004398:	3301      	adds	r3, #1
 800439a:	f887 3160 	strb.w	r3, [r7, #352]	@ 0x160
			uint16_t output_reg = (uint16_t)rule.output_reg;
 800439e:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80043a2:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t output_value = (uint16_t)rule.output_value;
 80043a6:	f8b7 3120 	ldrh.w	r3, [r7, #288]	@ 0x120
 80043aa:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 80043ae:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80043b2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80043b6:	f897 2174 	ldrb.w	r2, [r7, #372]	@ 0x174
 80043ba:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 80043bc:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80043c0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80043c4:	2267      	movs	r2, #103	@ 0x67
 80043c6:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 80043c8:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80043cc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80043d0:	f897 2170 	ldrb.w	r2, [r7, #368]	@ 0x170
 80043d4:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 80043d6:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 80043da:	0a1b      	lsrs	r3, r3, #8
 80043dc:	b29b      	uxth	r3, r3
 80043de:	b2da      	uxtb	r2, r3
 80043e0:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80043e4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80043e8:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 80043ea:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 80043ee:	b2da      	uxtb	r2, r3
 80043f0:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80043f4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80043f8:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 80043fa:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80043fe:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004402:	f897 216d 	ldrb.w	r2, [r7, #365]	@ 0x16d
 8004406:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 8004408:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 800440c:	0a1b      	lsrs	r3, r3, #8
 800440e:	b29b      	uxth	r3, r3
 8004410:	b2da      	uxtb	r2, r3
 8004412:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004416:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800441a:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 800441c:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 8004420:	b2da      	uxtb	r2, r3
 8004422:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004426:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800442a:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 800442c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004430:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004434:	f897 2169 	ldrb.w	r2, [r7, #361]	@ 0x169
 8004438:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 800443a:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 800443e:	0a1b      	lsrs	r3, r3, #8
 8004440:	b29b      	uxth	r3, r3
 8004442:	b2da      	uxtb	r2, r3
 8004444:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004448:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800444c:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 800444e:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8004452:	b2da      	uxtb	r2, r3
 8004454:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004458:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800445c:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 800445e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004462:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004466:	f897 2165 	ldrb.w	r2, [r7, #357]	@ 0x165
 800446a:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 800446c:	f8b7 3162 	ldrh.w	r3, [r7, #354]	@ 0x162
 8004470:	0a1b      	lsrs	r3, r3, #8
 8004472:	b29b      	uxth	r3, r3
 8004474:	b2da      	uxtb	r2, r3
 8004476:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800447a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800447e:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8004480:	f8b7 3162 	ldrh.w	r3, [r7, #354]	@ 0x162
 8004484:	b2da      	uxtb	r2, r3
 8004486:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800448a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800448e:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8004490:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004494:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004498:	f897 2161 	ldrb.w	r2, [r7, #353]	@ 0x161
 800449c:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 800449e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044a2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80044a6:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 80044aa:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 80044ac:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80044b0:	0a1b      	lsrs	r3, r3, #8
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044ba:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80044be:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 80044c0:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80044c4:	b2da      	uxtb	r2, r3
 80044c6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044ca:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80044ce:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 80044d0:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80044d4:	0a1b      	lsrs	r3, r3, #8
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	b2da      	uxtb	r2, r3
 80044da:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044de:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80044e2:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 80044e4:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80044e8:	b2da      	uxtb	r2, r3
 80044ea:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044ee:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80044f2:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 80044f4:	2314      	movs	r3, #20
 80044f6:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a
			modbus_send_response(responseData, responseLen);
 80044fa:	f8b7 215a 	ldrh.w	r2, [r7, #346]	@ 0x15a
 80044fe:	f107 030c 	add.w	r3, r7, #12
 8004502:	4611      	mov	r1, r2
 8004504:	4618      	mov	r0, r3
 8004506:	f7ff fc6d 	bl	8003de4 <modbus_send_response>
 800450a:	e008      	b.n	800451e <modbus_vendor_handle_frame+0x676>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 800450c:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 8004510:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 8004514:	2201      	movs	r2, #1
 8004516:	4618      	mov	r0, r3
 8004518:	f7ff fc8e 	bl	8003e38 <modbus_send_exception>
			break;
 800451c:	bf00      	nop
		}
	}
}
 800451e:	f507 77bc 	add.w	r7, r7, #376	@ 0x178
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
	...

08004528 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8004528:	b580      	push	{r7, lr}
 800452a:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 800452c:	4b07      	ldr	r3, [pc, #28]	@ (800454c <RS485_SetTransmitMode+0x24>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a07      	ldr	r2, [pc, #28]	@ (8004550 <RS485_SetTransmitMode+0x28>)
 8004532:	8811      	ldrh	r1, [r2, #0]
 8004534:	2201      	movs	r2, #1
 8004536:	4618      	mov	r0, r3
 8004538:	f002 ff1e 	bl	8007378 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800453c:	2201      	movs	r2, #1
 800453e:	2140      	movs	r1, #64	@ 0x40
 8004540:	4804      	ldr	r0, [pc, #16]	@ (8004554 <RS485_SetTransmitMode+0x2c>)
 8004542:	f002 ff19 	bl	8007378 <HAL_GPIO_WritePin>
#endif
}
 8004546:	bf00      	nop
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	200015a4 	.word	0x200015a4
 8004550:	200015a8 	.word	0x200015a8
 8004554:	48000800 	.word	0x48000800

08004558 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8004558:	b580      	push	{r7, lr}
 800455a:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 800455c:	4b07      	ldr	r3, [pc, #28]	@ (800457c <RS485_SetReceiveMode+0x24>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a07      	ldr	r2, [pc, #28]	@ (8004580 <RS485_SetReceiveMode+0x28>)
 8004562:	8811      	ldrh	r1, [r2, #0]
 8004564:	2200      	movs	r2, #0
 8004566:	4618      	mov	r0, r3
 8004568:	f002 ff06 	bl	8007378 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800456c:	2200      	movs	r2, #0
 800456e:	2140      	movs	r1, #64	@ 0x40
 8004570:	4804      	ldr	r0, [pc, #16]	@ (8004584 <RS485_SetReceiveMode+0x2c>)
 8004572:	f002 ff01 	bl	8007378 <HAL_GPIO_WritePin>
#endif
}
 8004576:	bf00      	nop
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	200015a4 	.word	0x200015a4
 8004580:	200015a8 	.word	0x200015a8
 8004584:	48000800 	.word	0x48000800

08004588 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	460b      	mov	r3, r1
 8004592:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8004594:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8004598:	2100      	movs	r1, #0
 800459a:	4810      	ldr	r0, [pc, #64]	@ (80045dc <RS485_Setup+0x54>)
 800459c:	f00c fedf 	bl	801135e <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 80045a0:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80045a4:	2100      	movs	r1, #0
 80045a6:	480e      	ldr	r0, [pc, #56]	@ (80045e0 <RS485_Setup+0x58>)
 80045a8:	f00c fed9 	bl	801135e <memset>
	rs485_tx_frame_head = 0;
 80045ac:	4b0d      	ldr	r3, [pc, #52]	@ (80045e4 <RS485_Setup+0x5c>)
 80045ae:	2200      	movs	r2, #0
 80045b0:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 80045b2:	4b0d      	ldr	r3, [pc, #52]	@ (80045e8 <RS485_Setup+0x60>)
 80045b4:	2200      	movs	r2, #0
 80045b6:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 80045b8:	4a0c      	ldr	r2, [pc, #48]	@ (80045ec <RS485_Setup+0x64>)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 80045be:	4a0c      	ldr	r2, [pc, #48]	@ (80045f0 <RS485_Setup+0x68>)
 80045c0:	887b      	ldrh	r3, [r7, #2]
 80045c2:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 80045c4:	f7ff ffc8 	bl	8004558 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80045c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80045cc:	4909      	ldr	r1, [pc, #36]	@ (80045f4 <RS485_Setup+0x6c>)
 80045ce:	480a      	ldr	r0, [pc, #40]	@ (80045f8 <RS485_Setup+0x70>)
 80045d0:	f008 f82f 	bl	800c632 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80045d4:	bf00      	nop
 80045d6:	3708      	adds	r7, #8
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	200016ac 	.word	0x200016ac
 80045e0:	20001ebc 	.word	0x20001ebc
 80045e4:	200026ce 	.word	0x200026ce
 80045e8:	200026cf 	.word	0x200026cf
 80045ec:	200015a4 	.word	0x200015a4
 80045f0:	200015a8 	.word	0x200015a8
 80045f4:	200015ac 	.word	0x200015ac
 80045f8:	20001448 	.word	0x20001448

080045fc <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	460b      	mov	r3, r1
 8004606:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8004608:	887b      	ldrh	r3, [r7, #2]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d036      	beq.n	800467c <RS485_Transmit+0x80>
 800460e:	887b      	ldrh	r3, [r7, #2]
 8004610:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004614:	d832      	bhi.n	800467c <RS485_Transmit+0x80>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8004616:	4b1b      	ldr	r3, [pc, #108]	@ (8004684 <RS485_Transmit+0x88>)
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	b2db      	uxtb	r3, r3
 800461c:	3301      	adds	r3, #1
 800461e:	425a      	negs	r2, r3
 8004620:	f003 0307 	and.w	r3, r3, #7
 8004624:	f002 0207 	and.w	r2, r2, #7
 8004628:	bf58      	it	pl
 800462a:	4253      	negpl	r3, r2
 800462c:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 800462e:	4b16      	ldr	r3, [pc, #88]	@ (8004688 <RS485_Transmit+0x8c>)
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	b2db      	uxtb	r3, r3
 8004634:	7bfa      	ldrb	r2, [r7, #15]
 8004636:	429a      	cmp	r2, r3
 8004638:	d021      	beq.n	800467e <RS485_Transmit+0x82>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 800463a:	4b12      	ldr	r3, [pc, #72]	@ (8004684 <RS485_Transmit+0x88>)
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	b2db      	uxtb	r3, r3
 8004640:	461a      	mov	r2, r3
 8004642:	4613      	mov	r3, r2
 8004644:	01db      	lsls	r3, r3, #7
 8004646:	4413      	add	r3, r2
 8004648:	005b      	lsls	r3, r3, #1
 800464a:	4a10      	ldr	r2, [pc, #64]	@ (800468c <RS485_Transmit+0x90>)
 800464c:	4413      	add	r3, r2
 800464e:	887a      	ldrh	r2, [r7, #2]
 8004650:	6879      	ldr	r1, [r7, #4]
 8004652:	4618      	mov	r0, r3
 8004654:	f00c ff03 	bl	801145e <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8004658:	4b0a      	ldr	r3, [pc, #40]	@ (8004684 <RS485_Transmit+0x88>)
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	b2db      	uxtb	r3, r3
 800465e:	4619      	mov	r1, r3
 8004660:	4a0a      	ldr	r2, [pc, #40]	@ (800468c <RS485_Transmit+0x90>)
 8004662:	460b      	mov	r3, r1
 8004664:	01db      	lsls	r3, r3, #7
 8004666:	440b      	add	r3, r1
 8004668:	005b      	lsls	r3, r3, #1
 800466a:	4413      	add	r3, r2
 800466c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004670:	887a      	ldrh	r2, [r7, #2]
 8004672:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8004674:	4a03      	ldr	r2, [pc, #12]	@ (8004684 <RS485_Transmit+0x88>)
 8004676:	7bfb      	ldrb	r3, [r7, #15]
 8004678:	7013      	strb	r3, [r2, #0]
 800467a:	e000      	b.n	800467e <RS485_Transmit+0x82>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 800467c:	bf00      	nop
    } else {
    	// TODO: Handle overflow...
    }
}
 800467e:	3710      	adds	r7, #16
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}
 8004684:	200026ce 	.word	0x200026ce
 8004688:	200026cf 	.word	0x200026cf
 800468c:	20001ebc 	.word	0x20001ebc

08004690 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	460b      	mov	r3, r1
 800469a:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a21      	ldr	r2, [pc, #132]	@ (8004728 <HAL_UARTEx_RxEventCallback+0x98>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d13b      	bne.n	800471e <HAL_UARTEx_RxEventCallback+0x8e>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 80046a6:	4b21      	ldr	r3, [pc, #132]	@ (800472c <HAL_UARTEx_RxEventCallback+0x9c>)
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	3301      	adds	r3, #1
 80046ae:	425a      	negs	r2, r3
 80046b0:	f003 0307 	and.w	r3, r3, #7
 80046b4:	f002 0207 	and.w	r2, r2, #7
 80046b8:	bf58      	it	pl
 80046ba:	4253      	negpl	r3, r2
 80046bc:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 80046be:	4b1c      	ldr	r3, [pc, #112]	@ (8004730 <HAL_UARTEx_RxEventCallback+0xa0>)
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	7bfa      	ldrb	r2, [r7, #15]
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d023      	beq.n	8004712 <HAL_UARTEx_RxEventCallback+0x82>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 80046ca:	887b      	ldrh	r3, [r7, #2]
 80046cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046d0:	d81f      	bhi.n	8004712 <HAL_UARTEx_RxEventCallback+0x82>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 80046d2:	4b16      	ldr	r3, [pc, #88]	@ (800472c <HAL_UARTEx_RxEventCallback+0x9c>)
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	461a      	mov	r2, r3
 80046da:	4613      	mov	r3, r2
 80046dc:	01db      	lsls	r3, r3, #7
 80046de:	4413      	add	r3, r2
 80046e0:	005b      	lsls	r3, r3, #1
 80046e2:	4a14      	ldr	r2, [pc, #80]	@ (8004734 <HAL_UARTEx_RxEventCallback+0xa4>)
 80046e4:	4413      	add	r3, r2
 80046e6:	887a      	ldrh	r2, [r7, #2]
 80046e8:	4913      	ldr	r1, [pc, #76]	@ (8004738 <HAL_UARTEx_RxEventCallback+0xa8>)
 80046ea:	4618      	mov	r0, r3
 80046ec:	f00c feb7 	bl	801145e <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 80046f0:	4b0e      	ldr	r3, [pc, #56]	@ (800472c <HAL_UARTEx_RxEventCallback+0x9c>)
 80046f2:	781b      	ldrb	r3, [r3, #0]
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	4619      	mov	r1, r3
 80046f8:	4a0e      	ldr	r2, [pc, #56]	@ (8004734 <HAL_UARTEx_RxEventCallback+0xa4>)
 80046fa:	460b      	mov	r3, r1
 80046fc:	01db      	lsls	r3, r3, #7
 80046fe:	440b      	add	r3, r1
 8004700:	005b      	lsls	r3, r3, #1
 8004702:	4413      	add	r3, r2
 8004704:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004708:	887a      	ldrh	r2, [r7, #2]
 800470a:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 800470c:	4a07      	ldr	r2, [pc, #28]	@ (800472c <HAL_UARTEx_RxEventCallback+0x9c>)
 800470e:	7bfb      	ldrb	r3, [r7, #15]
 8004710:	7013      	strb	r3, [r2, #0]
		} else {
			// TODO: Handle overflow...
		}

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8004712:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004716:	4908      	ldr	r1, [pc, #32]	@ (8004738 <HAL_UARTEx_RxEventCallback+0xa8>)
 8004718:	4808      	ldr	r0, [pc, #32]	@ (800473c <HAL_UARTEx_RxEventCallback+0xac>)
 800471a:	f007 ff8a 	bl	800c632 <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 800471e:	bf00      	nop
 8004720:	3710      	adds	r7, #16
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	40013800 	.word	0x40013800
 800472c:	200026cc 	.word	0x200026cc
 8004730:	200026cd 	.word	0x200026cd
 8004734:	200016ac 	.word	0x200016ac
 8004738:	200015ac 	.word	0x200015ac
 800473c:	20001448 	.word	0x20001448

08004740 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8004744:	4b0a      	ldr	r3, [pc, #40]	@ (8004770 <RS485_TCCallback+0x30>)
 8004746:	2200      	movs	r2, #0
 8004748:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 800474a:	f7ff ff05 	bl	8004558 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800474e:	4b09      	ldr	r3, [pc, #36]	@ (8004774 <RS485_TCCallback+0x34>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	4b07      	ldr	r3, [pc, #28]	@ (8004774 <RS485_TCCallback+0x34>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800475c:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800475e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004762:	4905      	ldr	r1, [pc, #20]	@ (8004778 <RS485_TCCallback+0x38>)
 8004764:	4803      	ldr	r0, [pc, #12]	@ (8004774 <RS485_TCCallback+0x34>)
 8004766:	f007 ff64 	bl	800c632 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 800476a:	bf00      	nop
 800476c:	bd80      	pop	{r7, pc}
 800476e:	bf00      	nop
 8004770:	200026d0 	.word	0x200026d0
 8004774:	20001448 	.word	0x20001448
 8004778:	200015ac 	.word	0x200015ac

0800477c <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 800477c:	b580      	push	{r7, lr}
 800477e:	b082      	sub	sp, #8
 8004780:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8004782:	e02b      	b.n	80047dc <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8004784:	4b1c      	ldr	r3, [pc, #112]	@ (80047f8 <RS485_ProcessPendingFrames+0x7c>)
 8004786:	781b      	ldrb	r3, [r3, #0]
 8004788:	b2db      	uxtb	r3, r3
 800478a:	461a      	mov	r2, r3
 800478c:	4613      	mov	r3, r2
 800478e:	01db      	lsls	r3, r3, #7
 8004790:	4413      	add	r3, r2
 8004792:	005b      	lsls	r3, r3, #1
 8004794:	4a19      	ldr	r2, [pc, #100]	@ (80047fc <RS485_ProcessPendingFrames+0x80>)
 8004796:	4413      	add	r3, r2
 8004798:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 800479a:	4b17      	ldr	r3, [pc, #92]	@ (80047f8 <RS485_ProcessPendingFrames+0x7c>)
 800479c:	781b      	ldrb	r3, [r3, #0]
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	4619      	mov	r1, r3
 80047a2:	4a16      	ldr	r2, [pc, #88]	@ (80047fc <RS485_ProcessPendingFrames+0x80>)
 80047a4:	460b      	mov	r3, r1
 80047a6:	01db      	lsls	r3, r3, #7
 80047a8:	440b      	add	r3, r1
 80047aa:	005b      	lsls	r3, r3, #1
 80047ac:	4413      	add	r3, r2
 80047ae:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80047b2:	881b      	ldrh	r3, [r3, #0]
 80047b4:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 80047b6:	887b      	ldrh	r3, [r7, #2]
 80047b8:	4619      	mov	r1, r3
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f7fe fd0e 	bl	80031dc <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 80047c0:	4b0d      	ldr	r3, [pc, #52]	@ (80047f8 <RS485_ProcessPendingFrames+0x7c>)
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	3301      	adds	r3, #1
 80047c8:	425a      	negs	r2, r3
 80047ca:	f003 0307 	and.w	r3, r3, #7
 80047ce:	f002 0207 	and.w	r2, r2, #7
 80047d2:	bf58      	it	pl
 80047d4:	4253      	negpl	r3, r2
 80047d6:	b2da      	uxtb	r2, r3
 80047d8:	4b07      	ldr	r3, [pc, #28]	@ (80047f8 <RS485_ProcessPendingFrames+0x7c>)
 80047da:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 80047dc:	4b06      	ldr	r3, [pc, #24]	@ (80047f8 <RS485_ProcessPendingFrames+0x7c>)
 80047de:	781b      	ldrb	r3, [r3, #0]
 80047e0:	b2da      	uxtb	r2, r3
 80047e2:	4b07      	ldr	r3, [pc, #28]	@ (8004800 <RS485_ProcessPendingFrames+0x84>)
 80047e4:	781b      	ldrb	r3, [r3, #0]
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d1cb      	bne.n	8004784 <RS485_ProcessPendingFrames+0x8>
	}
}
 80047ec:	bf00      	nop
 80047ee:	bf00      	nop
 80047f0:	3708      	adds	r7, #8
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	200026cd 	.word	0x200026cd
 80047fc:	200016ac 	.word	0x200016ac
 8004800:	200026cc 	.word	0x200026cc

08004804 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 800480a:	4b36      	ldr	r3, [pc, #216]	@ (80048e4 <RS485_TransmitPendingFrames+0xe0>)
 800480c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004810:	2b20      	cmp	r3, #32
 8004812:	d163      	bne.n	80048dc <RS485_TransmitPendingFrames+0xd8>
 8004814:	4b34      	ldr	r3, [pc, #208]	@ (80048e8 <RS485_TransmitPendingFrames+0xe4>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2b01      	cmp	r3, #1
 800481a:	d05f      	beq.n	80048dc <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 800481c:	4b33      	ldr	r3, [pc, #204]	@ (80048ec <RS485_TransmitPendingFrames+0xe8>)
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	b2da      	uxtb	r2, r3
 8004822:	4b33      	ldr	r3, [pc, #204]	@ (80048f0 <RS485_TransmitPendingFrames+0xec>)
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	b2db      	uxtb	r3, r3
 8004828:	429a      	cmp	r2, r3
 800482a:	d057      	beq.n	80048dc <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 800482c:	4b2e      	ldr	r3, [pc, #184]	@ (80048e8 <RS485_TransmitPendingFrames+0xe4>)
 800482e:	2201      	movs	r2, #1
 8004830:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8004832:	4b2e      	ldr	r3, [pc, #184]	@ (80048ec <RS485_TransmitPendingFrames+0xe8>)
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	b2db      	uxtb	r3, r3
 8004838:	461a      	mov	r2, r3
 800483a:	4613      	mov	r3, r2
 800483c:	01db      	lsls	r3, r3, #7
 800483e:	4413      	add	r3, r2
 8004840:	005b      	lsls	r3, r3, #1
 8004842:	4a2c      	ldr	r2, [pc, #176]	@ (80048f4 <RS485_TransmitPendingFrames+0xf0>)
 8004844:	4413      	add	r3, r2
 8004846:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8004848:	4b28      	ldr	r3, [pc, #160]	@ (80048ec <RS485_TransmitPendingFrames+0xe8>)
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	b2db      	uxtb	r3, r3
 800484e:	4619      	mov	r1, r3
 8004850:	4a28      	ldr	r2, [pc, #160]	@ (80048f4 <RS485_TransmitPendingFrames+0xf0>)
 8004852:	460b      	mov	r3, r1
 8004854:	01db      	lsls	r3, r3, #7
 8004856:	440b      	add	r3, r1
 8004858:	005b      	lsls	r3, r3, #1
 800485a:	4413      	add	r3, r2
 800485c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004860:	881b      	ldrh	r3, [r3, #0]
 8004862:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8004864:	f7ff fe60 	bl	8004528 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8004868:	4b1e      	ldr	r3, [pc, #120]	@ (80048e4 <RS485_TransmitPendingFrames+0xe0>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	4b1d      	ldr	r3, [pc, #116]	@ (80048e4 <RS485_TransmitPendingFrames+0xe0>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004876:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8004878:	887b      	ldrh	r3, [r7, #2]
 800487a:	461a      	mov	r2, r3
 800487c:	6879      	ldr	r1, [r7, #4]
 800487e:	4819      	ldr	r0, [pc, #100]	@ (80048e4 <RS485_TransmitPendingFrames+0xe0>)
 8004880:	f006 fab0 	bl	800ade4 <HAL_UART_Transmit_DMA>
 8004884:	4603      	mov	r3, r0
 8004886:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8004888:	4b16      	ldr	r3, [pc, #88]	@ (80048e4 <RS485_TransmitPendingFrames+0xe0>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	4b15      	ldr	r3, [pc, #84]	@ (80048e4 <RS485_TransmitPendingFrames+0xe0>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004896:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8004898:	787b      	ldrb	r3, [r7, #1]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d010      	beq.n	80048c0 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 800489e:	f7ff fe5b 	bl	8004558 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80048a2:	4b10      	ldr	r3, [pc, #64]	@ (80048e4 <RS485_TransmitPendingFrames+0xe0>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	4b0e      	ldr	r3, [pc, #56]	@ (80048e4 <RS485_TransmitPendingFrames+0xe0>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048b0:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80048b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80048b6:	4910      	ldr	r1, [pc, #64]	@ (80048f8 <RS485_TransmitPendingFrames+0xf4>)
 80048b8:	480a      	ldr	r0, [pc, #40]	@ (80048e4 <RS485_TransmitPendingFrames+0xe0>)
 80048ba:	f007 feba 	bl	800c632 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 80048be:	e00d      	b.n	80048dc <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 80048c0:	4b0a      	ldr	r3, [pc, #40]	@ (80048ec <RS485_TransmitPendingFrames+0xe8>)
 80048c2:	781b      	ldrb	r3, [r3, #0]
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	3301      	adds	r3, #1
 80048c8:	425a      	negs	r2, r3
 80048ca:	f003 0307 	and.w	r3, r3, #7
 80048ce:	f002 0207 	and.w	r2, r2, #7
 80048d2:	bf58      	it	pl
 80048d4:	4253      	negpl	r3, r2
 80048d6:	b2da      	uxtb	r2, r3
 80048d8:	4b04      	ldr	r3, [pc, #16]	@ (80048ec <RS485_TransmitPendingFrames+0xe8>)
 80048da:	701a      	strb	r2, [r3, #0]
}
 80048dc:	bf00      	nop
 80048de:	3708      	adds	r7, #8
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	20001448 	.word	0x20001448
 80048e8:	200026d0 	.word	0x200026d0
 80048ec:	200026cf 	.word	0x200026cf
 80048f0:	200026ce 	.word	0x200026ce
 80048f4:	20001ebc 	.word	0x20001ebc
 80048f8:	200015ac 	.word	0x200015ac

080048fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80048fc:	480d      	ldr	r0, [pc, #52]	@ (8004934 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80048fe:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004900:	f7fe fc4a 	bl	8003198 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004904:	480c      	ldr	r0, [pc, #48]	@ (8004938 <LoopForever+0x6>)
  ldr r1, =_edata
 8004906:	490d      	ldr	r1, [pc, #52]	@ (800493c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004908:	4a0d      	ldr	r2, [pc, #52]	@ (8004940 <LoopForever+0xe>)
  movs r3, #0
 800490a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800490c:	e002      	b.n	8004914 <LoopCopyDataInit>

0800490e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800490e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004910:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004912:	3304      	adds	r3, #4

08004914 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004914:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004916:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004918:	d3f9      	bcc.n	800490e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800491a:	4a0a      	ldr	r2, [pc, #40]	@ (8004944 <LoopForever+0x12>)
  ldr r4, =_ebss
 800491c:	4c0a      	ldr	r4, [pc, #40]	@ (8004948 <LoopForever+0x16>)
  movs r3, #0
 800491e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004920:	e001      	b.n	8004926 <LoopFillZerobss>

08004922 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004922:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004924:	3204      	adds	r2, #4

08004926 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004926:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004928:	d3fb      	bcc.n	8004922 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800492a:	f00c fd71 	bl	8011410 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800492e:	f7fd fcbb 	bl	80022a8 <main>

08004932 <LoopForever>:

LoopForever:
    b LoopForever
 8004932:	e7fe      	b.n	8004932 <LoopForever>
  ldr   r0, =_estack
 8004934:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004938:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800493c:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8004940:	080154cc 	.word	0x080154cc
  ldr r2, =_sbss
 8004944:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8004948:	20003a04 	.word	0x20003a04

0800494c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800494c:	e7fe      	b.n	800494c <ADC1_2_IRQHandler>

0800494e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800494e:	b580      	push	{r7, lr}
 8004950:	b082      	sub	sp, #8
 8004952:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004954:	2300      	movs	r3, #0
 8004956:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004958:	2003      	movs	r0, #3
 800495a:	f001 fd8b 	bl	8006474 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800495e:	200f      	movs	r0, #15
 8004960:	f000 f80e 	bl	8004980 <HAL_InitTick>
 8004964:	4603      	mov	r3, r0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d002      	beq.n	8004970 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	71fb      	strb	r3, [r7, #7]
 800496e:	e001      	b.n	8004974 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004970:	f7fe f87e 	bl	8002a70 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004974:	79fb      	ldrb	r3, [r7, #7]

}
 8004976:	4618      	mov	r0, r3
 8004978:	3708      	adds	r7, #8
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
	...

08004980 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004988:	2300      	movs	r3, #0
 800498a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800498c:	4b16      	ldr	r3, [pc, #88]	@ (80049e8 <HAL_InitTick+0x68>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d022      	beq.n	80049da <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004994:	4b15      	ldr	r3, [pc, #84]	@ (80049ec <HAL_InitTick+0x6c>)
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	4b13      	ldr	r3, [pc, #76]	@ (80049e8 <HAL_InitTick+0x68>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80049a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80049a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049a8:	4618      	mov	r0, r3
 80049aa:	f001 fd96 	bl	80064da <HAL_SYSTICK_Config>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d10f      	bne.n	80049d4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2b0f      	cmp	r3, #15
 80049b8:	d809      	bhi.n	80049ce <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80049ba:	2200      	movs	r2, #0
 80049bc:	6879      	ldr	r1, [r7, #4]
 80049be:	f04f 30ff 	mov.w	r0, #4294967295
 80049c2:	f001 fd62 	bl	800648a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80049c6:	4a0a      	ldr	r2, [pc, #40]	@ (80049f0 <HAL_InitTick+0x70>)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6013      	str	r3, [r2, #0]
 80049cc:	e007      	b.n	80049de <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	73fb      	strb	r3, [r7, #15]
 80049d2:	e004      	b.n	80049de <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	73fb      	strb	r3, [r7, #15]
 80049d8:	e001      	b.n	80049de <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80049de:	7bfb      	ldrb	r3, [r7, #15]
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3710      	adds	r7, #16
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	2000000c 	.word	0x2000000c
 80049ec:	20000004 	.word	0x20000004
 80049f0:	20000008 	.word	0x20000008

080049f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80049f4:	b480      	push	{r7}
 80049f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80049f8:	4b05      	ldr	r3, [pc, #20]	@ (8004a10 <HAL_IncTick+0x1c>)
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	4b05      	ldr	r3, [pc, #20]	@ (8004a14 <HAL_IncTick+0x20>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4413      	add	r3, r2
 8004a02:	4a03      	ldr	r2, [pc, #12]	@ (8004a10 <HAL_IncTick+0x1c>)
 8004a04:	6013      	str	r3, [r2, #0]
}
 8004a06:	bf00      	nop
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr
 8004a10:	200026d4 	.word	0x200026d4
 8004a14:	2000000c 	.word	0x2000000c

08004a18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	af00      	add	r7, sp, #0
  return uwTick;
 8004a1c:	4b03      	ldr	r3, [pc, #12]	@ (8004a2c <HAL_GetTick+0x14>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr
 8004a2a:	bf00      	nop
 8004a2c:	200026d4 	.word	0x200026d4

08004a30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004a38:	f7ff ffee 	bl	8004a18 <HAL_GetTick>
 8004a3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a48:	d004      	beq.n	8004a54 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a4a:	4b09      	ldr	r3, [pc, #36]	@ (8004a70 <HAL_Delay+0x40>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	68fa      	ldr	r2, [r7, #12]
 8004a50:	4413      	add	r3, r2
 8004a52:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004a54:	bf00      	nop
 8004a56:	f7ff ffdf 	bl	8004a18 <HAL_GetTick>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	68fa      	ldr	r2, [r7, #12]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d8f7      	bhi.n	8004a56 <HAL_Delay+0x26>
  {
  }
}
 8004a66:	bf00      	nop
 8004a68:	bf00      	nop
 8004a6a:	3710      	adds	r7, #16
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	2000000c 	.word	0x2000000c

08004a74 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	431a      	orrs	r2, r3
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	609a      	str	r2, [r3, #8]
}
 8004a8e:	bf00      	nop
 8004a90:	370c      	adds	r7, #12
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr

08004a9a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004a9a:	b480      	push	{r7}
 8004a9c:	b083      	sub	sp, #12
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	6078      	str	r0, [r7, #4]
 8004aa2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	431a      	orrs	r2, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	609a      	str	r2, [r3, #8]
}
 8004ab4:	bf00      	nop
 8004ab6:	370c      	adds	r7, #12
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	370c      	adds	r7, #12
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr

08004adc <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b087      	sub	sp, #28
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	60f8      	str	r0, [r7, #12]
 8004ae4:	60b9      	str	r1, [r7, #8]
 8004ae6:	607a      	str	r2, [r7, #4]
 8004ae8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	3360      	adds	r3, #96	@ 0x60
 8004aee:	461a      	mov	r2, r3
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	4413      	add	r3, r2
 8004af6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	4b08      	ldr	r3, [pc, #32]	@ (8004b20 <LL_ADC_SetOffset+0x44>)
 8004afe:	4013      	ands	r3, r2
 8004b00:	687a      	ldr	r2, [r7, #4]
 8004b02:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004b06:	683a      	ldr	r2, [r7, #0]
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004b14:	bf00      	nop
 8004b16:	371c      	adds	r7, #28
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr
 8004b20:	03fff000 	.word	0x03fff000

08004b24 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b085      	sub	sp, #20
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	3360      	adds	r3, #96	@ 0x60
 8004b32:	461a      	mov	r2, r3
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	4413      	add	r3, r2
 8004b3a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3714      	adds	r7, #20
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b087      	sub	sp, #28
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	60f8      	str	r0, [r7, #12]
 8004b58:	60b9      	str	r1, [r7, #8]
 8004b5a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	3360      	adds	r3, #96	@ 0x60
 8004b60:	461a      	mov	r2, r3
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	4413      	add	r3, r2
 8004b68:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	431a      	orrs	r2, r3
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004b7a:	bf00      	nop
 8004b7c:	371c      	adds	r7, #28
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr

08004b86 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004b86:	b480      	push	{r7}
 8004b88:	b087      	sub	sp, #28
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	60f8      	str	r0, [r7, #12]
 8004b8e:	60b9      	str	r1, [r7, #8]
 8004b90:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	3360      	adds	r3, #96	@ 0x60
 8004b96:	461a      	mov	r2, r3
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	4413      	add	r3, r2
 8004b9e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	431a      	orrs	r2, r3
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004bb0:	bf00      	nop
 8004bb2:	371c      	adds	r7, #28
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b087      	sub	sp, #28
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	60b9      	str	r1, [r7, #8]
 8004bc6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	3360      	adds	r3, #96	@ 0x60
 8004bcc:	461a      	mov	r2, r3
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	009b      	lsls	r3, r3, #2
 8004bd2:	4413      	add	r3, r2
 8004bd4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	431a      	orrs	r2, r3
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8004be6:	bf00      	nop
 8004be8:	371c      	adds	r7, #28
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr

08004bf2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	b083      	sub	sp, #12
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
 8004bfa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	695b      	ldr	r3, [r3, #20]
 8004c00:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	431a      	orrs	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	615a      	str	r2, [r3, #20]
}
 8004c0c:	bf00      	nop
 8004c0e:	370c      	adds	r7, #12
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr

08004c18 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d101      	bne.n	8004c30 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e000      	b.n	8004c32 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	370c      	adds	r7, #12
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr

08004c3e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	b087      	sub	sp, #28
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	60f8      	str	r0, [r7, #12]
 8004c46:	60b9      	str	r1, [r7, #8]
 8004c48:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	3330      	adds	r3, #48	@ 0x30
 8004c4e:	461a      	mov	r2, r3
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	0a1b      	lsrs	r3, r3, #8
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	f003 030c 	and.w	r3, r3, #12
 8004c5a:	4413      	add	r3, r2
 8004c5c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	f003 031f 	and.w	r3, r3, #31
 8004c68:	211f      	movs	r1, #31
 8004c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8004c6e:	43db      	mvns	r3, r3
 8004c70:	401a      	ands	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	0e9b      	lsrs	r3, r3, #26
 8004c76:	f003 011f 	and.w	r1, r3, #31
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	f003 031f 	and.w	r3, r3, #31
 8004c80:	fa01 f303 	lsl.w	r3, r1, r3
 8004c84:	431a      	orrs	r2, r3
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004c8a:	bf00      	nop
 8004c8c:	371c      	adds	r7, #28
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr

08004c96 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004c96:	b480      	push	{r7}
 8004c98:	b087      	sub	sp, #28
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	60f8      	str	r0, [r7, #12]
 8004c9e:	60b9      	str	r1, [r7, #8]
 8004ca0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	3314      	adds	r3, #20
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	0e5b      	lsrs	r3, r3, #25
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	f003 0304 	and.w	r3, r3, #4
 8004cb2:	4413      	add	r3, r2
 8004cb4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	0d1b      	lsrs	r3, r3, #20
 8004cbe:	f003 031f 	and.w	r3, r3, #31
 8004cc2:	2107      	movs	r1, #7
 8004cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8004cc8:	43db      	mvns	r3, r3
 8004cca:	401a      	ands	r2, r3
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	0d1b      	lsrs	r3, r3, #20
 8004cd0:	f003 031f 	and.w	r3, r3, #31
 8004cd4:	6879      	ldr	r1, [r7, #4]
 8004cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8004cda:	431a      	orrs	r2, r3
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004ce0:	bf00      	nop
 8004ce2:	371c      	adds	r7, #28
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr

08004cec <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b085      	sub	sp, #20
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d04:	43db      	mvns	r3, r3
 8004d06:	401a      	ands	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f003 0318 	and.w	r3, r3, #24
 8004d0e:	4908      	ldr	r1, [pc, #32]	@ (8004d30 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004d10:	40d9      	lsrs	r1, r3
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	400b      	ands	r3, r1
 8004d16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d1a:	431a      	orrs	r2, r3
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004d22:	bf00      	nop
 8004d24:	3714      	adds	r7, #20
 8004d26:	46bd      	mov	sp, r7
 8004d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2c:	4770      	bx	lr
 8004d2e:	bf00      	nop
 8004d30:	0007ffff 	.word	0x0007ffff

08004d34 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b083      	sub	sp, #12
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	f003 031f 	and.w	r3, r3, #31
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr

08004d50 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	370c      	adds	r7, #12
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004d7c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	6093      	str	r3, [r2, #8]
}
 8004d84:	bf00      	nop
 8004d86:	370c      	adds	r7, #12
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8e:	4770      	bx	lr

08004d90 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b083      	sub	sp, #12
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004da0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004da4:	d101      	bne.n	8004daa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004da6:	2301      	movs	r3, #1
 8004da8:	e000      	b.n	8004dac <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004daa:	2300      	movs	r3, #0
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004dc8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004dcc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004dd4:	bf00      	nop
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004df0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004df4:	d101      	bne.n	8004dfa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004df6:	2301      	movs	r3, #1
 8004df8:	e000      	b.n	8004dfc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e18:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004e1c:	f043 0201 	orr.w	r2, r3, #1
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004e24:	bf00      	nop
 8004e26:	370c      	adds	r7, #12
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr

08004e30 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004e44:	f043 0202 	orr.w	r2, r3, #2
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004e4c:	bf00      	nop
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	f003 0301 	and.w	r3, r3, #1
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d101      	bne.n	8004e70 <LL_ADC_IsEnabled+0x18>
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e000      	b.n	8004e72 <LL_ADC_IsEnabled+0x1a>
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	370c      	adds	r7, #12
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr

08004e7e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004e7e:	b480      	push	{r7}
 8004e80:	b083      	sub	sp, #12
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f003 0302 	and.w	r3, r3, #2
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d101      	bne.n	8004e96 <LL_ADC_IsDisableOngoing+0x18>
 8004e92:	2301      	movs	r3, #1
 8004e94:	e000      	b.n	8004e98 <LL_ADC_IsDisableOngoing+0x1a>
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004eb4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004eb8:	f043 0204 	orr.w	r2, r3, #4
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004ec0:	bf00      	nop
 8004ec2:	370c      	adds	r7, #12
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr

08004ecc <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004edc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004ee0:	f043 0210 	orr.w	r2, r3, #16
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004ee8:	bf00      	nop
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr

08004ef4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b083      	sub	sp, #12
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	f003 0304 	and.w	r3, r3, #4
 8004f04:	2b04      	cmp	r3, #4
 8004f06:	d101      	bne.n	8004f0c <LL_ADC_REG_IsConversionOngoing+0x18>
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e000      	b.n	8004f0e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004f0c:	2300      	movs	r3, #0
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	370c      	adds	r7, #12
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr

08004f1a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8004f1a:	b480      	push	{r7}
 8004f1c:	b083      	sub	sp, #12
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f2a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004f2e:	f043 0220 	orr.w	r2, r3, #32
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004f36:	bf00      	nop
 8004f38:	370c      	adds	r7, #12
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr

08004f42 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004f42:	b480      	push	{r7}
 8004f44:	b083      	sub	sp, #12
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	f003 0308 	and.w	r3, r3, #8
 8004f52:	2b08      	cmp	r3, #8
 8004f54:	d101      	bne.n	8004f5a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004f56:	2301      	movs	r3, #1
 8004f58:	e000      	b.n	8004f5c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004f5a:	2300      	movs	r3, #0
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004f68:	b590      	push	{r4, r7, lr}
 8004f6a:	b089      	sub	sp, #36	@ 0x24
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f70:	2300      	movs	r3, #0
 8004f72:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004f74:	2300      	movs	r3, #0
 8004f76:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d101      	bne.n	8004f82 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e167      	b.n	8005252 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	695b      	ldr	r3, [r3, #20]
 8004f86:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d109      	bne.n	8004fa4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f7fd fd91 	bl	8002ab8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f7ff fef1 	bl	8004d90 <LL_ADC_IsDeepPowerDownEnabled>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d004      	beq.n	8004fbe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f7ff fed7 	bl	8004d6c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f7ff ff0c 	bl	8004de0 <LL_ADC_IsInternalRegulatorEnabled>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d115      	bne.n	8004ffa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7ff fef0 	bl	8004db8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004fd8:	4ba0      	ldr	r3, [pc, #640]	@ (800525c <HAL_ADC_Init+0x2f4>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	099b      	lsrs	r3, r3, #6
 8004fde:	4aa0      	ldr	r2, [pc, #640]	@ (8005260 <HAL_ADC_Init+0x2f8>)
 8004fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8004fe4:	099b      	lsrs	r3, r3, #6
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	005b      	lsls	r3, r3, #1
 8004fea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004fec:	e002      	b.n	8004ff4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	3b01      	subs	r3, #1
 8004ff2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d1f9      	bne.n	8004fee <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4618      	mov	r0, r3
 8005000:	f7ff feee 	bl	8004de0 <LL_ADC_IsInternalRegulatorEnabled>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d10d      	bne.n	8005026 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800500e:	f043 0210 	orr.w	r2, r3, #16
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800501a:	f043 0201 	orr.w	r2, r3, #1
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4618      	mov	r0, r3
 800502c:	f7ff ff62 	bl	8004ef4 <LL_ADC_REG_IsConversionOngoing>
 8005030:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005036:	f003 0310 	and.w	r3, r3, #16
 800503a:	2b00      	cmp	r3, #0
 800503c:	f040 8100 	bne.w	8005240 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	2b00      	cmp	r3, #0
 8005044:	f040 80fc 	bne.w	8005240 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800504c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005050:	f043 0202 	orr.w	r2, r3, #2
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4618      	mov	r0, r3
 800505e:	f7ff fefb 	bl	8004e58 <LL_ADC_IsEnabled>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d111      	bne.n	800508c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005068:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800506c:	f7ff fef4 	bl	8004e58 <LL_ADC_IsEnabled>
 8005070:	4604      	mov	r4, r0
 8005072:	487c      	ldr	r0, [pc, #496]	@ (8005264 <HAL_ADC_Init+0x2fc>)
 8005074:	f7ff fef0 	bl	8004e58 <LL_ADC_IsEnabled>
 8005078:	4603      	mov	r3, r0
 800507a:	4323      	orrs	r3, r4
 800507c:	2b00      	cmp	r3, #0
 800507e:	d105      	bne.n	800508c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	4619      	mov	r1, r3
 8005086:	4878      	ldr	r0, [pc, #480]	@ (8005268 <HAL_ADC_Init+0x300>)
 8005088:	f7ff fcf4 	bl	8004a74 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	7f5b      	ldrb	r3, [r3, #29]
 8005090:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005096:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800509c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80050a2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80050aa:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80050ac:	4313      	orrs	r3, r2
 80050ae:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d106      	bne.n	80050c8 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050be:	3b01      	subs	r3, #1
 80050c0:	045b      	lsls	r3, r3, #17
 80050c2:	69ba      	ldr	r2, [r7, #24]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d009      	beq.n	80050e4 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050dc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80050de:	69ba      	ldr	r2, [r7, #24]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	68da      	ldr	r2, [r3, #12]
 80050ea:	4b60      	ldr	r3, [pc, #384]	@ (800526c <HAL_ADC_Init+0x304>)
 80050ec:	4013      	ands	r3, r2
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	6812      	ldr	r2, [r2, #0]
 80050f2:	69b9      	ldr	r1, [r7, #24]
 80050f4:	430b      	orrs	r3, r1
 80050f6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4618      	mov	r0, r3
 8005114:	f7ff ff15 	bl	8004f42 <LL_ADC_INJ_IsConversionOngoing>
 8005118:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d16d      	bne.n	80051fc <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d16a      	bne.n	80051fc <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800512a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005132:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005134:	4313      	orrs	r3, r2
 8005136:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	68db      	ldr	r3, [r3, #12]
 800513e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005142:	f023 0302 	bic.w	r3, r3, #2
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	6812      	ldr	r2, [r2, #0]
 800514a:	69b9      	ldr	r1, [r7, #24]
 800514c:	430b      	orrs	r3, r1
 800514e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	691b      	ldr	r3, [r3, #16]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d017      	beq.n	8005188 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	691a      	ldr	r2, [r3, #16]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005166:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005170:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005174:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	6911      	ldr	r1, [r2, #16]
 800517c:	687a      	ldr	r2, [r7, #4]
 800517e:	6812      	ldr	r2, [r2, #0]
 8005180:	430b      	orrs	r3, r1
 8005182:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8005186:	e013      	b.n	80051b0 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	691a      	ldr	r2, [r3, #16]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005196:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	6812      	ldr	r2, [r2, #0]
 80051a4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80051a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80051ac:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d118      	bne.n	80051ec <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	691b      	ldr	r3, [r3, #16]
 80051c0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80051c4:	f023 0304 	bic.w	r3, r3, #4
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80051d0:	4311      	orrs	r1, r2
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80051d6:	4311      	orrs	r1, r2
 80051d8:	687a      	ldr	r2, [r7, #4]
 80051da:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80051dc:	430a      	orrs	r2, r1
 80051de:	431a      	orrs	r2, r3
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f042 0201 	orr.w	r2, r2, #1
 80051e8:	611a      	str	r2, [r3, #16]
 80051ea:	e007      	b.n	80051fc <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	691a      	ldr	r2, [r3, #16]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f022 0201 	bic.w	r2, r2, #1
 80051fa:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	695b      	ldr	r3, [r3, #20]
 8005200:	2b01      	cmp	r3, #1
 8005202:	d10c      	bne.n	800521e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800520a:	f023 010f 	bic.w	r1, r3, #15
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a1b      	ldr	r3, [r3, #32]
 8005212:	1e5a      	subs	r2, r3, #1
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	430a      	orrs	r2, r1
 800521a:	631a      	str	r2, [r3, #48]	@ 0x30
 800521c:	e007      	b.n	800522e <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f022 020f 	bic.w	r2, r2, #15
 800522c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005232:	f023 0303 	bic.w	r3, r3, #3
 8005236:	f043 0201 	orr.w	r2, r3, #1
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800523e:	e007      	b.n	8005250 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005244:	f043 0210 	orr.w	r2, r3, #16
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005250:	7ffb      	ldrb	r3, [r7, #31]
}
 8005252:	4618      	mov	r0, r3
 8005254:	3724      	adds	r7, #36	@ 0x24
 8005256:	46bd      	mov	sp, r7
 8005258:	bd90      	pop	{r4, r7, pc}
 800525a:	bf00      	nop
 800525c:	20000004 	.word	0x20000004
 8005260:	053e2d63 	.word	0x053e2d63
 8005264:	50000100 	.word	0x50000100
 8005268:	50000300 	.word	0x50000300
 800526c:	fff04007 	.word	0xfff04007

08005270 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b086      	sub	sp, #24
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005278:	4859      	ldr	r0, [pc, #356]	@ (80053e0 <HAL_ADC_Start+0x170>)
 800527a:	f7ff fd5b 	bl	8004d34 <LL_ADC_GetMultimode>
 800527e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4618      	mov	r0, r3
 8005286:	f7ff fe35 	bl	8004ef4 <LL_ADC_REG_IsConversionOngoing>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	f040 809f 	bne.w	80053d0 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005298:	2b01      	cmp	r3, #1
 800529a:	d101      	bne.n	80052a0 <HAL_ADC_Start+0x30>
 800529c:	2302      	movs	r3, #2
 800529e:	e09a      	b.n	80053d6 <HAL_ADC_Start+0x166>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f000 fe63 	bl	8005f74 <ADC_Enable>
 80052ae:	4603      	mov	r3, r0
 80052b0:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80052b2:	7dfb      	ldrb	r3, [r7, #23]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	f040 8086 	bne.w	80053c6 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052be:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80052c2:	f023 0301 	bic.w	r3, r3, #1
 80052c6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a44      	ldr	r2, [pc, #272]	@ (80053e4 <HAL_ADC_Start+0x174>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d002      	beq.n	80052de <HAL_ADC_Start+0x6e>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	e001      	b.n	80052e2 <HAL_ADC_Start+0x72>
 80052de:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	6812      	ldr	r2, [r2, #0]
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d002      	beq.n	80052f0 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d105      	bne.n	80052fc <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052f4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005300:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005304:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005308:	d106      	bne.n	8005318 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800530e:	f023 0206 	bic.w	r2, r3, #6
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	661a      	str	r2, [r3, #96]	@ 0x60
 8005316:	e002      	b.n	800531e <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	221c      	movs	r2, #28
 8005324:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a2c      	ldr	r2, [pc, #176]	@ (80053e4 <HAL_ADC_Start+0x174>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d002      	beq.n	800533e <HAL_ADC_Start+0xce>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	e001      	b.n	8005342 <HAL_ADC_Start+0xd2>
 800533e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	6812      	ldr	r2, [r2, #0]
 8005346:	4293      	cmp	r3, r2
 8005348:	d008      	beq.n	800535c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d005      	beq.n	800535c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	2b05      	cmp	r3, #5
 8005354:	d002      	beq.n	800535c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	2b09      	cmp	r3, #9
 800535a:	d114      	bne.n	8005386 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005366:	2b00      	cmp	r3, #0
 8005368:	d007      	beq.n	800537a <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800536e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005372:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4618      	mov	r0, r3
 8005380:	f7ff fd90 	bl	8004ea4 <LL_ADC_REG_StartConversion>
 8005384:	e026      	b.n	80053d4 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800538a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a13      	ldr	r2, [pc, #76]	@ (80053e4 <HAL_ADC_Start+0x174>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d002      	beq.n	80053a2 <HAL_ADC_Start+0x132>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	e001      	b.n	80053a6 <HAL_ADC_Start+0x136>
 80053a2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80053a6:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d00f      	beq.n	80053d4 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053b8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80053bc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80053c4:	e006      	b.n	80053d4 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80053ce:	e001      	b.n	80053d4 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80053d0:	2302      	movs	r3, #2
 80053d2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80053d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3718      	adds	r7, #24
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	50000300 	.word	0x50000300
 80053e4:	50000100 	.word	0x50000100

080053e8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b084      	sub	sp, #16
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d101      	bne.n	80053fe <HAL_ADC_Stop+0x16>
 80053fa:	2302      	movs	r3, #2
 80053fc:	e023      	b.n	8005446 <HAL_ADC_Stop+0x5e>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2201      	movs	r2, #1
 8005402:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8005406:	2103      	movs	r1, #3
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f000 fcf7 	bl	8005dfc <ADC_ConversionStop>
 800540e:	4603      	mov	r3, r0
 8005410:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8005412:	7bfb      	ldrb	r3, [r7, #15]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d111      	bne.n	800543c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f000 fe31 	bl	8006080 <ADC_Disable>
 800541e:	4603      	mov	r3, r0
 8005420:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8005422:	7bfb      	ldrb	r3, [r7, #15]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d109      	bne.n	800543c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800542c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005430:	f023 0301 	bic.w	r3, r3, #1
 8005434:	f043 0201 	orr.w	r2, r3, #1
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005444:	7bfb      	ldrb	r3, [r7, #15]
}
 8005446:	4618      	mov	r0, r3
 8005448:	3710      	adds	r7, #16
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
	...

08005450 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b088      	sub	sp, #32
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800545a:	4867      	ldr	r0, [pc, #412]	@ (80055f8 <HAL_ADC_PollForConversion+0x1a8>)
 800545c:	f7ff fc6a 	bl	8004d34 <LL_ADC_GetMultimode>
 8005460:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	699b      	ldr	r3, [r3, #24]
 8005466:	2b08      	cmp	r3, #8
 8005468:	d102      	bne.n	8005470 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800546a:	2308      	movs	r3, #8
 800546c:	61fb      	str	r3, [r7, #28]
 800546e:	e02a      	b.n	80054c6 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d005      	beq.n	8005482 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	2b05      	cmp	r3, #5
 800547a:	d002      	beq.n	8005482 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	2b09      	cmp	r3, #9
 8005480:	d111      	bne.n	80054a6 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	f003 0301 	and.w	r3, r3, #1
 800548c:	2b00      	cmp	r3, #0
 800548e:	d007      	beq.n	80054a0 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005494:	f043 0220 	orr.w	r2, r3, #32
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e0a6      	b.n	80055ee <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80054a0:	2304      	movs	r3, #4
 80054a2:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80054a4:	e00f      	b.n	80054c6 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80054a6:	4854      	ldr	r0, [pc, #336]	@ (80055f8 <HAL_ADC_PollForConversion+0x1a8>)
 80054a8:	f7ff fc52 	bl	8004d50 <LL_ADC_GetMultiDMATransfer>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d007      	beq.n	80054c2 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054b6:	f043 0220 	orr.w	r2, r3, #32
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e095      	b.n	80055ee <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80054c2:	2304      	movs	r3, #4
 80054c4:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80054c6:	f7ff faa7 	bl	8004a18 <HAL_GetTick>
 80054ca:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80054cc:	e021      	b.n	8005512 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054d4:	d01d      	beq.n	8005512 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80054d6:	f7ff fa9f 	bl	8004a18 <HAL_GetTick>
 80054da:	4602      	mov	r2, r0
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	683a      	ldr	r2, [r7, #0]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d302      	bcc.n	80054ec <HAL_ADC_PollForConversion+0x9c>
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d112      	bne.n	8005512 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	69fb      	ldr	r3, [r7, #28]
 80054f4:	4013      	ands	r3, r2
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10b      	bne.n	8005512 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054fe:	f043 0204 	orr.w	r2, r3, #4
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e06d      	b.n	80055ee <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	69fb      	ldr	r3, [r7, #28]
 800551a:	4013      	ands	r3, r2
 800551c:	2b00      	cmp	r3, #0
 800551e:	d0d6      	beq.n	80054ce <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005524:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4618      	mov	r0, r3
 8005532:	f7ff fb71 	bl	8004c18 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d01c      	beq.n	8005576 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	7f5b      	ldrb	r3, [r3, #29]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d118      	bne.n	8005576 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 0308 	and.w	r3, r3, #8
 800554e:	2b08      	cmp	r3, #8
 8005550:	d111      	bne.n	8005576 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005556:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005562:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005566:	2b00      	cmp	r3, #0
 8005568:	d105      	bne.n	8005576 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800556e:	f043 0201 	orr.w	r2, r3, #1
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a20      	ldr	r2, [pc, #128]	@ (80055fc <HAL_ADC_PollForConversion+0x1ac>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d002      	beq.n	8005586 <HAL_ADC_PollForConversion+0x136>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	e001      	b.n	800558a <HAL_ADC_PollForConversion+0x13a>
 8005586:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800558a:	687a      	ldr	r2, [r7, #4]
 800558c:	6812      	ldr	r2, [r2, #0]
 800558e:	4293      	cmp	r3, r2
 8005590:	d008      	beq.n	80055a4 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d005      	beq.n	80055a4 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	2b05      	cmp	r3, #5
 800559c:	d002      	beq.n	80055a4 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	2b09      	cmp	r3, #9
 80055a2:	d104      	bne.n	80055ae <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	61bb      	str	r3, [r7, #24]
 80055ac:	e00d      	b.n	80055ca <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a12      	ldr	r2, [pc, #72]	@ (80055fc <HAL_ADC_PollForConversion+0x1ac>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d002      	beq.n	80055be <HAL_ADC_PollForConversion+0x16e>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	e001      	b.n	80055c2 <HAL_ADC_PollForConversion+0x172>
 80055be:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80055c2:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80055ca:	69fb      	ldr	r3, [r7, #28]
 80055cc:	2b08      	cmp	r3, #8
 80055ce:	d104      	bne.n	80055da <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2208      	movs	r2, #8
 80055d6:	601a      	str	r2, [r3, #0]
 80055d8:	e008      	b.n	80055ec <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80055da:	69bb      	ldr	r3, [r7, #24]
 80055dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d103      	bne.n	80055ec <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	220c      	movs	r2, #12
 80055ea:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3720      	adds	r7, #32
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	50000300 	.word	0x50000300
 80055fc:	50000100 	.word	0x50000100

08005600 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800560e:	4618      	mov	r0, r3
 8005610:	370c      	adds	r7, #12
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr
	...

0800561c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b0b6      	sub	sp, #216	@ 0xd8
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005626:	2300      	movs	r3, #0
 8005628:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800562c:	2300      	movs	r3, #0
 800562e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005636:	2b01      	cmp	r3, #1
 8005638:	d101      	bne.n	800563e <HAL_ADC_ConfigChannel+0x22>
 800563a:	2302      	movs	r3, #2
 800563c:	e3c8      	b.n	8005dd0 <HAL_ADC_ConfigChannel+0x7b4>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2201      	movs	r2, #1
 8005642:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4618      	mov	r0, r3
 800564c:	f7ff fc52 	bl	8004ef4 <LL_ADC_REG_IsConversionOngoing>
 8005650:	4603      	mov	r3, r0
 8005652:	2b00      	cmp	r3, #0
 8005654:	f040 83ad 	bne.w	8005db2 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6818      	ldr	r0, [r3, #0]
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	6859      	ldr	r1, [r3, #4]
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	461a      	mov	r2, r3
 8005666:	f7ff faea 	bl	8004c3e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4618      	mov	r0, r3
 8005670:	f7ff fc40 	bl	8004ef4 <LL_ADC_REG_IsConversionOngoing>
 8005674:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4618      	mov	r0, r3
 800567e:	f7ff fc60 	bl	8004f42 <LL_ADC_INJ_IsConversionOngoing>
 8005682:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005686:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800568a:	2b00      	cmp	r3, #0
 800568c:	f040 81d9 	bne.w	8005a42 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005690:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005694:	2b00      	cmp	r3, #0
 8005696:	f040 81d4 	bne.w	8005a42 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80056a2:	d10f      	bne.n	80056c4 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6818      	ldr	r0, [r3, #0]
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	2200      	movs	r2, #0
 80056ae:	4619      	mov	r1, r3
 80056b0:	f7ff faf1 	bl	8004c96 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80056bc:	4618      	mov	r0, r3
 80056be:	f7ff fa98 	bl	8004bf2 <LL_ADC_SetSamplingTimeCommonConfig>
 80056c2:	e00e      	b.n	80056e2 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6818      	ldr	r0, [r3, #0]
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	6819      	ldr	r1, [r3, #0]
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	461a      	mov	r2, r3
 80056d2:	f7ff fae0 	bl	8004c96 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2100      	movs	r1, #0
 80056dc:	4618      	mov	r0, r3
 80056de:	f7ff fa88 	bl	8004bf2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	695a      	ldr	r2, [r3, #20]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	08db      	lsrs	r3, r3, #3
 80056ee:	f003 0303 	and.w	r3, r3, #3
 80056f2:	005b      	lsls	r3, r3, #1
 80056f4:	fa02 f303 	lsl.w	r3, r2, r3
 80056f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	691b      	ldr	r3, [r3, #16]
 8005700:	2b04      	cmp	r3, #4
 8005702:	d022      	beq.n	800574a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6818      	ldr	r0, [r3, #0]
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	6919      	ldr	r1, [r3, #16]
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005714:	f7ff f9e2 	bl	8004adc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6818      	ldr	r0, [r3, #0]
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	6919      	ldr	r1, [r3, #16]
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	699b      	ldr	r3, [r3, #24]
 8005724:	461a      	mov	r2, r3
 8005726:	f7ff fa2e 	bl	8004b86 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6818      	ldr	r0, [r3, #0]
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005736:	2b01      	cmp	r3, #1
 8005738:	d102      	bne.n	8005740 <HAL_ADC_ConfigChannel+0x124>
 800573a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800573e:	e000      	b.n	8005742 <HAL_ADC_ConfigChannel+0x126>
 8005740:	2300      	movs	r3, #0
 8005742:	461a      	mov	r2, r3
 8005744:	f7ff fa3a 	bl	8004bbc <LL_ADC_SetOffsetSaturation>
 8005748:	e17b      	b.n	8005a42 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	2100      	movs	r1, #0
 8005750:	4618      	mov	r0, r3
 8005752:	f7ff f9e7 	bl	8004b24 <LL_ADC_GetOffsetChannel>
 8005756:	4603      	mov	r3, r0
 8005758:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800575c:	2b00      	cmp	r3, #0
 800575e:	d10a      	bne.n	8005776 <HAL_ADC_ConfigChannel+0x15a>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2100      	movs	r1, #0
 8005766:	4618      	mov	r0, r3
 8005768:	f7ff f9dc 	bl	8004b24 <LL_ADC_GetOffsetChannel>
 800576c:	4603      	mov	r3, r0
 800576e:	0e9b      	lsrs	r3, r3, #26
 8005770:	f003 021f 	and.w	r2, r3, #31
 8005774:	e01e      	b.n	80057b4 <HAL_ADC_ConfigChannel+0x198>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2100      	movs	r1, #0
 800577c:	4618      	mov	r0, r3
 800577e:	f7ff f9d1 	bl	8004b24 <LL_ADC_GetOffsetChannel>
 8005782:	4603      	mov	r3, r0
 8005784:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005788:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800578c:	fa93 f3a3 	rbit	r3, r3
 8005790:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005794:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005798:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800579c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d101      	bne.n	80057a8 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80057a4:	2320      	movs	r3, #32
 80057a6:	e004      	b.n	80057b2 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80057a8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80057ac:	fab3 f383 	clz	r3, r3
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d105      	bne.n	80057cc <HAL_ADC_ConfigChannel+0x1b0>
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	0e9b      	lsrs	r3, r3, #26
 80057c6:	f003 031f 	and.w	r3, r3, #31
 80057ca:	e018      	b.n	80057fe <HAL_ADC_ConfigChannel+0x1e2>
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80057d8:	fa93 f3a3 	rbit	r3, r3
 80057dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80057e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80057e8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d101      	bne.n	80057f4 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80057f0:	2320      	movs	r3, #32
 80057f2:	e004      	b.n	80057fe <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80057f4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80057f8:	fab3 f383 	clz	r3, r3
 80057fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80057fe:	429a      	cmp	r2, r3
 8005800:	d106      	bne.n	8005810 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2200      	movs	r2, #0
 8005808:	2100      	movs	r1, #0
 800580a:	4618      	mov	r0, r3
 800580c:	f7ff f9a0 	bl	8004b50 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	2101      	movs	r1, #1
 8005816:	4618      	mov	r0, r3
 8005818:	f7ff f984 	bl	8004b24 <LL_ADC_GetOffsetChannel>
 800581c:	4603      	mov	r3, r0
 800581e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005822:	2b00      	cmp	r3, #0
 8005824:	d10a      	bne.n	800583c <HAL_ADC_ConfigChannel+0x220>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	2101      	movs	r1, #1
 800582c:	4618      	mov	r0, r3
 800582e:	f7ff f979 	bl	8004b24 <LL_ADC_GetOffsetChannel>
 8005832:	4603      	mov	r3, r0
 8005834:	0e9b      	lsrs	r3, r3, #26
 8005836:	f003 021f 	and.w	r2, r3, #31
 800583a:	e01e      	b.n	800587a <HAL_ADC_ConfigChannel+0x25e>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2101      	movs	r1, #1
 8005842:	4618      	mov	r0, r3
 8005844:	f7ff f96e 	bl	8004b24 <LL_ADC_GetOffsetChannel>
 8005848:	4603      	mov	r3, r0
 800584a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800584e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005852:	fa93 f3a3 	rbit	r3, r3
 8005856:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800585a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800585e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005862:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005866:	2b00      	cmp	r3, #0
 8005868:	d101      	bne.n	800586e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800586a:	2320      	movs	r3, #32
 800586c:	e004      	b.n	8005878 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800586e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005872:	fab3 f383 	clz	r3, r3
 8005876:	b2db      	uxtb	r3, r3
 8005878:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005882:	2b00      	cmp	r3, #0
 8005884:	d105      	bne.n	8005892 <HAL_ADC_ConfigChannel+0x276>
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	0e9b      	lsrs	r3, r3, #26
 800588c:	f003 031f 	and.w	r3, r3, #31
 8005890:	e018      	b.n	80058c4 <HAL_ADC_ConfigChannel+0x2a8>
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800589a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800589e:	fa93 f3a3 	rbit	r3, r3
 80058a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80058a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80058aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80058ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d101      	bne.n	80058ba <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80058b6:	2320      	movs	r3, #32
 80058b8:	e004      	b.n	80058c4 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80058ba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80058be:	fab3 f383 	clz	r3, r3
 80058c2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d106      	bne.n	80058d6 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2200      	movs	r2, #0
 80058ce:	2101      	movs	r1, #1
 80058d0:	4618      	mov	r0, r3
 80058d2:	f7ff f93d 	bl	8004b50 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	2102      	movs	r1, #2
 80058dc:	4618      	mov	r0, r3
 80058de:	f7ff f921 	bl	8004b24 <LL_ADC_GetOffsetChannel>
 80058e2:	4603      	mov	r3, r0
 80058e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d10a      	bne.n	8005902 <HAL_ADC_ConfigChannel+0x2e6>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2102      	movs	r1, #2
 80058f2:	4618      	mov	r0, r3
 80058f4:	f7ff f916 	bl	8004b24 <LL_ADC_GetOffsetChannel>
 80058f8:	4603      	mov	r3, r0
 80058fa:	0e9b      	lsrs	r3, r3, #26
 80058fc:	f003 021f 	and.w	r2, r3, #31
 8005900:	e01e      	b.n	8005940 <HAL_ADC_ConfigChannel+0x324>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	2102      	movs	r1, #2
 8005908:	4618      	mov	r0, r3
 800590a:	f7ff f90b 	bl	8004b24 <LL_ADC_GetOffsetChannel>
 800590e:	4603      	mov	r3, r0
 8005910:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005914:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005918:	fa93 f3a3 	rbit	r3, r3
 800591c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8005920:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005924:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8005928:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800592c:	2b00      	cmp	r3, #0
 800592e:	d101      	bne.n	8005934 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8005930:	2320      	movs	r3, #32
 8005932:	e004      	b.n	800593e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8005934:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005938:	fab3 f383 	clz	r3, r3
 800593c:	b2db      	uxtb	r3, r3
 800593e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005948:	2b00      	cmp	r3, #0
 800594a:	d105      	bne.n	8005958 <HAL_ADC_ConfigChannel+0x33c>
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	0e9b      	lsrs	r3, r3, #26
 8005952:	f003 031f 	and.w	r3, r3, #31
 8005956:	e016      	b.n	8005986 <HAL_ADC_ConfigChannel+0x36a>
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005960:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005964:	fa93 f3a3 	rbit	r3, r3
 8005968:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800596a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800596c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005970:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005974:	2b00      	cmp	r3, #0
 8005976:	d101      	bne.n	800597c <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8005978:	2320      	movs	r3, #32
 800597a:	e004      	b.n	8005986 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 800597c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005980:	fab3 f383 	clz	r3, r3
 8005984:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005986:	429a      	cmp	r2, r3
 8005988:	d106      	bne.n	8005998 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	2200      	movs	r2, #0
 8005990:	2102      	movs	r1, #2
 8005992:	4618      	mov	r0, r3
 8005994:	f7ff f8dc 	bl	8004b50 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	2103      	movs	r1, #3
 800599e:	4618      	mov	r0, r3
 80059a0:	f7ff f8c0 	bl	8004b24 <LL_ADC_GetOffsetChannel>
 80059a4:	4603      	mov	r3, r0
 80059a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d10a      	bne.n	80059c4 <HAL_ADC_ConfigChannel+0x3a8>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	2103      	movs	r1, #3
 80059b4:	4618      	mov	r0, r3
 80059b6:	f7ff f8b5 	bl	8004b24 <LL_ADC_GetOffsetChannel>
 80059ba:	4603      	mov	r3, r0
 80059bc:	0e9b      	lsrs	r3, r3, #26
 80059be:	f003 021f 	and.w	r2, r3, #31
 80059c2:	e017      	b.n	80059f4 <HAL_ADC_ConfigChannel+0x3d8>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	2103      	movs	r1, #3
 80059ca:	4618      	mov	r0, r3
 80059cc:	f7ff f8aa 	bl	8004b24 <LL_ADC_GetOffsetChannel>
 80059d0:	4603      	mov	r3, r0
 80059d2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80059d6:	fa93 f3a3 	rbit	r3, r3
 80059da:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80059dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80059de:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80059e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d101      	bne.n	80059ea <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80059e6:	2320      	movs	r3, #32
 80059e8:	e003      	b.n	80059f2 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80059ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80059ec:	fab3 f383 	clz	r3, r3
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d105      	bne.n	8005a0c <HAL_ADC_ConfigChannel+0x3f0>
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	0e9b      	lsrs	r3, r3, #26
 8005a06:	f003 031f 	and.w	r3, r3, #31
 8005a0a:	e011      	b.n	8005a30 <HAL_ADC_ConfigChannel+0x414>
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a12:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a14:	fa93 f3a3 	rbit	r3, r3
 8005a18:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005a1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a1c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005a1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d101      	bne.n	8005a28 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8005a24:	2320      	movs	r3, #32
 8005a26:	e003      	b.n	8005a30 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8005a28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a2a:	fab3 f383 	clz	r3, r3
 8005a2e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d106      	bne.n	8005a42 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	2103      	movs	r1, #3
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f7ff f887 	bl	8004b50 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4618      	mov	r0, r3
 8005a48:	f7ff fa06 	bl	8004e58 <LL_ADC_IsEnabled>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	f040 8140 	bne.w	8005cd4 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6818      	ldr	r0, [r3, #0]
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	6819      	ldr	r1, [r3, #0]
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	461a      	mov	r2, r3
 8005a62:	f7ff f943 	bl	8004cec <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	4a8f      	ldr	r2, [pc, #572]	@ (8005ca8 <HAL_ADC_ConfigChannel+0x68c>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	f040 8131 	bne.w	8005cd4 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d10b      	bne.n	8005a9a <HAL_ADC_ConfigChannel+0x47e>
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	0e9b      	lsrs	r3, r3, #26
 8005a88:	3301      	adds	r3, #1
 8005a8a:	f003 031f 	and.w	r3, r3, #31
 8005a8e:	2b09      	cmp	r3, #9
 8005a90:	bf94      	ite	ls
 8005a92:	2301      	movls	r3, #1
 8005a94:	2300      	movhi	r3, #0
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	e019      	b.n	8005ace <HAL_ADC_ConfigChannel+0x4b2>
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aa0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005aa2:	fa93 f3a3 	rbit	r3, r3
 8005aa6:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005aa8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005aaa:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005aac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d101      	bne.n	8005ab6 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8005ab2:	2320      	movs	r3, #32
 8005ab4:	e003      	b.n	8005abe <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8005ab6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ab8:	fab3 f383 	clz	r3, r3
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	3301      	adds	r3, #1
 8005ac0:	f003 031f 	and.w	r3, r3, #31
 8005ac4:	2b09      	cmp	r3, #9
 8005ac6:	bf94      	ite	ls
 8005ac8:	2301      	movls	r3, #1
 8005aca:	2300      	movhi	r3, #0
 8005acc:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d079      	beq.n	8005bc6 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d107      	bne.n	8005aee <HAL_ADC_ConfigChannel+0x4d2>
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	0e9b      	lsrs	r3, r3, #26
 8005ae4:	3301      	adds	r3, #1
 8005ae6:	069b      	lsls	r3, r3, #26
 8005ae8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005aec:	e015      	b.n	8005b1a <HAL_ADC_ConfigChannel+0x4fe>
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005af4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005af6:	fa93 f3a3 	rbit	r3, r3
 8005afa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005afc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005afe:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8005b00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d101      	bne.n	8005b0a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8005b06:	2320      	movs	r3, #32
 8005b08:	e003      	b.n	8005b12 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8005b0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b0c:	fab3 f383 	clz	r3, r3
 8005b10:	b2db      	uxtb	r3, r3
 8005b12:	3301      	adds	r3, #1
 8005b14:	069b      	lsls	r3, r3, #26
 8005b16:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d109      	bne.n	8005b3a <HAL_ADC_ConfigChannel+0x51e>
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	0e9b      	lsrs	r3, r3, #26
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	f003 031f 	and.w	r3, r3, #31
 8005b32:	2101      	movs	r1, #1
 8005b34:	fa01 f303 	lsl.w	r3, r1, r3
 8005b38:	e017      	b.n	8005b6a <HAL_ADC_ConfigChannel+0x54e>
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b42:	fa93 f3a3 	rbit	r3, r3
 8005b46:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8005b48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b4a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005b4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d101      	bne.n	8005b56 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8005b52:	2320      	movs	r3, #32
 8005b54:	e003      	b.n	8005b5e <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8005b56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b58:	fab3 f383 	clz	r3, r3
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	3301      	adds	r3, #1
 8005b60:	f003 031f 	and.w	r3, r3, #31
 8005b64:	2101      	movs	r1, #1
 8005b66:	fa01 f303 	lsl.w	r3, r1, r3
 8005b6a:	ea42 0103 	orr.w	r1, r2, r3
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d10a      	bne.n	8005b90 <HAL_ADC_ConfigChannel+0x574>
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	0e9b      	lsrs	r3, r3, #26
 8005b80:	3301      	adds	r3, #1
 8005b82:	f003 021f 	and.w	r2, r3, #31
 8005b86:	4613      	mov	r3, r2
 8005b88:	005b      	lsls	r3, r3, #1
 8005b8a:	4413      	add	r3, r2
 8005b8c:	051b      	lsls	r3, r3, #20
 8005b8e:	e018      	b.n	8005bc2 <HAL_ADC_ConfigChannel+0x5a6>
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b98:	fa93 f3a3 	rbit	r3, r3
 8005b9c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005b9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005ba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d101      	bne.n	8005bac <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8005ba8:	2320      	movs	r3, #32
 8005baa:	e003      	b.n	8005bb4 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8005bac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bae:	fab3 f383 	clz	r3, r3
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	f003 021f 	and.w	r2, r3, #31
 8005bba:	4613      	mov	r3, r2
 8005bbc:	005b      	lsls	r3, r3, #1
 8005bbe:	4413      	add	r3, r2
 8005bc0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005bc2:	430b      	orrs	r3, r1
 8005bc4:	e081      	b.n	8005cca <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d107      	bne.n	8005be2 <HAL_ADC_ConfigChannel+0x5c6>
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	0e9b      	lsrs	r3, r3, #26
 8005bd8:	3301      	adds	r3, #1
 8005bda:	069b      	lsls	r3, r3, #26
 8005bdc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005be0:	e015      	b.n	8005c0e <HAL_ADC_ConfigChannel+0x5f2>
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bea:	fa93 f3a3 	rbit	r3, r3
 8005bee:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d101      	bne.n	8005bfe <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8005bfa:	2320      	movs	r3, #32
 8005bfc:	e003      	b.n	8005c06 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8005bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c00:	fab3 f383 	clz	r3, r3
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	3301      	adds	r3, #1
 8005c08:	069b      	lsls	r3, r3, #26
 8005c0a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d109      	bne.n	8005c2e <HAL_ADC_ConfigChannel+0x612>
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	0e9b      	lsrs	r3, r3, #26
 8005c20:	3301      	adds	r3, #1
 8005c22:	f003 031f 	and.w	r3, r3, #31
 8005c26:	2101      	movs	r1, #1
 8005c28:	fa01 f303 	lsl.w	r3, r1, r3
 8005c2c:	e017      	b.n	8005c5e <HAL_ADC_ConfigChannel+0x642>
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c34:	6a3b      	ldr	r3, [r7, #32]
 8005c36:	fa93 f3a3 	rbit	r3, r3
 8005c3a:	61fb      	str	r3, [r7, #28]
  return result;
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d101      	bne.n	8005c4a <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8005c46:	2320      	movs	r3, #32
 8005c48:	e003      	b.n	8005c52 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8005c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c4c:	fab3 f383 	clz	r3, r3
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	3301      	adds	r3, #1
 8005c54:	f003 031f 	and.w	r3, r3, #31
 8005c58:	2101      	movs	r1, #1
 8005c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8005c5e:	ea42 0103 	orr.w	r1, r2, r3
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d10d      	bne.n	8005c8a <HAL_ADC_ConfigChannel+0x66e>
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	0e9b      	lsrs	r3, r3, #26
 8005c74:	3301      	adds	r3, #1
 8005c76:	f003 021f 	and.w	r2, r3, #31
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	005b      	lsls	r3, r3, #1
 8005c7e:	4413      	add	r3, r2
 8005c80:	3b1e      	subs	r3, #30
 8005c82:	051b      	lsls	r3, r3, #20
 8005c84:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005c88:	e01e      	b.n	8005cc8 <HAL_ADC_ConfigChannel+0x6ac>
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	fa93 f3a3 	rbit	r3, r3
 8005c96:	613b      	str	r3, [r7, #16]
  return result;
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005c9c:	69bb      	ldr	r3, [r7, #24]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d104      	bne.n	8005cac <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8005ca2:	2320      	movs	r3, #32
 8005ca4:	e006      	b.n	8005cb4 <HAL_ADC_ConfigChannel+0x698>
 8005ca6:	bf00      	nop
 8005ca8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005cac:	69bb      	ldr	r3, [r7, #24]
 8005cae:	fab3 f383 	clz	r3, r3
 8005cb2:	b2db      	uxtb	r3, r3
 8005cb4:	3301      	adds	r3, #1
 8005cb6:	f003 021f 	and.w	r2, r3, #31
 8005cba:	4613      	mov	r3, r2
 8005cbc:	005b      	lsls	r3, r3, #1
 8005cbe:	4413      	add	r3, r2
 8005cc0:	3b1e      	subs	r3, #30
 8005cc2:	051b      	lsls	r3, r3, #20
 8005cc4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005cc8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005cca:	683a      	ldr	r2, [r7, #0]
 8005ccc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005cce:	4619      	mov	r1, r3
 8005cd0:	f7fe ffe1 	bl	8004c96 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	4b3f      	ldr	r3, [pc, #252]	@ (8005dd8 <HAL_ADC_ConfigChannel+0x7bc>)
 8005cda:	4013      	ands	r3, r2
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d071      	beq.n	8005dc4 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005ce0:	483e      	ldr	r0, [pc, #248]	@ (8005ddc <HAL_ADC_ConfigChannel+0x7c0>)
 8005ce2:	f7fe feed 	bl	8004ac0 <LL_ADC_GetCommonPathInternalCh>
 8005ce6:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a3c      	ldr	r2, [pc, #240]	@ (8005de0 <HAL_ADC_ConfigChannel+0x7c4>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d004      	beq.n	8005cfe <HAL_ADC_ConfigChannel+0x6e2>
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a3a      	ldr	r2, [pc, #232]	@ (8005de4 <HAL_ADC_ConfigChannel+0x7c8>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d127      	bne.n	8005d4e <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005cfe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d121      	bne.n	8005d4e <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d12:	d157      	bne.n	8005dc4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005d14:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d18:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005d1c:	4619      	mov	r1, r3
 8005d1e:	482f      	ldr	r0, [pc, #188]	@ (8005ddc <HAL_ADC_ConfigChannel+0x7c0>)
 8005d20:	f7fe febb 	bl	8004a9a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005d24:	4b30      	ldr	r3, [pc, #192]	@ (8005de8 <HAL_ADC_ConfigChannel+0x7cc>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	099b      	lsrs	r3, r3, #6
 8005d2a:	4a30      	ldr	r2, [pc, #192]	@ (8005dec <HAL_ADC_ConfigChannel+0x7d0>)
 8005d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d30:	099b      	lsrs	r3, r3, #6
 8005d32:	1c5a      	adds	r2, r3, #1
 8005d34:	4613      	mov	r3, r2
 8005d36:	005b      	lsls	r3, r3, #1
 8005d38:	4413      	add	r3, r2
 8005d3a:	009b      	lsls	r3, r3, #2
 8005d3c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005d3e:	e002      	b.n	8005d46 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	3b01      	subs	r3, #1
 8005d44:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d1f9      	bne.n	8005d40 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005d4c:	e03a      	b.n	8005dc4 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a27      	ldr	r2, [pc, #156]	@ (8005df0 <HAL_ADC_ConfigChannel+0x7d4>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d113      	bne.n	8005d80 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005d58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d5c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d10d      	bne.n	8005d80 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a22      	ldr	r2, [pc, #136]	@ (8005df4 <HAL_ADC_ConfigChannel+0x7d8>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d02a      	beq.n	8005dc4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005d6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d76:	4619      	mov	r1, r3
 8005d78:	4818      	ldr	r0, [pc, #96]	@ (8005ddc <HAL_ADC_ConfigChannel+0x7c0>)
 8005d7a:	f7fe fe8e 	bl	8004a9a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005d7e:	e021      	b.n	8005dc4 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a1c      	ldr	r2, [pc, #112]	@ (8005df8 <HAL_ADC_ConfigChannel+0x7dc>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d11c      	bne.n	8005dc4 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005d8a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d116      	bne.n	8005dc4 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a16      	ldr	r2, [pc, #88]	@ (8005df4 <HAL_ADC_ConfigChannel+0x7d8>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d011      	beq.n	8005dc4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005da0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005da4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005da8:	4619      	mov	r1, r3
 8005daa:	480c      	ldr	r0, [pc, #48]	@ (8005ddc <HAL_ADC_ConfigChannel+0x7c0>)
 8005dac:	f7fe fe75 	bl	8004a9a <LL_ADC_SetCommonPathInternalCh>
 8005db0:	e008      	b.n	8005dc4 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005db6:	f043 0220 	orr.w	r2, r3, #32
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005dcc:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	37d8      	adds	r7, #216	@ 0xd8
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}
 8005dd8:	80080000 	.word	0x80080000
 8005ddc:	50000300 	.word	0x50000300
 8005de0:	c3210000 	.word	0xc3210000
 8005de4:	90c00010 	.word	0x90c00010
 8005de8:	20000004 	.word	0x20000004
 8005dec:	053e2d63 	.word	0x053e2d63
 8005df0:	c7520000 	.word	0xc7520000
 8005df4:	50000100 	.word	0x50000100
 8005df8:	cb840000 	.word	0xcb840000

08005dfc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b088      	sub	sp, #32
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8005e06:	2300      	movs	r3, #0
 8005e08:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4618      	mov	r0, r3
 8005e14:	f7ff f86e 	bl	8004ef4 <LL_ADC_REG_IsConversionOngoing>
 8005e18:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f7ff f88f 	bl	8004f42 <LL_ADC_INJ_IsConversionOngoing>
 8005e24:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d103      	bne.n	8005e34 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	f000 8098 	beq.w	8005f64 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	68db      	ldr	r3, [r3, #12]
 8005e3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d02a      	beq.n	8005e98 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	7f5b      	ldrb	r3, [r3, #29]
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d126      	bne.n	8005e98 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	7f1b      	ldrb	r3, [r3, #28]
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d122      	bne.n	8005e98 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005e52:	2301      	movs	r3, #1
 8005e54:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005e56:	e014      	b.n	8005e82 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005e58:	69fb      	ldr	r3, [r7, #28]
 8005e5a:	4a45      	ldr	r2, [pc, #276]	@ (8005f70 <ADC_ConversionStop+0x174>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d90d      	bls.n	8005e7c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e64:	f043 0210 	orr.w	r2, r3, #16
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e70:	f043 0201 	orr.w	r2, r3, #1
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	e074      	b.n	8005f66 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	3301      	adds	r3, #1
 8005e80:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e8c:	2b40      	cmp	r3, #64	@ 0x40
 8005e8e:	d1e3      	bne.n	8005e58 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2240      	movs	r2, #64	@ 0x40
 8005e96:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005e98:	69bb      	ldr	r3, [r7, #24]
 8005e9a:	2b02      	cmp	r3, #2
 8005e9c:	d014      	beq.n	8005ec8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f7ff f826 	bl	8004ef4 <LL_ADC_REG_IsConversionOngoing>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d00c      	beq.n	8005ec8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7fe ffe3 	bl	8004e7e <LL_ADC_IsDisableOngoing>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d104      	bne.n	8005ec8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f7ff f802 	bl	8004ecc <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005ec8:	69bb      	ldr	r3, [r7, #24]
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d014      	beq.n	8005ef8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f7ff f835 	bl	8004f42 <LL_ADC_INJ_IsConversionOngoing>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d00c      	beq.n	8005ef8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f7fe ffcb 	bl	8004e7e <LL_ADC_IsDisableOngoing>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d104      	bne.n	8005ef8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f7ff f811 	bl	8004f1a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005ef8:	69bb      	ldr	r3, [r7, #24]
 8005efa:	2b02      	cmp	r3, #2
 8005efc:	d005      	beq.n	8005f0a <ADC_ConversionStop+0x10e>
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	2b03      	cmp	r3, #3
 8005f02:	d105      	bne.n	8005f10 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005f04:	230c      	movs	r3, #12
 8005f06:	617b      	str	r3, [r7, #20]
        break;
 8005f08:	e005      	b.n	8005f16 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005f0a:	2308      	movs	r3, #8
 8005f0c:	617b      	str	r3, [r7, #20]
        break;
 8005f0e:	e002      	b.n	8005f16 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005f10:	2304      	movs	r3, #4
 8005f12:	617b      	str	r3, [r7, #20]
        break;
 8005f14:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005f16:	f7fe fd7f 	bl	8004a18 <HAL_GetTick>
 8005f1a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005f1c:	e01b      	b.n	8005f56 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005f1e:	f7fe fd7b 	bl	8004a18 <HAL_GetTick>
 8005f22:	4602      	mov	r2, r0
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	1ad3      	subs	r3, r2, r3
 8005f28:	2b05      	cmp	r3, #5
 8005f2a:	d914      	bls.n	8005f56 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	689a      	ldr	r2, [r3, #8]
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	4013      	ands	r3, r2
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d00d      	beq.n	8005f56 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f3e:	f043 0210 	orr.w	r2, r3, #16
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f4a:	f043 0201 	orr.w	r2, r3, #1
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e007      	b.n	8005f66 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	689a      	ldr	r2, [r3, #8]
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	4013      	ands	r3, r2
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d1dc      	bne.n	8005f1e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005f64:	2300      	movs	r3, #0
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3720      	adds	r7, #32
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	a33fffff 	.word	0xa33fffff

08005f74 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b084      	sub	sp, #16
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4618      	mov	r0, r3
 8005f86:	f7fe ff67 	bl	8004e58 <LL_ADC_IsEnabled>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d169      	bne.n	8006064 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	689a      	ldr	r2, [r3, #8]
 8005f96:	4b36      	ldr	r3, [pc, #216]	@ (8006070 <ADC_Enable+0xfc>)
 8005f98:	4013      	ands	r3, r2
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d00d      	beq.n	8005fba <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fa2:	f043 0210 	orr.w	r2, r3, #16
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fae:	f043 0201 	orr.w	r2, r3, #1
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e055      	b.n	8006066 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f7fe ff22 	bl	8004e08 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005fc4:	482b      	ldr	r0, [pc, #172]	@ (8006074 <ADC_Enable+0x100>)
 8005fc6:	f7fe fd7b 	bl	8004ac0 <LL_ADC_GetCommonPathInternalCh>
 8005fca:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005fcc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d013      	beq.n	8005ffc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005fd4:	4b28      	ldr	r3, [pc, #160]	@ (8006078 <ADC_Enable+0x104>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	099b      	lsrs	r3, r3, #6
 8005fda:	4a28      	ldr	r2, [pc, #160]	@ (800607c <ADC_Enable+0x108>)
 8005fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8005fe0:	099b      	lsrs	r3, r3, #6
 8005fe2:	1c5a      	adds	r2, r3, #1
 8005fe4:	4613      	mov	r3, r2
 8005fe6:	005b      	lsls	r3, r3, #1
 8005fe8:	4413      	add	r3, r2
 8005fea:	009b      	lsls	r3, r3, #2
 8005fec:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005fee:	e002      	b.n	8005ff6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d1f9      	bne.n	8005ff0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005ffc:	f7fe fd0c 	bl	8004a18 <HAL_GetTick>
 8006000:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006002:	e028      	b.n	8006056 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4618      	mov	r0, r3
 800600a:	f7fe ff25 	bl	8004e58 <LL_ADC_IsEnabled>
 800600e:	4603      	mov	r3, r0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d104      	bne.n	800601e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4618      	mov	r0, r3
 800601a:	f7fe fef5 	bl	8004e08 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800601e:	f7fe fcfb 	bl	8004a18 <HAL_GetTick>
 8006022:	4602      	mov	r2, r0
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	1ad3      	subs	r3, r2, r3
 8006028:	2b02      	cmp	r3, #2
 800602a:	d914      	bls.n	8006056 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0301 	and.w	r3, r3, #1
 8006036:	2b01      	cmp	r3, #1
 8006038:	d00d      	beq.n	8006056 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800603e:	f043 0210 	orr.w	r2, r3, #16
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800604a:	f043 0201 	orr.w	r2, r3, #1
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e007      	b.n	8006066 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f003 0301 	and.w	r3, r3, #1
 8006060:	2b01      	cmp	r3, #1
 8006062:	d1cf      	bne.n	8006004 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006064:	2300      	movs	r3, #0
}
 8006066:	4618      	mov	r0, r3
 8006068:	3710      	adds	r7, #16
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}
 800606e:	bf00      	nop
 8006070:	8000003f 	.word	0x8000003f
 8006074:	50000300 	.word	0x50000300
 8006078:	20000004 	.word	0x20000004
 800607c:	053e2d63 	.word	0x053e2d63

08006080 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4618      	mov	r0, r3
 800608e:	f7fe fef6 	bl	8004e7e <LL_ADC_IsDisableOngoing>
 8006092:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4618      	mov	r0, r3
 800609a:	f7fe fedd 	bl	8004e58 <LL_ADC_IsEnabled>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d047      	beq.n	8006134 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d144      	bne.n	8006134 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	f003 030d 	and.w	r3, r3, #13
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d10c      	bne.n	80060d2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4618      	mov	r0, r3
 80060be:	f7fe feb7 	bl	8004e30 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2203      	movs	r2, #3
 80060c8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80060ca:	f7fe fca5 	bl	8004a18 <HAL_GetTick>
 80060ce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80060d0:	e029      	b.n	8006126 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060d6:	f043 0210 	orr.w	r2, r3, #16
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060e2:	f043 0201 	orr.w	r2, r3, #1
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	e023      	b.n	8006136 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80060ee:	f7fe fc93 	bl	8004a18 <HAL_GetTick>
 80060f2:	4602      	mov	r2, r0
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	1ad3      	subs	r3, r2, r3
 80060f8:	2b02      	cmp	r3, #2
 80060fa:	d914      	bls.n	8006126 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	2b00      	cmp	r3, #0
 8006108:	d00d      	beq.n	8006126 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800610e:	f043 0210 	orr.w	r2, r3, #16
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800611a:	f043 0201 	orr.w	r2, r3, #1
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e007      	b.n	8006136 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	f003 0301 	and.w	r3, r3, #1
 8006130:	2b00      	cmp	r3, #0
 8006132:	d1dc      	bne.n	80060ee <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006134:	2300      	movs	r3, #0
}
 8006136:	4618      	mov	r0, r3
 8006138:	3710      	adds	r7, #16
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}

0800613e <LL_ADC_IsEnabled>:
{
 800613e:	b480      	push	{r7}
 8006140:	b083      	sub	sp, #12
 8006142:	af00      	add	r7, sp, #0
 8006144:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	f003 0301 	and.w	r3, r3, #1
 800614e:	2b01      	cmp	r3, #1
 8006150:	d101      	bne.n	8006156 <LL_ADC_IsEnabled+0x18>
 8006152:	2301      	movs	r3, #1
 8006154:	e000      	b.n	8006158 <LL_ADC_IsEnabled+0x1a>
 8006156:	2300      	movs	r3, #0
}
 8006158:	4618      	mov	r0, r3
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <LL_ADC_REG_IsConversionOngoing>:
{
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	f003 0304 	and.w	r3, r3, #4
 8006174:	2b04      	cmp	r3, #4
 8006176:	d101      	bne.n	800617c <LL_ADC_REG_IsConversionOngoing+0x18>
 8006178:	2301      	movs	r3, #1
 800617a:	e000      	b.n	800617e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800617c:	2300      	movs	r3, #0
}
 800617e:	4618      	mov	r0, r3
 8006180:	370c      	adds	r7, #12
 8006182:	46bd      	mov	sp, r7
 8006184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006188:	4770      	bx	lr
	...

0800618c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800618c:	b590      	push	{r4, r7, lr}
 800618e:	b0a1      	sub	sp, #132	@ 0x84
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006196:	2300      	movs	r3, #0
 8006198:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d101      	bne.n	80061aa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80061a6:	2302      	movs	r3, #2
 80061a8:	e08b      	b.n	80062c2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2201      	movs	r2, #1
 80061ae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80061b2:	2300      	movs	r3, #0
 80061b4:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80061b6:	2300      	movs	r3, #0
 80061b8:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80061c2:	d102      	bne.n	80061ca <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80061c4:	4b41      	ldr	r3, [pc, #260]	@ (80062cc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80061c6:	60bb      	str	r3, [r7, #8]
 80061c8:	e001      	b.n	80061ce <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80061ca:	2300      	movs	r3, #0
 80061cc:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d10b      	bne.n	80061ec <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061d8:	f043 0220 	orr.w	r2, r3, #32
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	e06a      	b.n	80062c2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	4618      	mov	r0, r3
 80061f0:	f7ff ffb8 	bl	8006164 <LL_ADC_REG_IsConversionOngoing>
 80061f4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4618      	mov	r0, r3
 80061fc:	f7ff ffb2 	bl	8006164 <LL_ADC_REG_IsConversionOngoing>
 8006200:	4603      	mov	r3, r0
 8006202:	2b00      	cmp	r3, #0
 8006204:	d14c      	bne.n	80062a0 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8006206:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006208:	2b00      	cmp	r3, #0
 800620a:	d149      	bne.n	80062a0 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800620c:	4b30      	ldr	r3, [pc, #192]	@ (80062d0 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800620e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d028      	beq.n	800626a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006218:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	6859      	ldr	r1, [r3, #4]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800622a:	035b      	lsls	r3, r3, #13
 800622c:	430b      	orrs	r3, r1
 800622e:	431a      	orrs	r2, r3
 8006230:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006232:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006234:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006238:	f7ff ff81 	bl	800613e <LL_ADC_IsEnabled>
 800623c:	4604      	mov	r4, r0
 800623e:	4823      	ldr	r0, [pc, #140]	@ (80062cc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006240:	f7ff ff7d 	bl	800613e <LL_ADC_IsEnabled>
 8006244:	4603      	mov	r3, r0
 8006246:	4323      	orrs	r3, r4
 8006248:	2b00      	cmp	r3, #0
 800624a:	d133      	bne.n	80062b4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800624c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8006254:	f023 030f 	bic.w	r3, r3, #15
 8006258:	683a      	ldr	r2, [r7, #0]
 800625a:	6811      	ldr	r1, [r2, #0]
 800625c:	683a      	ldr	r2, [r7, #0]
 800625e:	6892      	ldr	r2, [r2, #8]
 8006260:	430a      	orrs	r2, r1
 8006262:	431a      	orrs	r2, r3
 8006264:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006266:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006268:	e024      	b.n	80062b4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800626a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800626c:	689b      	ldr	r3, [r3, #8]
 800626e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006272:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006274:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006276:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800627a:	f7ff ff60 	bl	800613e <LL_ADC_IsEnabled>
 800627e:	4604      	mov	r4, r0
 8006280:	4812      	ldr	r0, [pc, #72]	@ (80062cc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006282:	f7ff ff5c 	bl	800613e <LL_ADC_IsEnabled>
 8006286:	4603      	mov	r3, r0
 8006288:	4323      	orrs	r3, r4
 800628a:	2b00      	cmp	r3, #0
 800628c:	d112      	bne.n	80062b4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800628e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8006296:	f023 030f 	bic.w	r3, r3, #15
 800629a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800629c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800629e:	e009      	b.n	80062b4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062a4:	f043 0220 	orr.w	r2, r3, #32
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80062ac:	2301      	movs	r3, #1
 80062ae:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80062b2:	e000      	b.n	80062b6 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80062b4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80062be:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3784      	adds	r7, #132	@ 0x84
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd90      	pop	{r4, r7, pc}
 80062ca:	bf00      	nop
 80062cc:	50000100 	.word	0x50000100
 80062d0:	50000300 	.word	0x50000300

080062d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b085      	sub	sp, #20
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f003 0307 	and.w	r3, r3, #7
 80062e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80062e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006318 <__NVIC_SetPriorityGrouping+0x44>)
 80062e6:	68db      	ldr	r3, [r3, #12]
 80062e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80062ea:	68ba      	ldr	r2, [r7, #8]
 80062ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80062f0:	4013      	ands	r3, r2
 80062f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80062fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006300:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006304:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006306:	4a04      	ldr	r2, [pc, #16]	@ (8006318 <__NVIC_SetPriorityGrouping+0x44>)
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	60d3      	str	r3, [r2, #12]
}
 800630c:	bf00      	nop
 800630e:	3714      	adds	r7, #20
 8006310:	46bd      	mov	sp, r7
 8006312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006316:	4770      	bx	lr
 8006318:	e000ed00 	.word	0xe000ed00

0800631c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800631c:	b480      	push	{r7}
 800631e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006320:	4b04      	ldr	r3, [pc, #16]	@ (8006334 <__NVIC_GetPriorityGrouping+0x18>)
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	0a1b      	lsrs	r3, r3, #8
 8006326:	f003 0307 	and.w	r3, r3, #7
}
 800632a:	4618      	mov	r0, r3
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr
 8006334:	e000ed00 	.word	0xe000ed00

08006338 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	4603      	mov	r3, r0
 8006340:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006346:	2b00      	cmp	r3, #0
 8006348:	db0b      	blt.n	8006362 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800634a:	79fb      	ldrb	r3, [r7, #7]
 800634c:	f003 021f 	and.w	r2, r3, #31
 8006350:	4907      	ldr	r1, [pc, #28]	@ (8006370 <__NVIC_EnableIRQ+0x38>)
 8006352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006356:	095b      	lsrs	r3, r3, #5
 8006358:	2001      	movs	r0, #1
 800635a:	fa00 f202 	lsl.w	r2, r0, r2
 800635e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006362:	bf00      	nop
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr
 800636e:	bf00      	nop
 8006370:	e000e100 	.word	0xe000e100

08006374 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006374:	b480      	push	{r7}
 8006376:	b083      	sub	sp, #12
 8006378:	af00      	add	r7, sp, #0
 800637a:	4603      	mov	r3, r0
 800637c:	6039      	str	r1, [r7, #0]
 800637e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006384:	2b00      	cmp	r3, #0
 8006386:	db0a      	blt.n	800639e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	b2da      	uxtb	r2, r3
 800638c:	490c      	ldr	r1, [pc, #48]	@ (80063c0 <__NVIC_SetPriority+0x4c>)
 800638e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006392:	0112      	lsls	r2, r2, #4
 8006394:	b2d2      	uxtb	r2, r2
 8006396:	440b      	add	r3, r1
 8006398:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800639c:	e00a      	b.n	80063b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	b2da      	uxtb	r2, r3
 80063a2:	4908      	ldr	r1, [pc, #32]	@ (80063c4 <__NVIC_SetPriority+0x50>)
 80063a4:	79fb      	ldrb	r3, [r7, #7]
 80063a6:	f003 030f 	and.w	r3, r3, #15
 80063aa:	3b04      	subs	r3, #4
 80063ac:	0112      	lsls	r2, r2, #4
 80063ae:	b2d2      	uxtb	r2, r2
 80063b0:	440b      	add	r3, r1
 80063b2:	761a      	strb	r2, [r3, #24]
}
 80063b4:	bf00      	nop
 80063b6:	370c      	adds	r7, #12
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr
 80063c0:	e000e100 	.word	0xe000e100
 80063c4:	e000ed00 	.word	0xe000ed00

080063c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b089      	sub	sp, #36	@ 0x24
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	60f8      	str	r0, [r7, #12]
 80063d0:	60b9      	str	r1, [r7, #8]
 80063d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f003 0307 	and.w	r3, r3, #7
 80063da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	f1c3 0307 	rsb	r3, r3, #7
 80063e2:	2b04      	cmp	r3, #4
 80063e4:	bf28      	it	cs
 80063e6:	2304      	movcs	r3, #4
 80063e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	3304      	adds	r3, #4
 80063ee:	2b06      	cmp	r3, #6
 80063f0:	d902      	bls.n	80063f8 <NVIC_EncodePriority+0x30>
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	3b03      	subs	r3, #3
 80063f6:	e000      	b.n	80063fa <NVIC_EncodePriority+0x32>
 80063f8:	2300      	movs	r3, #0
 80063fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006400:	69bb      	ldr	r3, [r7, #24]
 8006402:	fa02 f303 	lsl.w	r3, r2, r3
 8006406:	43da      	mvns	r2, r3
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	401a      	ands	r2, r3
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006410:	f04f 31ff 	mov.w	r1, #4294967295
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	fa01 f303 	lsl.w	r3, r1, r3
 800641a:	43d9      	mvns	r1, r3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006420:	4313      	orrs	r3, r2
         );
}
 8006422:	4618      	mov	r0, r3
 8006424:	3724      	adds	r7, #36	@ 0x24
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr
	...

08006430 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b082      	sub	sp, #8
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	3b01      	subs	r3, #1
 800643c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006440:	d301      	bcc.n	8006446 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006442:	2301      	movs	r3, #1
 8006444:	e00f      	b.n	8006466 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006446:	4a0a      	ldr	r2, [pc, #40]	@ (8006470 <SysTick_Config+0x40>)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	3b01      	subs	r3, #1
 800644c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800644e:	210f      	movs	r1, #15
 8006450:	f04f 30ff 	mov.w	r0, #4294967295
 8006454:	f7ff ff8e 	bl	8006374 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006458:	4b05      	ldr	r3, [pc, #20]	@ (8006470 <SysTick_Config+0x40>)
 800645a:	2200      	movs	r2, #0
 800645c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800645e:	4b04      	ldr	r3, [pc, #16]	@ (8006470 <SysTick_Config+0x40>)
 8006460:	2207      	movs	r2, #7
 8006462:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006464:	2300      	movs	r3, #0
}
 8006466:	4618      	mov	r0, r3
 8006468:	3708      	adds	r7, #8
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
 800646e:	bf00      	nop
 8006470:	e000e010 	.word	0xe000e010

08006474 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b082      	sub	sp, #8
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f7ff ff29 	bl	80062d4 <__NVIC_SetPriorityGrouping>
}
 8006482:	bf00      	nop
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}

0800648a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800648a:	b580      	push	{r7, lr}
 800648c:	b086      	sub	sp, #24
 800648e:	af00      	add	r7, sp, #0
 8006490:	4603      	mov	r3, r0
 8006492:	60b9      	str	r1, [r7, #8]
 8006494:	607a      	str	r2, [r7, #4]
 8006496:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006498:	f7ff ff40 	bl	800631c <__NVIC_GetPriorityGrouping>
 800649c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800649e:	687a      	ldr	r2, [r7, #4]
 80064a0:	68b9      	ldr	r1, [r7, #8]
 80064a2:	6978      	ldr	r0, [r7, #20]
 80064a4:	f7ff ff90 	bl	80063c8 <NVIC_EncodePriority>
 80064a8:	4602      	mov	r2, r0
 80064aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80064ae:	4611      	mov	r1, r2
 80064b0:	4618      	mov	r0, r3
 80064b2:	f7ff ff5f 	bl	8006374 <__NVIC_SetPriority>
}
 80064b6:	bf00      	nop
 80064b8:	3718      	adds	r7, #24
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}

080064be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80064be:	b580      	push	{r7, lr}
 80064c0:	b082      	sub	sp, #8
 80064c2:	af00      	add	r7, sp, #0
 80064c4:	4603      	mov	r3, r0
 80064c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80064c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7ff ff33 	bl	8006338 <__NVIC_EnableIRQ>
}
 80064d2:	bf00      	nop
 80064d4:	3708      	adds	r7, #8
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}

080064da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80064da:	b580      	push	{r7, lr}
 80064dc:	b082      	sub	sp, #8
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f7ff ffa4 	bl	8006430 <SysTick_Config>
 80064e8:	4603      	mov	r3, r0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3708      	adds	r7, #8
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}

080064f2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80064f2:	b580      	push	{r7, lr}
 80064f4:	b082      	sub	sp, #8
 80064f6:	af00      	add	r7, sp, #0
 80064f8:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d101      	bne.n	8006504 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	e014      	b.n	800652e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	791b      	ldrb	r3, [r3, #4]
 8006508:	b2db      	uxtb	r3, r3
 800650a:	2b00      	cmp	r3, #0
 800650c:	d105      	bne.n	800651a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2200      	movs	r2, #0
 8006512:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f7fc fb3d 	bl	8002b94 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2202      	movs	r2, #2
 800651e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2200      	movs	r2, #0
 8006524:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2201      	movs	r2, #1
 800652a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800652c:	2300      	movs	r3, #0
}
 800652e:	4618      	mov	r0, r3
 8006530:	3708      	adds	r7, #8
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
	...

08006538 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8006538:	b480      	push	{r7}
 800653a:	b085      	sub	sp, #20
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
 8006540:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d101      	bne.n	800654c <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	e056      	b.n	80065fa <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	795b      	ldrb	r3, [r3, #5]
 8006550:	2b01      	cmp	r3, #1
 8006552:	d101      	bne.n	8006558 <HAL_DAC_Start+0x20>
 8006554:	2302      	movs	r3, #2
 8006556:	e050      	b.n	80065fa <HAL_DAC_Start+0xc2>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2201      	movs	r2, #1
 800655c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2202      	movs	r2, #2
 8006562:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	6819      	ldr	r1, [r3, #0]
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	f003 0310 	and.w	r3, r3, #16
 8006570:	2201      	movs	r2, #1
 8006572:	409a      	lsls	r2, r3
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	430a      	orrs	r2, r1
 800657a:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800657c:	4b22      	ldr	r3, [pc, #136]	@ (8006608 <HAL_DAC_Start+0xd0>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	099b      	lsrs	r3, r3, #6
 8006582:	4a22      	ldr	r2, [pc, #136]	@ (800660c <HAL_DAC_Start+0xd4>)
 8006584:	fba2 2303 	umull	r2, r3, r2, r3
 8006588:	099b      	lsrs	r3, r3, #6
 800658a:	3301      	adds	r3, #1
 800658c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800658e:	e002      	b.n	8006596 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	3b01      	subs	r3, #1
 8006594:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d1f9      	bne.n	8006590 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d10f      	bne.n	80065c2 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80065ac:	2b02      	cmp	r3, #2
 80065ae:	d11d      	bne.n	80065ec <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	685a      	ldr	r2, [r3, #4]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f042 0201 	orr.w	r2, r2, #1
 80065be:	605a      	str	r2, [r3, #4]
 80065c0:	e014      	b.n	80065ec <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	f003 0310 	and.w	r3, r3, #16
 80065d2:	2102      	movs	r1, #2
 80065d4:	fa01 f303 	lsl.w	r3, r1, r3
 80065d8:	429a      	cmp	r2, r3
 80065da:	d107      	bne.n	80065ec <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	685a      	ldr	r2, [r3, #4]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f042 0202 	orr.w	r2, r2, #2
 80065ea:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2201      	movs	r2, #1
 80065f0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3714      	adds	r7, #20
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop
 8006608:	20000004 	.word	0x20000004
 800660c:	053e2d63 	.word	0x053e2d63

08006610 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8006610:	b480      	push	{r7}
 8006612:	b087      	sub	sp, #28
 8006614:	af00      	add	r7, sp, #0
 8006616:	60f8      	str	r0, [r7, #12]
 8006618:	60b9      	str	r1, [r7, #8]
 800661a:	607a      	str	r2, [r7, #4]
 800661c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800661e:	2300      	movs	r3, #0
 8006620:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d101      	bne.n	800662c <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8006628:	2301      	movs	r3, #1
 800662a:	e018      	b.n	800665e <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d105      	bne.n	800664a <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800663e:	697a      	ldr	r2, [r7, #20]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4413      	add	r3, r2
 8006644:	3308      	adds	r3, #8
 8006646:	617b      	str	r3, [r7, #20]
 8006648:	e004      	b.n	8006654 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800664a:	697a      	ldr	r2, [r7, #20]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	4413      	add	r3, r2
 8006650:	3314      	adds	r3, #20
 8006652:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	461a      	mov	r2, r3
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800665c:	2300      	movs	r3, #0
}
 800665e:	4618      	mov	r0, r3
 8006660:	371c      	adds	r7, #28
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr
	...

0800666c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b08a      	sub	sp, #40	@ 0x28
 8006670:	af00      	add	r7, sp, #0
 8006672:	60f8      	str	r0, [r7, #12]
 8006674:	60b9      	str	r1, [r7, #8]
 8006676:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006678:	2300      	movs	r3, #0
 800667a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d002      	beq.n	8006688 <HAL_DAC_ConfigChannel+0x1c>
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d101      	bne.n	800668c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8006688:	2301      	movs	r3, #1
 800668a:	e1a1      	b.n	80069d0 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	795b      	ldrb	r3, [r3, #5]
 8006696:	2b01      	cmp	r3, #1
 8006698:	d101      	bne.n	800669e <HAL_DAC_ConfigChannel+0x32>
 800669a:	2302      	movs	r3, #2
 800669c:	e198      	b.n	80069d0 <HAL_DAC_ConfigChannel+0x364>
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2201      	movs	r2, #1
 80066a2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2202      	movs	r2, #2
 80066a8:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	689b      	ldr	r3, [r3, #8]
 80066ae:	2b04      	cmp	r3, #4
 80066b0:	d17a      	bne.n	80067a8 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80066b2:	f7fe f9b1 	bl	8004a18 <HAL_GetTick>
 80066b6:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d13d      	bne.n	800673a <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80066be:	e018      	b.n	80066f2 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80066c0:	f7fe f9aa 	bl	8004a18 <HAL_GetTick>
 80066c4:	4602      	mov	r2, r0
 80066c6:	69bb      	ldr	r3, [r7, #24]
 80066c8:	1ad3      	subs	r3, r2, r3
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d911      	bls.n	80066f2 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d00a      	beq.n	80066f2 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	691b      	ldr	r3, [r3, #16]
 80066e0:	f043 0208 	orr.w	r2, r3, #8
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2203      	movs	r2, #3
 80066ec:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80066ee:	2303      	movs	r3, #3
 80066f0:	e16e      	b.n	80069d0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d1df      	bne.n	80066c0 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	68ba      	ldr	r2, [r7, #8]
 8006706:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006708:	641a      	str	r2, [r3, #64]	@ 0x40
 800670a:	e020      	b.n	800674e <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800670c:	f7fe f984 	bl	8004a18 <HAL_GetTick>
 8006710:	4602      	mov	r2, r0
 8006712:	69bb      	ldr	r3, [r7, #24]
 8006714:	1ad3      	subs	r3, r2, r3
 8006716:	2b01      	cmp	r3, #1
 8006718:	d90f      	bls.n	800673a <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006720:	2b00      	cmp	r3, #0
 8006722:	da0a      	bge.n	800673a <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	691b      	ldr	r3, [r3, #16]
 8006728:	f043 0208 	orr.w	r2, r3, #8
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2203      	movs	r2, #3
 8006734:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8006736:	2303      	movs	r3, #3
 8006738:	e14a      	b.n	80069d0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006740:	2b00      	cmp	r3, #0
 8006742:	dbe3      	blt.n	800670c <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68ba      	ldr	r2, [r7, #8]
 800674a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800674c:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f003 0310 	and.w	r3, r3, #16
 800675a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800675e:	fa01 f303 	lsl.w	r3, r1, r3
 8006762:	43db      	mvns	r3, r3
 8006764:	ea02 0103 	and.w	r1, r2, r3
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f003 0310 	and.w	r3, r3, #16
 8006772:	409a      	lsls	r2, r3
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	430a      	orrs	r2, r1
 800677a:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f003 0310 	and.w	r3, r3, #16
 8006788:	21ff      	movs	r1, #255	@ 0xff
 800678a:	fa01 f303 	lsl.w	r3, r1, r3
 800678e:	43db      	mvns	r3, r3
 8006790:	ea02 0103 	and.w	r1, r2, r3
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f003 0310 	and.w	r3, r3, #16
 800679e:	409a      	lsls	r2, r3
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	430a      	orrs	r2, r1
 80067a6:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	69db      	ldr	r3, [r3, #28]
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d11d      	bne.n	80067ec <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067b6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f003 0310 	and.w	r3, r3, #16
 80067be:	221f      	movs	r2, #31
 80067c0:	fa02 f303 	lsl.w	r3, r2, r3
 80067c4:	43db      	mvns	r3, r3
 80067c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067c8:	4013      	ands	r3, r2
 80067ca:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	6a1b      	ldr	r3, [r3, #32]
 80067d0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	f003 0310 	and.w	r3, r3, #16
 80067d8:	697a      	ldr	r2, [r7, #20]
 80067da:	fa02 f303 	lsl.w	r3, r2, r3
 80067de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067e0:	4313      	orrs	r3, r2
 80067e2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067ea:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067f2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f003 0310 	and.w	r3, r3, #16
 80067fa:	2207      	movs	r2, #7
 80067fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006800:	43db      	mvns	r3, r3
 8006802:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006804:	4013      	ands	r3, r2
 8006806:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	699b      	ldr	r3, [r3, #24]
 800680c:	2b01      	cmp	r3, #1
 800680e:	d102      	bne.n	8006816 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8006810:	2300      	movs	r3, #0
 8006812:	623b      	str	r3, [r7, #32]
 8006814:	e00f      	b.n	8006836 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	699b      	ldr	r3, [r3, #24]
 800681a:	2b02      	cmp	r3, #2
 800681c:	d102      	bne.n	8006824 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800681e:	2301      	movs	r3, #1
 8006820:	623b      	str	r3, [r7, #32]
 8006822:	e008      	b.n	8006836 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	695b      	ldr	r3, [r3, #20]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d102      	bne.n	8006832 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800682c:	2301      	movs	r3, #1
 800682e:	623b      	str	r3, [r7, #32]
 8006830:	e001      	b.n	8006836 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8006832:	2300      	movs	r3, #0
 8006834:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	689a      	ldr	r2, [r3, #8]
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	695b      	ldr	r3, [r3, #20]
 800683e:	4313      	orrs	r3, r2
 8006840:	6a3a      	ldr	r2, [r7, #32]
 8006842:	4313      	orrs	r3, r2
 8006844:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f003 0310 	and.w	r3, r3, #16
 800684c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006850:	fa02 f303 	lsl.w	r3, r2, r3
 8006854:	43db      	mvns	r3, r3
 8006856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006858:	4013      	ands	r3, r2
 800685a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	791b      	ldrb	r3, [r3, #4]
 8006860:	2b01      	cmp	r3, #1
 8006862:	d102      	bne.n	800686a <HAL_DAC_ConfigChannel+0x1fe>
 8006864:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006868:	e000      	b.n	800686c <HAL_DAC_ConfigChannel+0x200>
 800686a:	2300      	movs	r3, #0
 800686c:	697a      	ldr	r2, [r7, #20]
 800686e:	4313      	orrs	r3, r2
 8006870:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f003 0310 	and.w	r3, r3, #16
 8006878:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800687c:	fa02 f303 	lsl.w	r3, r2, r3
 8006880:	43db      	mvns	r3, r3
 8006882:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006884:	4013      	ands	r3, r2
 8006886:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	795b      	ldrb	r3, [r3, #5]
 800688c:	2b01      	cmp	r3, #1
 800688e:	d102      	bne.n	8006896 <HAL_DAC_ConfigChannel+0x22a>
 8006890:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006894:	e000      	b.n	8006898 <HAL_DAC_ConfigChannel+0x22c>
 8006896:	2300      	movs	r3, #0
 8006898:	697a      	ldr	r2, [r7, #20]
 800689a:	4313      	orrs	r3, r2
 800689c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800689e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80068a4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2b02      	cmp	r3, #2
 80068ac:	d114      	bne.n	80068d8 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80068ae:	f003 ff2f 	bl	800a710 <HAL_RCC_GetHCLKFreq>
 80068b2:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	4a48      	ldr	r2, [pc, #288]	@ (80069d8 <HAL_DAC_ConfigChannel+0x36c>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d904      	bls.n	80068c6 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80068bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80068c4:	e00f      	b.n	80068e6 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	4a44      	ldr	r2, [pc, #272]	@ (80069dc <HAL_DAC_ConfigChannel+0x370>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d90a      	bls.n	80068e4 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80068ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80068d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80068d6:	e006      	b.n	80068e6 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068de:	4313      	orrs	r3, r2
 80068e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80068e2:	e000      	b.n	80068e6 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80068e4:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f003 0310 	and.w	r3, r3, #16
 80068ec:	697a      	ldr	r2, [r7, #20]
 80068ee:	fa02 f303 	lsl.w	r3, r2, r3
 80068f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068f4:	4313      	orrs	r3, r2
 80068f6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068fe:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	6819      	ldr	r1, [r3, #0]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f003 0310 	and.w	r3, r3, #16
 800690c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006910:	fa02 f303 	lsl.w	r3, r2, r3
 8006914:	43da      	mvns	r2, r3
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	400a      	ands	r2, r1
 800691c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f003 0310 	and.w	r3, r3, #16
 800692c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8006930:	fa02 f303 	lsl.w	r3, r2, r3
 8006934:	43db      	mvns	r3, r3
 8006936:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006938:	4013      	ands	r3, r2
 800693a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f003 0310 	and.w	r3, r3, #16
 8006948:	697a      	ldr	r2, [r7, #20]
 800694a:	fa02 f303 	lsl.w	r3, r2, r3
 800694e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006950:	4313      	orrs	r3, r2
 8006952:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800695a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	6819      	ldr	r1, [r3, #0]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f003 0310 	and.w	r3, r3, #16
 8006968:	22c0      	movs	r2, #192	@ 0xc0
 800696a:	fa02 f303 	lsl.w	r3, r2, r3
 800696e:	43da      	mvns	r2, r3
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	400a      	ands	r2, r1
 8006976:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	089b      	lsrs	r3, r3, #2
 800697e:	f003 030f 	and.w	r3, r3, #15
 8006982:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	691b      	ldr	r3, [r3, #16]
 8006988:	089b      	lsrs	r3, r3, #2
 800698a:	021b      	lsls	r3, r3, #8
 800698c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006990:	697a      	ldr	r2, [r7, #20]
 8006992:	4313      	orrs	r3, r2
 8006994:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	f003 0310 	and.w	r3, r3, #16
 80069a2:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80069a6:	fa01 f303 	lsl.w	r3, r1, r3
 80069aa:	43db      	mvns	r3, r3
 80069ac:	ea02 0103 	and.w	r1, r2, r3
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f003 0310 	and.w	r3, r3, #16
 80069b6:	697a      	ldr	r2, [r7, #20]
 80069b8:	409a      	lsls	r2, r3
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	430a      	orrs	r2, r1
 80069c0:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	2201      	movs	r2, #1
 80069c6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2200      	movs	r2, #0
 80069cc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80069ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3728      	adds	r7, #40	@ 0x28
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	09896800 	.word	0x09896800
 80069dc:	04c4b400 	.word	0x04c4b400

080069e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d101      	bne.n	80069f2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80069ee:	2301      	movs	r3, #1
 80069f0:	e08d      	b.n	8006b0e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	461a      	mov	r2, r3
 80069f8:	4b47      	ldr	r3, [pc, #284]	@ (8006b18 <HAL_DMA_Init+0x138>)
 80069fa:	429a      	cmp	r2, r3
 80069fc:	d80f      	bhi.n	8006a1e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	461a      	mov	r2, r3
 8006a04:	4b45      	ldr	r3, [pc, #276]	@ (8006b1c <HAL_DMA_Init+0x13c>)
 8006a06:	4413      	add	r3, r2
 8006a08:	4a45      	ldr	r2, [pc, #276]	@ (8006b20 <HAL_DMA_Init+0x140>)
 8006a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a0e:	091b      	lsrs	r3, r3, #4
 8006a10:	009a      	lsls	r2, r3, #2
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a42      	ldr	r2, [pc, #264]	@ (8006b24 <HAL_DMA_Init+0x144>)
 8006a1a:	641a      	str	r2, [r3, #64]	@ 0x40
 8006a1c:	e00e      	b.n	8006a3c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	461a      	mov	r2, r3
 8006a24:	4b40      	ldr	r3, [pc, #256]	@ (8006b28 <HAL_DMA_Init+0x148>)
 8006a26:	4413      	add	r3, r2
 8006a28:	4a3d      	ldr	r2, [pc, #244]	@ (8006b20 <HAL_DMA_Init+0x140>)
 8006a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a2e:	091b      	lsrs	r3, r3, #4
 8006a30:	009a      	lsls	r2, r3, #2
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a3c      	ldr	r2, [pc, #240]	@ (8006b2c <HAL_DMA_Init+0x14c>)
 8006a3a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2202      	movs	r2, #2
 8006a40:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006a52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a56:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006a60:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	691b      	ldr	r3, [r3, #16]
 8006a66:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	699b      	ldr	r3, [r3, #24]
 8006a72:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a78:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6a1b      	ldr	r3, [r3, #32]
 8006a7e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	68fa      	ldr	r2, [r7, #12]
 8006a8c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 fa76 	bl	8006f80 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a9c:	d102      	bne.n	8006aa4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	685a      	ldr	r2, [r3, #4]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006aac:	b2d2      	uxtb	r2, r2
 8006aae:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006ab8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d010      	beq.n	8006ae4 <HAL_DMA_Init+0x104>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	2b04      	cmp	r3, #4
 8006ac8:	d80c      	bhi.n	8006ae4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f000 fa96 	bl	8006ffc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006adc:	687a      	ldr	r2, [r7, #4]
 8006ade:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006ae0:	605a      	str	r2, [r3, #4]
 8006ae2:	e008      	b.n	8006af6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2200      	movs	r2, #0
 8006aee:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2201      	movs	r2, #1
 8006b00:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2200      	movs	r2, #0
 8006b08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006b0c:	2300      	movs	r3, #0
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3710      	adds	r7, #16
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
 8006b16:	bf00      	nop
 8006b18:	40020407 	.word	0x40020407
 8006b1c:	bffdfff8 	.word	0xbffdfff8
 8006b20:	cccccccd 	.word	0xcccccccd
 8006b24:	40020000 	.word	0x40020000
 8006b28:	bffdfbf8 	.word	0xbffdfbf8
 8006b2c:	40020400 	.word	0x40020400

08006b30 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b086      	sub	sp, #24
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	60f8      	str	r0, [r7, #12]
 8006b38:	60b9      	str	r1, [r7, #8]
 8006b3a:	607a      	str	r2, [r7, #4]
 8006b3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d101      	bne.n	8006b50 <HAL_DMA_Start_IT+0x20>
 8006b4c:	2302      	movs	r3, #2
 8006b4e:	e066      	b.n	8006c1e <HAL_DMA_Start_IT+0xee>
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2201      	movs	r2, #1
 8006b54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d155      	bne.n	8006c10 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2202      	movs	r2, #2
 8006b68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f022 0201 	bic.w	r2, r2, #1
 8006b80:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	68b9      	ldr	r1, [r7, #8]
 8006b88:	68f8      	ldr	r0, [r7, #12]
 8006b8a:	f000 f9bb 	bl	8006f04 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d008      	beq.n	8006ba8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f042 020e 	orr.w	r2, r2, #14
 8006ba4:	601a      	str	r2, [r3, #0]
 8006ba6:	e00f      	b.n	8006bc8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f022 0204 	bic.w	r2, r2, #4
 8006bb6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f042 020a 	orr.w	r2, r2, #10
 8006bc6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d007      	beq.n	8006be6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006be0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006be4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d007      	beq.n	8006bfe <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bf8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006bfc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f042 0201 	orr.w	r2, r2, #1
 8006c0c:	601a      	str	r2, [r3, #0]
 8006c0e:	e005      	b.n	8006c1c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2200      	movs	r2, #0
 8006c14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006c18:	2302      	movs	r3, #2
 8006c1a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006c1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3718      	adds	r7, #24
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}

08006c26 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006c26:	b480      	push	{r7}
 8006c28:	b085      	sub	sp, #20
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006c38:	b2db      	uxtb	r3, r3
 8006c3a:	2b02      	cmp	r3, #2
 8006c3c:	d005      	beq.n	8006c4a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2204      	movs	r2, #4
 8006c42:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	73fb      	strb	r3, [r7, #15]
 8006c48:	e037      	b.n	8006cba <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	681a      	ldr	r2, [r3, #0]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f022 020e 	bic.w	r2, r2, #14
 8006c58:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006c68:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f022 0201 	bic.w	r2, r2, #1
 8006c78:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c7e:	f003 021f 	and.w	r2, r3, #31
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c86:	2101      	movs	r1, #1
 8006c88:	fa01 f202 	lsl.w	r2, r1, r2
 8006c8c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006c96:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d00c      	beq.n	8006cba <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ca4:	681a      	ldr	r2, [r3, #0]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006caa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006cae:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cb4:	687a      	ldr	r2, [r7, #4]
 8006cb6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006cb8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8006cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3714      	adds	r7, #20
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd6:	4770      	bx	lr

08006cd8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b084      	sub	sp, #16
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006cea:	b2db      	uxtb	r3, r3
 8006cec:	2b02      	cmp	r3, #2
 8006cee:	d00d      	beq.n	8006d0c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2204      	movs	r2, #4
 8006cf4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2200      	movs	r2, #0
 8006d02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	73fb      	strb	r3, [r7, #15]
 8006d0a:	e047      	b.n	8006d9c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	681a      	ldr	r2, [r3, #0]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f022 020e 	bic.w	r2, r2, #14
 8006d1a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f022 0201 	bic.w	r2, r2, #1
 8006d2a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d36:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d3a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d40:	f003 021f 	and.w	r2, r3, #31
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d48:	2101      	movs	r1, #1
 8006d4a:	fa01 f202 	lsl.w	r2, r1, r2
 8006d4e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d54:	687a      	ldr	r2, [r7, #4]
 8006d56:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006d58:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00c      	beq.n	8006d7c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d70:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d76:	687a      	ldr	r2, [r7, #4]
 8006d78:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006d7a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2200      	movs	r2, #0
 8006d88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d003      	beq.n	8006d9c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d98:	6878      	ldr	r0, [r7, #4]
 8006d9a:	4798      	blx	r3
    }
  }
  return status;
 8006d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3710      	adds	r7, #16
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}

08006da6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006da6:	b580      	push	{r7, lr}
 8006da8:	b084      	sub	sp, #16
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dc2:	f003 031f 	and.w	r3, r3, #31
 8006dc6:	2204      	movs	r2, #4
 8006dc8:	409a      	lsls	r2, r3
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	4013      	ands	r3, r2
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d026      	beq.n	8006e20 <HAL_DMA_IRQHandler+0x7a>
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	f003 0304 	and.w	r3, r3, #4
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d021      	beq.n	8006e20 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f003 0320 	and.w	r3, r3, #32
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d107      	bne.n	8006dfa <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f022 0204 	bic.w	r2, r2, #4
 8006df8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dfe:	f003 021f 	and.w	r2, r3, #31
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e06:	2104      	movs	r1, #4
 8006e08:	fa01 f202 	lsl.w	r2, r1, r2
 8006e0c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d071      	beq.n	8006efa <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006e1e:	e06c      	b.n	8006efa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e24:	f003 031f 	and.w	r3, r3, #31
 8006e28:	2202      	movs	r2, #2
 8006e2a:	409a      	lsls	r2, r3
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	4013      	ands	r3, r2
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d02e      	beq.n	8006e92 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	f003 0302 	and.w	r3, r3, #2
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d029      	beq.n	8006e92 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f003 0320 	and.w	r3, r3, #32
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d10b      	bne.n	8006e64 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f022 020a 	bic.w	r2, r2, #10
 8006e5a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2201      	movs	r2, #1
 8006e60:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e68:	f003 021f 	and.w	r2, r3, #31
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e70:	2102      	movs	r1, #2
 8006e72:	fa01 f202 	lsl.w	r2, r1, r2
 8006e76:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d038      	beq.n	8006efa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006e90:	e033      	b.n	8006efa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e96:	f003 031f 	and.w	r3, r3, #31
 8006e9a:	2208      	movs	r2, #8
 8006e9c:	409a      	lsls	r2, r3
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	4013      	ands	r3, r2
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d02a      	beq.n	8006efc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	f003 0308 	and.w	r3, r3, #8
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d025      	beq.n	8006efc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f022 020e 	bic.w	r2, r2, #14
 8006ebe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ec4:	f003 021f 	and.w	r2, r3, #31
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ecc:	2101      	movs	r1, #1
 8006ece:	fa01 f202 	lsl.w	r2, r1, r2
 8006ed2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2201      	movs	r2, #1
 8006ede:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d004      	beq.n	8006efc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006efa:	bf00      	nop
 8006efc:	bf00      	nop
}
 8006efe:	3710      	adds	r7, #16
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bd80      	pop	{r7, pc}

08006f04 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b085      	sub	sp, #20
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	60f8      	str	r0, [r7, #12]
 8006f0c:	60b9      	str	r1, [r7, #8]
 8006f0e:	607a      	str	r2, [r7, #4]
 8006f10:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f16:	68fa      	ldr	r2, [r7, #12]
 8006f18:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006f1a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d004      	beq.n	8006f2e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f28:	68fa      	ldr	r2, [r7, #12]
 8006f2a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006f2c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f32:	f003 021f 	and.w	r2, r3, #31
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f3a:	2101      	movs	r1, #1
 8006f3c:	fa01 f202 	lsl.w	r2, r1, r2
 8006f40:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	683a      	ldr	r2, [r7, #0]
 8006f48:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	2b10      	cmp	r3, #16
 8006f50:	d108      	bne.n	8006f64 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	68ba      	ldr	r2, [r7, #8]
 8006f60:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006f62:	e007      	b.n	8006f74 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68ba      	ldr	r2, [r7, #8]
 8006f6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	687a      	ldr	r2, [r7, #4]
 8006f72:	60da      	str	r2, [r3, #12]
}
 8006f74:	bf00      	nop
 8006f76:	3714      	adds	r7, #20
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr

08006f80 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b087      	sub	sp, #28
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	4b16      	ldr	r3, [pc, #88]	@ (8006fe8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006f90:	429a      	cmp	r2, r3
 8006f92:	d802      	bhi.n	8006f9a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006f94:	4b15      	ldr	r3, [pc, #84]	@ (8006fec <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006f96:	617b      	str	r3, [r7, #20]
 8006f98:	e001      	b.n	8006f9e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8006f9a:	4b15      	ldr	r3, [pc, #84]	@ (8006ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006f9c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	3b08      	subs	r3, #8
 8006faa:	4a12      	ldr	r2, [pc, #72]	@ (8006ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006fac:	fba2 2303 	umull	r2, r3, r2, r3
 8006fb0:	091b      	lsrs	r3, r3, #4
 8006fb2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fb8:	089b      	lsrs	r3, r3, #2
 8006fba:	009a      	lsls	r2, r3, #2
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	4a0b      	ldr	r2, [pc, #44]	@ (8006ff8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8006fca:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f003 031f 	and.w	r3, r3, #31
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	409a      	lsls	r2, r3
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006fda:	bf00      	nop
 8006fdc:	371c      	adds	r7, #28
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe4:	4770      	bx	lr
 8006fe6:	bf00      	nop
 8006fe8:	40020407 	.word	0x40020407
 8006fec:	40020800 	.word	0x40020800
 8006ff0:	40020820 	.word	0x40020820
 8006ff4:	cccccccd 	.word	0xcccccccd
 8006ff8:	40020880 	.word	0x40020880

08006ffc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	b085      	sub	sp, #20
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	b2db      	uxtb	r3, r3
 800700a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800700c:	68fa      	ldr	r2, [r7, #12]
 800700e:	4b0b      	ldr	r3, [pc, #44]	@ (800703c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007010:	4413      	add	r3, r2
 8007012:	009b      	lsls	r3, r3, #2
 8007014:	461a      	mov	r2, r3
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a08      	ldr	r2, [pc, #32]	@ (8007040 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800701e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	3b01      	subs	r3, #1
 8007024:	f003 031f 	and.w	r3, r3, #31
 8007028:	2201      	movs	r2, #1
 800702a:	409a      	lsls	r2, r3
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007030:	bf00      	nop
 8007032:	3714      	adds	r7, #20
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr
 800703c:	1000823f 	.word	0x1000823f
 8007040:	40020940 	.word	0x40020940

08007044 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007044:	b480      	push	{r7}
 8007046:	b087      	sub	sp, #28
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800704e:	2300      	movs	r3, #0
 8007050:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007052:	e15a      	b.n	800730a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	2101      	movs	r1, #1
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	fa01 f303 	lsl.w	r3, r1, r3
 8007060:	4013      	ands	r3, r2
 8007062:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2b00      	cmp	r3, #0
 8007068:	f000 814c 	beq.w	8007304 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	f003 0303 	and.w	r3, r3, #3
 8007074:	2b01      	cmp	r3, #1
 8007076:	d005      	beq.n	8007084 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007080:	2b02      	cmp	r3, #2
 8007082:	d130      	bne.n	80070e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	005b      	lsls	r3, r3, #1
 800708e:	2203      	movs	r2, #3
 8007090:	fa02 f303 	lsl.w	r3, r2, r3
 8007094:	43db      	mvns	r3, r3
 8007096:	693a      	ldr	r2, [r7, #16]
 8007098:	4013      	ands	r3, r2
 800709a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	68da      	ldr	r2, [r3, #12]
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	005b      	lsls	r3, r3, #1
 80070a4:	fa02 f303 	lsl.w	r3, r2, r3
 80070a8:	693a      	ldr	r2, [r7, #16]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	693a      	ldr	r2, [r7, #16]
 80070b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80070ba:	2201      	movs	r2, #1
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	fa02 f303 	lsl.w	r3, r2, r3
 80070c2:	43db      	mvns	r3, r3
 80070c4:	693a      	ldr	r2, [r7, #16]
 80070c6:	4013      	ands	r3, r2
 80070c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	091b      	lsrs	r3, r3, #4
 80070d0:	f003 0201 	and.w	r2, r3, #1
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	fa02 f303 	lsl.w	r3, r2, r3
 80070da:	693a      	ldr	r2, [r7, #16]
 80070dc:	4313      	orrs	r3, r2
 80070de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	693a      	ldr	r2, [r7, #16]
 80070e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	f003 0303 	and.w	r3, r3, #3
 80070ee:	2b03      	cmp	r3, #3
 80070f0:	d017      	beq.n	8007122 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	005b      	lsls	r3, r3, #1
 80070fc:	2203      	movs	r2, #3
 80070fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007102:	43db      	mvns	r3, r3
 8007104:	693a      	ldr	r2, [r7, #16]
 8007106:	4013      	ands	r3, r2
 8007108:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	689a      	ldr	r2, [r3, #8]
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	005b      	lsls	r3, r3, #1
 8007112:	fa02 f303 	lsl.w	r3, r2, r3
 8007116:	693a      	ldr	r2, [r7, #16]
 8007118:	4313      	orrs	r3, r2
 800711a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	693a      	ldr	r2, [r7, #16]
 8007120:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	f003 0303 	and.w	r3, r3, #3
 800712a:	2b02      	cmp	r3, #2
 800712c:	d123      	bne.n	8007176 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	08da      	lsrs	r2, r3, #3
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	3208      	adds	r2, #8
 8007136:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800713a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	f003 0307 	and.w	r3, r3, #7
 8007142:	009b      	lsls	r3, r3, #2
 8007144:	220f      	movs	r2, #15
 8007146:	fa02 f303 	lsl.w	r3, r2, r3
 800714a:	43db      	mvns	r3, r3
 800714c:	693a      	ldr	r2, [r7, #16]
 800714e:	4013      	ands	r3, r2
 8007150:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	691a      	ldr	r2, [r3, #16]
 8007156:	697b      	ldr	r3, [r7, #20]
 8007158:	f003 0307 	and.w	r3, r3, #7
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	fa02 f303 	lsl.w	r3, r2, r3
 8007162:	693a      	ldr	r2, [r7, #16]
 8007164:	4313      	orrs	r3, r2
 8007166:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	08da      	lsrs	r2, r3, #3
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	3208      	adds	r2, #8
 8007170:	6939      	ldr	r1, [r7, #16]
 8007172:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	005b      	lsls	r3, r3, #1
 8007180:	2203      	movs	r2, #3
 8007182:	fa02 f303 	lsl.w	r3, r2, r3
 8007186:	43db      	mvns	r3, r3
 8007188:	693a      	ldr	r2, [r7, #16]
 800718a:	4013      	ands	r3, r2
 800718c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	f003 0203 	and.w	r2, r3, #3
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	005b      	lsls	r3, r3, #1
 800719a:	fa02 f303 	lsl.w	r3, r2, r3
 800719e:	693a      	ldr	r2, [r7, #16]
 80071a0:	4313      	orrs	r3, r2
 80071a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	693a      	ldr	r2, [r7, #16]
 80071a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	f000 80a6 	beq.w	8007304 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071b8:	4b5b      	ldr	r3, [pc, #364]	@ (8007328 <HAL_GPIO_Init+0x2e4>)
 80071ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071bc:	4a5a      	ldr	r2, [pc, #360]	@ (8007328 <HAL_GPIO_Init+0x2e4>)
 80071be:	f043 0301 	orr.w	r3, r3, #1
 80071c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80071c4:	4b58      	ldr	r3, [pc, #352]	@ (8007328 <HAL_GPIO_Init+0x2e4>)
 80071c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071c8:	f003 0301 	and.w	r3, r3, #1
 80071cc:	60bb      	str	r3, [r7, #8]
 80071ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80071d0:	4a56      	ldr	r2, [pc, #344]	@ (800732c <HAL_GPIO_Init+0x2e8>)
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	089b      	lsrs	r3, r3, #2
 80071d6:	3302      	adds	r3, #2
 80071d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	f003 0303 	and.w	r3, r3, #3
 80071e4:	009b      	lsls	r3, r3, #2
 80071e6:	220f      	movs	r2, #15
 80071e8:	fa02 f303 	lsl.w	r3, r2, r3
 80071ec:	43db      	mvns	r3, r3
 80071ee:	693a      	ldr	r2, [r7, #16]
 80071f0:	4013      	ands	r3, r2
 80071f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80071fa:	d01f      	beq.n	800723c <HAL_GPIO_Init+0x1f8>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4a4c      	ldr	r2, [pc, #304]	@ (8007330 <HAL_GPIO_Init+0x2ec>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d019      	beq.n	8007238 <HAL_GPIO_Init+0x1f4>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	4a4b      	ldr	r2, [pc, #300]	@ (8007334 <HAL_GPIO_Init+0x2f0>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d013      	beq.n	8007234 <HAL_GPIO_Init+0x1f0>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	4a4a      	ldr	r2, [pc, #296]	@ (8007338 <HAL_GPIO_Init+0x2f4>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d00d      	beq.n	8007230 <HAL_GPIO_Init+0x1ec>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	4a49      	ldr	r2, [pc, #292]	@ (800733c <HAL_GPIO_Init+0x2f8>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d007      	beq.n	800722c <HAL_GPIO_Init+0x1e8>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	4a48      	ldr	r2, [pc, #288]	@ (8007340 <HAL_GPIO_Init+0x2fc>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d101      	bne.n	8007228 <HAL_GPIO_Init+0x1e4>
 8007224:	2305      	movs	r3, #5
 8007226:	e00a      	b.n	800723e <HAL_GPIO_Init+0x1fa>
 8007228:	2306      	movs	r3, #6
 800722a:	e008      	b.n	800723e <HAL_GPIO_Init+0x1fa>
 800722c:	2304      	movs	r3, #4
 800722e:	e006      	b.n	800723e <HAL_GPIO_Init+0x1fa>
 8007230:	2303      	movs	r3, #3
 8007232:	e004      	b.n	800723e <HAL_GPIO_Init+0x1fa>
 8007234:	2302      	movs	r3, #2
 8007236:	e002      	b.n	800723e <HAL_GPIO_Init+0x1fa>
 8007238:	2301      	movs	r3, #1
 800723a:	e000      	b.n	800723e <HAL_GPIO_Init+0x1fa>
 800723c:	2300      	movs	r3, #0
 800723e:	697a      	ldr	r2, [r7, #20]
 8007240:	f002 0203 	and.w	r2, r2, #3
 8007244:	0092      	lsls	r2, r2, #2
 8007246:	4093      	lsls	r3, r2
 8007248:	693a      	ldr	r2, [r7, #16]
 800724a:	4313      	orrs	r3, r2
 800724c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800724e:	4937      	ldr	r1, [pc, #220]	@ (800732c <HAL_GPIO_Init+0x2e8>)
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	089b      	lsrs	r3, r3, #2
 8007254:	3302      	adds	r3, #2
 8007256:	693a      	ldr	r2, [r7, #16]
 8007258:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800725c:	4b39      	ldr	r3, [pc, #228]	@ (8007344 <HAL_GPIO_Init+0x300>)
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	43db      	mvns	r3, r3
 8007266:	693a      	ldr	r2, [r7, #16]
 8007268:	4013      	ands	r3, r2
 800726a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007274:	2b00      	cmp	r3, #0
 8007276:	d003      	beq.n	8007280 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007278:	693a      	ldr	r2, [r7, #16]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	4313      	orrs	r3, r2
 800727e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007280:	4a30      	ldr	r2, [pc, #192]	@ (8007344 <HAL_GPIO_Init+0x300>)
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007286:	4b2f      	ldr	r3, [pc, #188]	@ (8007344 <HAL_GPIO_Init+0x300>)
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	43db      	mvns	r3, r3
 8007290:	693a      	ldr	r2, [r7, #16]
 8007292:	4013      	ands	r3, r2
 8007294:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d003      	beq.n	80072aa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80072a2:	693a      	ldr	r2, [r7, #16]
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	4313      	orrs	r3, r2
 80072a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80072aa:	4a26      	ldr	r2, [pc, #152]	@ (8007344 <HAL_GPIO_Init+0x300>)
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80072b0:	4b24      	ldr	r3, [pc, #144]	@ (8007344 <HAL_GPIO_Init+0x300>)
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	43db      	mvns	r3, r3
 80072ba:	693a      	ldr	r2, [r7, #16]
 80072bc:	4013      	ands	r3, r2
 80072be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d003      	beq.n	80072d4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80072cc:	693a      	ldr	r2, [r7, #16]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	4313      	orrs	r3, r2
 80072d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80072d4:	4a1b      	ldr	r2, [pc, #108]	@ (8007344 <HAL_GPIO_Init+0x300>)
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80072da:	4b1a      	ldr	r3, [pc, #104]	@ (8007344 <HAL_GPIO_Init+0x300>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	43db      	mvns	r3, r3
 80072e4:	693a      	ldr	r2, [r7, #16]
 80072e6:	4013      	ands	r3, r2
 80072e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d003      	beq.n	80072fe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80072f6:	693a      	ldr	r2, [r7, #16]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	4313      	orrs	r3, r2
 80072fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80072fe:	4a11      	ldr	r2, [pc, #68]	@ (8007344 <HAL_GPIO_Init+0x300>)
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	3301      	adds	r3, #1
 8007308:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	681a      	ldr	r2, [r3, #0]
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	fa22 f303 	lsr.w	r3, r2, r3
 8007314:	2b00      	cmp	r3, #0
 8007316:	f47f ae9d 	bne.w	8007054 <HAL_GPIO_Init+0x10>
  }
}
 800731a:	bf00      	nop
 800731c:	bf00      	nop
 800731e:	371c      	adds	r7, #28
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr
 8007328:	40021000 	.word	0x40021000
 800732c:	40010000 	.word	0x40010000
 8007330:	48000400 	.word	0x48000400
 8007334:	48000800 	.word	0x48000800
 8007338:	48000c00 	.word	0x48000c00
 800733c:	48001000 	.word	0x48001000
 8007340:	48001400 	.word	0x48001400
 8007344:	40010400 	.word	0x40010400

08007348 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007348:	b480      	push	{r7}
 800734a:	b085      	sub	sp, #20
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	460b      	mov	r3, r1
 8007352:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	691a      	ldr	r2, [r3, #16]
 8007358:	887b      	ldrh	r3, [r7, #2]
 800735a:	4013      	ands	r3, r2
 800735c:	2b00      	cmp	r3, #0
 800735e:	d002      	beq.n	8007366 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007360:	2301      	movs	r3, #1
 8007362:	73fb      	strb	r3, [r7, #15]
 8007364:	e001      	b.n	800736a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007366:	2300      	movs	r3, #0
 8007368:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800736a:	7bfb      	ldrb	r3, [r7, #15]
}
 800736c:	4618      	mov	r0, r3
 800736e:	3714      	adds	r7, #20
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr

08007378 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007378:	b480      	push	{r7}
 800737a:	b083      	sub	sp, #12
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	460b      	mov	r3, r1
 8007382:	807b      	strh	r3, [r7, #2]
 8007384:	4613      	mov	r3, r2
 8007386:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007388:	787b      	ldrb	r3, [r7, #1]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d003      	beq.n	8007396 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800738e:	887a      	ldrh	r2, [r7, #2]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007394:	e002      	b.n	800739c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007396:	887a      	ldrh	r2, [r7, #2]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800739c:	bf00      	nop
 800739e:	370c      	adds	r7, #12
 80073a0:	46bd      	mov	sp, r7
 80073a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a6:	4770      	bx	lr

080073a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b082      	sub	sp, #8
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d101      	bne.n	80073ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80073b6:	2301      	movs	r3, #1
 80073b8:	e08d      	b.n	80074d6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d106      	bne.n	80073d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2200      	movs	r2, #0
 80073ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f7fb fc1e 	bl	8002c10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2224      	movs	r2, #36	@ 0x24
 80073d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f022 0201 	bic.w	r2, r2, #1
 80073ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	685a      	ldr	r2, [r3, #4]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80073f8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	689a      	ldr	r2, [r3, #8]
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007408:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	2b01      	cmp	r3, #1
 8007410:	d107      	bne.n	8007422 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	689a      	ldr	r2, [r3, #8]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800741e:	609a      	str	r2, [r3, #8]
 8007420:	e006      	b.n	8007430 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	689a      	ldr	r2, [r3, #8]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800742e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	68db      	ldr	r3, [r3, #12]
 8007434:	2b02      	cmp	r3, #2
 8007436:	d108      	bne.n	800744a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	685a      	ldr	r2, [r3, #4]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007446:	605a      	str	r2, [r3, #4]
 8007448:	e007      	b.n	800745a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	685a      	ldr	r2, [r3, #4]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007458:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	687a      	ldr	r2, [r7, #4]
 8007462:	6812      	ldr	r2, [r2, #0]
 8007464:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007468:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800746c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	68da      	ldr	r2, [r3, #12]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800747c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	691a      	ldr	r2, [r3, #16]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	695b      	ldr	r3, [r3, #20]
 8007486:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	699b      	ldr	r3, [r3, #24]
 800748e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	430a      	orrs	r2, r1
 8007496:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	69d9      	ldr	r1, [r3, #28]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6a1a      	ldr	r2, [r3, #32]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	430a      	orrs	r2, r1
 80074a6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	681a      	ldr	r2, [r3, #0]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f042 0201 	orr.w	r2, r2, #1
 80074b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2220      	movs	r2, #32
 80074c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2200      	movs	r2, #0
 80074ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2200      	movs	r2, #0
 80074d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80074d4:	2300      	movs	r3, #0
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3708      	adds	r7, #8
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
	...

080074e0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b088      	sub	sp, #32
 80074e4:	af02      	add	r7, sp, #8
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	607a      	str	r2, [r7, #4]
 80074ea:	461a      	mov	r2, r3
 80074ec:	460b      	mov	r3, r1
 80074ee:	817b      	strh	r3, [r7, #10]
 80074f0:	4613      	mov	r3, r2
 80074f2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074fa:	b2db      	uxtb	r3, r3
 80074fc:	2b20      	cmp	r3, #32
 80074fe:	f040 80fd 	bne.w	80076fc <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007508:	2b01      	cmp	r3, #1
 800750a:	d101      	bne.n	8007510 <HAL_I2C_Master_Transmit+0x30>
 800750c:	2302      	movs	r3, #2
 800750e:	e0f6      	b.n	80076fe <HAL_I2C_Master_Transmit+0x21e>
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2201      	movs	r2, #1
 8007514:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007518:	f7fd fa7e 	bl	8004a18 <HAL_GetTick>
 800751c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800751e:	693b      	ldr	r3, [r7, #16]
 8007520:	9300      	str	r3, [sp, #0]
 8007522:	2319      	movs	r3, #25
 8007524:	2201      	movs	r2, #1
 8007526:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800752a:	68f8      	ldr	r0, [r7, #12]
 800752c:	f000 fb72 	bl	8007c14 <I2C_WaitOnFlagUntilTimeout>
 8007530:	4603      	mov	r3, r0
 8007532:	2b00      	cmp	r3, #0
 8007534:	d001      	beq.n	800753a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	e0e1      	b.n	80076fe <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2221      	movs	r2, #33	@ 0x21
 800753e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2210      	movs	r2, #16
 8007546:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2200      	movs	r2, #0
 800754e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	893a      	ldrh	r2, [r7, #8]
 800755a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2200      	movs	r2, #0
 8007560:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007566:	b29b      	uxth	r3, r3
 8007568:	2bff      	cmp	r3, #255	@ 0xff
 800756a:	d906      	bls.n	800757a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	22ff      	movs	r2, #255	@ 0xff
 8007570:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8007572:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007576:	617b      	str	r3, [r7, #20]
 8007578:	e007      	b.n	800758a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800757e:	b29a      	uxth	r2, r3
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007584:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007588:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800758e:	2b00      	cmp	r3, #0
 8007590:	d024      	beq.n	80075dc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007596:	781a      	ldrb	r2, [r3, #0]
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075a2:	1c5a      	adds	r2, r3, #1
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075ac:	b29b      	uxth	r3, r3
 80075ae:	3b01      	subs	r3, #1
 80075b0:	b29a      	uxth	r2, r3
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075ba:	3b01      	subs	r3, #1
 80075bc:	b29a      	uxth	r2, r3
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	3301      	adds	r3, #1
 80075ca:	b2da      	uxtb	r2, r3
 80075cc:	8979      	ldrh	r1, [r7, #10]
 80075ce:	4b4e      	ldr	r3, [pc, #312]	@ (8007708 <HAL_I2C_Master_Transmit+0x228>)
 80075d0:	9300      	str	r3, [sp, #0]
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	68f8      	ldr	r0, [r7, #12]
 80075d6:	f000 fd6d 	bl	80080b4 <I2C_TransferConfig>
 80075da:	e066      	b.n	80076aa <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075e0:	b2da      	uxtb	r2, r3
 80075e2:	8979      	ldrh	r1, [r7, #10]
 80075e4:	4b48      	ldr	r3, [pc, #288]	@ (8007708 <HAL_I2C_Master_Transmit+0x228>)
 80075e6:	9300      	str	r3, [sp, #0]
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	68f8      	ldr	r0, [r7, #12]
 80075ec:	f000 fd62 	bl	80080b4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80075f0:	e05b      	b.n	80076aa <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80075f2:	693a      	ldr	r2, [r7, #16]
 80075f4:	6a39      	ldr	r1, [r7, #32]
 80075f6:	68f8      	ldr	r0, [r7, #12]
 80075f8:	f000 fb65 	bl	8007cc6 <I2C_WaitOnTXISFlagUntilTimeout>
 80075fc:	4603      	mov	r3, r0
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d001      	beq.n	8007606 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8007602:	2301      	movs	r3, #1
 8007604:	e07b      	b.n	80076fe <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800760a:	781a      	ldrb	r2, [r3, #0]
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007616:	1c5a      	adds	r2, r3, #1
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007620:	b29b      	uxth	r3, r3
 8007622:	3b01      	subs	r3, #1
 8007624:	b29a      	uxth	r2, r3
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800762e:	3b01      	subs	r3, #1
 8007630:	b29a      	uxth	r2, r3
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800763a:	b29b      	uxth	r3, r3
 800763c:	2b00      	cmp	r3, #0
 800763e:	d034      	beq.n	80076aa <HAL_I2C_Master_Transmit+0x1ca>
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007644:	2b00      	cmp	r3, #0
 8007646:	d130      	bne.n	80076aa <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	9300      	str	r3, [sp, #0]
 800764c:	6a3b      	ldr	r3, [r7, #32]
 800764e:	2200      	movs	r2, #0
 8007650:	2180      	movs	r1, #128	@ 0x80
 8007652:	68f8      	ldr	r0, [r7, #12]
 8007654:	f000 fade 	bl	8007c14 <I2C_WaitOnFlagUntilTimeout>
 8007658:	4603      	mov	r3, r0
 800765a:	2b00      	cmp	r3, #0
 800765c:	d001      	beq.n	8007662 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800765e:	2301      	movs	r3, #1
 8007660:	e04d      	b.n	80076fe <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007666:	b29b      	uxth	r3, r3
 8007668:	2bff      	cmp	r3, #255	@ 0xff
 800766a:	d90e      	bls.n	800768a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	22ff      	movs	r2, #255	@ 0xff
 8007670:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007676:	b2da      	uxtb	r2, r3
 8007678:	8979      	ldrh	r1, [r7, #10]
 800767a:	2300      	movs	r3, #0
 800767c:	9300      	str	r3, [sp, #0]
 800767e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007682:	68f8      	ldr	r0, [r7, #12]
 8007684:	f000 fd16 	bl	80080b4 <I2C_TransferConfig>
 8007688:	e00f      	b.n	80076aa <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800768e:	b29a      	uxth	r2, r3
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007698:	b2da      	uxtb	r2, r3
 800769a:	8979      	ldrh	r1, [r7, #10]
 800769c:	2300      	movs	r3, #0
 800769e:	9300      	str	r3, [sp, #0]
 80076a0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80076a4:	68f8      	ldr	r0, [r7, #12]
 80076a6:	f000 fd05 	bl	80080b4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d19e      	bne.n	80075f2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076b4:	693a      	ldr	r2, [r7, #16]
 80076b6:	6a39      	ldr	r1, [r7, #32]
 80076b8:	68f8      	ldr	r0, [r7, #12]
 80076ba:	f000 fb4b 	bl	8007d54 <I2C_WaitOnSTOPFlagUntilTimeout>
 80076be:	4603      	mov	r3, r0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d001      	beq.n	80076c8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80076c4:	2301      	movs	r3, #1
 80076c6:	e01a      	b.n	80076fe <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	2220      	movs	r2, #32
 80076ce:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	6859      	ldr	r1, [r3, #4]
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681a      	ldr	r2, [r3, #0]
 80076da:	4b0c      	ldr	r3, [pc, #48]	@ (800770c <HAL_I2C_Master_Transmit+0x22c>)
 80076dc:	400b      	ands	r3, r1
 80076de:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2220      	movs	r2, #32
 80076e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2200      	movs	r2, #0
 80076ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2200      	movs	r2, #0
 80076f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80076f8:	2300      	movs	r3, #0
 80076fa:	e000      	b.n	80076fe <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80076fc:	2302      	movs	r3, #2
  }
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3718      	adds	r7, #24
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}
 8007706:	bf00      	nop
 8007708:	80002000 	.word	0x80002000
 800770c:	fe00e800 	.word	0xfe00e800

08007710 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b088      	sub	sp, #32
 8007714:	af02      	add	r7, sp, #8
 8007716:	60f8      	str	r0, [r7, #12]
 8007718:	607a      	str	r2, [r7, #4]
 800771a:	461a      	mov	r2, r3
 800771c:	460b      	mov	r3, r1
 800771e:	817b      	strh	r3, [r7, #10]
 8007720:	4613      	mov	r3, r2
 8007722:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800772a:	b2db      	uxtb	r3, r3
 800772c:	2b20      	cmp	r3, #32
 800772e:	f040 80db 	bne.w	80078e8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007738:	2b01      	cmp	r3, #1
 800773a:	d101      	bne.n	8007740 <HAL_I2C_Master_Receive+0x30>
 800773c:	2302      	movs	r3, #2
 800773e:	e0d4      	b.n	80078ea <HAL_I2C_Master_Receive+0x1da>
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2201      	movs	r2, #1
 8007744:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007748:	f7fd f966 	bl	8004a18 <HAL_GetTick>
 800774c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	9300      	str	r3, [sp, #0]
 8007752:	2319      	movs	r3, #25
 8007754:	2201      	movs	r2, #1
 8007756:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800775a:	68f8      	ldr	r0, [r7, #12]
 800775c:	f000 fa5a 	bl	8007c14 <I2C_WaitOnFlagUntilTimeout>
 8007760:	4603      	mov	r3, r0
 8007762:	2b00      	cmp	r3, #0
 8007764:	d001      	beq.n	800776a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8007766:	2301      	movs	r3, #1
 8007768:	e0bf      	b.n	80078ea <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2222      	movs	r2, #34	@ 0x22
 800776e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2210      	movs	r2, #16
 8007776:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2200      	movs	r2, #0
 800777e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	687a      	ldr	r2, [r7, #4]
 8007784:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	893a      	ldrh	r2, [r7, #8]
 800778a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2200      	movs	r2, #0
 8007790:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007796:	b29b      	uxth	r3, r3
 8007798:	2bff      	cmp	r3, #255	@ 0xff
 800779a:	d90e      	bls.n	80077ba <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	22ff      	movs	r2, #255	@ 0xff
 80077a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077a6:	b2da      	uxtb	r2, r3
 80077a8:	8979      	ldrh	r1, [r7, #10]
 80077aa:	4b52      	ldr	r3, [pc, #328]	@ (80078f4 <HAL_I2C_Master_Receive+0x1e4>)
 80077ac:	9300      	str	r3, [sp, #0]
 80077ae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80077b2:	68f8      	ldr	r0, [r7, #12]
 80077b4:	f000 fc7e 	bl	80080b4 <I2C_TransferConfig>
 80077b8:	e06d      	b.n	8007896 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077be:	b29a      	uxth	r2, r3
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077c8:	b2da      	uxtb	r2, r3
 80077ca:	8979      	ldrh	r1, [r7, #10]
 80077cc:	4b49      	ldr	r3, [pc, #292]	@ (80078f4 <HAL_I2C_Master_Receive+0x1e4>)
 80077ce:	9300      	str	r3, [sp, #0]
 80077d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80077d4:	68f8      	ldr	r0, [r7, #12]
 80077d6:	f000 fc6d 	bl	80080b4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80077da:	e05c      	b.n	8007896 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80077dc:	697a      	ldr	r2, [r7, #20]
 80077de:	6a39      	ldr	r1, [r7, #32]
 80077e0:	68f8      	ldr	r0, [r7, #12]
 80077e2:	f000 fafb 	bl	8007ddc <I2C_WaitOnRXNEFlagUntilTimeout>
 80077e6:	4603      	mov	r3, r0
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d001      	beq.n	80077f0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	e07c      	b.n	80078ea <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077fa:	b2d2      	uxtb	r2, r2
 80077fc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007802:	1c5a      	adds	r2, r3, #1
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800780c:	3b01      	subs	r3, #1
 800780e:	b29a      	uxth	r2, r3
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007818:	b29b      	uxth	r3, r3
 800781a:	3b01      	subs	r3, #1
 800781c:	b29a      	uxth	r2, r3
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007826:	b29b      	uxth	r3, r3
 8007828:	2b00      	cmp	r3, #0
 800782a:	d034      	beq.n	8007896 <HAL_I2C_Master_Receive+0x186>
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007830:	2b00      	cmp	r3, #0
 8007832:	d130      	bne.n	8007896 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	9300      	str	r3, [sp, #0]
 8007838:	6a3b      	ldr	r3, [r7, #32]
 800783a:	2200      	movs	r2, #0
 800783c:	2180      	movs	r1, #128	@ 0x80
 800783e:	68f8      	ldr	r0, [r7, #12]
 8007840:	f000 f9e8 	bl	8007c14 <I2C_WaitOnFlagUntilTimeout>
 8007844:	4603      	mov	r3, r0
 8007846:	2b00      	cmp	r3, #0
 8007848:	d001      	beq.n	800784e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800784a:	2301      	movs	r3, #1
 800784c:	e04d      	b.n	80078ea <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007852:	b29b      	uxth	r3, r3
 8007854:	2bff      	cmp	r3, #255	@ 0xff
 8007856:	d90e      	bls.n	8007876 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	22ff      	movs	r2, #255	@ 0xff
 800785c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007862:	b2da      	uxtb	r2, r3
 8007864:	8979      	ldrh	r1, [r7, #10]
 8007866:	2300      	movs	r3, #0
 8007868:	9300      	str	r3, [sp, #0]
 800786a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800786e:	68f8      	ldr	r0, [r7, #12]
 8007870:	f000 fc20 	bl	80080b4 <I2C_TransferConfig>
 8007874:	e00f      	b.n	8007896 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800787a:	b29a      	uxth	r2, r3
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007884:	b2da      	uxtb	r2, r3
 8007886:	8979      	ldrh	r1, [r7, #10]
 8007888:	2300      	movs	r3, #0
 800788a:	9300      	str	r3, [sp, #0]
 800788c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007890:	68f8      	ldr	r0, [r7, #12]
 8007892:	f000 fc0f 	bl	80080b4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800789a:	b29b      	uxth	r3, r3
 800789c:	2b00      	cmp	r3, #0
 800789e:	d19d      	bne.n	80077dc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078a0:	697a      	ldr	r2, [r7, #20]
 80078a2:	6a39      	ldr	r1, [r7, #32]
 80078a4:	68f8      	ldr	r0, [r7, #12]
 80078a6:	f000 fa55 	bl	8007d54 <I2C_WaitOnSTOPFlagUntilTimeout>
 80078aa:	4603      	mov	r3, r0
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d001      	beq.n	80078b4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80078b0:	2301      	movs	r3, #1
 80078b2:	e01a      	b.n	80078ea <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	2220      	movs	r2, #32
 80078ba:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	6859      	ldr	r1, [r3, #4]
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681a      	ldr	r2, [r3, #0]
 80078c6:	4b0c      	ldr	r3, [pc, #48]	@ (80078f8 <HAL_I2C_Master_Receive+0x1e8>)
 80078c8:	400b      	ands	r3, r1
 80078ca:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2220      	movs	r2, #32
 80078d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2200      	movs	r2, #0
 80078d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2200      	movs	r2, #0
 80078e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80078e4:	2300      	movs	r3, #0
 80078e6:	e000      	b.n	80078ea <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80078e8:	2302      	movs	r3, #2
  }
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3718      	adds	r7, #24
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}
 80078f2:	bf00      	nop
 80078f4:	80002400 	.word	0x80002400
 80078f8:	fe00e800 	.word	0xfe00e800

080078fc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b088      	sub	sp, #32
 8007900:	af02      	add	r7, sp, #8
 8007902:	60f8      	str	r0, [r7, #12]
 8007904:	4608      	mov	r0, r1
 8007906:	4611      	mov	r1, r2
 8007908:	461a      	mov	r2, r3
 800790a:	4603      	mov	r3, r0
 800790c:	817b      	strh	r3, [r7, #10]
 800790e:	460b      	mov	r3, r1
 8007910:	813b      	strh	r3, [r7, #8]
 8007912:	4613      	mov	r3, r2
 8007914:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800791c:	b2db      	uxtb	r3, r3
 800791e:	2b20      	cmp	r3, #32
 8007920:	f040 80f9 	bne.w	8007b16 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007924:	6a3b      	ldr	r3, [r7, #32]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d002      	beq.n	8007930 <HAL_I2C_Mem_Write+0x34>
 800792a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800792c:	2b00      	cmp	r3, #0
 800792e:	d105      	bne.n	800793c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007936:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007938:	2301      	movs	r3, #1
 800793a:	e0ed      	b.n	8007b18 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007942:	2b01      	cmp	r3, #1
 8007944:	d101      	bne.n	800794a <HAL_I2C_Mem_Write+0x4e>
 8007946:	2302      	movs	r3, #2
 8007948:	e0e6      	b.n	8007b18 <HAL_I2C_Mem_Write+0x21c>
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2201      	movs	r2, #1
 800794e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007952:	f7fd f861 	bl	8004a18 <HAL_GetTick>
 8007956:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	9300      	str	r3, [sp, #0]
 800795c:	2319      	movs	r3, #25
 800795e:	2201      	movs	r2, #1
 8007960:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	f000 f955 	bl	8007c14 <I2C_WaitOnFlagUntilTimeout>
 800796a:	4603      	mov	r3, r0
 800796c:	2b00      	cmp	r3, #0
 800796e:	d001      	beq.n	8007974 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007970:	2301      	movs	r3, #1
 8007972:	e0d1      	b.n	8007b18 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2221      	movs	r2, #33	@ 0x21
 8007978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2240      	movs	r2, #64	@ 0x40
 8007980:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2200      	movs	r2, #0
 8007988:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	6a3a      	ldr	r2, [r7, #32]
 800798e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007994:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2200      	movs	r2, #0
 800799a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800799c:	88f8      	ldrh	r0, [r7, #6]
 800799e:	893a      	ldrh	r2, [r7, #8]
 80079a0:	8979      	ldrh	r1, [r7, #10]
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	9301      	str	r3, [sp, #4]
 80079a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a8:	9300      	str	r3, [sp, #0]
 80079aa:	4603      	mov	r3, r0
 80079ac:	68f8      	ldr	r0, [r7, #12]
 80079ae:	f000 f8b9 	bl	8007b24 <I2C_RequestMemoryWrite>
 80079b2:	4603      	mov	r3, r0
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d005      	beq.n	80079c4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2200      	movs	r2, #0
 80079bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80079c0:	2301      	movs	r3, #1
 80079c2:	e0a9      	b.n	8007b18 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079c8:	b29b      	uxth	r3, r3
 80079ca:	2bff      	cmp	r3, #255	@ 0xff
 80079cc:	d90e      	bls.n	80079ec <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	22ff      	movs	r2, #255	@ 0xff
 80079d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079d8:	b2da      	uxtb	r2, r3
 80079da:	8979      	ldrh	r1, [r7, #10]
 80079dc:	2300      	movs	r3, #0
 80079de:	9300      	str	r3, [sp, #0]
 80079e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80079e4:	68f8      	ldr	r0, [r7, #12]
 80079e6:	f000 fb65 	bl	80080b4 <I2C_TransferConfig>
 80079ea:	e00f      	b.n	8007a0c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079f0:	b29a      	uxth	r2, r3
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079fa:	b2da      	uxtb	r2, r3
 80079fc:	8979      	ldrh	r1, [r7, #10]
 80079fe:	2300      	movs	r3, #0
 8007a00:	9300      	str	r3, [sp, #0]
 8007a02:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007a06:	68f8      	ldr	r0, [r7, #12]
 8007a08:	f000 fb54 	bl	80080b4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007a0c:	697a      	ldr	r2, [r7, #20]
 8007a0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f000 f958 	bl	8007cc6 <I2C_WaitOnTXISFlagUntilTimeout>
 8007a16:	4603      	mov	r3, r0
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d001      	beq.n	8007a20 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e07b      	b.n	8007b18 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a24:	781a      	ldrb	r2, [r3, #0]
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a30:	1c5a      	adds	r2, r3, #1
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	3b01      	subs	r3, #1
 8007a3e:	b29a      	uxth	r2, r3
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a48:	3b01      	subs	r3, #1
 8007a4a:	b29a      	uxth	r2, r3
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a54:	b29b      	uxth	r3, r3
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d034      	beq.n	8007ac4 <HAL_I2C_Mem_Write+0x1c8>
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d130      	bne.n	8007ac4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007a62:	697b      	ldr	r3, [r7, #20]
 8007a64:	9300      	str	r3, [sp, #0]
 8007a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a68:	2200      	movs	r2, #0
 8007a6a:	2180      	movs	r1, #128	@ 0x80
 8007a6c:	68f8      	ldr	r0, [r7, #12]
 8007a6e:	f000 f8d1 	bl	8007c14 <I2C_WaitOnFlagUntilTimeout>
 8007a72:	4603      	mov	r3, r0
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d001      	beq.n	8007a7c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	e04d      	b.n	8007b18 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a80:	b29b      	uxth	r3, r3
 8007a82:	2bff      	cmp	r3, #255	@ 0xff
 8007a84:	d90e      	bls.n	8007aa4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	22ff      	movs	r2, #255	@ 0xff
 8007a8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a90:	b2da      	uxtb	r2, r3
 8007a92:	8979      	ldrh	r1, [r7, #10]
 8007a94:	2300      	movs	r3, #0
 8007a96:	9300      	str	r3, [sp, #0]
 8007a98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007a9c:	68f8      	ldr	r0, [r7, #12]
 8007a9e:	f000 fb09 	bl	80080b4 <I2C_TransferConfig>
 8007aa2:	e00f      	b.n	8007ac4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007aa8:	b29a      	uxth	r2, r3
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ab2:	b2da      	uxtb	r2, r3
 8007ab4:	8979      	ldrh	r1, [r7, #10]
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	9300      	str	r3, [sp, #0]
 8007aba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007abe:	68f8      	ldr	r0, [r7, #12]
 8007ac0:	f000 faf8 	bl	80080b4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ac8:	b29b      	uxth	r3, r3
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d19e      	bne.n	8007a0c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ace:	697a      	ldr	r2, [r7, #20]
 8007ad0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ad2:	68f8      	ldr	r0, [r7, #12]
 8007ad4:	f000 f93e 	bl	8007d54 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d001      	beq.n	8007ae2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e01a      	b.n	8007b18 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	2220      	movs	r2, #32
 8007ae8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	6859      	ldr	r1, [r3, #4]
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	4b0a      	ldr	r3, [pc, #40]	@ (8007b20 <HAL_I2C_Mem_Write+0x224>)
 8007af6:	400b      	ands	r3, r1
 8007af8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2220      	movs	r2, #32
 8007afe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007b12:	2300      	movs	r3, #0
 8007b14:	e000      	b.n	8007b18 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007b16:	2302      	movs	r3, #2
  }
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	3718      	adds	r7, #24
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}
 8007b20:	fe00e800 	.word	0xfe00e800

08007b24 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b086      	sub	sp, #24
 8007b28:	af02      	add	r7, sp, #8
 8007b2a:	60f8      	str	r0, [r7, #12]
 8007b2c:	4608      	mov	r0, r1
 8007b2e:	4611      	mov	r1, r2
 8007b30:	461a      	mov	r2, r3
 8007b32:	4603      	mov	r3, r0
 8007b34:	817b      	strh	r3, [r7, #10]
 8007b36:	460b      	mov	r3, r1
 8007b38:	813b      	strh	r3, [r7, #8]
 8007b3a:	4613      	mov	r3, r2
 8007b3c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007b3e:	88fb      	ldrh	r3, [r7, #6]
 8007b40:	b2da      	uxtb	r2, r3
 8007b42:	8979      	ldrh	r1, [r7, #10]
 8007b44:	4b20      	ldr	r3, [pc, #128]	@ (8007bc8 <I2C_RequestMemoryWrite+0xa4>)
 8007b46:	9300      	str	r3, [sp, #0]
 8007b48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007b4c:	68f8      	ldr	r0, [r7, #12]
 8007b4e:	f000 fab1 	bl	80080b4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b52:	69fa      	ldr	r2, [r7, #28]
 8007b54:	69b9      	ldr	r1, [r7, #24]
 8007b56:	68f8      	ldr	r0, [r7, #12]
 8007b58:	f000 f8b5 	bl	8007cc6 <I2C_WaitOnTXISFlagUntilTimeout>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d001      	beq.n	8007b66 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	e02c      	b.n	8007bc0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007b66:	88fb      	ldrh	r3, [r7, #6]
 8007b68:	2b01      	cmp	r3, #1
 8007b6a:	d105      	bne.n	8007b78 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007b6c:	893b      	ldrh	r3, [r7, #8]
 8007b6e:	b2da      	uxtb	r2, r3
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	629a      	str	r2, [r3, #40]	@ 0x28
 8007b76:	e015      	b.n	8007ba4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007b78:	893b      	ldrh	r3, [r7, #8]
 8007b7a:	0a1b      	lsrs	r3, r3, #8
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	b2da      	uxtb	r2, r3
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b86:	69fa      	ldr	r2, [r7, #28]
 8007b88:	69b9      	ldr	r1, [r7, #24]
 8007b8a:	68f8      	ldr	r0, [r7, #12]
 8007b8c:	f000 f89b 	bl	8007cc6 <I2C_WaitOnTXISFlagUntilTimeout>
 8007b90:	4603      	mov	r3, r0
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d001      	beq.n	8007b9a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	e012      	b.n	8007bc0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007b9a:	893b      	ldrh	r3, [r7, #8]
 8007b9c:	b2da      	uxtb	r2, r3
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007ba4:	69fb      	ldr	r3, [r7, #28]
 8007ba6:	9300      	str	r3, [sp, #0]
 8007ba8:	69bb      	ldr	r3, [r7, #24]
 8007baa:	2200      	movs	r2, #0
 8007bac:	2180      	movs	r1, #128	@ 0x80
 8007bae:	68f8      	ldr	r0, [r7, #12]
 8007bb0:	f000 f830 	bl	8007c14 <I2C_WaitOnFlagUntilTimeout>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d001      	beq.n	8007bbe <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e000      	b.n	8007bc0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007bbe:	2300      	movs	r3, #0
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3710      	adds	r7, #16
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bd80      	pop	{r7, pc}
 8007bc8:	80002000 	.word	0x80002000

08007bcc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b083      	sub	sp, #12
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	699b      	ldr	r3, [r3, #24]
 8007bda:	f003 0302 	and.w	r3, r3, #2
 8007bde:	2b02      	cmp	r3, #2
 8007be0:	d103      	bne.n	8007bea <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	2200      	movs	r2, #0
 8007be8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	699b      	ldr	r3, [r3, #24]
 8007bf0:	f003 0301 	and.w	r3, r3, #1
 8007bf4:	2b01      	cmp	r3, #1
 8007bf6:	d007      	beq.n	8007c08 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	699a      	ldr	r2, [r3, #24]
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f042 0201 	orr.w	r2, r2, #1
 8007c06:	619a      	str	r2, [r3, #24]
  }
}
 8007c08:	bf00      	nop
 8007c0a:	370c      	adds	r7, #12
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c12:	4770      	bx	lr

08007c14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b084      	sub	sp, #16
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	60f8      	str	r0, [r7, #12]
 8007c1c:	60b9      	str	r1, [r7, #8]
 8007c1e:	603b      	str	r3, [r7, #0]
 8007c20:	4613      	mov	r3, r2
 8007c22:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007c24:	e03b      	b.n	8007c9e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c26:	69ba      	ldr	r2, [r7, #24]
 8007c28:	6839      	ldr	r1, [r7, #0]
 8007c2a:	68f8      	ldr	r0, [r7, #12]
 8007c2c:	f000 f962 	bl	8007ef4 <I2C_IsErrorOccurred>
 8007c30:	4603      	mov	r3, r0
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d001      	beq.n	8007c3a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	e041      	b.n	8007cbe <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c40:	d02d      	beq.n	8007c9e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c42:	f7fc fee9 	bl	8004a18 <HAL_GetTick>
 8007c46:	4602      	mov	r2, r0
 8007c48:	69bb      	ldr	r3, [r7, #24]
 8007c4a:	1ad3      	subs	r3, r2, r3
 8007c4c:	683a      	ldr	r2, [r7, #0]
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d302      	bcc.n	8007c58 <I2C_WaitOnFlagUntilTimeout+0x44>
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d122      	bne.n	8007c9e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	699a      	ldr	r2, [r3, #24]
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	4013      	ands	r3, r2
 8007c62:	68ba      	ldr	r2, [r7, #8]
 8007c64:	429a      	cmp	r2, r3
 8007c66:	bf0c      	ite	eq
 8007c68:	2301      	moveq	r3, #1
 8007c6a:	2300      	movne	r3, #0
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	461a      	mov	r2, r3
 8007c70:	79fb      	ldrb	r3, [r7, #7]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d113      	bne.n	8007c9e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c7a:	f043 0220 	orr.w	r2, r3, #32
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2220      	movs	r2, #32
 8007c86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2200      	movs	r2, #0
 8007c96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	e00f      	b.n	8007cbe <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	699a      	ldr	r2, [r3, #24]
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	4013      	ands	r3, r2
 8007ca8:	68ba      	ldr	r2, [r7, #8]
 8007caa:	429a      	cmp	r2, r3
 8007cac:	bf0c      	ite	eq
 8007cae:	2301      	moveq	r3, #1
 8007cb0:	2300      	movne	r3, #0
 8007cb2:	b2db      	uxtb	r3, r3
 8007cb4:	461a      	mov	r2, r3
 8007cb6:	79fb      	ldrb	r3, [r7, #7]
 8007cb8:	429a      	cmp	r2, r3
 8007cba:	d0b4      	beq.n	8007c26 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007cbc:	2300      	movs	r3, #0
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3710      	adds	r7, #16
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}

08007cc6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007cc6:	b580      	push	{r7, lr}
 8007cc8:	b084      	sub	sp, #16
 8007cca:	af00      	add	r7, sp, #0
 8007ccc:	60f8      	str	r0, [r7, #12]
 8007cce:	60b9      	str	r1, [r7, #8]
 8007cd0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007cd2:	e033      	b.n	8007d3c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007cd4:	687a      	ldr	r2, [r7, #4]
 8007cd6:	68b9      	ldr	r1, [r7, #8]
 8007cd8:	68f8      	ldr	r0, [r7, #12]
 8007cda:	f000 f90b 	bl	8007ef4 <I2C_IsErrorOccurred>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d001      	beq.n	8007ce8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	e031      	b.n	8007d4c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cee:	d025      	beq.n	8007d3c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007cf0:	f7fc fe92 	bl	8004a18 <HAL_GetTick>
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	1ad3      	subs	r3, r2, r3
 8007cfa:	68ba      	ldr	r2, [r7, #8]
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	d302      	bcc.n	8007d06 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d11a      	bne.n	8007d3c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	699b      	ldr	r3, [r3, #24]
 8007d0c:	f003 0302 	and.w	r3, r3, #2
 8007d10:	2b02      	cmp	r3, #2
 8007d12:	d013      	beq.n	8007d3c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d18:	f043 0220 	orr.w	r2, r3, #32
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2220      	movs	r2, #32
 8007d24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2200      	movs	r2, #0
 8007d34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	e007      	b.n	8007d4c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	699b      	ldr	r3, [r3, #24]
 8007d42:	f003 0302 	and.w	r3, r3, #2
 8007d46:	2b02      	cmp	r3, #2
 8007d48:	d1c4      	bne.n	8007cd4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007d4a:	2300      	movs	r3, #0
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3710      	adds	r7, #16
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}

08007d54 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b084      	sub	sp, #16
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	60f8      	str	r0, [r7, #12]
 8007d5c:	60b9      	str	r1, [r7, #8]
 8007d5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007d60:	e02f      	b.n	8007dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d62:	687a      	ldr	r2, [r7, #4]
 8007d64:	68b9      	ldr	r1, [r7, #8]
 8007d66:	68f8      	ldr	r0, [r7, #12]
 8007d68:	f000 f8c4 	bl	8007ef4 <I2C_IsErrorOccurred>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d001      	beq.n	8007d76 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007d72:	2301      	movs	r3, #1
 8007d74:	e02d      	b.n	8007dd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d76:	f7fc fe4f 	bl	8004a18 <HAL_GetTick>
 8007d7a:	4602      	mov	r2, r0
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	1ad3      	subs	r3, r2, r3
 8007d80:	68ba      	ldr	r2, [r7, #8]
 8007d82:	429a      	cmp	r2, r3
 8007d84:	d302      	bcc.n	8007d8c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d11a      	bne.n	8007dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	699b      	ldr	r3, [r3, #24]
 8007d92:	f003 0320 	and.w	r3, r3, #32
 8007d96:	2b20      	cmp	r3, #32
 8007d98:	d013      	beq.n	8007dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d9e:	f043 0220 	orr.w	r2, r3, #32
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2220      	movs	r2, #32
 8007daa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2200      	movs	r2, #0
 8007db2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2200      	movs	r2, #0
 8007dba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	e007      	b.n	8007dd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	699b      	ldr	r3, [r3, #24]
 8007dc8:	f003 0320 	and.w	r3, r3, #32
 8007dcc:	2b20      	cmp	r3, #32
 8007dce:	d1c8      	bne.n	8007d62 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007dd0:	2300      	movs	r3, #0
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3710      	adds	r7, #16
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}
	...

08007ddc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b086      	sub	sp, #24
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	60f8      	str	r0, [r7, #12]
 8007de4:	60b9      	str	r1, [r7, #8]
 8007de6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007de8:	2300      	movs	r3, #0
 8007dea:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007dec:	e071      	b.n	8007ed2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007dee:	687a      	ldr	r2, [r7, #4]
 8007df0:	68b9      	ldr	r1, [r7, #8]
 8007df2:	68f8      	ldr	r0, [r7, #12]
 8007df4:	f000 f87e 	bl	8007ef4 <I2C_IsErrorOccurred>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d001      	beq.n	8007e02 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	699b      	ldr	r3, [r3, #24]
 8007e08:	f003 0320 	and.w	r3, r3, #32
 8007e0c:	2b20      	cmp	r3, #32
 8007e0e:	d13b      	bne.n	8007e88 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8007e10:	7dfb      	ldrb	r3, [r7, #23]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d138      	bne.n	8007e88 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	699b      	ldr	r3, [r3, #24]
 8007e1c:	f003 0304 	and.w	r3, r3, #4
 8007e20:	2b04      	cmp	r3, #4
 8007e22:	d105      	bne.n	8007e30 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d001      	beq.n	8007e30 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	699b      	ldr	r3, [r3, #24]
 8007e36:	f003 0310 	and.w	r3, r3, #16
 8007e3a:	2b10      	cmp	r3, #16
 8007e3c:	d121      	bne.n	8007e82 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	2210      	movs	r2, #16
 8007e44:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	2204      	movs	r2, #4
 8007e4a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	2220      	movs	r2, #32
 8007e52:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	6859      	ldr	r1, [r3, #4]
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	4b24      	ldr	r3, [pc, #144]	@ (8007ef0 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8007e60:	400b      	ands	r3, r1
 8007e62:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2220      	movs	r2, #32
 8007e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2200      	movs	r2, #0
 8007e78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	75fb      	strb	r3, [r7, #23]
 8007e80:	e002      	b.n	8007e88 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2200      	movs	r2, #0
 8007e86:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8007e88:	f7fc fdc6 	bl	8004a18 <HAL_GetTick>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	1ad3      	subs	r3, r2, r3
 8007e92:	68ba      	ldr	r2, [r7, #8]
 8007e94:	429a      	cmp	r2, r3
 8007e96:	d302      	bcc.n	8007e9e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d119      	bne.n	8007ed2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8007e9e:	7dfb      	ldrb	r3, [r7, #23]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d116      	bne.n	8007ed2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	699b      	ldr	r3, [r3, #24]
 8007eaa:	f003 0304 	and.w	r3, r3, #4
 8007eae:	2b04      	cmp	r3, #4
 8007eb0:	d00f      	beq.n	8007ed2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007eb6:	f043 0220 	orr.w	r2, r3, #32
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	2220      	movs	r2, #32
 8007ec2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007ece:	2301      	movs	r3, #1
 8007ed0:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	699b      	ldr	r3, [r3, #24]
 8007ed8:	f003 0304 	and.w	r3, r3, #4
 8007edc:	2b04      	cmp	r3, #4
 8007ede:	d002      	beq.n	8007ee6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8007ee0:	7dfb      	ldrb	r3, [r7, #23]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d083      	beq.n	8007dee <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8007ee6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3718      	adds	r7, #24
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}
 8007ef0:	fe00e800 	.word	0xfe00e800

08007ef4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b08a      	sub	sp, #40	@ 0x28
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	60f8      	str	r0, [r7, #12]
 8007efc:	60b9      	str	r1, [r7, #8]
 8007efe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f00:	2300      	movs	r3, #0
 8007f02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	699b      	ldr	r3, [r3, #24]
 8007f0c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	f003 0310 	and.w	r3, r3, #16
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d068      	beq.n	8007ff2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	2210      	movs	r2, #16
 8007f26:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007f28:	e049      	b.n	8007fbe <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f30:	d045      	beq.n	8007fbe <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007f32:	f7fc fd71 	bl	8004a18 <HAL_GetTick>
 8007f36:	4602      	mov	r2, r0
 8007f38:	69fb      	ldr	r3, [r7, #28]
 8007f3a:	1ad3      	subs	r3, r2, r3
 8007f3c:	68ba      	ldr	r2, [r7, #8]
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d302      	bcc.n	8007f48 <I2C_IsErrorOccurred+0x54>
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d13a      	bne.n	8007fbe <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f52:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007f5a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	699b      	ldr	r3, [r3, #24]
 8007f62:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f6a:	d121      	bne.n	8007fb0 <I2C_IsErrorOccurred+0xbc>
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007f72:	d01d      	beq.n	8007fb0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007f74:	7cfb      	ldrb	r3, [r7, #19]
 8007f76:	2b20      	cmp	r3, #32
 8007f78:	d01a      	beq.n	8007fb0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	685a      	ldr	r2, [r3, #4]
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007f88:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007f8a:	f7fc fd45 	bl	8004a18 <HAL_GetTick>
 8007f8e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007f90:	e00e      	b.n	8007fb0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007f92:	f7fc fd41 	bl	8004a18 <HAL_GetTick>
 8007f96:	4602      	mov	r2, r0
 8007f98:	69fb      	ldr	r3, [r7, #28]
 8007f9a:	1ad3      	subs	r3, r2, r3
 8007f9c:	2b19      	cmp	r3, #25
 8007f9e:	d907      	bls.n	8007fb0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007fa0:	6a3b      	ldr	r3, [r7, #32]
 8007fa2:	f043 0320 	orr.w	r3, r3, #32
 8007fa6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007fa8:	2301      	movs	r3, #1
 8007faa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007fae:	e006      	b.n	8007fbe <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	699b      	ldr	r3, [r3, #24]
 8007fb6:	f003 0320 	and.w	r3, r3, #32
 8007fba:	2b20      	cmp	r3, #32
 8007fbc:	d1e9      	bne.n	8007f92 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	699b      	ldr	r3, [r3, #24]
 8007fc4:	f003 0320 	and.w	r3, r3, #32
 8007fc8:	2b20      	cmp	r3, #32
 8007fca:	d003      	beq.n	8007fd4 <I2C_IsErrorOccurred+0xe0>
 8007fcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d0aa      	beq.n	8007f2a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007fd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d103      	bne.n	8007fe4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	2220      	movs	r2, #32
 8007fe2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007fe4:	6a3b      	ldr	r3, [r7, #32]
 8007fe6:	f043 0304 	orr.w	r3, r3, #4
 8007fea:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007fec:	2301      	movs	r3, #1
 8007fee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	699b      	ldr	r3, [r3, #24]
 8007ff8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007ffa:	69bb      	ldr	r3, [r7, #24]
 8007ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008000:	2b00      	cmp	r3, #0
 8008002:	d00b      	beq.n	800801c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008004:	6a3b      	ldr	r3, [r7, #32]
 8008006:	f043 0301 	orr.w	r3, r3, #1
 800800a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008014:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008016:	2301      	movs	r3, #1
 8008018:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800801c:	69bb      	ldr	r3, [r7, #24]
 800801e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008022:	2b00      	cmp	r3, #0
 8008024:	d00b      	beq.n	800803e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008026:	6a3b      	ldr	r3, [r7, #32]
 8008028:	f043 0308 	orr.w	r3, r3, #8
 800802c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008036:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008038:	2301      	movs	r3, #1
 800803a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800803e:	69bb      	ldr	r3, [r7, #24]
 8008040:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008044:	2b00      	cmp	r3, #0
 8008046:	d00b      	beq.n	8008060 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008048:	6a3b      	ldr	r3, [r7, #32]
 800804a:	f043 0302 	orr.w	r3, r3, #2
 800804e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008058:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800805a:	2301      	movs	r3, #1
 800805c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008060:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008064:	2b00      	cmp	r3, #0
 8008066:	d01c      	beq.n	80080a2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008068:	68f8      	ldr	r0, [r7, #12]
 800806a:	f7ff fdaf 	bl	8007bcc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	6859      	ldr	r1, [r3, #4]
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681a      	ldr	r2, [r3, #0]
 8008078:	4b0d      	ldr	r3, [pc, #52]	@ (80080b0 <I2C_IsErrorOccurred+0x1bc>)
 800807a:	400b      	ands	r3, r1
 800807c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008082:	6a3b      	ldr	r3, [r7, #32]
 8008084:	431a      	orrs	r2, r3
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2220      	movs	r2, #32
 800808e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2200      	movs	r2, #0
 8008096:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2200      	movs	r2, #0
 800809e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80080a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	3728      	adds	r7, #40	@ 0x28
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}
 80080ae:	bf00      	nop
 80080b0:	fe00e800 	.word	0xfe00e800

080080b4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b087      	sub	sp, #28
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	60f8      	str	r0, [r7, #12]
 80080bc:	607b      	str	r3, [r7, #4]
 80080be:	460b      	mov	r3, r1
 80080c0:	817b      	strh	r3, [r7, #10]
 80080c2:	4613      	mov	r3, r2
 80080c4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80080c6:	897b      	ldrh	r3, [r7, #10]
 80080c8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80080cc:	7a7b      	ldrb	r3, [r7, #9]
 80080ce:	041b      	lsls	r3, r3, #16
 80080d0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80080d4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80080da:	6a3b      	ldr	r3, [r7, #32]
 80080dc:	4313      	orrs	r3, r2
 80080de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80080e2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	685a      	ldr	r2, [r3, #4]
 80080ea:	6a3b      	ldr	r3, [r7, #32]
 80080ec:	0d5b      	lsrs	r3, r3, #21
 80080ee:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80080f2:	4b08      	ldr	r3, [pc, #32]	@ (8008114 <I2C_TransferConfig+0x60>)
 80080f4:	430b      	orrs	r3, r1
 80080f6:	43db      	mvns	r3, r3
 80080f8:	ea02 0103 	and.w	r1, r2, r3
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	697a      	ldr	r2, [r7, #20]
 8008102:	430a      	orrs	r2, r1
 8008104:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008106:	bf00      	nop
 8008108:	371c      	adds	r7, #28
 800810a:	46bd      	mov	sp, r7
 800810c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008110:	4770      	bx	lr
 8008112:	bf00      	nop
 8008114:	03ff63ff 	.word	0x03ff63ff

08008118 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008118:	b480      	push	{r7}
 800811a:	b083      	sub	sp, #12
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
 8008120:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008128:	b2db      	uxtb	r3, r3
 800812a:	2b20      	cmp	r3, #32
 800812c:	d138      	bne.n	80081a0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008134:	2b01      	cmp	r3, #1
 8008136:	d101      	bne.n	800813c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008138:	2302      	movs	r3, #2
 800813a:	e032      	b.n	80081a2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2201      	movs	r2, #1
 8008140:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2224      	movs	r2, #36	@ 0x24
 8008148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	681a      	ldr	r2, [r3, #0]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f022 0201 	bic.w	r2, r2, #1
 800815a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	681a      	ldr	r2, [r3, #0]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800816a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	6819      	ldr	r1, [r3, #0]
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	683a      	ldr	r2, [r7, #0]
 8008178:	430a      	orrs	r2, r1
 800817a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	681a      	ldr	r2, [r3, #0]
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f042 0201 	orr.w	r2, r2, #1
 800818a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2220      	movs	r2, #32
 8008190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2200      	movs	r2, #0
 8008198:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800819c:	2300      	movs	r3, #0
 800819e:	e000      	b.n	80081a2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80081a0:	2302      	movs	r3, #2
  }
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	370c      	adds	r7, #12
 80081a6:	46bd      	mov	sp, r7
 80081a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ac:	4770      	bx	lr

080081ae <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80081ae:	b480      	push	{r7}
 80081b0:	b085      	sub	sp, #20
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	6078      	str	r0, [r7, #4]
 80081b6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081be:	b2db      	uxtb	r3, r3
 80081c0:	2b20      	cmp	r3, #32
 80081c2:	d139      	bne.n	8008238 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80081ca:	2b01      	cmp	r3, #1
 80081cc:	d101      	bne.n	80081d2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80081ce:	2302      	movs	r3, #2
 80081d0:	e033      	b.n	800823a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2201      	movs	r2, #1
 80081d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2224      	movs	r2, #36	@ 0x24
 80081de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	681a      	ldr	r2, [r3, #0]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f022 0201 	bic.w	r2, r2, #1
 80081f0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008200:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	021b      	lsls	r3, r3, #8
 8008206:	68fa      	ldr	r2, [r7, #12]
 8008208:	4313      	orrs	r3, r2
 800820a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	68fa      	ldr	r2, [r7, #12]
 8008212:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	681a      	ldr	r2, [r3, #0]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f042 0201 	orr.w	r2, r2, #1
 8008222:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2220      	movs	r2, #32
 8008228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2200      	movs	r2, #0
 8008230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008234:	2300      	movs	r3, #0
 8008236:	e000      	b.n	800823a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008238:	2302      	movs	r3, #2
  }
}
 800823a:	4618      	mov	r0, r3
 800823c:	3714      	adds	r7, #20
 800823e:	46bd      	mov	sp, r7
 8008240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008244:	4770      	bx	lr

08008246 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008246:	b580      	push	{r7, lr}
 8008248:	b084      	sub	sp, #16
 800824a:	af00      	add	r7, sp, #0
 800824c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d101      	bne.n	8008258 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008254:	2301      	movs	r3, #1
 8008256:	e0c0      	b.n	80083da <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800825e:	b2db      	uxtb	r3, r3
 8008260:	2b00      	cmp	r3, #0
 8008262:	d106      	bne.n	8008272 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2200      	movs	r2, #0
 8008268:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f007 ffdb 	bl	8010228 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2203      	movs	r2, #3
 8008276:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4618      	mov	r0, r3
 8008280:	f004 fa91 	bl	800c7a6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008284:	2300      	movs	r3, #0
 8008286:	73fb      	strb	r3, [r7, #15]
 8008288:	e03e      	b.n	8008308 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800828a:	7bfa      	ldrb	r2, [r7, #15]
 800828c:	6879      	ldr	r1, [r7, #4]
 800828e:	4613      	mov	r3, r2
 8008290:	009b      	lsls	r3, r3, #2
 8008292:	4413      	add	r3, r2
 8008294:	00db      	lsls	r3, r3, #3
 8008296:	440b      	add	r3, r1
 8008298:	3311      	adds	r3, #17
 800829a:	2201      	movs	r2, #1
 800829c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800829e:	7bfa      	ldrb	r2, [r7, #15]
 80082a0:	6879      	ldr	r1, [r7, #4]
 80082a2:	4613      	mov	r3, r2
 80082a4:	009b      	lsls	r3, r3, #2
 80082a6:	4413      	add	r3, r2
 80082a8:	00db      	lsls	r3, r3, #3
 80082aa:	440b      	add	r3, r1
 80082ac:	3310      	adds	r3, #16
 80082ae:	7bfa      	ldrb	r2, [r7, #15]
 80082b0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80082b2:	7bfa      	ldrb	r2, [r7, #15]
 80082b4:	6879      	ldr	r1, [r7, #4]
 80082b6:	4613      	mov	r3, r2
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	4413      	add	r3, r2
 80082bc:	00db      	lsls	r3, r3, #3
 80082be:	440b      	add	r3, r1
 80082c0:	3313      	adds	r3, #19
 80082c2:	2200      	movs	r2, #0
 80082c4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80082c6:	7bfa      	ldrb	r2, [r7, #15]
 80082c8:	6879      	ldr	r1, [r7, #4]
 80082ca:	4613      	mov	r3, r2
 80082cc:	009b      	lsls	r3, r3, #2
 80082ce:	4413      	add	r3, r2
 80082d0:	00db      	lsls	r3, r3, #3
 80082d2:	440b      	add	r3, r1
 80082d4:	3320      	adds	r3, #32
 80082d6:	2200      	movs	r2, #0
 80082d8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80082da:	7bfa      	ldrb	r2, [r7, #15]
 80082dc:	6879      	ldr	r1, [r7, #4]
 80082de:	4613      	mov	r3, r2
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	4413      	add	r3, r2
 80082e4:	00db      	lsls	r3, r3, #3
 80082e6:	440b      	add	r3, r1
 80082e8:	3324      	adds	r3, #36	@ 0x24
 80082ea:	2200      	movs	r2, #0
 80082ec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80082ee:	7bfb      	ldrb	r3, [r7, #15]
 80082f0:	6879      	ldr	r1, [r7, #4]
 80082f2:	1c5a      	adds	r2, r3, #1
 80082f4:	4613      	mov	r3, r2
 80082f6:	009b      	lsls	r3, r3, #2
 80082f8:	4413      	add	r3, r2
 80082fa:	00db      	lsls	r3, r3, #3
 80082fc:	440b      	add	r3, r1
 80082fe:	2200      	movs	r2, #0
 8008300:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008302:	7bfb      	ldrb	r3, [r7, #15]
 8008304:	3301      	adds	r3, #1
 8008306:	73fb      	strb	r3, [r7, #15]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	791b      	ldrb	r3, [r3, #4]
 800830c:	7bfa      	ldrb	r2, [r7, #15]
 800830e:	429a      	cmp	r2, r3
 8008310:	d3bb      	bcc.n	800828a <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008312:	2300      	movs	r3, #0
 8008314:	73fb      	strb	r3, [r7, #15]
 8008316:	e044      	b.n	80083a2 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008318:	7bfa      	ldrb	r2, [r7, #15]
 800831a:	6879      	ldr	r1, [r7, #4]
 800831c:	4613      	mov	r3, r2
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	4413      	add	r3, r2
 8008322:	00db      	lsls	r3, r3, #3
 8008324:	440b      	add	r3, r1
 8008326:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800832a:	2200      	movs	r2, #0
 800832c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800832e:	7bfa      	ldrb	r2, [r7, #15]
 8008330:	6879      	ldr	r1, [r7, #4]
 8008332:	4613      	mov	r3, r2
 8008334:	009b      	lsls	r3, r3, #2
 8008336:	4413      	add	r3, r2
 8008338:	00db      	lsls	r3, r3, #3
 800833a:	440b      	add	r3, r1
 800833c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008340:	7bfa      	ldrb	r2, [r7, #15]
 8008342:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008344:	7bfa      	ldrb	r2, [r7, #15]
 8008346:	6879      	ldr	r1, [r7, #4]
 8008348:	4613      	mov	r3, r2
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	4413      	add	r3, r2
 800834e:	00db      	lsls	r3, r3, #3
 8008350:	440b      	add	r3, r1
 8008352:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8008356:	2200      	movs	r2, #0
 8008358:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800835a:	7bfa      	ldrb	r2, [r7, #15]
 800835c:	6879      	ldr	r1, [r7, #4]
 800835e:	4613      	mov	r3, r2
 8008360:	009b      	lsls	r3, r3, #2
 8008362:	4413      	add	r3, r2
 8008364:	00db      	lsls	r3, r3, #3
 8008366:	440b      	add	r3, r1
 8008368:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800836c:	2200      	movs	r2, #0
 800836e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008370:	7bfa      	ldrb	r2, [r7, #15]
 8008372:	6879      	ldr	r1, [r7, #4]
 8008374:	4613      	mov	r3, r2
 8008376:	009b      	lsls	r3, r3, #2
 8008378:	4413      	add	r3, r2
 800837a:	00db      	lsls	r3, r3, #3
 800837c:	440b      	add	r3, r1
 800837e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008382:	2200      	movs	r2, #0
 8008384:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008386:	7bfa      	ldrb	r2, [r7, #15]
 8008388:	6879      	ldr	r1, [r7, #4]
 800838a:	4613      	mov	r3, r2
 800838c:	009b      	lsls	r3, r3, #2
 800838e:	4413      	add	r3, r2
 8008390:	00db      	lsls	r3, r3, #3
 8008392:	440b      	add	r3, r1
 8008394:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8008398:	2200      	movs	r2, #0
 800839a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800839c:	7bfb      	ldrb	r3, [r7, #15]
 800839e:	3301      	adds	r3, #1
 80083a0:	73fb      	strb	r3, [r7, #15]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	791b      	ldrb	r3, [r3, #4]
 80083a6:	7bfa      	ldrb	r2, [r7, #15]
 80083a8:	429a      	cmp	r2, r3
 80083aa:	d3b5      	bcc.n	8008318 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6818      	ldr	r0, [r3, #0]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	3304      	adds	r3, #4
 80083b4:	e893 0006 	ldmia.w	r3, {r1, r2}
 80083b8:	f004 fa10 	bl	800c7dc <USB_DevInit>

  hpcd->USB_Address = 0U;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2200      	movs	r2, #0
 80083c0:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2201      	movs	r2, #1
 80083c6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	7a9b      	ldrb	r3, [r3, #10]
 80083ce:	2b01      	cmp	r3, #1
 80083d0:	d102      	bne.n	80083d8 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f001 fc0e 	bl	8009bf4 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80083d8:	2300      	movs	r3, #0
}
 80083da:	4618      	mov	r0, r3
 80083dc:	3710      	adds	r7, #16
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd80      	pop	{r7, pc}

080083e2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80083e2:	b580      	push	{r7, lr}
 80083e4:	b082      	sub	sp, #8
 80083e6:	af00      	add	r7, sp, #0
 80083e8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d101      	bne.n	80083f8 <HAL_PCD_Start+0x16>
 80083f4:	2302      	movs	r3, #2
 80083f6:	e012      	b.n	800841e <HAL_PCD_Start+0x3c>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2201      	movs	r2, #1
 80083fc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4618      	mov	r0, r3
 8008406:	f004 f9b7 	bl	800c778 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4618      	mov	r0, r3
 8008410:	f005 ff94 	bl	800e33c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2200      	movs	r2, #0
 8008418:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800841c:	2300      	movs	r3, #0
}
 800841e:	4618      	mov	r0, r3
 8008420:	3708      	adds	r7, #8
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}

08008426 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008426:	b580      	push	{r7, lr}
 8008428:	b084      	sub	sp, #16
 800842a:	af00      	add	r7, sp, #0
 800842c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4618      	mov	r0, r3
 8008434:	f005 ff99 	bl	800e36a <USB_ReadInterrupts>
 8008438:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008440:	2b00      	cmp	r3, #0
 8008442:	d003      	beq.n	800844c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f000 fb06 	bl	8008a56 <PCD_EP_ISR_Handler>

    return;
 800844a:	e110      	b.n	800866e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008452:	2b00      	cmp	r3, #0
 8008454:	d013      	beq.n	800847e <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800845e:	b29a      	uxth	r2, r3
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008468:	b292      	uxth	r2, r2
 800846a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f007 ff6b 	bl	801034a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8008474:	2100      	movs	r1, #0
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f000 f8fc 	bl	8008674 <HAL_PCD_SetAddress>

    return;
 800847c:	e0f7      	b.n	800866e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008484:	2b00      	cmp	r3, #0
 8008486:	d00c      	beq.n	80084a2 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008490:	b29a      	uxth	r2, r3
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800849a:	b292      	uxth	r2, r2
 800849c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80084a0:	e0e5      	b.n	800866e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d00c      	beq.n	80084c6 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80084b4:	b29a      	uxth	r2, r3
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80084be:	b292      	uxth	r2, r2
 80084c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80084c4:	e0d3      	b.n	800866e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d034      	beq.n	800853a <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80084d8:	b29a      	uxth	r2, r3
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f022 0204 	bic.w	r2, r2, #4
 80084e2:	b292      	uxth	r2, r2
 80084e4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80084f0:	b29a      	uxth	r2, r3
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f022 0208 	bic.w	r2, r2, #8
 80084fa:	b292      	uxth	r2, r2
 80084fc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8008506:	2b01      	cmp	r3, #1
 8008508:	d107      	bne.n	800851a <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2200      	movs	r2, #0
 800850e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008512:	2100      	movs	r1, #0
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f008 f90b 	bl	8010730 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f007 ff4e 	bl	80103bc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008528:	b29a      	uxth	r2, r3
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008532:	b292      	uxth	r2, r2
 8008534:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008538:	e099      	b.n	800866e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008540:	2b00      	cmp	r3, #0
 8008542:	d027      	beq.n	8008594 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800854c:	b29a      	uxth	r2, r3
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f042 0208 	orr.w	r2, r2, #8
 8008556:	b292      	uxth	r2, r2
 8008558:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008564:	b29a      	uxth	r2, r3
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800856e:	b292      	uxth	r2, r2
 8008570:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800857c:	b29a      	uxth	r2, r3
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f042 0204 	orr.w	r2, r2, #4
 8008586:	b292      	uxth	r2, r2
 8008588:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f007 fefb 	bl	8010388 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8008592:	e06c      	b.n	800866e <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800859a:	2b00      	cmp	r3, #0
 800859c:	d040      	beq.n	8008620 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80085a6:	b29a      	uxth	r2, r3
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80085b0:	b292      	uxth	r2, r2
 80085b2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d12b      	bne.n	8008618 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80085c8:	b29a      	uxth	r2, r3
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f042 0204 	orr.w	r2, r2, #4
 80085d2:	b292      	uxth	r2, r2
 80085d4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80085e0:	b29a      	uxth	r2, r3
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f042 0208 	orr.w	r2, r2, #8
 80085ea:	b292      	uxth	r2, r2
 80085ec:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2201      	movs	r2, #1
 80085f4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008600:	b29b      	uxth	r3, r3
 8008602:	089b      	lsrs	r3, r3, #2
 8008604:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800860e:	2101      	movs	r1, #1
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f008 f88d 	bl	8010730 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8008616:	e02a      	b.n	800866e <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f007 feb5 	bl	8010388 <HAL_PCD_SuspendCallback>
    return;
 800861e:	e026      	b.n	800866e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008626:	2b00      	cmp	r3, #0
 8008628:	d00f      	beq.n	800864a <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008632:	b29a      	uxth	r2, r3
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800863c:	b292      	uxth	r2, r2
 800863e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f007 fe73 	bl	801032e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8008648:	e011      	b.n	800866e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008650:	2b00      	cmp	r3, #0
 8008652:	d00c      	beq.n	800866e <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800865c:	b29a      	uxth	r2, r3
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008666:	b292      	uxth	r2, r2
 8008668:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800866c:	bf00      	nop
  }
}
 800866e:	3710      	adds	r7, #16
 8008670:	46bd      	mov	sp, r7
 8008672:	bd80      	pop	{r7, pc}

08008674 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b082      	sub	sp, #8
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
 800867c:	460b      	mov	r3, r1
 800867e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008686:	2b01      	cmp	r3, #1
 8008688:	d101      	bne.n	800868e <HAL_PCD_SetAddress+0x1a>
 800868a:	2302      	movs	r3, #2
 800868c:	e012      	b.n	80086b4 <HAL_PCD_SetAddress+0x40>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2201      	movs	r2, #1
 8008692:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	78fa      	ldrb	r2, [r7, #3]
 800869a:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	78fa      	ldrb	r2, [r7, #3]
 80086a2:	4611      	mov	r1, r2
 80086a4:	4618      	mov	r0, r3
 80086a6:	f005 fe35 	bl	800e314 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2200      	movs	r2, #0
 80086ae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80086b2:	2300      	movs	r3, #0
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3708      	adds	r7, #8
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}

080086bc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b084      	sub	sp, #16
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
 80086c4:	4608      	mov	r0, r1
 80086c6:	4611      	mov	r1, r2
 80086c8:	461a      	mov	r2, r3
 80086ca:	4603      	mov	r3, r0
 80086cc:	70fb      	strb	r3, [r7, #3]
 80086ce:	460b      	mov	r3, r1
 80086d0:	803b      	strh	r3, [r7, #0]
 80086d2:	4613      	mov	r3, r2
 80086d4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80086d6:	2300      	movs	r3, #0
 80086d8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80086da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	da0e      	bge.n	8008700 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80086e2:	78fb      	ldrb	r3, [r7, #3]
 80086e4:	f003 0207 	and.w	r2, r3, #7
 80086e8:	4613      	mov	r3, r2
 80086ea:	009b      	lsls	r3, r3, #2
 80086ec:	4413      	add	r3, r2
 80086ee:	00db      	lsls	r3, r3, #3
 80086f0:	3310      	adds	r3, #16
 80086f2:	687a      	ldr	r2, [r7, #4]
 80086f4:	4413      	add	r3, r2
 80086f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	2201      	movs	r2, #1
 80086fc:	705a      	strb	r2, [r3, #1]
 80086fe:	e00e      	b.n	800871e <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008700:	78fb      	ldrb	r3, [r7, #3]
 8008702:	f003 0207 	and.w	r2, r3, #7
 8008706:	4613      	mov	r3, r2
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	4413      	add	r3, r2
 800870c:	00db      	lsls	r3, r3, #3
 800870e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008712:	687a      	ldr	r2, [r7, #4]
 8008714:	4413      	add	r3, r2
 8008716:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	2200      	movs	r2, #0
 800871c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800871e:	78fb      	ldrb	r3, [r7, #3]
 8008720:	f003 0307 	and.w	r3, r3, #7
 8008724:	b2da      	uxtb	r2, r3
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800872a:	883b      	ldrh	r3, [r7, #0]
 800872c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	78ba      	ldrb	r2, [r7, #2]
 8008738:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800873a:	78bb      	ldrb	r3, [r7, #2]
 800873c:	2b02      	cmp	r3, #2
 800873e:	d102      	bne.n	8008746 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2200      	movs	r2, #0
 8008744:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800874c:	2b01      	cmp	r3, #1
 800874e:	d101      	bne.n	8008754 <HAL_PCD_EP_Open+0x98>
 8008750:	2302      	movs	r3, #2
 8008752:	e00e      	b.n	8008772 <HAL_PCD_EP_Open+0xb6>
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2201      	movs	r2, #1
 8008758:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	68f9      	ldr	r1, [r7, #12]
 8008762:	4618      	mov	r0, r3
 8008764:	f004 f858 	bl	800c818 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2200      	movs	r2, #0
 800876c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8008770:	7afb      	ldrb	r3, [r7, #11]
}
 8008772:	4618      	mov	r0, r3
 8008774:	3710      	adds	r7, #16
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}

0800877a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800877a:	b580      	push	{r7, lr}
 800877c:	b084      	sub	sp, #16
 800877e:	af00      	add	r7, sp, #0
 8008780:	6078      	str	r0, [r7, #4]
 8008782:	460b      	mov	r3, r1
 8008784:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008786:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800878a:	2b00      	cmp	r3, #0
 800878c:	da0e      	bge.n	80087ac <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800878e:	78fb      	ldrb	r3, [r7, #3]
 8008790:	f003 0207 	and.w	r2, r3, #7
 8008794:	4613      	mov	r3, r2
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	4413      	add	r3, r2
 800879a:	00db      	lsls	r3, r3, #3
 800879c:	3310      	adds	r3, #16
 800879e:	687a      	ldr	r2, [r7, #4]
 80087a0:	4413      	add	r3, r2
 80087a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	2201      	movs	r2, #1
 80087a8:	705a      	strb	r2, [r3, #1]
 80087aa:	e00e      	b.n	80087ca <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80087ac:	78fb      	ldrb	r3, [r7, #3]
 80087ae:	f003 0207 	and.w	r2, r3, #7
 80087b2:	4613      	mov	r3, r2
 80087b4:	009b      	lsls	r3, r3, #2
 80087b6:	4413      	add	r3, r2
 80087b8:	00db      	lsls	r3, r3, #3
 80087ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80087be:	687a      	ldr	r2, [r7, #4]
 80087c0:	4413      	add	r3, r2
 80087c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2200      	movs	r2, #0
 80087c8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80087ca:	78fb      	ldrb	r3, [r7, #3]
 80087cc:	f003 0307 	and.w	r3, r3, #7
 80087d0:	b2da      	uxtb	r2, r3
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80087dc:	2b01      	cmp	r3, #1
 80087de:	d101      	bne.n	80087e4 <HAL_PCD_EP_Close+0x6a>
 80087e0:	2302      	movs	r3, #2
 80087e2:	e00e      	b.n	8008802 <HAL_PCD_EP_Close+0x88>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2201      	movs	r2, #1
 80087e8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	68f9      	ldr	r1, [r7, #12]
 80087f2:	4618      	mov	r0, r3
 80087f4:	f004 fcf8 	bl	800d1e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2200      	movs	r2, #0
 80087fc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8008800:	2300      	movs	r3, #0
}
 8008802:	4618      	mov	r0, r3
 8008804:	3710      	adds	r7, #16
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}

0800880a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800880a:	b580      	push	{r7, lr}
 800880c:	b086      	sub	sp, #24
 800880e:	af00      	add	r7, sp, #0
 8008810:	60f8      	str	r0, [r7, #12]
 8008812:	607a      	str	r2, [r7, #4]
 8008814:	603b      	str	r3, [r7, #0]
 8008816:	460b      	mov	r3, r1
 8008818:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800881a:	7afb      	ldrb	r3, [r7, #11]
 800881c:	f003 0207 	and.w	r2, r3, #7
 8008820:	4613      	mov	r3, r2
 8008822:	009b      	lsls	r3, r3, #2
 8008824:	4413      	add	r3, r2
 8008826:	00db      	lsls	r3, r3, #3
 8008828:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800882c:	68fa      	ldr	r2, [r7, #12]
 800882e:	4413      	add	r3, r2
 8008830:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	687a      	ldr	r2, [r7, #4]
 8008836:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	683a      	ldr	r2, [r7, #0]
 800883c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	2200      	movs	r2, #0
 8008842:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8008844:	697b      	ldr	r3, [r7, #20]
 8008846:	2200      	movs	r2, #0
 8008848:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800884a:	7afb      	ldrb	r3, [r7, #11]
 800884c:	f003 0307 	and.w	r3, r3, #7
 8008850:	b2da      	uxtb	r2, r3
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	6979      	ldr	r1, [r7, #20]
 800885c:	4618      	mov	r0, r3
 800885e:	f004 feb0 	bl	800d5c2 <USB_EPStartXfer>

  return HAL_OK;
 8008862:	2300      	movs	r3, #0
}
 8008864:	4618      	mov	r0, r3
 8008866:	3718      	adds	r7, #24
 8008868:	46bd      	mov	sp, r7
 800886a:	bd80      	pop	{r7, pc}

0800886c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800886c:	b480      	push	{r7}
 800886e:	b083      	sub	sp, #12
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	460b      	mov	r3, r1
 8008876:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008878:	78fb      	ldrb	r3, [r7, #3]
 800887a:	f003 0207 	and.w	r2, r3, #7
 800887e:	6879      	ldr	r1, [r7, #4]
 8008880:	4613      	mov	r3, r2
 8008882:	009b      	lsls	r3, r3, #2
 8008884:	4413      	add	r3, r2
 8008886:	00db      	lsls	r3, r3, #3
 8008888:	440b      	add	r3, r1
 800888a:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800888e:	681b      	ldr	r3, [r3, #0]
}
 8008890:	4618      	mov	r0, r3
 8008892:	370c      	adds	r7, #12
 8008894:	46bd      	mov	sp, r7
 8008896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889a:	4770      	bx	lr

0800889c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b086      	sub	sp, #24
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	60f8      	str	r0, [r7, #12]
 80088a4:	607a      	str	r2, [r7, #4]
 80088a6:	603b      	str	r3, [r7, #0]
 80088a8:	460b      	mov	r3, r1
 80088aa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80088ac:	7afb      	ldrb	r3, [r7, #11]
 80088ae:	f003 0207 	and.w	r2, r3, #7
 80088b2:	4613      	mov	r3, r2
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	4413      	add	r3, r2
 80088b8:	00db      	lsls	r3, r3, #3
 80088ba:	3310      	adds	r3, #16
 80088bc:	68fa      	ldr	r2, [r7, #12]
 80088be:	4413      	add	r3, r2
 80088c0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	683a      	ldr	r2, [r7, #0]
 80088cc:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80088ce:	697b      	ldr	r3, [r7, #20]
 80088d0:	2201      	movs	r2, #1
 80088d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80088d6:	697b      	ldr	r3, [r7, #20]
 80088d8:	683a      	ldr	r2, [r7, #0]
 80088da:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	2200      	movs	r2, #0
 80088e0:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	2201      	movs	r2, #1
 80088e6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80088e8:	7afb      	ldrb	r3, [r7, #11]
 80088ea:	f003 0307 	and.w	r3, r3, #7
 80088ee:	b2da      	uxtb	r2, r3
 80088f0:	697b      	ldr	r3, [r7, #20]
 80088f2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	6979      	ldr	r1, [r7, #20]
 80088fa:	4618      	mov	r0, r3
 80088fc:	f004 fe61 	bl	800d5c2 <USB_EPStartXfer>

  return HAL_OK;
 8008900:	2300      	movs	r3, #0
}
 8008902:	4618      	mov	r0, r3
 8008904:	3718      	adds	r7, #24
 8008906:	46bd      	mov	sp, r7
 8008908:	bd80      	pop	{r7, pc}

0800890a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800890a:	b580      	push	{r7, lr}
 800890c:	b084      	sub	sp, #16
 800890e:	af00      	add	r7, sp, #0
 8008910:	6078      	str	r0, [r7, #4]
 8008912:	460b      	mov	r3, r1
 8008914:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008916:	78fb      	ldrb	r3, [r7, #3]
 8008918:	f003 0307 	and.w	r3, r3, #7
 800891c:	687a      	ldr	r2, [r7, #4]
 800891e:	7912      	ldrb	r2, [r2, #4]
 8008920:	4293      	cmp	r3, r2
 8008922:	d901      	bls.n	8008928 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008924:	2301      	movs	r3, #1
 8008926:	e03e      	b.n	80089a6 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008928:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800892c:	2b00      	cmp	r3, #0
 800892e:	da0e      	bge.n	800894e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008930:	78fb      	ldrb	r3, [r7, #3]
 8008932:	f003 0207 	and.w	r2, r3, #7
 8008936:	4613      	mov	r3, r2
 8008938:	009b      	lsls	r3, r3, #2
 800893a:	4413      	add	r3, r2
 800893c:	00db      	lsls	r3, r3, #3
 800893e:	3310      	adds	r3, #16
 8008940:	687a      	ldr	r2, [r7, #4]
 8008942:	4413      	add	r3, r2
 8008944:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2201      	movs	r2, #1
 800894a:	705a      	strb	r2, [r3, #1]
 800894c:	e00c      	b.n	8008968 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800894e:	78fa      	ldrb	r2, [r7, #3]
 8008950:	4613      	mov	r3, r2
 8008952:	009b      	lsls	r3, r3, #2
 8008954:	4413      	add	r3, r2
 8008956:	00db      	lsls	r3, r3, #3
 8008958:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800895c:	687a      	ldr	r2, [r7, #4]
 800895e:	4413      	add	r3, r2
 8008960:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	2200      	movs	r2, #0
 8008966:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2201      	movs	r2, #1
 800896c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800896e:	78fb      	ldrb	r3, [r7, #3]
 8008970:	f003 0307 	and.w	r3, r3, #7
 8008974:	b2da      	uxtb	r2, r3
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008980:	2b01      	cmp	r3, #1
 8008982:	d101      	bne.n	8008988 <HAL_PCD_EP_SetStall+0x7e>
 8008984:	2302      	movs	r3, #2
 8008986:	e00e      	b.n	80089a6 <HAL_PCD_EP_SetStall+0x9c>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2201      	movs	r2, #1
 800898c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	68f9      	ldr	r1, [r7, #12]
 8008996:	4618      	mov	r0, r3
 8008998:	f005 fbc2 	bl	800e120 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2200      	movs	r2, #0
 80089a0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80089a4:	2300      	movs	r3, #0
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3710      	adds	r7, #16
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}

080089ae <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80089ae:	b580      	push	{r7, lr}
 80089b0:	b084      	sub	sp, #16
 80089b2:	af00      	add	r7, sp, #0
 80089b4:	6078      	str	r0, [r7, #4]
 80089b6:	460b      	mov	r3, r1
 80089b8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80089ba:	78fb      	ldrb	r3, [r7, #3]
 80089bc:	f003 030f 	and.w	r3, r3, #15
 80089c0:	687a      	ldr	r2, [r7, #4]
 80089c2:	7912      	ldrb	r2, [r2, #4]
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d901      	bls.n	80089cc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80089c8:	2301      	movs	r3, #1
 80089ca:	e040      	b.n	8008a4e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80089cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	da0e      	bge.n	80089f2 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80089d4:	78fb      	ldrb	r3, [r7, #3]
 80089d6:	f003 0207 	and.w	r2, r3, #7
 80089da:	4613      	mov	r3, r2
 80089dc:	009b      	lsls	r3, r3, #2
 80089de:	4413      	add	r3, r2
 80089e0:	00db      	lsls	r3, r3, #3
 80089e2:	3310      	adds	r3, #16
 80089e4:	687a      	ldr	r2, [r7, #4]
 80089e6:	4413      	add	r3, r2
 80089e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2201      	movs	r2, #1
 80089ee:	705a      	strb	r2, [r3, #1]
 80089f0:	e00e      	b.n	8008a10 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80089f2:	78fb      	ldrb	r3, [r7, #3]
 80089f4:	f003 0207 	and.w	r2, r3, #7
 80089f8:	4613      	mov	r3, r2
 80089fa:	009b      	lsls	r3, r3, #2
 80089fc:	4413      	add	r3, r2
 80089fe:	00db      	lsls	r3, r3, #3
 8008a00:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008a04:	687a      	ldr	r2, [r7, #4]
 8008a06:	4413      	add	r3, r2
 8008a08:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2200      	movs	r2, #0
 8008a14:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008a16:	78fb      	ldrb	r3, [r7, #3]
 8008a18:	f003 0307 	and.w	r3, r3, #7
 8008a1c:	b2da      	uxtb	r2, r3
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008a28:	2b01      	cmp	r3, #1
 8008a2a:	d101      	bne.n	8008a30 <HAL_PCD_EP_ClrStall+0x82>
 8008a2c:	2302      	movs	r3, #2
 8008a2e:	e00e      	b.n	8008a4e <HAL_PCD_EP_ClrStall+0xa0>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2201      	movs	r2, #1
 8008a34:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	68f9      	ldr	r1, [r7, #12]
 8008a3e:	4618      	mov	r0, r3
 8008a40:	f005 fbbf 	bl	800e1c2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2200      	movs	r2, #0
 8008a48:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008a4c:	2300      	movs	r3, #0
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3710      	adds	r7, #16
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}

08008a56 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8008a56:	b580      	push	{r7, lr}
 8008a58:	b092      	sub	sp, #72	@ 0x48
 8008a5a:	af00      	add	r7, sp, #0
 8008a5c:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008a5e:	e333      	b.n	80090c8 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008a68:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8008a6a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008a6c:	b2db      	uxtb	r3, r3
 8008a6e:	f003 030f 	and.w	r3, r3, #15
 8008a72:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8008a76:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	f040 8108 	bne.w	8008c90 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8008a80:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008a82:	f003 0310 	and.w	r3, r3, #16
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d14c      	bne.n	8008b24 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	881b      	ldrh	r3, [r3, #0]
 8008a90:	b29b      	uxth	r3, r3
 8008a92:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008a96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a9a:	813b      	strh	r3, [r7, #8]
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681a      	ldr	r2, [r3, #0]
 8008aa0:	893b      	ldrh	r3, [r7, #8]
 8008aa2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008aa6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008aaa:	b29b      	uxth	r3, r3
 8008aac:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	3310      	adds	r3, #16
 8008ab2:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008abc:	b29b      	uxth	r3, r3
 8008abe:	461a      	mov	r2, r3
 8008ac0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	00db      	lsls	r3, r3, #3
 8008ac6:	4413      	add	r3, r2
 8008ac8:	687a      	ldr	r2, [r7, #4]
 8008aca:	6812      	ldr	r2, [r2, #0]
 8008acc:	4413      	add	r3, r2
 8008ace:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008ad2:	881b      	ldrh	r3, [r3, #0]
 8008ad4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008ad8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ada:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8008adc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ade:	695a      	ldr	r2, [r3, #20]
 8008ae0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ae2:	69db      	ldr	r3, [r3, #28]
 8008ae4:	441a      	add	r2, r3
 8008ae6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ae8:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8008aea:	2100      	movs	r1, #0
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f007 fc04 	bl	80102fa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	7b1b      	ldrb	r3, [r3, #12]
 8008af6:	b2db      	uxtb	r3, r3
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	f000 82e5 	beq.w	80090c8 <PCD_EP_ISR_Handler+0x672>
 8008afe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b00:	699b      	ldr	r3, [r3, #24]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	f040 82e0 	bne.w	80090c8 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	7b1b      	ldrb	r3, [r3, #12]
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008b12:	b2da      	uxtb	r2, r3
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	731a      	strb	r2, [r3, #12]
 8008b22:	e2d1      	b.n	80090c8 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008b2a:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	881b      	ldrh	r3, [r3, #0]
 8008b32:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8008b34:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008b36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d032      	beq.n	8008ba4 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b46:	b29b      	uxth	r3, r3
 8008b48:	461a      	mov	r2, r3
 8008b4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b4c:	781b      	ldrb	r3, [r3, #0]
 8008b4e:	00db      	lsls	r3, r3, #3
 8008b50:	4413      	add	r3, r2
 8008b52:	687a      	ldr	r2, [r7, #4]
 8008b54:	6812      	ldr	r2, [r2, #0]
 8008b56:	4413      	add	r3, r2
 8008b58:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008b5c:	881b      	ldrh	r3, [r3, #0]
 8008b5e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008b62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b64:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6818      	ldr	r0, [r3, #0]
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8008b70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b72:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8008b74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b76:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008b78:	b29b      	uxth	r3, r3
 8008b7a:	f005 fc49 	bl	800e410 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	881b      	ldrh	r3, [r3, #0]
 8008b84:	b29a      	uxth	r2, r3
 8008b86:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008b8a:	4013      	ands	r3, r2
 8008b8c:	817b      	strh	r3, [r7, #10]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	897a      	ldrh	r2, [r7, #10]
 8008b94:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008b98:	b292      	uxth	r2, r2
 8008b9a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f007 fb7f 	bl	80102a0 <HAL_PCD_SetupStageCallback>
 8008ba2:	e291      	b.n	80090c8 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008ba4:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	f280 828d 	bge.w	80090c8 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	881b      	ldrh	r3, [r3, #0]
 8008bb4:	b29a      	uxth	r2, r3
 8008bb6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008bba:	4013      	ands	r3, r2
 8008bbc:	81fb      	strh	r3, [r7, #14]
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	89fa      	ldrh	r2, [r7, #14]
 8008bc4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008bc8:	b292      	uxth	r2, r2
 8008bca:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bd4:	b29b      	uxth	r3, r3
 8008bd6:	461a      	mov	r2, r3
 8008bd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bda:	781b      	ldrb	r3, [r3, #0]
 8008bdc:	00db      	lsls	r3, r3, #3
 8008bde:	4413      	add	r3, r2
 8008be0:	687a      	ldr	r2, [r7, #4]
 8008be2:	6812      	ldr	r2, [r2, #0]
 8008be4:	4413      	add	r3, r2
 8008be6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008bea:	881b      	ldrh	r3, [r3, #0]
 8008bec:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008bf0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bf2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8008bf4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bf6:	69db      	ldr	r3, [r3, #28]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d019      	beq.n	8008c30 <PCD_EP_ISR_Handler+0x1da>
 8008bfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bfe:	695b      	ldr	r3, [r3, #20]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d015      	beq.n	8008c30 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6818      	ldr	r0, [r3, #0]
 8008c08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c0a:	6959      	ldr	r1, [r3, #20]
 8008c0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c0e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8008c10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c12:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008c14:	b29b      	uxth	r3, r3
 8008c16:	f005 fbfb 	bl	800e410 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8008c1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c1c:	695a      	ldr	r2, [r3, #20]
 8008c1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c20:	69db      	ldr	r3, [r3, #28]
 8008c22:	441a      	add	r2, r3
 8008c24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c26:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8008c28:	2100      	movs	r1, #0
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f007 fb4a 	bl	80102c4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	881b      	ldrh	r3, [r3, #0]
 8008c36:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8008c38:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008c3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	f040 8242 	bne.w	80090c8 <PCD_EP_ISR_Handler+0x672>
 8008c44:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008c46:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008c4a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008c4e:	f000 823b 	beq.w	80090c8 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	881b      	ldrh	r3, [r3, #0]
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c62:	81bb      	strh	r3, [r7, #12]
 8008c64:	89bb      	ldrh	r3, [r7, #12]
 8008c66:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008c6a:	81bb      	strh	r3, [r7, #12]
 8008c6c:	89bb      	ldrh	r3, [r7, #12]
 8008c6e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008c72:	81bb      	strh	r3, [r7, #12]
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681a      	ldr	r2, [r3, #0]
 8008c78:	89bb      	ldrh	r3, [r7, #12]
 8008c7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	8013      	strh	r3, [r2, #0]
 8008c8e:	e21b      	b.n	80090c8 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	461a      	mov	r2, r3
 8008c96:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008c9a:	009b      	lsls	r3, r3, #2
 8008c9c:	4413      	add	r3, r2
 8008c9e:	881b      	ldrh	r3, [r3, #0]
 8008ca0:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008ca2:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	f280 80f1 	bge.w	8008e8e <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	461a      	mov	r2, r3
 8008cb2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008cb6:	009b      	lsls	r3, r3, #2
 8008cb8:	4413      	add	r3, r2
 8008cba:	881b      	ldrh	r3, [r3, #0]
 8008cbc:	b29a      	uxth	r2, r3
 8008cbe:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008cc2:	4013      	ands	r3, r2
 8008cc4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	461a      	mov	r2, r3
 8008ccc:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008cd0:	009b      	lsls	r3, r3, #2
 8008cd2:	4413      	add	r3, r2
 8008cd4:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8008cd6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008cda:	b292      	uxth	r2, r2
 8008cdc:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8008cde:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8008ce2:	4613      	mov	r3, r2
 8008ce4:	009b      	lsls	r3, r3, #2
 8008ce6:	4413      	add	r3, r2
 8008ce8:	00db      	lsls	r3, r3, #3
 8008cea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008cee:	687a      	ldr	r2, [r7, #4]
 8008cf0:	4413      	add	r3, r2
 8008cf2:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8008cf4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cf6:	7b1b      	ldrb	r3, [r3, #12]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d123      	bne.n	8008d44 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d04:	b29b      	uxth	r3, r3
 8008d06:	461a      	mov	r2, r3
 8008d08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d0a:	781b      	ldrb	r3, [r3, #0]
 8008d0c:	00db      	lsls	r3, r3, #3
 8008d0e:	4413      	add	r3, r2
 8008d10:	687a      	ldr	r2, [r7, #4]
 8008d12:	6812      	ldr	r2, [r2, #0]
 8008d14:	4413      	add	r3, r2
 8008d16:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008d1a:	881b      	ldrh	r3, [r3, #0]
 8008d1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d20:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8008d24:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	f000 808b 	beq.w	8008e44 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6818      	ldr	r0, [r3, #0]
 8008d32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d34:	6959      	ldr	r1, [r3, #20]
 8008d36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d38:	88da      	ldrh	r2, [r3, #6]
 8008d3a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008d3e:	f005 fb67 	bl	800e410 <USB_ReadPMA>
 8008d42:	e07f      	b.n	8008e44 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8008d44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d46:	78db      	ldrb	r3, [r3, #3]
 8008d48:	2b02      	cmp	r3, #2
 8008d4a:	d109      	bne.n	8008d60 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8008d4c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008d4e:	461a      	mov	r2, r3
 8008d50:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f000 f9c6 	bl	80090e4 <HAL_PCD_EP_DB_Receive>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8008d5e:	e071      	b.n	8008e44 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	461a      	mov	r2, r3
 8008d66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d68:	781b      	ldrb	r3, [r3, #0]
 8008d6a:	009b      	lsls	r3, r3, #2
 8008d6c:	4413      	add	r3, r2
 8008d6e:	881b      	ldrh	r3, [r3, #0]
 8008d70:	b29b      	uxth	r3, r3
 8008d72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d7a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	461a      	mov	r2, r3
 8008d82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d84:	781b      	ldrb	r3, [r3, #0]
 8008d86:	009b      	lsls	r3, r3, #2
 8008d88:	441a      	add	r2, r3
 8008d8a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008d8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d98:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008d9c:	b29b      	uxth	r3, r3
 8008d9e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	461a      	mov	r2, r3
 8008da6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008da8:	781b      	ldrb	r3, [r3, #0]
 8008daa:	009b      	lsls	r3, r3, #2
 8008dac:	4413      	add	r3, r2
 8008dae:	881b      	ldrh	r3, [r3, #0]
 8008db0:	b29b      	uxth	r3, r3
 8008db2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d022      	beq.n	8008e00 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008dc2:	b29b      	uxth	r3, r3
 8008dc4:	461a      	mov	r2, r3
 8008dc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	00db      	lsls	r3, r3, #3
 8008dcc:	4413      	add	r3, r2
 8008dce:	687a      	ldr	r2, [r7, #4]
 8008dd0:	6812      	ldr	r2, [r2, #0]
 8008dd2:	4413      	add	r3, r2
 8008dd4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008dd8:	881b      	ldrh	r3, [r3, #0]
 8008dda:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008dde:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8008de2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d02c      	beq.n	8008e44 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6818      	ldr	r0, [r3, #0]
 8008dee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008df0:	6959      	ldr	r1, [r3, #20]
 8008df2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008df4:	891a      	ldrh	r2, [r3, #8]
 8008df6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008dfa:	f005 fb09 	bl	800e410 <USB_ReadPMA>
 8008dfe:	e021      	b.n	8008e44 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e08:	b29b      	uxth	r3, r3
 8008e0a:	461a      	mov	r2, r3
 8008e0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	00db      	lsls	r3, r3, #3
 8008e12:	4413      	add	r3, r2
 8008e14:	687a      	ldr	r2, [r7, #4]
 8008e16:	6812      	ldr	r2, [r2, #0]
 8008e18:	4413      	add	r3, r2
 8008e1a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008e1e:	881b      	ldrh	r3, [r3, #0]
 8008e20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e24:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8008e28:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d009      	beq.n	8008e44 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6818      	ldr	r0, [r3, #0]
 8008e34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e36:	6959      	ldr	r1, [r3, #20]
 8008e38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e3a:	895a      	ldrh	r2, [r3, #10]
 8008e3c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008e40:	f005 fae6 	bl	800e410 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8008e44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e46:	69da      	ldr	r2, [r3, #28]
 8008e48:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008e4c:	441a      	add	r2, r3
 8008e4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e50:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8008e52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e54:	695a      	ldr	r2, [r3, #20]
 8008e56:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008e5a:	441a      	add	r2, r3
 8008e5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e5e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8008e60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e62:	699b      	ldr	r3, [r3, #24]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d005      	beq.n	8008e74 <PCD_EP_ISR_Handler+0x41e>
 8008e68:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008e6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e6e:	691b      	ldr	r3, [r3, #16]
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d206      	bcs.n	8008e82 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008e74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e76:	781b      	ldrb	r3, [r3, #0]
 8008e78:	4619      	mov	r1, r3
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	f007 fa22 	bl	80102c4 <HAL_PCD_DataOutStageCallback>
 8008e80:	e005      	b.n	8008e8e <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f004 fb9a 	bl	800d5c2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8008e8e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008e90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	f000 8117 	beq.w	80090c8 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8008e9a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8008e9e:	4613      	mov	r3, r2
 8008ea0:	009b      	lsls	r3, r3, #2
 8008ea2:	4413      	add	r3, r2
 8008ea4:	00db      	lsls	r3, r3, #3
 8008ea6:	3310      	adds	r3, #16
 8008ea8:	687a      	ldr	r2, [r7, #4]
 8008eaa:	4413      	add	r3, r2
 8008eac:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	461a      	mov	r2, r3
 8008eb4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008eb8:	009b      	lsls	r3, r3, #2
 8008eba:	4413      	add	r3, r2
 8008ebc:	881b      	ldrh	r3, [r3, #0]
 8008ebe:	b29b      	uxth	r3, r3
 8008ec0:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008ec4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ec8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	461a      	mov	r2, r3
 8008ed0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008ed4:	009b      	lsls	r3, r3, #2
 8008ed6:	441a      	add	r2, r3
 8008ed8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008eda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ede:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ee2:	b29b      	uxth	r3, r3
 8008ee4:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8008ee6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ee8:	78db      	ldrb	r3, [r3, #3]
 8008eea:	2b01      	cmp	r3, #1
 8008eec:	f040 80a1 	bne.w	8009032 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8008ef0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8008ef6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ef8:	7b1b      	ldrb	r3, [r3, #12]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	f000 8092 	beq.w	8009024 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008f00:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008f02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d046      	beq.n	8008f98 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008f0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f0c:	785b      	ldrb	r3, [r3, #1]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d126      	bne.n	8008f60 <PCD_EP_ISR_Handler+0x50a>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	617b      	str	r3, [r7, #20]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f20:	b29b      	uxth	r3, r3
 8008f22:	461a      	mov	r2, r3
 8008f24:	697b      	ldr	r3, [r7, #20]
 8008f26:	4413      	add	r3, r2
 8008f28:	617b      	str	r3, [r7, #20]
 8008f2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f2c:	781b      	ldrb	r3, [r3, #0]
 8008f2e:	00da      	lsls	r2, r3, #3
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	4413      	add	r3, r2
 8008f34:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008f38:	613b      	str	r3, [r7, #16]
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	881b      	ldrh	r3, [r3, #0]
 8008f3e:	b29b      	uxth	r3, r3
 8008f40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f44:	b29a      	uxth	r2, r3
 8008f46:	693b      	ldr	r3, [r7, #16]
 8008f48:	801a      	strh	r2, [r3, #0]
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	881b      	ldrh	r3, [r3, #0]
 8008f4e:	b29b      	uxth	r3, r3
 8008f50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f58:	b29a      	uxth	r2, r3
 8008f5a:	693b      	ldr	r3, [r7, #16]
 8008f5c:	801a      	strh	r2, [r3, #0]
 8008f5e:	e061      	b.n	8009024 <PCD_EP_ISR_Handler+0x5ce>
 8008f60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f62:	785b      	ldrb	r3, [r3, #1]
 8008f64:	2b01      	cmp	r3, #1
 8008f66:	d15d      	bne.n	8009024 <PCD_EP_ISR_Handler+0x5ce>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	61fb      	str	r3, [r7, #28]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f76:	b29b      	uxth	r3, r3
 8008f78:	461a      	mov	r2, r3
 8008f7a:	69fb      	ldr	r3, [r7, #28]
 8008f7c:	4413      	add	r3, r2
 8008f7e:	61fb      	str	r3, [r7, #28]
 8008f80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f82:	781b      	ldrb	r3, [r3, #0]
 8008f84:	00da      	lsls	r2, r3, #3
 8008f86:	69fb      	ldr	r3, [r7, #28]
 8008f88:	4413      	add	r3, r2
 8008f8a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008f8e:	61bb      	str	r3, [r7, #24]
 8008f90:	69bb      	ldr	r3, [r7, #24]
 8008f92:	2200      	movs	r2, #0
 8008f94:	801a      	strh	r2, [r3, #0]
 8008f96:	e045      	b.n	8009024 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fa0:	785b      	ldrb	r3, [r3, #1]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d126      	bne.n	8008ff4 <PCD_EP_ISR_Handler+0x59e>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fb4:	b29b      	uxth	r3, r3
 8008fb6:	461a      	mov	r2, r3
 8008fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fba:	4413      	add	r3, r2
 8008fbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fc0:	781b      	ldrb	r3, [r3, #0]
 8008fc2:	00da      	lsls	r2, r3, #3
 8008fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc6:	4413      	add	r3, r2
 8008fc8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008fcc:	623b      	str	r3, [r7, #32]
 8008fce:	6a3b      	ldr	r3, [r7, #32]
 8008fd0:	881b      	ldrh	r3, [r3, #0]
 8008fd2:	b29b      	uxth	r3, r3
 8008fd4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008fd8:	b29a      	uxth	r2, r3
 8008fda:	6a3b      	ldr	r3, [r7, #32]
 8008fdc:	801a      	strh	r2, [r3, #0]
 8008fde:	6a3b      	ldr	r3, [r7, #32]
 8008fe0:	881b      	ldrh	r3, [r3, #0]
 8008fe2:	b29b      	uxth	r3, r3
 8008fe4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008fe8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008fec:	b29a      	uxth	r2, r3
 8008fee:	6a3b      	ldr	r3, [r7, #32]
 8008ff0:	801a      	strh	r2, [r3, #0]
 8008ff2:	e017      	b.n	8009024 <PCD_EP_ISR_Handler+0x5ce>
 8008ff4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ff6:	785b      	ldrb	r3, [r3, #1]
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d113      	bne.n	8009024 <PCD_EP_ISR_Handler+0x5ce>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009004:	b29b      	uxth	r3, r3
 8009006:	461a      	mov	r2, r3
 8009008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800900a:	4413      	add	r3, r2
 800900c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800900e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	00da      	lsls	r2, r3, #3
 8009014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009016:	4413      	add	r3, r2
 8009018:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800901c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800901e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009020:	2200      	movs	r2, #0
 8009022:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009024:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009026:	781b      	ldrb	r3, [r3, #0]
 8009028:	4619      	mov	r1, r3
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f007 f965 	bl	80102fa <HAL_PCD_DataInStageCallback>
 8009030:	e04a      	b.n	80090c8 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8009032:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009038:	2b00      	cmp	r3, #0
 800903a:	d13f      	bne.n	80090bc <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009044:	b29b      	uxth	r3, r3
 8009046:	461a      	mov	r2, r3
 8009048:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	00db      	lsls	r3, r3, #3
 800904e:	4413      	add	r3, r2
 8009050:	687a      	ldr	r2, [r7, #4]
 8009052:	6812      	ldr	r2, [r2, #0]
 8009054:	4413      	add	r3, r2
 8009056:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800905a:	881b      	ldrh	r3, [r3, #0]
 800905c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009060:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8009062:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009064:	699a      	ldr	r2, [r3, #24]
 8009066:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009068:	429a      	cmp	r2, r3
 800906a:	d906      	bls.n	800907a <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800906c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800906e:	699a      	ldr	r2, [r3, #24]
 8009070:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009072:	1ad2      	subs	r2, r2, r3
 8009074:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009076:	619a      	str	r2, [r3, #24]
 8009078:	e002      	b.n	8009080 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800907a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800907c:	2200      	movs	r2, #0
 800907e:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8009080:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009082:	699b      	ldr	r3, [r3, #24]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d106      	bne.n	8009096 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009088:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800908a:	781b      	ldrb	r3, [r3, #0]
 800908c:	4619      	mov	r1, r3
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f007 f933 	bl	80102fa <HAL_PCD_DataInStageCallback>
 8009094:	e018      	b.n	80090c8 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8009096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009098:	695a      	ldr	r2, [r3, #20]
 800909a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800909c:	441a      	add	r2, r3
 800909e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090a0:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80090a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090a4:	69da      	ldr	r2, [r3, #28]
 80090a6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80090a8:	441a      	add	r2, r3
 80090aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090ac:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80090b4:	4618      	mov	r0, r3
 80090b6:	f004 fa84 	bl	800d5c2 <USB_EPStartXfer>
 80090ba:	e005      	b.n	80090c8 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80090bc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80090be:	461a      	mov	r2, r3
 80090c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f000 f917 	bl	80092f6 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80090d0:	b29b      	uxth	r3, r3
 80090d2:	b21b      	sxth	r3, r3
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	f6ff acc3 	blt.w	8008a60 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80090da:	2300      	movs	r3, #0
}
 80090dc:	4618      	mov	r0, r3
 80090de:	3748      	adds	r7, #72	@ 0x48
 80090e0:	46bd      	mov	sp, r7
 80090e2:	bd80      	pop	{r7, pc}

080090e4 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b088      	sub	sp, #32
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	60f8      	str	r0, [r7, #12]
 80090ec:	60b9      	str	r1, [r7, #8]
 80090ee:	4613      	mov	r3, r2
 80090f0:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80090f2:	88fb      	ldrh	r3, [r7, #6]
 80090f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d07c      	beq.n	80091f6 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009104:	b29b      	uxth	r3, r3
 8009106:	461a      	mov	r2, r3
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	781b      	ldrb	r3, [r3, #0]
 800910c:	00db      	lsls	r3, r3, #3
 800910e:	4413      	add	r3, r2
 8009110:	68fa      	ldr	r2, [r7, #12]
 8009112:	6812      	ldr	r2, [r2, #0]
 8009114:	4413      	add	r3, r2
 8009116:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800911a:	881b      	ldrh	r3, [r3, #0]
 800911c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009120:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	699a      	ldr	r2, [r3, #24]
 8009126:	8b7b      	ldrh	r3, [r7, #26]
 8009128:	429a      	cmp	r2, r3
 800912a:	d306      	bcc.n	800913a <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800912c:	68bb      	ldr	r3, [r7, #8]
 800912e:	699a      	ldr	r2, [r3, #24]
 8009130:	8b7b      	ldrh	r3, [r7, #26]
 8009132:	1ad2      	subs	r2, r2, r3
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	619a      	str	r2, [r3, #24]
 8009138:	e002      	b.n	8009140 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	2200      	movs	r2, #0
 800913e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	699b      	ldr	r3, [r3, #24]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d123      	bne.n	8009190 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	461a      	mov	r2, r3
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	781b      	ldrb	r3, [r3, #0]
 8009152:	009b      	lsls	r3, r3, #2
 8009154:	4413      	add	r3, r2
 8009156:	881b      	ldrh	r3, [r3, #0]
 8009158:	b29b      	uxth	r3, r3
 800915a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800915e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009162:	833b      	strh	r3, [r7, #24]
 8009164:	8b3b      	ldrh	r3, [r7, #24]
 8009166:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800916a:	833b      	strh	r3, [r7, #24]
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	461a      	mov	r2, r3
 8009172:	68bb      	ldr	r3, [r7, #8]
 8009174:	781b      	ldrb	r3, [r3, #0]
 8009176:	009b      	lsls	r3, r3, #2
 8009178:	441a      	add	r2, r3
 800917a:	8b3b      	ldrh	r3, [r7, #24]
 800917c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009180:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009184:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009188:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800918c:	b29b      	uxth	r3, r3
 800918e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009190:	88fb      	ldrh	r3, [r7, #6]
 8009192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009196:	2b00      	cmp	r3, #0
 8009198:	d01f      	beq.n	80091da <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	461a      	mov	r2, r3
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	781b      	ldrb	r3, [r3, #0]
 80091a4:	009b      	lsls	r3, r3, #2
 80091a6:	4413      	add	r3, r2
 80091a8:	881b      	ldrh	r3, [r3, #0]
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80091b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091b4:	82fb      	strh	r3, [r7, #22]
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	461a      	mov	r2, r3
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	781b      	ldrb	r3, [r3, #0]
 80091c0:	009b      	lsls	r3, r3, #2
 80091c2:	441a      	add	r2, r3
 80091c4:	8afb      	ldrh	r3, [r7, #22]
 80091c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80091ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80091ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80091d2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80091d6:	b29b      	uxth	r3, r3
 80091d8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80091da:	8b7b      	ldrh	r3, [r7, #26]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	f000 8085 	beq.w	80092ec <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	6818      	ldr	r0, [r3, #0]
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	6959      	ldr	r1, [r3, #20]
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	891a      	ldrh	r2, [r3, #8]
 80091ee:	8b7b      	ldrh	r3, [r7, #26]
 80091f0:	f005 f90e 	bl	800e410 <USB_ReadPMA>
 80091f4:	e07a      	b.n	80092ec <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80091fe:	b29b      	uxth	r3, r3
 8009200:	461a      	mov	r2, r3
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	00db      	lsls	r3, r3, #3
 8009208:	4413      	add	r3, r2
 800920a:	68fa      	ldr	r2, [r7, #12]
 800920c:	6812      	ldr	r2, [r2, #0]
 800920e:	4413      	add	r3, r2
 8009210:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009214:	881b      	ldrh	r3, [r3, #0]
 8009216:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800921a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800921c:	68bb      	ldr	r3, [r7, #8]
 800921e:	699a      	ldr	r2, [r3, #24]
 8009220:	8b7b      	ldrh	r3, [r7, #26]
 8009222:	429a      	cmp	r2, r3
 8009224:	d306      	bcc.n	8009234 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	699a      	ldr	r2, [r3, #24]
 800922a:	8b7b      	ldrh	r3, [r7, #26]
 800922c:	1ad2      	subs	r2, r2, r3
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	619a      	str	r2, [r3, #24]
 8009232:	e002      	b.n	800923a <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	2200      	movs	r2, #0
 8009238:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	699b      	ldr	r3, [r3, #24]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d123      	bne.n	800928a <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	461a      	mov	r2, r3
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	781b      	ldrb	r3, [r3, #0]
 800924c:	009b      	lsls	r3, r3, #2
 800924e:	4413      	add	r3, r2
 8009250:	881b      	ldrh	r3, [r3, #0]
 8009252:	b29b      	uxth	r3, r3
 8009254:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009258:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800925c:	83fb      	strh	r3, [r7, #30]
 800925e:	8bfb      	ldrh	r3, [r7, #30]
 8009260:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009264:	83fb      	strh	r3, [r7, #30]
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	461a      	mov	r2, r3
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	781b      	ldrb	r3, [r3, #0]
 8009270:	009b      	lsls	r3, r3, #2
 8009272:	441a      	add	r2, r3
 8009274:	8bfb      	ldrh	r3, [r7, #30]
 8009276:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800927a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800927e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009282:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009286:	b29b      	uxth	r3, r3
 8009288:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800928a:	88fb      	ldrh	r3, [r7, #6]
 800928c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009290:	2b00      	cmp	r3, #0
 8009292:	d11f      	bne.n	80092d4 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	461a      	mov	r2, r3
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	781b      	ldrb	r3, [r3, #0]
 800929e:	009b      	lsls	r3, r3, #2
 80092a0:	4413      	add	r3, r2
 80092a2:	881b      	ldrh	r3, [r3, #0]
 80092a4:	b29b      	uxth	r3, r3
 80092a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80092aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092ae:	83bb      	strh	r3, [r7, #28]
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	461a      	mov	r2, r3
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	781b      	ldrb	r3, [r3, #0]
 80092ba:	009b      	lsls	r3, r3, #2
 80092bc:	441a      	add	r2, r3
 80092be:	8bbb      	ldrh	r3, [r7, #28]
 80092c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80092c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80092c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80092cc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80092d0:	b29b      	uxth	r3, r3
 80092d2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80092d4:	8b7b      	ldrh	r3, [r7, #26]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d008      	beq.n	80092ec <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	6818      	ldr	r0, [r3, #0]
 80092de:	68bb      	ldr	r3, [r7, #8]
 80092e0:	6959      	ldr	r1, [r3, #20]
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	895a      	ldrh	r2, [r3, #10]
 80092e6:	8b7b      	ldrh	r3, [r7, #26]
 80092e8:	f005 f892 	bl	800e410 <USB_ReadPMA>
    }
  }

  return count;
 80092ec:	8b7b      	ldrh	r3, [r7, #26]
}
 80092ee:	4618      	mov	r0, r3
 80092f0:	3720      	adds	r7, #32
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}

080092f6 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80092f6:	b580      	push	{r7, lr}
 80092f8:	b0a6      	sub	sp, #152	@ 0x98
 80092fa:	af00      	add	r7, sp, #0
 80092fc:	60f8      	str	r0, [r7, #12]
 80092fe:	60b9      	str	r1, [r7, #8]
 8009300:	4613      	mov	r3, r2
 8009302:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009304:	88fb      	ldrh	r3, [r7, #6]
 8009306:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800930a:	2b00      	cmp	r3, #0
 800930c:	f000 81f7 	beq.w	80096fe <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009318:	b29b      	uxth	r3, r3
 800931a:	461a      	mov	r2, r3
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	781b      	ldrb	r3, [r3, #0]
 8009320:	00db      	lsls	r3, r3, #3
 8009322:	4413      	add	r3, r2
 8009324:	68fa      	ldr	r2, [r7, #12]
 8009326:	6812      	ldr	r2, [r2, #0]
 8009328:	4413      	add	r3, r2
 800932a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800932e:	881b      	ldrh	r3, [r3, #0]
 8009330:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009334:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	699a      	ldr	r2, [r3, #24]
 800933c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009340:	429a      	cmp	r2, r3
 8009342:	d907      	bls.n	8009354 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	699a      	ldr	r2, [r3, #24]
 8009348:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800934c:	1ad2      	subs	r2, r2, r3
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	619a      	str	r2, [r3, #24]
 8009352:	e002      	b.n	800935a <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	2200      	movs	r2, #0
 8009358:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	699b      	ldr	r3, [r3, #24]
 800935e:	2b00      	cmp	r3, #0
 8009360:	f040 80e1 	bne.w	8009526 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	785b      	ldrb	r3, [r3, #1]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d126      	bne.n	80093ba <HAL_PCD_EP_DB_Transmit+0xc4>
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	633b      	str	r3, [r7, #48]	@ 0x30
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800937a:	b29b      	uxth	r3, r3
 800937c:	461a      	mov	r2, r3
 800937e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009380:	4413      	add	r3, r2
 8009382:	633b      	str	r3, [r7, #48]	@ 0x30
 8009384:	68bb      	ldr	r3, [r7, #8]
 8009386:	781b      	ldrb	r3, [r3, #0]
 8009388:	00da      	lsls	r2, r3, #3
 800938a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800938c:	4413      	add	r3, r2
 800938e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009392:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009396:	881b      	ldrh	r3, [r3, #0]
 8009398:	b29b      	uxth	r3, r3
 800939a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800939e:	b29a      	uxth	r2, r3
 80093a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093a2:	801a      	strh	r2, [r3, #0]
 80093a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093a6:	881b      	ldrh	r3, [r3, #0]
 80093a8:	b29b      	uxth	r3, r3
 80093aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093b2:	b29a      	uxth	r2, r3
 80093b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093b6:	801a      	strh	r2, [r3, #0]
 80093b8:	e01a      	b.n	80093f0 <HAL_PCD_EP_DB_Transmit+0xfa>
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	785b      	ldrb	r3, [r3, #1]
 80093be:	2b01      	cmp	r3, #1
 80093c0:	d116      	bne.n	80093f0 <HAL_PCD_EP_DB_Transmit+0xfa>
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093d0:	b29b      	uxth	r3, r3
 80093d2:	461a      	mov	r2, r3
 80093d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093d6:	4413      	add	r3, r2
 80093d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	781b      	ldrb	r3, [r3, #0]
 80093de:	00da      	lsls	r2, r3, #3
 80093e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093e2:	4413      	add	r3, r2
 80093e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80093e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80093ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093ec:	2200      	movs	r2, #0
 80093ee:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80093f6:	68bb      	ldr	r3, [r7, #8]
 80093f8:	785b      	ldrb	r3, [r3, #1]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d126      	bne.n	800944c <HAL_PCD_EP_DB_Transmit+0x156>
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	623b      	str	r3, [r7, #32]
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800940c:	b29b      	uxth	r3, r3
 800940e:	461a      	mov	r2, r3
 8009410:	6a3b      	ldr	r3, [r7, #32]
 8009412:	4413      	add	r3, r2
 8009414:	623b      	str	r3, [r7, #32]
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	781b      	ldrb	r3, [r3, #0]
 800941a:	00da      	lsls	r2, r3, #3
 800941c:	6a3b      	ldr	r3, [r7, #32]
 800941e:	4413      	add	r3, r2
 8009420:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009424:	61fb      	str	r3, [r7, #28]
 8009426:	69fb      	ldr	r3, [r7, #28]
 8009428:	881b      	ldrh	r3, [r3, #0]
 800942a:	b29b      	uxth	r3, r3
 800942c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009430:	b29a      	uxth	r2, r3
 8009432:	69fb      	ldr	r3, [r7, #28]
 8009434:	801a      	strh	r2, [r3, #0]
 8009436:	69fb      	ldr	r3, [r7, #28]
 8009438:	881b      	ldrh	r3, [r3, #0]
 800943a:	b29b      	uxth	r3, r3
 800943c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009440:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009444:	b29a      	uxth	r2, r3
 8009446:	69fb      	ldr	r3, [r7, #28]
 8009448:	801a      	strh	r2, [r3, #0]
 800944a:	e017      	b.n	800947c <HAL_PCD_EP_DB_Transmit+0x186>
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	785b      	ldrb	r3, [r3, #1]
 8009450:	2b01      	cmp	r3, #1
 8009452:	d113      	bne.n	800947c <HAL_PCD_EP_DB_Transmit+0x186>
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800945c:	b29b      	uxth	r3, r3
 800945e:	461a      	mov	r2, r3
 8009460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009462:	4413      	add	r3, r2
 8009464:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	781b      	ldrb	r3, [r3, #0]
 800946a:	00da      	lsls	r2, r3, #3
 800946c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800946e:	4413      	add	r3, r2
 8009470:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009474:	627b      	str	r3, [r7, #36]	@ 0x24
 8009476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009478:	2200      	movs	r2, #0
 800947a:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	78db      	ldrb	r3, [r3, #3]
 8009480:	2b02      	cmp	r3, #2
 8009482:	d123      	bne.n	80094cc <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	461a      	mov	r2, r3
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	781b      	ldrb	r3, [r3, #0]
 800948e:	009b      	lsls	r3, r3, #2
 8009490:	4413      	add	r3, r2
 8009492:	881b      	ldrh	r3, [r3, #0]
 8009494:	b29b      	uxth	r3, r3
 8009496:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800949a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800949e:	837b      	strh	r3, [r7, #26]
 80094a0:	8b7b      	ldrh	r3, [r7, #26]
 80094a2:	f083 0320 	eor.w	r3, r3, #32
 80094a6:	837b      	strh	r3, [r7, #26]
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	461a      	mov	r2, r3
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	781b      	ldrb	r3, [r3, #0]
 80094b2:	009b      	lsls	r3, r3, #2
 80094b4:	441a      	add	r2, r3
 80094b6:	8b7b      	ldrh	r3, [r7, #26]
 80094b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80094bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80094c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80094c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094c8:	b29b      	uxth	r3, r3
 80094ca:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	781b      	ldrb	r3, [r3, #0]
 80094d0:	4619      	mov	r1, r3
 80094d2:	68f8      	ldr	r0, [r7, #12]
 80094d4:	f006 ff11 	bl	80102fa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80094d8:	88fb      	ldrh	r3, [r7, #6]
 80094da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d01f      	beq.n	8009522 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	461a      	mov	r2, r3
 80094e8:	68bb      	ldr	r3, [r7, #8]
 80094ea:	781b      	ldrb	r3, [r3, #0]
 80094ec:	009b      	lsls	r3, r3, #2
 80094ee:	4413      	add	r3, r2
 80094f0:	881b      	ldrh	r3, [r3, #0]
 80094f2:	b29b      	uxth	r3, r3
 80094f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80094f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80094fc:	833b      	strh	r3, [r7, #24]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	461a      	mov	r2, r3
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	781b      	ldrb	r3, [r3, #0]
 8009508:	009b      	lsls	r3, r3, #2
 800950a:	441a      	add	r2, r3
 800950c:	8b3b      	ldrh	r3, [r7, #24]
 800950e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009512:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009516:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800951a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800951e:	b29b      	uxth	r3, r3
 8009520:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8009522:	2300      	movs	r3, #0
 8009524:	e31f      	b.n	8009b66 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8009526:	88fb      	ldrh	r3, [r7, #6]
 8009528:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800952c:	2b00      	cmp	r3, #0
 800952e:	d021      	beq.n	8009574 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	461a      	mov	r2, r3
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	781b      	ldrb	r3, [r3, #0]
 800953a:	009b      	lsls	r3, r3, #2
 800953c:	4413      	add	r3, r2
 800953e:	881b      	ldrh	r3, [r3, #0]
 8009540:	b29b      	uxth	r3, r3
 8009542:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009546:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800954a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	461a      	mov	r2, r3
 8009554:	68bb      	ldr	r3, [r7, #8]
 8009556:	781b      	ldrb	r3, [r3, #0]
 8009558:	009b      	lsls	r3, r3, #2
 800955a:	441a      	add	r2, r3
 800955c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8009560:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009564:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009568:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800956c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009570:	b29b      	uxth	r3, r3
 8009572:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800957a:	2b01      	cmp	r3, #1
 800957c:	f040 82ca 	bne.w	8009b14 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	695a      	ldr	r2, [r3, #20]
 8009584:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009588:	441a      	add	r2, r3
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	69da      	ldr	r2, [r3, #28]
 8009592:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009596:	441a      	add	r2, r3
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	6a1a      	ldr	r2, [r3, #32]
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	691b      	ldr	r3, [r3, #16]
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d309      	bcc.n	80095bc <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	691b      	ldr	r3, [r3, #16]
 80095ac:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	6a1a      	ldr	r2, [r3, #32]
 80095b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80095b4:	1ad2      	subs	r2, r2, r3
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	621a      	str	r2, [r3, #32]
 80095ba:	e015      	b.n	80095e8 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	6a1b      	ldr	r3, [r3, #32]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d107      	bne.n	80095d4 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80095c4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80095c8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80095ca:	68bb      	ldr	r3, [r7, #8]
 80095cc:	2200      	movs	r2, #0
 80095ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80095d2:	e009      	b.n	80095e8 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	2200      	movs	r2, #0
 80095d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	6a1b      	ldr	r3, [r3, #32]
 80095e0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	2200      	movs	r2, #0
 80095e6:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80095e8:	68bb      	ldr	r3, [r7, #8]
 80095ea:	785b      	ldrb	r3, [r3, #1]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d15f      	bne.n	80096b0 <HAL_PCD_EP_DB_Transmit+0x3ba>
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80095fe:	b29b      	uxth	r3, r3
 8009600:	461a      	mov	r2, r3
 8009602:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009604:	4413      	add	r3, r2
 8009606:	643b      	str	r3, [r7, #64]	@ 0x40
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	781b      	ldrb	r3, [r3, #0]
 800960c:	00da      	lsls	r2, r3, #3
 800960e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009610:	4413      	add	r3, r2
 8009612:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009616:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009618:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800961a:	881b      	ldrh	r3, [r3, #0]
 800961c:	b29b      	uxth	r3, r3
 800961e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009622:	b29a      	uxth	r2, r3
 8009624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009626:	801a      	strh	r2, [r3, #0]
 8009628:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800962a:	2b00      	cmp	r3, #0
 800962c:	d10a      	bne.n	8009644 <HAL_PCD_EP_DB_Transmit+0x34e>
 800962e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009630:	881b      	ldrh	r3, [r3, #0]
 8009632:	b29b      	uxth	r3, r3
 8009634:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009638:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800963c:	b29a      	uxth	r2, r3
 800963e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009640:	801a      	strh	r2, [r3, #0]
 8009642:	e051      	b.n	80096e8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009644:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009646:	2b3e      	cmp	r3, #62	@ 0x3e
 8009648:	d816      	bhi.n	8009678 <HAL_PCD_EP_DB_Transmit+0x382>
 800964a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800964c:	085b      	lsrs	r3, r3, #1
 800964e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009650:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009652:	f003 0301 	and.w	r3, r3, #1
 8009656:	2b00      	cmp	r3, #0
 8009658:	d002      	beq.n	8009660 <HAL_PCD_EP_DB_Transmit+0x36a>
 800965a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800965c:	3301      	adds	r3, #1
 800965e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009660:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009662:	881b      	ldrh	r3, [r3, #0]
 8009664:	b29a      	uxth	r2, r3
 8009666:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009668:	b29b      	uxth	r3, r3
 800966a:	029b      	lsls	r3, r3, #10
 800966c:	b29b      	uxth	r3, r3
 800966e:	4313      	orrs	r3, r2
 8009670:	b29a      	uxth	r2, r3
 8009672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009674:	801a      	strh	r2, [r3, #0]
 8009676:	e037      	b.n	80096e8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009678:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800967a:	095b      	lsrs	r3, r3, #5
 800967c:	653b      	str	r3, [r7, #80]	@ 0x50
 800967e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009680:	f003 031f 	and.w	r3, r3, #31
 8009684:	2b00      	cmp	r3, #0
 8009686:	d102      	bne.n	800968e <HAL_PCD_EP_DB_Transmit+0x398>
 8009688:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800968a:	3b01      	subs	r3, #1
 800968c:	653b      	str	r3, [r7, #80]	@ 0x50
 800968e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009690:	881b      	ldrh	r3, [r3, #0]
 8009692:	b29a      	uxth	r2, r3
 8009694:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009696:	b29b      	uxth	r3, r3
 8009698:	029b      	lsls	r3, r3, #10
 800969a:	b29b      	uxth	r3, r3
 800969c:	4313      	orrs	r3, r2
 800969e:	b29b      	uxth	r3, r3
 80096a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80096a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80096a8:	b29a      	uxth	r2, r3
 80096aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096ac:	801a      	strh	r2, [r3, #0]
 80096ae:	e01b      	b.n	80096e8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	785b      	ldrb	r3, [r3, #1]
 80096b4:	2b01      	cmp	r3, #1
 80096b6:	d117      	bne.n	80096e8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80096c6:	b29b      	uxth	r3, r3
 80096c8:	461a      	mov	r2, r3
 80096ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096cc:	4413      	add	r3, r2
 80096ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	781b      	ldrb	r3, [r3, #0]
 80096d4:	00da      	lsls	r2, r3, #3
 80096d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096d8:	4413      	add	r3, r2
 80096da:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80096de:	647b      	str	r3, [r7, #68]	@ 0x44
 80096e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80096e2:	b29a      	uxth	r2, r3
 80096e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80096e6:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	6818      	ldr	r0, [r3, #0]
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	6959      	ldr	r1, [r3, #20]
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	891a      	ldrh	r2, [r3, #8]
 80096f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80096f6:	b29b      	uxth	r3, r3
 80096f8:	f004 fe47 	bl	800e38a <USB_WritePMA>
 80096fc:	e20a      	b.n	8009b14 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009706:	b29b      	uxth	r3, r3
 8009708:	461a      	mov	r2, r3
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	781b      	ldrb	r3, [r3, #0]
 800970e:	00db      	lsls	r3, r3, #3
 8009710:	4413      	add	r3, r2
 8009712:	68fa      	ldr	r2, [r7, #12]
 8009714:	6812      	ldr	r2, [r2, #0]
 8009716:	4413      	add	r3, r2
 8009718:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800971c:	881b      	ldrh	r3, [r3, #0]
 800971e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009722:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8009726:	68bb      	ldr	r3, [r7, #8]
 8009728:	699a      	ldr	r2, [r3, #24]
 800972a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800972e:	429a      	cmp	r2, r3
 8009730:	d307      	bcc.n	8009742 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	699a      	ldr	r2, [r3, #24]
 8009736:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800973a:	1ad2      	subs	r2, r2, r3
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	619a      	str	r2, [r3, #24]
 8009740:	e002      	b.n	8009748 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8009742:	68bb      	ldr	r3, [r7, #8]
 8009744:	2200      	movs	r2, #0
 8009746:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8009748:	68bb      	ldr	r3, [r7, #8]
 800974a:	699b      	ldr	r3, [r3, #24]
 800974c:	2b00      	cmp	r3, #0
 800974e:	f040 80f6 	bne.w	800993e <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	785b      	ldrb	r3, [r3, #1]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d126      	bne.n	80097a8 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	677b      	str	r3, [r7, #116]	@ 0x74
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009768:	b29b      	uxth	r3, r3
 800976a:	461a      	mov	r2, r3
 800976c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800976e:	4413      	add	r3, r2
 8009770:	677b      	str	r3, [r7, #116]	@ 0x74
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	781b      	ldrb	r3, [r3, #0]
 8009776:	00da      	lsls	r2, r3, #3
 8009778:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800977a:	4413      	add	r3, r2
 800977c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009780:	673b      	str	r3, [r7, #112]	@ 0x70
 8009782:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009784:	881b      	ldrh	r3, [r3, #0]
 8009786:	b29b      	uxth	r3, r3
 8009788:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800978c:	b29a      	uxth	r2, r3
 800978e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009790:	801a      	strh	r2, [r3, #0]
 8009792:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009794:	881b      	ldrh	r3, [r3, #0]
 8009796:	b29b      	uxth	r3, r3
 8009798:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800979c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80097a0:	b29a      	uxth	r2, r3
 80097a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80097a4:	801a      	strh	r2, [r3, #0]
 80097a6:	e01a      	b.n	80097de <HAL_PCD_EP_DB_Transmit+0x4e8>
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	785b      	ldrb	r3, [r3, #1]
 80097ac:	2b01      	cmp	r3, #1
 80097ae:	d116      	bne.n	80097de <HAL_PCD_EP_DB_Transmit+0x4e8>
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80097be:	b29b      	uxth	r3, r3
 80097c0:	461a      	mov	r2, r3
 80097c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80097c4:	4413      	add	r3, r2
 80097c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80097c8:	68bb      	ldr	r3, [r7, #8]
 80097ca:	781b      	ldrb	r3, [r3, #0]
 80097cc:	00da      	lsls	r2, r3, #3
 80097ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80097d0:	4413      	add	r3, r2
 80097d2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80097d6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80097d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80097da:	2200      	movs	r2, #0
 80097dc:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80097e6:	68bb      	ldr	r3, [r7, #8]
 80097e8:	785b      	ldrb	r3, [r3, #1]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d12f      	bne.n	800984e <HAL_PCD_EP_DB_Transmit+0x558>
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80097fe:	b29b      	uxth	r3, r3
 8009800:	461a      	mov	r2, r3
 8009802:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009806:	4413      	add	r3, r2
 8009808:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	781b      	ldrb	r3, [r3, #0]
 8009810:	00da      	lsls	r2, r3, #3
 8009812:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009816:	4413      	add	r3, r2
 8009818:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800981c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009820:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009824:	881b      	ldrh	r3, [r3, #0]
 8009826:	b29b      	uxth	r3, r3
 8009828:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800982c:	b29a      	uxth	r2, r3
 800982e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009832:	801a      	strh	r2, [r3, #0]
 8009834:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009838:	881b      	ldrh	r3, [r3, #0]
 800983a:	b29b      	uxth	r3, r3
 800983c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009840:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009844:	b29a      	uxth	r2, r3
 8009846:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800984a:	801a      	strh	r2, [r3, #0]
 800984c:	e01c      	b.n	8009888 <HAL_PCD_EP_DB_Transmit+0x592>
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	785b      	ldrb	r3, [r3, #1]
 8009852:	2b01      	cmp	r3, #1
 8009854:	d118      	bne.n	8009888 <HAL_PCD_EP_DB_Transmit+0x592>
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800985e:	b29b      	uxth	r3, r3
 8009860:	461a      	mov	r2, r3
 8009862:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009866:	4413      	add	r3, r2
 8009868:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	781b      	ldrb	r3, [r3, #0]
 8009870:	00da      	lsls	r2, r3, #3
 8009872:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009876:	4413      	add	r3, r2
 8009878:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800987c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009880:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009884:	2200      	movs	r2, #0
 8009886:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8009888:	68bb      	ldr	r3, [r7, #8]
 800988a:	78db      	ldrb	r3, [r3, #3]
 800988c:	2b02      	cmp	r3, #2
 800988e:	d127      	bne.n	80098e0 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	461a      	mov	r2, r3
 8009896:	68bb      	ldr	r3, [r7, #8]
 8009898:	781b      	ldrb	r3, [r3, #0]
 800989a:	009b      	lsls	r3, r3, #2
 800989c:	4413      	add	r3, r2
 800989e:	881b      	ldrh	r3, [r3, #0]
 80098a0:	b29b      	uxth	r3, r3
 80098a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80098a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098aa:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80098ae:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80098b2:	f083 0320 	eor.w	r3, r3, #32
 80098b6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	461a      	mov	r2, r3
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	781b      	ldrb	r3, [r3, #0]
 80098c4:	009b      	lsls	r3, r3, #2
 80098c6:	441a      	add	r2, r3
 80098c8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80098cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80098d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80098d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80098d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098dc:	b29b      	uxth	r3, r3
 80098de:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	4619      	mov	r1, r3
 80098e6:	68f8      	ldr	r0, [r7, #12]
 80098e8:	f006 fd07 	bl	80102fa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80098ec:	88fb      	ldrh	r3, [r7, #6]
 80098ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d121      	bne.n	800993a <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	461a      	mov	r2, r3
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	781b      	ldrb	r3, [r3, #0]
 8009900:	009b      	lsls	r3, r3, #2
 8009902:	4413      	add	r3, r2
 8009904:	881b      	ldrh	r3, [r3, #0]
 8009906:	b29b      	uxth	r3, r3
 8009908:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800990c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009910:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	461a      	mov	r2, r3
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	441a      	add	r2, r3
 8009922:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009926:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800992a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800992e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009932:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009936:	b29b      	uxth	r3, r3
 8009938:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800993a:	2300      	movs	r3, #0
 800993c:	e113      	b.n	8009b66 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800993e:	88fb      	ldrh	r3, [r7, #6]
 8009940:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009944:	2b00      	cmp	r3, #0
 8009946:	d121      	bne.n	800998c <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	461a      	mov	r2, r3
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	781b      	ldrb	r3, [r3, #0]
 8009952:	009b      	lsls	r3, r3, #2
 8009954:	4413      	add	r3, r2
 8009956:	881b      	ldrh	r3, [r3, #0]
 8009958:	b29b      	uxth	r3, r3
 800995a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800995e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009962:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	461a      	mov	r2, r3
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	781b      	ldrb	r3, [r3, #0]
 8009970:	009b      	lsls	r3, r3, #2
 8009972:	441a      	add	r2, r3
 8009974:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009978:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800997c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009980:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009984:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009988:	b29b      	uxth	r3, r3
 800998a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800998c:	68bb      	ldr	r3, [r7, #8]
 800998e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009992:	2b01      	cmp	r3, #1
 8009994:	f040 80be 	bne.w	8009b14 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8009998:	68bb      	ldr	r3, [r7, #8]
 800999a:	695a      	ldr	r2, [r3, #20]
 800999c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80099a0:	441a      	add	r2, r3
 80099a2:	68bb      	ldr	r3, [r7, #8]
 80099a4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80099a6:	68bb      	ldr	r3, [r7, #8]
 80099a8:	69da      	ldr	r2, [r3, #28]
 80099aa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80099ae:	441a      	add	r2, r3
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	6a1a      	ldr	r2, [r3, #32]
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	691b      	ldr	r3, [r3, #16]
 80099bc:	429a      	cmp	r2, r3
 80099be:	d309      	bcc.n	80099d4 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	691b      	ldr	r3, [r3, #16]
 80099c4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	6a1a      	ldr	r2, [r3, #32]
 80099ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80099cc:	1ad2      	subs	r2, r2, r3
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	621a      	str	r2, [r3, #32]
 80099d2:	e015      	b.n	8009a00 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	6a1b      	ldr	r3, [r3, #32]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d107      	bne.n	80099ec <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80099dc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80099e0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	2200      	movs	r2, #0
 80099e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80099ea:	e009      	b.n	8009a00 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	6a1b      	ldr	r3, [r3, #32]
 80099f0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	2200      	movs	r2, #0
 80099f6:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	2200      	movs	r2, #0
 80099fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	785b      	ldrb	r3, [r3, #1]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d15f      	bne.n	8009ace <HAL_PCD_EP_DB_Transmit+0x7d8>
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009a1c:	b29b      	uxth	r3, r3
 8009a1e:	461a      	mov	r2, r3
 8009a20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009a22:	4413      	add	r3, r2
 8009a24:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	781b      	ldrb	r3, [r3, #0]
 8009a2a:	00da      	lsls	r2, r3, #3
 8009a2c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009a2e:	4413      	add	r3, r2
 8009a30:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009a34:	667b      	str	r3, [r7, #100]	@ 0x64
 8009a36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a38:	881b      	ldrh	r3, [r3, #0]
 8009a3a:	b29b      	uxth	r3, r3
 8009a3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009a40:	b29a      	uxth	r2, r3
 8009a42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a44:	801a      	strh	r2, [r3, #0]
 8009a46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d10a      	bne.n	8009a62 <HAL_PCD_EP_DB_Transmit+0x76c>
 8009a4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a4e:	881b      	ldrh	r3, [r3, #0]
 8009a50:	b29b      	uxth	r3, r3
 8009a52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009a56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009a5a:	b29a      	uxth	r2, r3
 8009a5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a5e:	801a      	strh	r2, [r3, #0]
 8009a60:	e04e      	b.n	8009b00 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009a62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a64:	2b3e      	cmp	r3, #62	@ 0x3e
 8009a66:	d816      	bhi.n	8009a96 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8009a68:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a6a:	085b      	lsrs	r3, r3, #1
 8009a6c:	663b      	str	r3, [r7, #96]	@ 0x60
 8009a6e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a70:	f003 0301 	and.w	r3, r3, #1
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d002      	beq.n	8009a7e <HAL_PCD_EP_DB_Transmit+0x788>
 8009a78:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a7a:	3301      	adds	r3, #1
 8009a7c:	663b      	str	r3, [r7, #96]	@ 0x60
 8009a7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a80:	881b      	ldrh	r3, [r3, #0]
 8009a82:	b29a      	uxth	r2, r3
 8009a84:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a86:	b29b      	uxth	r3, r3
 8009a88:	029b      	lsls	r3, r3, #10
 8009a8a:	b29b      	uxth	r3, r3
 8009a8c:	4313      	orrs	r3, r2
 8009a8e:	b29a      	uxth	r2, r3
 8009a90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a92:	801a      	strh	r2, [r3, #0]
 8009a94:	e034      	b.n	8009b00 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009a96:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a98:	095b      	lsrs	r3, r3, #5
 8009a9a:	663b      	str	r3, [r7, #96]	@ 0x60
 8009a9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a9e:	f003 031f 	and.w	r3, r3, #31
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d102      	bne.n	8009aac <HAL_PCD_EP_DB_Transmit+0x7b6>
 8009aa6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009aa8:	3b01      	subs	r3, #1
 8009aaa:	663b      	str	r3, [r7, #96]	@ 0x60
 8009aac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009aae:	881b      	ldrh	r3, [r3, #0]
 8009ab0:	b29a      	uxth	r2, r3
 8009ab2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ab4:	b29b      	uxth	r3, r3
 8009ab6:	029b      	lsls	r3, r3, #10
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	4313      	orrs	r3, r2
 8009abc:	b29b      	uxth	r3, r3
 8009abe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ac2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ac6:	b29a      	uxth	r2, r3
 8009ac8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009aca:	801a      	strh	r2, [r3, #0]
 8009acc:	e018      	b.n	8009b00 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	785b      	ldrb	r3, [r3, #1]
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	d114      	bne.n	8009b00 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009ade:	b29b      	uxth	r3, r3
 8009ae0:	461a      	mov	r2, r3
 8009ae2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ae4:	4413      	add	r3, r2
 8009ae6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	781b      	ldrb	r3, [r3, #0]
 8009aec:	00da      	lsls	r2, r3, #3
 8009aee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009af0:	4413      	add	r3, r2
 8009af2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009af6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009af8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009afa:	b29a      	uxth	r2, r3
 8009afc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009afe:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	6818      	ldr	r0, [r3, #0]
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	6959      	ldr	r1, [r3, #20]
 8009b08:	68bb      	ldr	r3, [r7, #8]
 8009b0a:	895a      	ldrh	r2, [r3, #10]
 8009b0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b0e:	b29b      	uxth	r3, r3
 8009b10:	f004 fc3b 	bl	800e38a <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	461a      	mov	r2, r3
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	781b      	ldrb	r3, [r3, #0]
 8009b1e:	009b      	lsls	r3, r3, #2
 8009b20:	4413      	add	r3, r2
 8009b22:	881b      	ldrh	r3, [r3, #0]
 8009b24:	b29b      	uxth	r3, r3
 8009b26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b2e:	82fb      	strh	r3, [r7, #22]
 8009b30:	8afb      	ldrh	r3, [r7, #22]
 8009b32:	f083 0310 	eor.w	r3, r3, #16
 8009b36:	82fb      	strh	r3, [r7, #22]
 8009b38:	8afb      	ldrh	r3, [r7, #22]
 8009b3a:	f083 0320 	eor.w	r3, r3, #32
 8009b3e:	82fb      	strh	r3, [r7, #22]
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	461a      	mov	r2, r3
 8009b46:	68bb      	ldr	r3, [r7, #8]
 8009b48:	781b      	ldrb	r3, [r3, #0]
 8009b4a:	009b      	lsls	r3, r3, #2
 8009b4c:	441a      	add	r2, r3
 8009b4e:	8afb      	ldrh	r3, [r7, #22]
 8009b50:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009b54:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009b58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b60:	b29b      	uxth	r3, r3
 8009b62:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8009b64:	2300      	movs	r3, #0
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	3798      	adds	r7, #152	@ 0x98
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	bd80      	pop	{r7, pc}

08009b6e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8009b6e:	b480      	push	{r7}
 8009b70:	b087      	sub	sp, #28
 8009b72:	af00      	add	r7, sp, #0
 8009b74:	60f8      	str	r0, [r7, #12]
 8009b76:	607b      	str	r3, [r7, #4]
 8009b78:	460b      	mov	r3, r1
 8009b7a:	817b      	strh	r3, [r7, #10]
 8009b7c:	4613      	mov	r3, r2
 8009b7e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8009b80:	897b      	ldrh	r3, [r7, #10]
 8009b82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b86:	b29b      	uxth	r3, r3
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d00b      	beq.n	8009ba4 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009b8c:	897b      	ldrh	r3, [r7, #10]
 8009b8e:	f003 0207 	and.w	r2, r3, #7
 8009b92:	4613      	mov	r3, r2
 8009b94:	009b      	lsls	r3, r3, #2
 8009b96:	4413      	add	r3, r2
 8009b98:	00db      	lsls	r3, r3, #3
 8009b9a:	3310      	adds	r3, #16
 8009b9c:	68fa      	ldr	r2, [r7, #12]
 8009b9e:	4413      	add	r3, r2
 8009ba0:	617b      	str	r3, [r7, #20]
 8009ba2:	e009      	b.n	8009bb8 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009ba4:	897a      	ldrh	r2, [r7, #10]
 8009ba6:	4613      	mov	r3, r2
 8009ba8:	009b      	lsls	r3, r3, #2
 8009baa:	4413      	add	r3, r2
 8009bac:	00db      	lsls	r3, r3, #3
 8009bae:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009bb2:	68fa      	ldr	r2, [r7, #12]
 8009bb4:	4413      	add	r3, r2
 8009bb6:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8009bb8:	893b      	ldrh	r3, [r7, #8]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d107      	bne.n	8009bce <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8009bbe:	697b      	ldr	r3, [r7, #20]
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	b29a      	uxth	r2, r3
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	80da      	strh	r2, [r3, #6]
 8009bcc:	e00b      	b.n	8009be6 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8009bce:	697b      	ldr	r3, [r7, #20]
 8009bd0:	2201      	movs	r2, #1
 8009bd2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	b29a      	uxth	r2, r3
 8009bd8:	697b      	ldr	r3, [r7, #20]
 8009bda:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	0c1b      	lsrs	r3, r3, #16
 8009be0:	b29a      	uxth	r2, r3
 8009be2:	697b      	ldr	r3, [r7, #20]
 8009be4:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8009be6:	2300      	movs	r3, #0
}
 8009be8:	4618      	mov	r0, r3
 8009bea:	371c      	adds	r7, #28
 8009bec:	46bd      	mov	sp, r7
 8009bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf2:	4770      	bx	lr

08009bf4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009bf4:	b480      	push	{r7}
 8009bf6:	b085      	sub	sp, #20
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2201      	movs	r2, #1
 8009c06:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009c18:	b29b      	uxth	r3, r3
 8009c1a:	f043 0301 	orr.w	r3, r3, #1
 8009c1e:	b29a      	uxth	r2, r3
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009c2c:	b29b      	uxth	r3, r3
 8009c2e:	f043 0302 	orr.w	r3, r3, #2
 8009c32:	b29a      	uxth	r2, r3
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8009c3a:	2300      	movs	r3, #0
}
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	3714      	adds	r7, #20
 8009c40:	46bd      	mov	sp, r7
 8009c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c46:	4770      	bx	lr

08009c48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b085      	sub	sp, #20
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d141      	bne.n	8009cda <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009c56:	4b4b      	ldr	r3, [pc, #300]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009c5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c62:	d131      	bne.n	8009cc8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009c64:	4b47      	ldr	r3, [pc, #284]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c6a:	4a46      	ldr	r2, [pc, #280]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009c70:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009c74:	4b43      	ldr	r3, [pc, #268]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009c7c:	4a41      	ldr	r2, [pc, #260]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009c82:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009c84:	4b40      	ldr	r3, [pc, #256]	@ (8009d88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	2232      	movs	r2, #50	@ 0x32
 8009c8a:	fb02 f303 	mul.w	r3, r2, r3
 8009c8e:	4a3f      	ldr	r2, [pc, #252]	@ (8009d8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009c90:	fba2 2303 	umull	r2, r3, r2, r3
 8009c94:	0c9b      	lsrs	r3, r3, #18
 8009c96:	3301      	adds	r3, #1
 8009c98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009c9a:	e002      	b.n	8009ca2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	3b01      	subs	r3, #1
 8009ca0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009ca2:	4b38      	ldr	r3, [pc, #224]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ca4:	695b      	ldr	r3, [r3, #20]
 8009ca6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009caa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009cae:	d102      	bne.n	8009cb6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d1f2      	bne.n	8009c9c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009cb6:	4b33      	ldr	r3, [pc, #204]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009cb8:	695b      	ldr	r3, [r3, #20]
 8009cba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009cbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009cc2:	d158      	bne.n	8009d76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009cc4:	2303      	movs	r3, #3
 8009cc6:	e057      	b.n	8009d78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009cc8:	4b2e      	ldr	r3, [pc, #184]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009cca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009cce:	4a2d      	ldr	r2, [pc, #180]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009cd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009cd4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009cd8:	e04d      	b.n	8009d76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ce0:	d141      	bne.n	8009d66 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009ce2:	4b28      	ldr	r3, [pc, #160]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009cea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009cee:	d131      	bne.n	8009d54 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009cf0:	4b24      	ldr	r3, [pc, #144]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009cf6:	4a23      	ldr	r2, [pc, #140]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009cf8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009cfc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009d00:	4b20      	ldr	r3, [pc, #128]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009d08:	4a1e      	ldr	r2, [pc, #120]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009d0e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009d10:	4b1d      	ldr	r3, [pc, #116]	@ (8009d88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	2232      	movs	r2, #50	@ 0x32
 8009d16:	fb02 f303 	mul.w	r3, r2, r3
 8009d1a:	4a1c      	ldr	r2, [pc, #112]	@ (8009d8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8009d20:	0c9b      	lsrs	r3, r3, #18
 8009d22:	3301      	adds	r3, #1
 8009d24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009d26:	e002      	b.n	8009d2e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	3b01      	subs	r3, #1
 8009d2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009d2e:	4b15      	ldr	r3, [pc, #84]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d30:	695b      	ldr	r3, [r3, #20]
 8009d32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d3a:	d102      	bne.n	8009d42 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d1f2      	bne.n	8009d28 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009d42:	4b10      	ldr	r3, [pc, #64]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d44:	695b      	ldr	r3, [r3, #20]
 8009d46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d4e:	d112      	bne.n	8009d76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009d50:	2303      	movs	r3, #3
 8009d52:	e011      	b.n	8009d78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009d54:	4b0b      	ldr	r3, [pc, #44]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d5a:	4a0a      	ldr	r2, [pc, #40]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d60:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009d64:	e007      	b.n	8009d76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009d66:	4b07      	ldr	r3, [pc, #28]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009d6e:	4a05      	ldr	r2, [pc, #20]	@ (8009d84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d70:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009d74:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8009d76:	2300      	movs	r3, #0
}
 8009d78:	4618      	mov	r0, r3
 8009d7a:	3714      	adds	r7, #20
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d82:	4770      	bx	lr
 8009d84:	40007000 	.word	0x40007000
 8009d88:	20000004 	.word	0x20000004
 8009d8c:	431bde83 	.word	0x431bde83

08009d90 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009d90:	b480      	push	{r7}
 8009d92:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8009d94:	4b05      	ldr	r3, [pc, #20]	@ (8009dac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009d96:	689b      	ldr	r3, [r3, #8]
 8009d98:	4a04      	ldr	r2, [pc, #16]	@ (8009dac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009d9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009d9e:	6093      	str	r3, [r2, #8]
}
 8009da0:	bf00      	nop
 8009da2:	46bd      	mov	sp, r7
 8009da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da8:	4770      	bx	lr
 8009daa:	bf00      	nop
 8009dac:	40007000 	.word	0x40007000

08009db0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b088      	sub	sp, #32
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d101      	bne.n	8009dc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	e2fe      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f003 0301 	and.w	r3, r3, #1
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d075      	beq.n	8009eba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009dce:	4b97      	ldr	r3, [pc, #604]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009dd0:	689b      	ldr	r3, [r3, #8]
 8009dd2:	f003 030c 	and.w	r3, r3, #12
 8009dd6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009dd8:	4b94      	ldr	r3, [pc, #592]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009dda:	68db      	ldr	r3, [r3, #12]
 8009ddc:	f003 0303 	and.w	r3, r3, #3
 8009de0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009de2:	69bb      	ldr	r3, [r7, #24]
 8009de4:	2b0c      	cmp	r3, #12
 8009de6:	d102      	bne.n	8009dee <HAL_RCC_OscConfig+0x3e>
 8009de8:	697b      	ldr	r3, [r7, #20]
 8009dea:	2b03      	cmp	r3, #3
 8009dec:	d002      	beq.n	8009df4 <HAL_RCC_OscConfig+0x44>
 8009dee:	69bb      	ldr	r3, [r7, #24]
 8009df0:	2b08      	cmp	r3, #8
 8009df2:	d10b      	bne.n	8009e0c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009df4:	4b8d      	ldr	r3, [pc, #564]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d05b      	beq.n	8009eb8 <HAL_RCC_OscConfig+0x108>
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	685b      	ldr	r3, [r3, #4]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d157      	bne.n	8009eb8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009e08:	2301      	movs	r3, #1
 8009e0a:	e2d9      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	685b      	ldr	r3, [r3, #4]
 8009e10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e14:	d106      	bne.n	8009e24 <HAL_RCC_OscConfig+0x74>
 8009e16:	4b85      	ldr	r3, [pc, #532]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4a84      	ldr	r2, [pc, #528]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009e1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e20:	6013      	str	r3, [r2, #0]
 8009e22:	e01d      	b.n	8009e60 <HAL_RCC_OscConfig+0xb0>
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	685b      	ldr	r3, [r3, #4]
 8009e28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009e2c:	d10c      	bne.n	8009e48 <HAL_RCC_OscConfig+0x98>
 8009e2e:	4b7f      	ldr	r3, [pc, #508]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	4a7e      	ldr	r2, [pc, #504]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009e34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009e38:	6013      	str	r3, [r2, #0]
 8009e3a:	4b7c      	ldr	r3, [pc, #496]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	4a7b      	ldr	r2, [pc, #492]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009e40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e44:	6013      	str	r3, [r2, #0]
 8009e46:	e00b      	b.n	8009e60 <HAL_RCC_OscConfig+0xb0>
 8009e48:	4b78      	ldr	r3, [pc, #480]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	4a77      	ldr	r2, [pc, #476]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009e4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009e52:	6013      	str	r3, [r2, #0]
 8009e54:	4b75      	ldr	r3, [pc, #468]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	4a74      	ldr	r2, [pc, #464]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009e5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009e5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	685b      	ldr	r3, [r3, #4]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d013      	beq.n	8009e90 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e68:	f7fa fdd6 	bl	8004a18 <HAL_GetTick>
 8009e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009e6e:	e008      	b.n	8009e82 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009e70:	f7fa fdd2 	bl	8004a18 <HAL_GetTick>
 8009e74:	4602      	mov	r2, r0
 8009e76:	693b      	ldr	r3, [r7, #16]
 8009e78:	1ad3      	subs	r3, r2, r3
 8009e7a:	2b64      	cmp	r3, #100	@ 0x64
 8009e7c:	d901      	bls.n	8009e82 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009e7e:	2303      	movs	r3, #3
 8009e80:	e29e      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009e82:	4b6a      	ldr	r3, [pc, #424]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d0f0      	beq.n	8009e70 <HAL_RCC_OscConfig+0xc0>
 8009e8e:	e014      	b.n	8009eba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e90:	f7fa fdc2 	bl	8004a18 <HAL_GetTick>
 8009e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009e96:	e008      	b.n	8009eaa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009e98:	f7fa fdbe 	bl	8004a18 <HAL_GetTick>
 8009e9c:	4602      	mov	r2, r0
 8009e9e:	693b      	ldr	r3, [r7, #16]
 8009ea0:	1ad3      	subs	r3, r2, r3
 8009ea2:	2b64      	cmp	r3, #100	@ 0x64
 8009ea4:	d901      	bls.n	8009eaa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009ea6:	2303      	movs	r3, #3
 8009ea8:	e28a      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009eaa:	4b60      	ldr	r3, [pc, #384]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d1f0      	bne.n	8009e98 <HAL_RCC_OscConfig+0xe8>
 8009eb6:	e000      	b.n	8009eba <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009eb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f003 0302 	and.w	r3, r3, #2
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d075      	beq.n	8009fb2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009ec6:	4b59      	ldr	r3, [pc, #356]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	f003 030c 	and.w	r3, r3, #12
 8009ece:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009ed0:	4b56      	ldr	r3, [pc, #344]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009ed2:	68db      	ldr	r3, [r3, #12]
 8009ed4:	f003 0303 	and.w	r3, r3, #3
 8009ed8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009eda:	69bb      	ldr	r3, [r7, #24]
 8009edc:	2b0c      	cmp	r3, #12
 8009ede:	d102      	bne.n	8009ee6 <HAL_RCC_OscConfig+0x136>
 8009ee0:	697b      	ldr	r3, [r7, #20]
 8009ee2:	2b02      	cmp	r3, #2
 8009ee4:	d002      	beq.n	8009eec <HAL_RCC_OscConfig+0x13c>
 8009ee6:	69bb      	ldr	r3, [r7, #24]
 8009ee8:	2b04      	cmp	r3, #4
 8009eea:	d11f      	bne.n	8009f2c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009eec:	4b4f      	ldr	r3, [pc, #316]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d005      	beq.n	8009f04 <HAL_RCC_OscConfig+0x154>
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	68db      	ldr	r3, [r3, #12]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d101      	bne.n	8009f04 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009f00:	2301      	movs	r3, #1
 8009f02:	e25d      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009f04:	4b49      	ldr	r3, [pc, #292]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009f06:	685b      	ldr	r3, [r3, #4]
 8009f08:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	691b      	ldr	r3, [r3, #16]
 8009f10:	061b      	lsls	r3, r3, #24
 8009f12:	4946      	ldr	r1, [pc, #280]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009f14:	4313      	orrs	r3, r2
 8009f16:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009f18:	4b45      	ldr	r3, [pc, #276]	@ (800a030 <HAL_RCC_OscConfig+0x280>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	f7fa fd2f 	bl	8004980 <HAL_InitTick>
 8009f22:	4603      	mov	r3, r0
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d043      	beq.n	8009fb0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009f28:	2301      	movs	r3, #1
 8009f2a:	e249      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	68db      	ldr	r3, [r3, #12]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d023      	beq.n	8009f7c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009f34:	4b3d      	ldr	r3, [pc, #244]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	4a3c      	ldr	r2, [pc, #240]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009f3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f40:	f7fa fd6a 	bl	8004a18 <HAL_GetTick>
 8009f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009f46:	e008      	b.n	8009f5a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009f48:	f7fa fd66 	bl	8004a18 <HAL_GetTick>
 8009f4c:	4602      	mov	r2, r0
 8009f4e:	693b      	ldr	r3, [r7, #16]
 8009f50:	1ad3      	subs	r3, r2, r3
 8009f52:	2b02      	cmp	r3, #2
 8009f54:	d901      	bls.n	8009f5a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009f56:	2303      	movs	r3, #3
 8009f58:	e232      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009f5a:	4b34      	ldr	r3, [pc, #208]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d0f0      	beq.n	8009f48 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009f66:	4b31      	ldr	r3, [pc, #196]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009f68:	685b      	ldr	r3, [r3, #4]
 8009f6a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	691b      	ldr	r3, [r3, #16]
 8009f72:	061b      	lsls	r3, r3, #24
 8009f74:	492d      	ldr	r1, [pc, #180]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009f76:	4313      	orrs	r3, r2
 8009f78:	604b      	str	r3, [r1, #4]
 8009f7a:	e01a      	b.n	8009fb2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009f7c:	4b2b      	ldr	r3, [pc, #172]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4a2a      	ldr	r2, [pc, #168]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009f82:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009f86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f88:	f7fa fd46 	bl	8004a18 <HAL_GetTick>
 8009f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009f8e:	e008      	b.n	8009fa2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009f90:	f7fa fd42 	bl	8004a18 <HAL_GetTick>
 8009f94:	4602      	mov	r2, r0
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	1ad3      	subs	r3, r2, r3
 8009f9a:	2b02      	cmp	r3, #2
 8009f9c:	d901      	bls.n	8009fa2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009f9e:	2303      	movs	r3, #3
 8009fa0:	e20e      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009fa2:	4b22      	ldr	r3, [pc, #136]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d1f0      	bne.n	8009f90 <HAL_RCC_OscConfig+0x1e0>
 8009fae:	e000      	b.n	8009fb2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009fb0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f003 0308 	and.w	r3, r3, #8
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d041      	beq.n	800a042 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	695b      	ldr	r3, [r3, #20]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d01c      	beq.n	800a000 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009fc6:	4b19      	ldr	r3, [pc, #100]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009fc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009fcc:	4a17      	ldr	r2, [pc, #92]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009fce:	f043 0301 	orr.w	r3, r3, #1
 8009fd2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009fd6:	f7fa fd1f 	bl	8004a18 <HAL_GetTick>
 8009fda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009fdc:	e008      	b.n	8009ff0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009fde:	f7fa fd1b 	bl	8004a18 <HAL_GetTick>
 8009fe2:	4602      	mov	r2, r0
 8009fe4:	693b      	ldr	r3, [r7, #16]
 8009fe6:	1ad3      	subs	r3, r2, r3
 8009fe8:	2b02      	cmp	r3, #2
 8009fea:	d901      	bls.n	8009ff0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009fec:	2303      	movs	r3, #3
 8009fee:	e1e7      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009ff0:	4b0e      	ldr	r3, [pc, #56]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 8009ff2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ff6:	f003 0302 	and.w	r3, r3, #2
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d0ef      	beq.n	8009fde <HAL_RCC_OscConfig+0x22e>
 8009ffe:	e020      	b.n	800a042 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a000:	4b0a      	ldr	r3, [pc, #40]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 800a002:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a006:	4a09      	ldr	r2, [pc, #36]	@ (800a02c <HAL_RCC_OscConfig+0x27c>)
 800a008:	f023 0301 	bic.w	r3, r3, #1
 800a00c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a010:	f7fa fd02 	bl	8004a18 <HAL_GetTick>
 800a014:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a016:	e00d      	b.n	800a034 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a018:	f7fa fcfe 	bl	8004a18 <HAL_GetTick>
 800a01c:	4602      	mov	r2, r0
 800a01e:	693b      	ldr	r3, [r7, #16]
 800a020:	1ad3      	subs	r3, r2, r3
 800a022:	2b02      	cmp	r3, #2
 800a024:	d906      	bls.n	800a034 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800a026:	2303      	movs	r3, #3
 800a028:	e1ca      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
 800a02a:	bf00      	nop
 800a02c:	40021000 	.word	0x40021000
 800a030:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a034:	4b8c      	ldr	r3, [pc, #560]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a036:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a03a:	f003 0302 	and.w	r3, r3, #2
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d1ea      	bne.n	800a018 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f003 0304 	and.w	r3, r3, #4
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	f000 80a6 	beq.w	800a19c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a050:	2300      	movs	r3, #0
 800a052:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a054:	4b84      	ldr	r3, [pc, #528]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a058:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d101      	bne.n	800a064 <HAL_RCC_OscConfig+0x2b4>
 800a060:	2301      	movs	r3, #1
 800a062:	e000      	b.n	800a066 <HAL_RCC_OscConfig+0x2b6>
 800a064:	2300      	movs	r3, #0
 800a066:	2b00      	cmp	r3, #0
 800a068:	d00d      	beq.n	800a086 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a06a:	4b7f      	ldr	r3, [pc, #508]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a06c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a06e:	4a7e      	ldr	r2, [pc, #504]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a070:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a074:	6593      	str	r3, [r2, #88]	@ 0x58
 800a076:	4b7c      	ldr	r3, [pc, #496]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a07a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a07e:	60fb      	str	r3, [r7, #12]
 800a080:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a082:	2301      	movs	r3, #1
 800a084:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a086:	4b79      	ldr	r3, [pc, #484]	@ (800a26c <HAL_RCC_OscConfig+0x4bc>)
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d118      	bne.n	800a0c4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a092:	4b76      	ldr	r3, [pc, #472]	@ (800a26c <HAL_RCC_OscConfig+0x4bc>)
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	4a75      	ldr	r2, [pc, #468]	@ (800a26c <HAL_RCC_OscConfig+0x4bc>)
 800a098:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a09c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a09e:	f7fa fcbb 	bl	8004a18 <HAL_GetTick>
 800a0a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a0a4:	e008      	b.n	800a0b8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a0a6:	f7fa fcb7 	bl	8004a18 <HAL_GetTick>
 800a0aa:	4602      	mov	r2, r0
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	1ad3      	subs	r3, r2, r3
 800a0b0:	2b02      	cmp	r3, #2
 800a0b2:	d901      	bls.n	800a0b8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800a0b4:	2303      	movs	r3, #3
 800a0b6:	e183      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a0b8:	4b6c      	ldr	r3, [pc, #432]	@ (800a26c <HAL_RCC_OscConfig+0x4bc>)
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d0f0      	beq.n	800a0a6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	689b      	ldr	r3, [r3, #8]
 800a0c8:	2b01      	cmp	r3, #1
 800a0ca:	d108      	bne.n	800a0de <HAL_RCC_OscConfig+0x32e>
 800a0cc:	4b66      	ldr	r3, [pc, #408]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a0ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0d2:	4a65      	ldr	r2, [pc, #404]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a0d4:	f043 0301 	orr.w	r3, r3, #1
 800a0d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a0dc:	e024      	b.n	800a128 <HAL_RCC_OscConfig+0x378>
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	689b      	ldr	r3, [r3, #8]
 800a0e2:	2b05      	cmp	r3, #5
 800a0e4:	d110      	bne.n	800a108 <HAL_RCC_OscConfig+0x358>
 800a0e6:	4b60      	ldr	r3, [pc, #384]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a0e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0ec:	4a5e      	ldr	r2, [pc, #376]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a0ee:	f043 0304 	orr.w	r3, r3, #4
 800a0f2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a0f6:	4b5c      	ldr	r3, [pc, #368]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a0f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0fc:	4a5a      	ldr	r2, [pc, #360]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a0fe:	f043 0301 	orr.w	r3, r3, #1
 800a102:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a106:	e00f      	b.n	800a128 <HAL_RCC_OscConfig+0x378>
 800a108:	4b57      	ldr	r3, [pc, #348]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a10a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a10e:	4a56      	ldr	r2, [pc, #344]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a110:	f023 0301 	bic.w	r3, r3, #1
 800a114:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a118:	4b53      	ldr	r3, [pc, #332]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a11a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a11e:	4a52      	ldr	r2, [pc, #328]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a120:	f023 0304 	bic.w	r3, r3, #4
 800a124:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	689b      	ldr	r3, [r3, #8]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d016      	beq.n	800a15e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a130:	f7fa fc72 	bl	8004a18 <HAL_GetTick>
 800a134:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a136:	e00a      	b.n	800a14e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a138:	f7fa fc6e 	bl	8004a18 <HAL_GetTick>
 800a13c:	4602      	mov	r2, r0
 800a13e:	693b      	ldr	r3, [r7, #16]
 800a140:	1ad3      	subs	r3, r2, r3
 800a142:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a146:	4293      	cmp	r3, r2
 800a148:	d901      	bls.n	800a14e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800a14a:	2303      	movs	r3, #3
 800a14c:	e138      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a14e:	4b46      	ldr	r3, [pc, #280]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a154:	f003 0302 	and.w	r3, r3, #2
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d0ed      	beq.n	800a138 <HAL_RCC_OscConfig+0x388>
 800a15c:	e015      	b.n	800a18a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a15e:	f7fa fc5b 	bl	8004a18 <HAL_GetTick>
 800a162:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a164:	e00a      	b.n	800a17c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a166:	f7fa fc57 	bl	8004a18 <HAL_GetTick>
 800a16a:	4602      	mov	r2, r0
 800a16c:	693b      	ldr	r3, [r7, #16]
 800a16e:	1ad3      	subs	r3, r2, r3
 800a170:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a174:	4293      	cmp	r3, r2
 800a176:	d901      	bls.n	800a17c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800a178:	2303      	movs	r3, #3
 800a17a:	e121      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a17c:	4b3a      	ldr	r3, [pc, #232]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a17e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a182:	f003 0302 	and.w	r3, r3, #2
 800a186:	2b00      	cmp	r3, #0
 800a188:	d1ed      	bne.n	800a166 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a18a:	7ffb      	ldrb	r3, [r7, #31]
 800a18c:	2b01      	cmp	r3, #1
 800a18e:	d105      	bne.n	800a19c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a190:	4b35      	ldr	r3, [pc, #212]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a192:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a194:	4a34      	ldr	r2, [pc, #208]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a196:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a19a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	f003 0320 	and.w	r3, r3, #32
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d03c      	beq.n	800a222 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	699b      	ldr	r3, [r3, #24]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d01c      	beq.n	800a1ea <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a1b0:	4b2d      	ldr	r3, [pc, #180]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a1b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a1b6:	4a2c      	ldr	r2, [pc, #176]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a1b8:	f043 0301 	orr.w	r3, r3, #1
 800a1bc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a1c0:	f7fa fc2a 	bl	8004a18 <HAL_GetTick>
 800a1c4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a1c6:	e008      	b.n	800a1da <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a1c8:	f7fa fc26 	bl	8004a18 <HAL_GetTick>
 800a1cc:	4602      	mov	r2, r0
 800a1ce:	693b      	ldr	r3, [r7, #16]
 800a1d0:	1ad3      	subs	r3, r2, r3
 800a1d2:	2b02      	cmp	r3, #2
 800a1d4:	d901      	bls.n	800a1da <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800a1d6:	2303      	movs	r3, #3
 800a1d8:	e0f2      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a1da:	4b23      	ldr	r3, [pc, #140]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a1dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a1e0:	f003 0302 	and.w	r3, r3, #2
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d0ef      	beq.n	800a1c8 <HAL_RCC_OscConfig+0x418>
 800a1e8:	e01b      	b.n	800a222 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a1ea:	4b1f      	ldr	r3, [pc, #124]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a1ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a1f0:	4a1d      	ldr	r2, [pc, #116]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a1f2:	f023 0301 	bic.w	r3, r3, #1
 800a1f6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a1fa:	f7fa fc0d 	bl	8004a18 <HAL_GetTick>
 800a1fe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a200:	e008      	b.n	800a214 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a202:	f7fa fc09 	bl	8004a18 <HAL_GetTick>
 800a206:	4602      	mov	r2, r0
 800a208:	693b      	ldr	r3, [r7, #16]
 800a20a:	1ad3      	subs	r3, r2, r3
 800a20c:	2b02      	cmp	r3, #2
 800a20e:	d901      	bls.n	800a214 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800a210:	2303      	movs	r3, #3
 800a212:	e0d5      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a214:	4b14      	ldr	r3, [pc, #80]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a216:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a21a:	f003 0302 	and.w	r3, r3, #2
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d1ef      	bne.n	800a202 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	69db      	ldr	r3, [r3, #28]
 800a226:	2b00      	cmp	r3, #0
 800a228:	f000 80c9 	beq.w	800a3be <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a22c:	4b0e      	ldr	r3, [pc, #56]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a22e:	689b      	ldr	r3, [r3, #8]
 800a230:	f003 030c 	and.w	r3, r3, #12
 800a234:	2b0c      	cmp	r3, #12
 800a236:	f000 8083 	beq.w	800a340 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	69db      	ldr	r3, [r3, #28]
 800a23e:	2b02      	cmp	r3, #2
 800a240:	d15e      	bne.n	800a300 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a242:	4b09      	ldr	r3, [pc, #36]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	4a08      	ldr	r2, [pc, #32]	@ (800a268 <HAL_RCC_OscConfig+0x4b8>)
 800a248:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a24c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a24e:	f7fa fbe3 	bl	8004a18 <HAL_GetTick>
 800a252:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a254:	e00c      	b.n	800a270 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a256:	f7fa fbdf 	bl	8004a18 <HAL_GetTick>
 800a25a:	4602      	mov	r2, r0
 800a25c:	693b      	ldr	r3, [r7, #16]
 800a25e:	1ad3      	subs	r3, r2, r3
 800a260:	2b02      	cmp	r3, #2
 800a262:	d905      	bls.n	800a270 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800a264:	2303      	movs	r3, #3
 800a266:	e0ab      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
 800a268:	40021000 	.word	0x40021000
 800a26c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a270:	4b55      	ldr	r3, [pc, #340]	@ (800a3c8 <HAL_RCC_OscConfig+0x618>)
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d1ec      	bne.n	800a256 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a27c:	4b52      	ldr	r3, [pc, #328]	@ (800a3c8 <HAL_RCC_OscConfig+0x618>)
 800a27e:	68da      	ldr	r2, [r3, #12]
 800a280:	4b52      	ldr	r3, [pc, #328]	@ (800a3cc <HAL_RCC_OscConfig+0x61c>)
 800a282:	4013      	ands	r3, r2
 800a284:	687a      	ldr	r2, [r7, #4]
 800a286:	6a11      	ldr	r1, [r2, #32]
 800a288:	687a      	ldr	r2, [r7, #4]
 800a28a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a28c:	3a01      	subs	r2, #1
 800a28e:	0112      	lsls	r2, r2, #4
 800a290:	4311      	orrs	r1, r2
 800a292:	687a      	ldr	r2, [r7, #4]
 800a294:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800a296:	0212      	lsls	r2, r2, #8
 800a298:	4311      	orrs	r1, r2
 800a29a:	687a      	ldr	r2, [r7, #4]
 800a29c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a29e:	0852      	lsrs	r2, r2, #1
 800a2a0:	3a01      	subs	r2, #1
 800a2a2:	0552      	lsls	r2, r2, #21
 800a2a4:	4311      	orrs	r1, r2
 800a2a6:	687a      	ldr	r2, [r7, #4]
 800a2a8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a2aa:	0852      	lsrs	r2, r2, #1
 800a2ac:	3a01      	subs	r2, #1
 800a2ae:	0652      	lsls	r2, r2, #25
 800a2b0:	4311      	orrs	r1, r2
 800a2b2:	687a      	ldr	r2, [r7, #4]
 800a2b4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a2b6:	06d2      	lsls	r2, r2, #27
 800a2b8:	430a      	orrs	r2, r1
 800a2ba:	4943      	ldr	r1, [pc, #268]	@ (800a3c8 <HAL_RCC_OscConfig+0x618>)
 800a2bc:	4313      	orrs	r3, r2
 800a2be:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a2c0:	4b41      	ldr	r3, [pc, #260]	@ (800a3c8 <HAL_RCC_OscConfig+0x618>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	4a40      	ldr	r2, [pc, #256]	@ (800a3c8 <HAL_RCC_OscConfig+0x618>)
 800a2c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a2ca:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a2cc:	4b3e      	ldr	r3, [pc, #248]	@ (800a3c8 <HAL_RCC_OscConfig+0x618>)
 800a2ce:	68db      	ldr	r3, [r3, #12]
 800a2d0:	4a3d      	ldr	r2, [pc, #244]	@ (800a3c8 <HAL_RCC_OscConfig+0x618>)
 800a2d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a2d6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a2d8:	f7fa fb9e 	bl	8004a18 <HAL_GetTick>
 800a2dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a2de:	e008      	b.n	800a2f2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a2e0:	f7fa fb9a 	bl	8004a18 <HAL_GetTick>
 800a2e4:	4602      	mov	r2, r0
 800a2e6:	693b      	ldr	r3, [r7, #16]
 800a2e8:	1ad3      	subs	r3, r2, r3
 800a2ea:	2b02      	cmp	r3, #2
 800a2ec:	d901      	bls.n	800a2f2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800a2ee:	2303      	movs	r3, #3
 800a2f0:	e066      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a2f2:	4b35      	ldr	r3, [pc, #212]	@ (800a3c8 <HAL_RCC_OscConfig+0x618>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d0f0      	beq.n	800a2e0 <HAL_RCC_OscConfig+0x530>
 800a2fe:	e05e      	b.n	800a3be <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a300:	4b31      	ldr	r3, [pc, #196]	@ (800a3c8 <HAL_RCC_OscConfig+0x618>)
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4a30      	ldr	r2, [pc, #192]	@ (800a3c8 <HAL_RCC_OscConfig+0x618>)
 800a306:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a30a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a30c:	f7fa fb84 	bl	8004a18 <HAL_GetTick>
 800a310:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a312:	e008      	b.n	800a326 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a314:	f7fa fb80 	bl	8004a18 <HAL_GetTick>
 800a318:	4602      	mov	r2, r0
 800a31a:	693b      	ldr	r3, [r7, #16]
 800a31c:	1ad3      	subs	r3, r2, r3
 800a31e:	2b02      	cmp	r3, #2
 800a320:	d901      	bls.n	800a326 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800a322:	2303      	movs	r3, #3
 800a324:	e04c      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a326:	4b28      	ldr	r3, [pc, #160]	@ (800a3c8 <HAL_RCC_OscConfig+0x618>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d1f0      	bne.n	800a314 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800a332:	4b25      	ldr	r3, [pc, #148]	@ (800a3c8 <HAL_RCC_OscConfig+0x618>)
 800a334:	68da      	ldr	r2, [r3, #12]
 800a336:	4924      	ldr	r1, [pc, #144]	@ (800a3c8 <HAL_RCC_OscConfig+0x618>)
 800a338:	4b25      	ldr	r3, [pc, #148]	@ (800a3d0 <HAL_RCC_OscConfig+0x620>)
 800a33a:	4013      	ands	r3, r2
 800a33c:	60cb      	str	r3, [r1, #12]
 800a33e:	e03e      	b.n	800a3be <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	69db      	ldr	r3, [r3, #28]
 800a344:	2b01      	cmp	r3, #1
 800a346:	d101      	bne.n	800a34c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800a348:	2301      	movs	r3, #1
 800a34a:	e039      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800a34c:	4b1e      	ldr	r3, [pc, #120]	@ (800a3c8 <HAL_RCC_OscConfig+0x618>)
 800a34e:	68db      	ldr	r3, [r3, #12]
 800a350:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a352:	697b      	ldr	r3, [r7, #20]
 800a354:	f003 0203 	and.w	r2, r3, #3
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6a1b      	ldr	r3, [r3, #32]
 800a35c:	429a      	cmp	r2, r3
 800a35e:	d12c      	bne.n	800a3ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a360:	697b      	ldr	r3, [r7, #20]
 800a362:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a36a:	3b01      	subs	r3, #1
 800a36c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a36e:	429a      	cmp	r2, r3
 800a370:	d123      	bne.n	800a3ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a372:	697b      	ldr	r3, [r7, #20]
 800a374:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a37c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a37e:	429a      	cmp	r2, r3
 800a380:	d11b      	bne.n	800a3ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a382:	697b      	ldr	r3, [r7, #20]
 800a384:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a38c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a38e:	429a      	cmp	r2, r3
 800a390:	d113      	bne.n	800a3ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a39c:	085b      	lsrs	r3, r3, #1
 800a39e:	3b01      	subs	r3, #1
 800a3a0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a3a2:	429a      	cmp	r2, r3
 800a3a4:	d109      	bne.n	800a3ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a3a6:	697b      	ldr	r3, [r7, #20]
 800a3a8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3b0:	085b      	lsrs	r3, r3, #1
 800a3b2:	3b01      	subs	r3, #1
 800a3b4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a3b6:	429a      	cmp	r2, r3
 800a3b8:	d001      	beq.n	800a3be <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	e000      	b.n	800a3c0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800a3be:	2300      	movs	r3, #0
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3720      	adds	r7, #32
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}
 800a3c8:	40021000 	.word	0x40021000
 800a3cc:	019f800c 	.word	0x019f800c
 800a3d0:	feeefffc 	.word	0xfeeefffc

0800a3d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b086      	sub	sp, #24
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
 800a3dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a3de:	2300      	movs	r3, #0
 800a3e0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d101      	bne.n	800a3ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a3e8:	2301      	movs	r3, #1
 800a3ea:	e11e      	b.n	800a62a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a3ec:	4b91      	ldr	r3, [pc, #580]	@ (800a634 <HAL_RCC_ClockConfig+0x260>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	f003 030f 	and.w	r3, r3, #15
 800a3f4:	683a      	ldr	r2, [r7, #0]
 800a3f6:	429a      	cmp	r2, r3
 800a3f8:	d910      	bls.n	800a41c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a3fa:	4b8e      	ldr	r3, [pc, #568]	@ (800a634 <HAL_RCC_ClockConfig+0x260>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	f023 020f 	bic.w	r2, r3, #15
 800a402:	498c      	ldr	r1, [pc, #560]	@ (800a634 <HAL_RCC_ClockConfig+0x260>)
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	4313      	orrs	r3, r2
 800a408:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a40a:	4b8a      	ldr	r3, [pc, #552]	@ (800a634 <HAL_RCC_ClockConfig+0x260>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f003 030f 	and.w	r3, r3, #15
 800a412:	683a      	ldr	r2, [r7, #0]
 800a414:	429a      	cmp	r2, r3
 800a416:	d001      	beq.n	800a41c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a418:	2301      	movs	r3, #1
 800a41a:	e106      	b.n	800a62a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f003 0301 	and.w	r3, r3, #1
 800a424:	2b00      	cmp	r3, #0
 800a426:	d073      	beq.n	800a510 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	685b      	ldr	r3, [r3, #4]
 800a42c:	2b03      	cmp	r3, #3
 800a42e:	d129      	bne.n	800a484 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a430:	4b81      	ldr	r3, [pc, #516]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d101      	bne.n	800a440 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800a43c:	2301      	movs	r3, #1
 800a43e:	e0f4      	b.n	800a62a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800a440:	f000 f99e 	bl	800a780 <RCC_GetSysClockFreqFromPLLSource>
 800a444:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800a446:	693b      	ldr	r3, [r7, #16]
 800a448:	4a7c      	ldr	r2, [pc, #496]	@ (800a63c <HAL_RCC_ClockConfig+0x268>)
 800a44a:	4293      	cmp	r3, r2
 800a44c:	d93f      	bls.n	800a4ce <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a44e:	4b7a      	ldr	r3, [pc, #488]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a450:	689b      	ldr	r3, [r3, #8]
 800a452:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a456:	2b00      	cmp	r3, #0
 800a458:	d009      	beq.n	800a46e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a462:	2b00      	cmp	r3, #0
 800a464:	d033      	beq.n	800a4ce <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d12f      	bne.n	800a4ce <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a46e:	4b72      	ldr	r3, [pc, #456]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a470:	689b      	ldr	r3, [r3, #8]
 800a472:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a476:	4a70      	ldr	r2, [pc, #448]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a478:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a47c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a47e:	2380      	movs	r3, #128	@ 0x80
 800a480:	617b      	str	r3, [r7, #20]
 800a482:	e024      	b.n	800a4ce <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	685b      	ldr	r3, [r3, #4]
 800a488:	2b02      	cmp	r3, #2
 800a48a:	d107      	bne.n	800a49c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a48c:	4b6a      	ldr	r3, [pc, #424]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a494:	2b00      	cmp	r3, #0
 800a496:	d109      	bne.n	800a4ac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a498:	2301      	movs	r3, #1
 800a49a:	e0c6      	b.n	800a62a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a49c:	4b66      	ldr	r3, [pc, #408]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d101      	bne.n	800a4ac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a4a8:	2301      	movs	r3, #1
 800a4aa:	e0be      	b.n	800a62a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800a4ac:	f000 f8ce 	bl	800a64c <HAL_RCC_GetSysClockFreq>
 800a4b0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800a4b2:	693b      	ldr	r3, [r7, #16]
 800a4b4:	4a61      	ldr	r2, [pc, #388]	@ (800a63c <HAL_RCC_ClockConfig+0x268>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d909      	bls.n	800a4ce <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a4ba:	4b5f      	ldr	r3, [pc, #380]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a4bc:	689b      	ldr	r3, [r3, #8]
 800a4be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a4c2:	4a5d      	ldr	r2, [pc, #372]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a4c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4c8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800a4ca:	2380      	movs	r3, #128	@ 0x80
 800a4cc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a4ce:	4b5a      	ldr	r3, [pc, #360]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a4d0:	689b      	ldr	r3, [r3, #8]
 800a4d2:	f023 0203 	bic.w	r2, r3, #3
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	685b      	ldr	r3, [r3, #4]
 800a4da:	4957      	ldr	r1, [pc, #348]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a4dc:	4313      	orrs	r3, r2
 800a4de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a4e0:	f7fa fa9a 	bl	8004a18 <HAL_GetTick>
 800a4e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a4e6:	e00a      	b.n	800a4fe <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a4e8:	f7fa fa96 	bl	8004a18 <HAL_GetTick>
 800a4ec:	4602      	mov	r2, r0
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	1ad3      	subs	r3, r2, r3
 800a4f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d901      	bls.n	800a4fe <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800a4fa:	2303      	movs	r3, #3
 800a4fc:	e095      	b.n	800a62a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a4fe:	4b4e      	ldr	r3, [pc, #312]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a500:	689b      	ldr	r3, [r3, #8]
 800a502:	f003 020c 	and.w	r2, r3, #12
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	685b      	ldr	r3, [r3, #4]
 800a50a:	009b      	lsls	r3, r3, #2
 800a50c:	429a      	cmp	r2, r3
 800a50e:	d1eb      	bne.n	800a4e8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	f003 0302 	and.w	r3, r3, #2
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d023      	beq.n	800a564 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	f003 0304 	and.w	r3, r3, #4
 800a524:	2b00      	cmp	r3, #0
 800a526:	d005      	beq.n	800a534 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a528:	4b43      	ldr	r3, [pc, #268]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a52a:	689b      	ldr	r3, [r3, #8]
 800a52c:	4a42      	ldr	r2, [pc, #264]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a52e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a532:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	f003 0308 	and.w	r3, r3, #8
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d007      	beq.n	800a550 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800a540:	4b3d      	ldr	r3, [pc, #244]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a542:	689b      	ldr	r3, [r3, #8]
 800a544:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a548:	4a3b      	ldr	r2, [pc, #236]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a54a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a54e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a550:	4b39      	ldr	r3, [pc, #228]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a552:	689b      	ldr	r3, [r3, #8]
 800a554:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	689b      	ldr	r3, [r3, #8]
 800a55c:	4936      	ldr	r1, [pc, #216]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a55e:	4313      	orrs	r3, r2
 800a560:	608b      	str	r3, [r1, #8]
 800a562:	e008      	b.n	800a576 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800a564:	697b      	ldr	r3, [r7, #20]
 800a566:	2b80      	cmp	r3, #128	@ 0x80
 800a568:	d105      	bne.n	800a576 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a56a:	4b33      	ldr	r3, [pc, #204]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a56c:	689b      	ldr	r3, [r3, #8]
 800a56e:	4a32      	ldr	r2, [pc, #200]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a570:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a574:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a576:	4b2f      	ldr	r3, [pc, #188]	@ (800a634 <HAL_RCC_ClockConfig+0x260>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	f003 030f 	and.w	r3, r3, #15
 800a57e:	683a      	ldr	r2, [r7, #0]
 800a580:	429a      	cmp	r2, r3
 800a582:	d21d      	bcs.n	800a5c0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a584:	4b2b      	ldr	r3, [pc, #172]	@ (800a634 <HAL_RCC_ClockConfig+0x260>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	f023 020f 	bic.w	r2, r3, #15
 800a58c:	4929      	ldr	r1, [pc, #164]	@ (800a634 <HAL_RCC_ClockConfig+0x260>)
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	4313      	orrs	r3, r2
 800a592:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a594:	f7fa fa40 	bl	8004a18 <HAL_GetTick>
 800a598:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a59a:	e00a      	b.n	800a5b2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a59c:	f7fa fa3c 	bl	8004a18 <HAL_GetTick>
 800a5a0:	4602      	mov	r2, r0
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	1ad3      	subs	r3, r2, r3
 800a5a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d901      	bls.n	800a5b2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800a5ae:	2303      	movs	r3, #3
 800a5b0:	e03b      	b.n	800a62a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a5b2:	4b20      	ldr	r3, [pc, #128]	@ (800a634 <HAL_RCC_ClockConfig+0x260>)
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	f003 030f 	and.w	r3, r3, #15
 800a5ba:	683a      	ldr	r2, [r7, #0]
 800a5bc:	429a      	cmp	r2, r3
 800a5be:	d1ed      	bne.n	800a59c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f003 0304 	and.w	r3, r3, #4
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d008      	beq.n	800a5de <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a5cc:	4b1a      	ldr	r3, [pc, #104]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a5ce:	689b      	ldr	r3, [r3, #8]
 800a5d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	68db      	ldr	r3, [r3, #12]
 800a5d8:	4917      	ldr	r1, [pc, #92]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a5da:	4313      	orrs	r3, r2
 800a5dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f003 0308 	and.w	r3, r3, #8
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d009      	beq.n	800a5fe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a5ea:	4b13      	ldr	r3, [pc, #76]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a5ec:	689b      	ldr	r3, [r3, #8]
 800a5ee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	691b      	ldr	r3, [r3, #16]
 800a5f6:	00db      	lsls	r3, r3, #3
 800a5f8:	490f      	ldr	r1, [pc, #60]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a5fa:	4313      	orrs	r3, r2
 800a5fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a5fe:	f000 f825 	bl	800a64c <HAL_RCC_GetSysClockFreq>
 800a602:	4602      	mov	r2, r0
 800a604:	4b0c      	ldr	r3, [pc, #48]	@ (800a638 <HAL_RCC_ClockConfig+0x264>)
 800a606:	689b      	ldr	r3, [r3, #8]
 800a608:	091b      	lsrs	r3, r3, #4
 800a60a:	f003 030f 	and.w	r3, r3, #15
 800a60e:	490c      	ldr	r1, [pc, #48]	@ (800a640 <HAL_RCC_ClockConfig+0x26c>)
 800a610:	5ccb      	ldrb	r3, [r1, r3]
 800a612:	f003 031f 	and.w	r3, r3, #31
 800a616:	fa22 f303 	lsr.w	r3, r2, r3
 800a61a:	4a0a      	ldr	r2, [pc, #40]	@ (800a644 <HAL_RCC_ClockConfig+0x270>)
 800a61c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a61e:	4b0a      	ldr	r3, [pc, #40]	@ (800a648 <HAL_RCC_ClockConfig+0x274>)
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	4618      	mov	r0, r3
 800a624:	f7fa f9ac 	bl	8004980 <HAL_InitTick>
 800a628:	4603      	mov	r3, r0
}
 800a62a:	4618      	mov	r0, r3
 800a62c:	3718      	adds	r7, #24
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}
 800a632:	bf00      	nop
 800a634:	40022000 	.word	0x40022000
 800a638:	40021000 	.word	0x40021000
 800a63c:	04c4b400 	.word	0x04c4b400
 800a640:	08015104 	.word	0x08015104
 800a644:	20000004 	.word	0x20000004
 800a648:	20000008 	.word	0x20000008

0800a64c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a64c:	b480      	push	{r7}
 800a64e:	b087      	sub	sp, #28
 800a650:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800a652:	4b2c      	ldr	r3, [pc, #176]	@ (800a704 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a654:	689b      	ldr	r3, [r3, #8]
 800a656:	f003 030c 	and.w	r3, r3, #12
 800a65a:	2b04      	cmp	r3, #4
 800a65c:	d102      	bne.n	800a664 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a65e:	4b2a      	ldr	r3, [pc, #168]	@ (800a708 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a660:	613b      	str	r3, [r7, #16]
 800a662:	e047      	b.n	800a6f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800a664:	4b27      	ldr	r3, [pc, #156]	@ (800a704 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a666:	689b      	ldr	r3, [r3, #8]
 800a668:	f003 030c 	and.w	r3, r3, #12
 800a66c:	2b08      	cmp	r3, #8
 800a66e:	d102      	bne.n	800a676 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a670:	4b26      	ldr	r3, [pc, #152]	@ (800a70c <HAL_RCC_GetSysClockFreq+0xc0>)
 800a672:	613b      	str	r3, [r7, #16]
 800a674:	e03e      	b.n	800a6f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800a676:	4b23      	ldr	r3, [pc, #140]	@ (800a704 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a678:	689b      	ldr	r3, [r3, #8]
 800a67a:	f003 030c 	and.w	r3, r3, #12
 800a67e:	2b0c      	cmp	r3, #12
 800a680:	d136      	bne.n	800a6f0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a682:	4b20      	ldr	r3, [pc, #128]	@ (800a704 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a684:	68db      	ldr	r3, [r3, #12]
 800a686:	f003 0303 	and.w	r3, r3, #3
 800a68a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a68c:	4b1d      	ldr	r3, [pc, #116]	@ (800a704 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a68e:	68db      	ldr	r3, [r3, #12]
 800a690:	091b      	lsrs	r3, r3, #4
 800a692:	f003 030f 	and.w	r3, r3, #15
 800a696:	3301      	adds	r3, #1
 800a698:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	2b03      	cmp	r3, #3
 800a69e:	d10c      	bne.n	800a6ba <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a6a0:	4a1a      	ldr	r2, [pc, #104]	@ (800a70c <HAL_RCC_GetSysClockFreq+0xc0>)
 800a6a2:	68bb      	ldr	r3, [r7, #8]
 800a6a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6a8:	4a16      	ldr	r2, [pc, #88]	@ (800a704 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a6aa:	68d2      	ldr	r2, [r2, #12]
 800a6ac:	0a12      	lsrs	r2, r2, #8
 800a6ae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a6b2:	fb02 f303 	mul.w	r3, r2, r3
 800a6b6:	617b      	str	r3, [r7, #20]
      break;
 800a6b8:	e00c      	b.n	800a6d4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a6ba:	4a13      	ldr	r2, [pc, #76]	@ (800a708 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6c2:	4a10      	ldr	r2, [pc, #64]	@ (800a704 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a6c4:	68d2      	ldr	r2, [r2, #12]
 800a6c6:	0a12      	lsrs	r2, r2, #8
 800a6c8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a6cc:	fb02 f303 	mul.w	r3, r2, r3
 800a6d0:	617b      	str	r3, [r7, #20]
      break;
 800a6d2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a6d4:	4b0b      	ldr	r3, [pc, #44]	@ (800a704 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a6d6:	68db      	ldr	r3, [r3, #12]
 800a6d8:	0e5b      	lsrs	r3, r3, #25
 800a6da:	f003 0303 	and.w	r3, r3, #3
 800a6de:	3301      	adds	r3, #1
 800a6e0:	005b      	lsls	r3, r3, #1
 800a6e2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800a6e4:	697a      	ldr	r2, [r7, #20]
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6ec:	613b      	str	r3, [r7, #16]
 800a6ee:	e001      	b.n	800a6f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a6f4:	693b      	ldr	r3, [r7, #16]
}
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	371c      	adds	r7, #28
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a700:	4770      	bx	lr
 800a702:	bf00      	nop
 800a704:	40021000 	.word	0x40021000
 800a708:	00f42400 	.word	0x00f42400
 800a70c:	007a1200 	.word	0x007a1200

0800a710 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a710:	b480      	push	{r7}
 800a712:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a714:	4b03      	ldr	r3, [pc, #12]	@ (800a724 <HAL_RCC_GetHCLKFreq+0x14>)
 800a716:	681b      	ldr	r3, [r3, #0]
}
 800a718:	4618      	mov	r0, r3
 800a71a:	46bd      	mov	sp, r7
 800a71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a720:	4770      	bx	lr
 800a722:	bf00      	nop
 800a724:	20000004 	.word	0x20000004

0800a728 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a72c:	f7ff fff0 	bl	800a710 <HAL_RCC_GetHCLKFreq>
 800a730:	4602      	mov	r2, r0
 800a732:	4b06      	ldr	r3, [pc, #24]	@ (800a74c <HAL_RCC_GetPCLK1Freq+0x24>)
 800a734:	689b      	ldr	r3, [r3, #8]
 800a736:	0a1b      	lsrs	r3, r3, #8
 800a738:	f003 0307 	and.w	r3, r3, #7
 800a73c:	4904      	ldr	r1, [pc, #16]	@ (800a750 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a73e:	5ccb      	ldrb	r3, [r1, r3]
 800a740:	f003 031f 	and.w	r3, r3, #31
 800a744:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a748:	4618      	mov	r0, r3
 800a74a:	bd80      	pop	{r7, pc}
 800a74c:	40021000 	.word	0x40021000
 800a750:	08015114 	.word	0x08015114

0800a754 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a758:	f7ff ffda 	bl	800a710 <HAL_RCC_GetHCLKFreq>
 800a75c:	4602      	mov	r2, r0
 800a75e:	4b06      	ldr	r3, [pc, #24]	@ (800a778 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a760:	689b      	ldr	r3, [r3, #8]
 800a762:	0adb      	lsrs	r3, r3, #11
 800a764:	f003 0307 	and.w	r3, r3, #7
 800a768:	4904      	ldr	r1, [pc, #16]	@ (800a77c <HAL_RCC_GetPCLK2Freq+0x28>)
 800a76a:	5ccb      	ldrb	r3, [r1, r3]
 800a76c:	f003 031f 	and.w	r3, r3, #31
 800a770:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a774:	4618      	mov	r0, r3
 800a776:	bd80      	pop	{r7, pc}
 800a778:	40021000 	.word	0x40021000
 800a77c:	08015114 	.word	0x08015114

0800a780 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a780:	b480      	push	{r7}
 800a782:	b087      	sub	sp, #28
 800a784:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a786:	4b1e      	ldr	r3, [pc, #120]	@ (800a800 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a788:	68db      	ldr	r3, [r3, #12]
 800a78a:	f003 0303 	and.w	r3, r3, #3
 800a78e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a790:	4b1b      	ldr	r3, [pc, #108]	@ (800a800 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a792:	68db      	ldr	r3, [r3, #12]
 800a794:	091b      	lsrs	r3, r3, #4
 800a796:	f003 030f 	and.w	r3, r3, #15
 800a79a:	3301      	adds	r3, #1
 800a79c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a79e:	693b      	ldr	r3, [r7, #16]
 800a7a0:	2b03      	cmp	r3, #3
 800a7a2:	d10c      	bne.n	800a7be <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a7a4:	4a17      	ldr	r2, [pc, #92]	@ (800a804 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7ac:	4a14      	ldr	r2, [pc, #80]	@ (800a800 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a7ae:	68d2      	ldr	r2, [r2, #12]
 800a7b0:	0a12      	lsrs	r2, r2, #8
 800a7b2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a7b6:	fb02 f303 	mul.w	r3, r2, r3
 800a7ba:	617b      	str	r3, [r7, #20]
    break;
 800a7bc:	e00c      	b.n	800a7d8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a7be:	4a12      	ldr	r2, [pc, #72]	@ (800a808 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7c6:	4a0e      	ldr	r2, [pc, #56]	@ (800a800 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a7c8:	68d2      	ldr	r2, [r2, #12]
 800a7ca:	0a12      	lsrs	r2, r2, #8
 800a7cc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a7d0:	fb02 f303 	mul.w	r3, r2, r3
 800a7d4:	617b      	str	r3, [r7, #20]
    break;
 800a7d6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a7d8:	4b09      	ldr	r3, [pc, #36]	@ (800a800 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a7da:	68db      	ldr	r3, [r3, #12]
 800a7dc:	0e5b      	lsrs	r3, r3, #25
 800a7de:	f003 0303 	and.w	r3, r3, #3
 800a7e2:	3301      	adds	r3, #1
 800a7e4:	005b      	lsls	r3, r3, #1
 800a7e6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a7e8:	697a      	ldr	r2, [r7, #20]
 800a7ea:	68bb      	ldr	r3, [r7, #8]
 800a7ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7f0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a7f2:	687b      	ldr	r3, [r7, #4]
}
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	371c      	adds	r7, #28
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fe:	4770      	bx	lr
 800a800:	40021000 	.word	0x40021000
 800a804:	007a1200 	.word	0x007a1200
 800a808:	00f42400 	.word	0x00f42400

0800a80c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b086      	sub	sp, #24
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a814:	2300      	movs	r3, #0
 800a816:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a818:	2300      	movs	r3, #0
 800a81a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a824:	2b00      	cmp	r3, #0
 800a826:	f000 8098 	beq.w	800a95a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a82a:	2300      	movs	r3, #0
 800a82c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a82e:	4b43      	ldr	r3, [pc, #268]	@ (800a93c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a836:	2b00      	cmp	r3, #0
 800a838:	d10d      	bne.n	800a856 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a83a:	4b40      	ldr	r3, [pc, #256]	@ (800a93c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a83c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a83e:	4a3f      	ldr	r2, [pc, #252]	@ (800a93c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a844:	6593      	str	r3, [r2, #88]	@ 0x58
 800a846:	4b3d      	ldr	r3, [pc, #244]	@ (800a93c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a84a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a84e:	60bb      	str	r3, [r7, #8]
 800a850:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a852:	2301      	movs	r3, #1
 800a854:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a856:	4b3a      	ldr	r3, [pc, #232]	@ (800a940 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	4a39      	ldr	r2, [pc, #228]	@ (800a940 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a85c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a860:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a862:	f7fa f8d9 	bl	8004a18 <HAL_GetTick>
 800a866:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a868:	e009      	b.n	800a87e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a86a:	f7fa f8d5 	bl	8004a18 <HAL_GetTick>
 800a86e:	4602      	mov	r2, r0
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	1ad3      	subs	r3, r2, r3
 800a874:	2b02      	cmp	r3, #2
 800a876:	d902      	bls.n	800a87e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a878:	2303      	movs	r3, #3
 800a87a:	74fb      	strb	r3, [r7, #19]
        break;
 800a87c:	e005      	b.n	800a88a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a87e:	4b30      	ldr	r3, [pc, #192]	@ (800a940 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a886:	2b00      	cmp	r3, #0
 800a888:	d0ef      	beq.n	800a86a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a88a:	7cfb      	ldrb	r3, [r7, #19]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d159      	bne.n	800a944 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a890:	4b2a      	ldr	r3, [pc, #168]	@ (800a93c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a896:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a89a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a89c:	697b      	ldr	r3, [r7, #20]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d01e      	beq.n	800a8e0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8a6:	697a      	ldr	r2, [r7, #20]
 800a8a8:	429a      	cmp	r2, r3
 800a8aa:	d019      	beq.n	800a8e0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a8ac:	4b23      	ldr	r3, [pc, #140]	@ (800a93c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a8b6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a8b8:	4b20      	ldr	r3, [pc, #128]	@ (800a93c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8be:	4a1f      	ldr	r2, [pc, #124]	@ (800a93c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a8c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a8c8:	4b1c      	ldr	r3, [pc, #112]	@ (800a93c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8ce:	4a1b      	ldr	r2, [pc, #108]	@ (800a93c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a8d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a8d8:	4a18      	ldr	r2, [pc, #96]	@ (800a93c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8da:	697b      	ldr	r3, [r7, #20]
 800a8dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a8e0:	697b      	ldr	r3, [r7, #20]
 800a8e2:	f003 0301 	and.w	r3, r3, #1
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d016      	beq.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8ea:	f7fa f895 	bl	8004a18 <HAL_GetTick>
 800a8ee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a8f0:	e00b      	b.n	800a90a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a8f2:	f7fa f891 	bl	8004a18 <HAL_GetTick>
 800a8f6:	4602      	mov	r2, r0
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	1ad3      	subs	r3, r2, r3
 800a8fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a900:	4293      	cmp	r3, r2
 800a902:	d902      	bls.n	800a90a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a904:	2303      	movs	r3, #3
 800a906:	74fb      	strb	r3, [r7, #19]
            break;
 800a908:	e006      	b.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a90a:	4b0c      	ldr	r3, [pc, #48]	@ (800a93c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a90c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a910:	f003 0302 	and.w	r3, r3, #2
 800a914:	2b00      	cmp	r3, #0
 800a916:	d0ec      	beq.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a918:	7cfb      	ldrb	r3, [r7, #19]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d10b      	bne.n	800a936 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a91e:	4b07      	ldr	r3, [pc, #28]	@ (800a93c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a920:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a924:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a92c:	4903      	ldr	r1, [pc, #12]	@ (800a93c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a92e:	4313      	orrs	r3, r2
 800a930:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a934:	e008      	b.n	800a948 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a936:	7cfb      	ldrb	r3, [r7, #19]
 800a938:	74bb      	strb	r3, [r7, #18]
 800a93a:	e005      	b.n	800a948 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a93c:	40021000 	.word	0x40021000
 800a940:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a944:	7cfb      	ldrb	r3, [r7, #19]
 800a946:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a948:	7c7b      	ldrb	r3, [r7, #17]
 800a94a:	2b01      	cmp	r3, #1
 800a94c:	d105      	bne.n	800a95a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a94e:	4ba6      	ldr	r3, [pc, #664]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a952:	4aa5      	ldr	r2, [pc, #660]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a954:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a958:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f003 0301 	and.w	r3, r3, #1
 800a962:	2b00      	cmp	r3, #0
 800a964:	d00a      	beq.n	800a97c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a966:	4ba0      	ldr	r3, [pc, #640]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a968:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a96c:	f023 0203 	bic.w	r2, r3, #3
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	685b      	ldr	r3, [r3, #4]
 800a974:	499c      	ldr	r1, [pc, #624]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a976:	4313      	orrs	r3, r2
 800a978:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	f003 0302 	and.w	r3, r3, #2
 800a984:	2b00      	cmp	r3, #0
 800a986:	d00a      	beq.n	800a99e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a988:	4b97      	ldr	r3, [pc, #604]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a98a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a98e:	f023 020c 	bic.w	r2, r3, #12
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	689b      	ldr	r3, [r3, #8]
 800a996:	4994      	ldr	r1, [pc, #592]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a998:	4313      	orrs	r3, r2
 800a99a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f003 0304 	and.w	r3, r3, #4
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d00a      	beq.n	800a9c0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a9aa:	4b8f      	ldr	r3, [pc, #572]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9b0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	68db      	ldr	r3, [r3, #12]
 800a9b8:	498b      	ldr	r1, [pc, #556]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9ba:	4313      	orrs	r3, r2
 800a9bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	f003 0308 	and.w	r3, r3, #8
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d00a      	beq.n	800a9e2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a9cc:	4b86      	ldr	r3, [pc, #536]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	691b      	ldr	r3, [r3, #16]
 800a9da:	4983      	ldr	r1, [pc, #524]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9dc:	4313      	orrs	r3, r2
 800a9de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	f003 0320 	and.w	r3, r3, #32
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d00a      	beq.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a9ee:	4b7e      	ldr	r3, [pc, #504]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9f4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	695b      	ldr	r3, [r3, #20]
 800a9fc:	497a      	ldr	r1, [pc, #488]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9fe:	4313      	orrs	r3, r2
 800aa00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d00a      	beq.n	800aa26 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800aa10:	4b75      	ldr	r3, [pc, #468]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa16:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	699b      	ldr	r3, [r3, #24]
 800aa1e:	4972      	ldr	r1, [pc, #456]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa20:	4313      	orrs	r3, r2
 800aa22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d00a      	beq.n	800aa48 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800aa32:	4b6d      	ldr	r3, [pc, #436]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa38:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	69db      	ldr	r3, [r3, #28]
 800aa40:	4969      	ldr	r1, [pc, #420]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa42:	4313      	orrs	r3, r2
 800aa44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d00a      	beq.n	800aa6a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800aa54:	4b64      	ldr	r3, [pc, #400]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa5a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	6a1b      	ldr	r3, [r3, #32]
 800aa62:	4961      	ldr	r1, [pc, #388]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa64:	4313      	orrs	r3, r2
 800aa66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d00a      	beq.n	800aa8c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800aa76:	4b5c      	ldr	r3, [pc, #368]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa7c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa84:	4958      	ldr	r1, [pc, #352]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa86:	4313      	orrs	r3, r2
 800aa88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d015      	beq.n	800aac4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800aa98:	4b53      	ldr	r3, [pc, #332]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa9e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aaa6:	4950      	ldr	r1, [pc, #320]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aaa8:	4313      	orrs	r3, r2
 800aaaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aab2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aab6:	d105      	bne.n	800aac4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aab8:	4b4b      	ldr	r3, [pc, #300]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aaba:	68db      	ldr	r3, [r3, #12]
 800aabc:	4a4a      	ldr	r2, [pc, #296]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aabe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aac2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d015      	beq.n	800aafc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800aad0:	4b45      	ldr	r3, [pc, #276]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aad6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aade:	4942      	ldr	r1, [pc, #264]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aae0:	4313      	orrs	r3, r2
 800aae2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800aaee:	d105      	bne.n	800aafc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aaf0:	4b3d      	ldr	r3, [pc, #244]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aaf2:	68db      	ldr	r3, [r3, #12]
 800aaf4:	4a3c      	ldr	r2, [pc, #240]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aaf6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aafa:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d015      	beq.n	800ab34 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ab08:	4b37      	ldr	r3, [pc, #220]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab0e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab16:	4934      	ldr	r1, [pc, #208]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab18:	4313      	orrs	r3, r2
 800ab1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ab26:	d105      	bne.n	800ab34 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ab28:	4b2f      	ldr	r3, [pc, #188]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab2a:	68db      	ldr	r3, [r3, #12]
 800ab2c:	4a2e      	ldr	r2, [pc, #184]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ab32:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d015      	beq.n	800ab6c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ab40:	4b29      	ldr	r3, [pc, #164]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab46:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab4e:	4926      	ldr	r1, [pc, #152]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab50:	4313      	orrs	r3, r2
 800ab52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab5e:	d105      	bne.n	800ab6c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ab60:	4b21      	ldr	r3, [pc, #132]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab62:	68db      	ldr	r3, [r3, #12]
 800ab64:	4a20      	ldr	r2, [pc, #128]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ab6a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d015      	beq.n	800aba4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ab78:	4b1b      	ldr	r3, [pc, #108]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab7e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab86:	4918      	ldr	r1, [pc, #96]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab88:	4313      	orrs	r3, r2
 800ab8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab96:	d105      	bne.n	800aba4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ab98:	4b13      	ldr	r3, [pc, #76]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab9a:	68db      	ldr	r3, [r3, #12]
 800ab9c:	4a12      	ldr	r2, [pc, #72]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aba2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800abac:	2b00      	cmp	r3, #0
 800abae:	d015      	beq.n	800abdc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800abb0:	4b0d      	ldr	r3, [pc, #52]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800abb6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abbe:	490a      	ldr	r1, [pc, #40]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abc0:	4313      	orrs	r3, r2
 800abc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800abce:	d105      	bne.n	800abdc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800abd0:	4b05      	ldr	r3, [pc, #20]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abd2:	68db      	ldr	r3, [r3, #12]
 800abd4:	4a04      	ldr	r2, [pc, #16]	@ (800abe8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800abda:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800abdc:	7cbb      	ldrb	r3, [r7, #18]
}
 800abde:	4618      	mov	r0, r3
 800abe0:	3718      	adds	r7, #24
 800abe2:	46bd      	mov	sp, r7
 800abe4:	bd80      	pop	{r7, pc}
 800abe6:	bf00      	nop
 800abe8:	40021000 	.word	0x40021000

0800abec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b084      	sub	sp, #16
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d101      	bne.n	800abfe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800abfa:	2301      	movs	r3, #1
 800abfc:	e09d      	b.n	800ad3a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d108      	bne.n	800ac18 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	685b      	ldr	r3, [r3, #4]
 800ac0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ac0e:	d009      	beq.n	800ac24 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2200      	movs	r2, #0
 800ac14:	61da      	str	r2, [r3, #28]
 800ac16:	e005      	b.n	800ac24 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2200      	movs	r2, #0
 800ac22:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2200      	movs	r2, #0
 800ac28:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ac30:	b2db      	uxtb	r3, r3
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d106      	bne.n	800ac44 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	2200      	movs	r2, #0
 800ac3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	f7f8 f85c 	bl	8002cfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2202      	movs	r2, #2
 800ac48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	681a      	ldr	r2, [r3, #0]
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ac5a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	68db      	ldr	r3, [r3, #12]
 800ac60:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ac64:	d902      	bls.n	800ac6c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ac66:	2300      	movs	r3, #0
 800ac68:	60fb      	str	r3, [r7, #12]
 800ac6a:	e002      	b.n	800ac72 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ac6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ac70:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	68db      	ldr	r3, [r3, #12]
 800ac76:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800ac7a:	d007      	beq.n	800ac8c <HAL_SPI_Init+0xa0>
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	68db      	ldr	r3, [r3, #12]
 800ac80:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ac84:	d002      	beq.n	800ac8c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2200      	movs	r2, #0
 800ac8a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	685b      	ldr	r3, [r3, #4]
 800ac90:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	689b      	ldr	r3, [r3, #8]
 800ac98:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800ac9c:	431a      	orrs	r2, r3
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	691b      	ldr	r3, [r3, #16]
 800aca2:	f003 0302 	and.w	r3, r3, #2
 800aca6:	431a      	orrs	r2, r3
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	695b      	ldr	r3, [r3, #20]
 800acac:	f003 0301 	and.w	r3, r3, #1
 800acb0:	431a      	orrs	r2, r3
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	699b      	ldr	r3, [r3, #24]
 800acb6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800acba:	431a      	orrs	r2, r3
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	69db      	ldr	r3, [r3, #28]
 800acc0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800acc4:	431a      	orrs	r2, r3
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	6a1b      	ldr	r3, [r3, #32]
 800acca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800acce:	ea42 0103 	orr.w	r1, r2, r3
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acd6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	430a      	orrs	r2, r1
 800ace0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	699b      	ldr	r3, [r3, #24]
 800ace6:	0c1b      	lsrs	r3, r3, #16
 800ace8:	f003 0204 	and.w	r2, r3, #4
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acf0:	f003 0310 	and.w	r3, r3, #16
 800acf4:	431a      	orrs	r2, r3
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acfa:	f003 0308 	and.w	r3, r3, #8
 800acfe:	431a      	orrs	r2, r3
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	68db      	ldr	r3, [r3, #12]
 800ad04:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800ad08:	ea42 0103 	orr.w	r1, r2, r3
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	430a      	orrs	r2, r1
 800ad18:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	69da      	ldr	r2, [r3, #28]
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ad28:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2201      	movs	r2, #1
 800ad34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800ad38:	2300      	movs	r3, #0
}
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	3710      	adds	r7, #16
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	bd80      	pop	{r7, pc}

0800ad42 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ad42:	b580      	push	{r7, lr}
 800ad44:	b082      	sub	sp, #8
 800ad46:	af00      	add	r7, sp, #0
 800ad48:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d101      	bne.n	800ad54 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ad50:	2301      	movs	r3, #1
 800ad52:	e042      	b.n	800adda <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d106      	bne.n	800ad6c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	2200      	movs	r2, #0
 800ad62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	f7f8 f828 	bl	8002dbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2224      	movs	r2, #36	@ 0x24
 800ad70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	681a      	ldr	r2, [r3, #0]
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	f022 0201 	bic.w	r2, r2, #1
 800ad82:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d002      	beq.n	800ad92 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ad8c:	6878      	ldr	r0, [r7, #4]
 800ad8e:	f000 fee9 	bl	800bb64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ad92:	6878      	ldr	r0, [r7, #4]
 800ad94:	f000 fc1a 	bl	800b5cc <UART_SetConfig>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	2b01      	cmp	r3, #1
 800ad9c:	d101      	bne.n	800ada2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ad9e:	2301      	movs	r3, #1
 800ada0:	e01b      	b.n	800adda <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	685a      	ldr	r2, [r3, #4]
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800adb0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	689a      	ldr	r2, [r3, #8]
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800adc0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	681a      	ldr	r2, [r3, #0]
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	f042 0201 	orr.w	r2, r2, #1
 800add0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	f000 ff68 	bl	800bca8 <UART_CheckIdleState>
 800add8:	4603      	mov	r3, r0
}
 800adda:	4618      	mov	r0, r3
 800addc:	3708      	adds	r7, #8
 800adde:	46bd      	mov	sp, r7
 800ade0:	bd80      	pop	{r7, pc}
	...

0800ade4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ade4:	b580      	push	{r7, lr}
 800ade6:	b08a      	sub	sp, #40	@ 0x28
 800ade8:	af00      	add	r7, sp, #0
 800adea:	60f8      	str	r0, [r7, #12]
 800adec:	60b9      	str	r1, [r7, #8]
 800adee:	4613      	mov	r3, r2
 800adf0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800adf8:	2b20      	cmp	r3, #32
 800adfa:	d167      	bne.n	800aecc <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d002      	beq.n	800ae08 <HAL_UART_Transmit_DMA+0x24>
 800ae02:	88fb      	ldrh	r3, [r7, #6]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d101      	bne.n	800ae0c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800ae08:	2301      	movs	r3, #1
 800ae0a:	e060      	b.n	800aece <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	68ba      	ldr	r2, [r7, #8]
 800ae10:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	88fa      	ldrh	r2, [r7, #6]
 800ae16:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	88fa      	ldrh	r2, [r7, #6]
 800ae1e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	2200      	movs	r2, #0
 800ae26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	2221      	movs	r2, #33	@ 0x21
 800ae2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d028      	beq.n	800ae8c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ae3e:	4a26      	ldr	r2, [pc, #152]	@ (800aed8 <HAL_UART_Transmit_DMA+0xf4>)
 800ae40:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ae46:	4a25      	ldr	r2, [pc, #148]	@ (800aedc <HAL_UART_Transmit_DMA+0xf8>)
 800ae48:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ae4e:	4a24      	ldr	r2, [pc, #144]	@ (800aee0 <HAL_UART_Transmit_DMA+0xfc>)
 800ae50:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ae56:	2200      	movs	r2, #0
 800ae58:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae62:	4619      	mov	r1, r3
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	3328      	adds	r3, #40	@ 0x28
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	88fb      	ldrh	r3, [r7, #6]
 800ae6e:	f7fb fe5f 	bl	8006b30 <HAL_DMA_Start_IT>
 800ae72:	4603      	mov	r3, r0
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d009      	beq.n	800ae8c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	2210      	movs	r2, #16
 800ae7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	2220      	movs	r2, #32
 800ae84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800ae88:	2301      	movs	r3, #1
 800ae8a:	e020      	b.n	800aece <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	2240      	movs	r2, #64	@ 0x40
 800ae92:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	3308      	adds	r3, #8
 800ae9a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae9c:	697b      	ldr	r3, [r7, #20]
 800ae9e:	e853 3f00 	ldrex	r3, [r3]
 800aea2:	613b      	str	r3, [r7, #16]
   return(result);
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aeaa:	627b      	str	r3, [r7, #36]	@ 0x24
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	3308      	adds	r3, #8
 800aeb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aeb4:	623a      	str	r2, [r7, #32]
 800aeb6:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeb8:	69f9      	ldr	r1, [r7, #28]
 800aeba:	6a3a      	ldr	r2, [r7, #32]
 800aebc:	e841 2300 	strex	r3, r2, [r1]
 800aec0:	61bb      	str	r3, [r7, #24]
   return(result);
 800aec2:	69bb      	ldr	r3, [r7, #24]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d1e5      	bne.n	800ae94 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800aec8:	2300      	movs	r3, #0
 800aeca:	e000      	b.n	800aece <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800aecc:	2302      	movs	r3, #2
  }
}
 800aece:	4618      	mov	r0, r3
 800aed0:	3728      	adds	r7, #40	@ 0x28
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd80      	pop	{r7, pc}
 800aed6:	bf00      	nop
 800aed8:	0800c173 	.word	0x0800c173
 800aedc:	0800c20d 	.word	0x0800c20d
 800aee0:	0800c393 	.word	0x0800c393

0800aee4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800aee4:	b580      	push	{r7, lr}
 800aee6:	b0ba      	sub	sp, #232	@ 0xe8
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	69db      	ldr	r3, [r3, #28]
 800aef2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	689b      	ldr	r3, [r3, #8]
 800af06:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800af0a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800af0e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800af12:	4013      	ands	r3, r2
 800af14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800af18:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d11b      	bne.n	800af58 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800af20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af24:	f003 0320 	and.w	r3, r3, #32
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d015      	beq.n	800af58 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800af2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800af30:	f003 0320 	and.w	r3, r3, #32
 800af34:	2b00      	cmp	r3, #0
 800af36:	d105      	bne.n	800af44 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800af38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800af3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800af40:	2b00      	cmp	r3, #0
 800af42:	d009      	beq.n	800af58 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800af48:	2b00      	cmp	r3, #0
 800af4a:	f000 8300 	beq.w	800b54e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800af52:	6878      	ldr	r0, [r7, #4]
 800af54:	4798      	blx	r3
      }
      return;
 800af56:	e2fa      	b.n	800b54e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800af58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	f000 8123 	beq.w	800b1a8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800af62:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800af66:	4b8d      	ldr	r3, [pc, #564]	@ (800b19c <HAL_UART_IRQHandler+0x2b8>)
 800af68:	4013      	ands	r3, r2
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d106      	bne.n	800af7c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800af6e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800af72:	4b8b      	ldr	r3, [pc, #556]	@ (800b1a0 <HAL_UART_IRQHandler+0x2bc>)
 800af74:	4013      	ands	r3, r2
 800af76:	2b00      	cmp	r3, #0
 800af78:	f000 8116 	beq.w	800b1a8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800af7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af80:	f003 0301 	and.w	r3, r3, #1
 800af84:	2b00      	cmp	r3, #0
 800af86:	d011      	beq.n	800afac <HAL_UART_IRQHandler+0xc8>
 800af88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800af8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af90:	2b00      	cmp	r3, #0
 800af92:	d00b      	beq.n	800afac <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	2201      	movs	r2, #1
 800af9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afa2:	f043 0201 	orr.w	r2, r3, #1
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800afac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800afb0:	f003 0302 	and.w	r3, r3, #2
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d011      	beq.n	800afdc <HAL_UART_IRQHandler+0xf8>
 800afb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800afbc:	f003 0301 	and.w	r3, r3, #1
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d00b      	beq.n	800afdc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	2202      	movs	r2, #2
 800afca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afd2:	f043 0204 	orr.w	r2, r3, #4
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800afdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800afe0:	f003 0304 	and.w	r3, r3, #4
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d011      	beq.n	800b00c <HAL_UART_IRQHandler+0x128>
 800afe8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800afec:	f003 0301 	and.w	r3, r3, #1
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d00b      	beq.n	800b00c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	2204      	movs	r2, #4
 800affa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b002:	f043 0202 	orr.w	r2, r3, #2
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b00c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b010:	f003 0308 	and.w	r3, r3, #8
 800b014:	2b00      	cmp	r3, #0
 800b016:	d017      	beq.n	800b048 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b018:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b01c:	f003 0320 	and.w	r3, r3, #32
 800b020:	2b00      	cmp	r3, #0
 800b022:	d105      	bne.n	800b030 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b024:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b028:	4b5c      	ldr	r3, [pc, #368]	@ (800b19c <HAL_UART_IRQHandler+0x2b8>)
 800b02a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d00b      	beq.n	800b048 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	2208      	movs	r2, #8
 800b036:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b03e:	f043 0208 	orr.w	r2, r3, #8
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b048:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b04c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b050:	2b00      	cmp	r3, #0
 800b052:	d012      	beq.n	800b07a <HAL_UART_IRQHandler+0x196>
 800b054:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b058:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d00c      	beq.n	800b07a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b068:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b070:	f043 0220 	orr.w	r2, r3, #32
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b080:	2b00      	cmp	r3, #0
 800b082:	f000 8266 	beq.w	800b552 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b08a:	f003 0320 	and.w	r3, r3, #32
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d013      	beq.n	800b0ba <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b092:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b096:	f003 0320 	and.w	r3, r3, #32
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d105      	bne.n	800b0aa <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b09e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b0a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d007      	beq.n	800b0ba <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d003      	beq.n	800b0ba <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b0b6:	6878      	ldr	r0, [r7, #4]
 800b0b8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0c0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	689b      	ldr	r3, [r3, #8]
 800b0ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0ce:	2b40      	cmp	r3, #64	@ 0x40
 800b0d0:	d005      	beq.n	800b0de <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b0d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b0d6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d054      	beq.n	800b188 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b0de:	6878      	ldr	r0, [r7, #4]
 800b0e0:	f000 ffe1 	bl	800c0a6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	689b      	ldr	r3, [r3, #8]
 800b0ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0ee:	2b40      	cmp	r3, #64	@ 0x40
 800b0f0:	d146      	bne.n	800b180 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	3308      	adds	r3, #8
 800b0f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b100:	e853 3f00 	ldrex	r3, [r3]
 800b104:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b108:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b10c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b110:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	3308      	adds	r3, #8
 800b11a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b11e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b122:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b126:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b12a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b12e:	e841 2300 	strex	r3, r2, [r1]
 800b132:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b136:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d1d9      	bne.n	800b0f2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b144:	2b00      	cmp	r3, #0
 800b146:	d017      	beq.n	800b178 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b14e:	4a15      	ldr	r2, [pc, #84]	@ (800b1a4 <HAL_UART_IRQHandler+0x2c0>)
 800b150:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b158:	4618      	mov	r0, r3
 800b15a:	f7fb fdbd 	bl	8006cd8 <HAL_DMA_Abort_IT>
 800b15e:	4603      	mov	r3, r0
 800b160:	2b00      	cmp	r3, #0
 800b162:	d019      	beq.n	800b198 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b16a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b16c:	687a      	ldr	r2, [r7, #4]
 800b16e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800b172:	4610      	mov	r0, r2
 800b174:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b176:	e00f      	b.n	800b198 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b178:	6878      	ldr	r0, [r7, #4]
 800b17a:	f000 fa1d 	bl	800b5b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b17e:	e00b      	b.n	800b198 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b180:	6878      	ldr	r0, [r7, #4]
 800b182:	f000 fa19 	bl	800b5b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b186:	e007      	b.n	800b198 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f000 fa15 	bl	800b5b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	2200      	movs	r2, #0
 800b192:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800b196:	e1dc      	b.n	800b552 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b198:	bf00      	nop
    return;
 800b19a:	e1da      	b.n	800b552 <HAL_UART_IRQHandler+0x66e>
 800b19c:	10000001 	.word	0x10000001
 800b1a0:	04000120 	.word	0x04000120
 800b1a4:	0800c413 	.word	0x0800c413

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b1ac:	2b01      	cmp	r3, #1
 800b1ae:	f040 8170 	bne.w	800b492 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b1b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1b6:	f003 0310 	and.w	r3, r3, #16
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	f000 8169 	beq.w	800b492 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b1c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1c4:	f003 0310 	and.w	r3, r3, #16
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	f000 8162 	beq.w	800b492 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	2210      	movs	r2, #16
 800b1d4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	689b      	ldr	r3, [r3, #8]
 800b1dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1e0:	2b40      	cmp	r3, #64	@ 0x40
 800b1e2:	f040 80d8 	bne.w	800b396 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	685b      	ldr	r3, [r3, #4]
 800b1f0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b1f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	f000 80af 	beq.w	800b35c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b204:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b208:	429a      	cmp	r2, r3
 800b20a:	f080 80a7 	bcs.w	800b35c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b214:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f003 0320 	and.w	r3, r3, #32
 800b226:	2b00      	cmp	r3, #0
 800b228:	f040 8087 	bne.w	800b33a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b234:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b238:	e853 3f00 	ldrex	r3, [r3]
 800b23c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b240:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b244:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b248:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	461a      	mov	r2, r3
 800b252:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b256:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b25a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b25e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b262:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b266:	e841 2300 	strex	r3, r2, [r1]
 800b26a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b26e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b272:	2b00      	cmp	r3, #0
 800b274:	d1da      	bne.n	800b22c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	3308      	adds	r3, #8
 800b27c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b27e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b280:	e853 3f00 	ldrex	r3, [r3]
 800b284:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b286:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b288:	f023 0301 	bic.w	r3, r3, #1
 800b28c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	3308      	adds	r3, #8
 800b296:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b29a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b29e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2a0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b2a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b2a6:	e841 2300 	strex	r3, r2, [r1]
 800b2aa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b2ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d1e1      	bne.n	800b276 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	3308      	adds	r3, #8
 800b2b8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2bc:	e853 3f00 	ldrex	r3, [r3]
 800b2c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b2c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b2c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	3308      	adds	r3, #8
 800b2d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b2d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b2d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2da:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b2dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b2de:	e841 2300 	strex	r3, r2, [r1]
 800b2e2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b2e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d1e3      	bne.n	800b2b2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	2220      	movs	r2, #32
 800b2ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b300:	e853 3f00 	ldrex	r3, [r3]
 800b304:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b306:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b308:	f023 0310 	bic.w	r3, r3, #16
 800b30c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	461a      	mov	r2, r3
 800b316:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b31a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b31c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b31e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b320:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b322:	e841 2300 	strex	r3, r2, [r1]
 800b326:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b328:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d1e4      	bne.n	800b2f8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b334:	4618      	mov	r0, r3
 800b336:	f7fb fc76 	bl	8006c26 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	2202      	movs	r2, #2
 800b33e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b34c:	b29b      	uxth	r3, r3
 800b34e:	1ad3      	subs	r3, r2, r3
 800b350:	b29b      	uxth	r3, r3
 800b352:	4619      	mov	r1, r3
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f7f9 f99b 	bl	8004690 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b35a:	e0fc      	b.n	800b556 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b362:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b366:	429a      	cmp	r2, r3
 800b368:	f040 80f5 	bne.w	800b556 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	f003 0320 	and.w	r3, r3, #32
 800b37a:	2b20      	cmp	r3, #32
 800b37c:	f040 80eb 	bne.w	800b556 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2202      	movs	r2, #2
 800b384:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b38c:	4619      	mov	r1, r3
 800b38e:	6878      	ldr	r0, [r7, #4]
 800b390:	f7f9 f97e 	bl	8004690 <HAL_UARTEx_RxEventCallback>
      return;
 800b394:	e0df      	b.n	800b556 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b3a2:	b29b      	uxth	r3, r3
 800b3a4:	1ad3      	subs	r3, r2, r3
 800b3a6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b3b0:	b29b      	uxth	r3, r3
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	f000 80d1 	beq.w	800b55a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800b3b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	f000 80cc 	beq.w	800b55a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3ca:	e853 3f00 	ldrex	r3, [r3]
 800b3ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b3d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b3d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	461a      	mov	r2, r3
 800b3e0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b3e4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b3e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b3ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b3ec:	e841 2300 	strex	r3, r2, [r1]
 800b3f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b3f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d1e4      	bne.n	800b3c2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	3308      	adds	r3, #8
 800b3fe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b402:	e853 3f00 	ldrex	r3, [r3]
 800b406:	623b      	str	r3, [r7, #32]
   return(result);
 800b408:	6a3b      	ldr	r3, [r7, #32]
 800b40a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b40e:	f023 0301 	bic.w	r3, r3, #1
 800b412:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	3308      	adds	r3, #8
 800b41c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b420:	633a      	str	r2, [r7, #48]	@ 0x30
 800b422:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b424:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b426:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b428:	e841 2300 	strex	r3, r2, [r1]
 800b42c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b42e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b430:	2b00      	cmp	r3, #0
 800b432:	d1e1      	bne.n	800b3f8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	2220      	movs	r2, #32
 800b438:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	2200      	movs	r2, #0
 800b440:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	2200      	movs	r2, #0
 800b446:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b44e:	693b      	ldr	r3, [r7, #16]
 800b450:	e853 3f00 	ldrex	r3, [r3]
 800b454:	60fb      	str	r3, [r7, #12]
   return(result);
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	f023 0310 	bic.w	r3, r3, #16
 800b45c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	461a      	mov	r2, r3
 800b466:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b46a:	61fb      	str	r3, [r7, #28]
 800b46c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b46e:	69b9      	ldr	r1, [r7, #24]
 800b470:	69fa      	ldr	r2, [r7, #28]
 800b472:	e841 2300 	strex	r3, r2, [r1]
 800b476:	617b      	str	r3, [r7, #20]
   return(result);
 800b478:	697b      	ldr	r3, [r7, #20]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d1e4      	bne.n	800b448 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	2202      	movs	r2, #2
 800b482:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b484:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b488:	4619      	mov	r1, r3
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f7f9 f900 	bl	8004690 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b490:	e063      	b.n	800b55a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b496:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d00e      	beq.n	800b4bc <HAL_UART_IRQHandler+0x5d8>
 800b49e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b4a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d008      	beq.n	800b4bc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b4b2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b4b4:	6878      	ldr	r0, [r7, #4]
 800b4b6:	f000 ffe9 	bl	800c48c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b4ba:	e051      	b.n	800b560 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b4bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b4c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d014      	beq.n	800b4f2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b4c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b4cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d105      	bne.n	800b4e0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b4d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b4d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d008      	beq.n	800b4f2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d03a      	beq.n	800b55e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b4ec:	6878      	ldr	r0, [r7, #4]
 800b4ee:	4798      	blx	r3
    }
    return;
 800b4f0:	e035      	b.n	800b55e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b4f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b4f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d009      	beq.n	800b512 <HAL_UART_IRQHandler+0x62e>
 800b4fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b502:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b506:	2b00      	cmp	r3, #0
 800b508:	d003      	beq.n	800b512 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	f000 ff93 	bl	800c436 <UART_EndTransmit_IT>
    return;
 800b510:	e026      	b.n	800b560 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b516:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d009      	beq.n	800b532 <HAL_UART_IRQHandler+0x64e>
 800b51e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b522:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b526:	2b00      	cmp	r3, #0
 800b528:	d003      	beq.n	800b532 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	f000 ffc2 	bl	800c4b4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b530:	e016      	b.n	800b560 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b536:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d010      	beq.n	800b560 <HAL_UART_IRQHandler+0x67c>
 800b53e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b542:	2b00      	cmp	r3, #0
 800b544:	da0c      	bge.n	800b560 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b546:	6878      	ldr	r0, [r7, #4]
 800b548:	f000 ffaa 	bl	800c4a0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b54c:	e008      	b.n	800b560 <HAL_UART_IRQHandler+0x67c>
      return;
 800b54e:	bf00      	nop
 800b550:	e006      	b.n	800b560 <HAL_UART_IRQHandler+0x67c>
    return;
 800b552:	bf00      	nop
 800b554:	e004      	b.n	800b560 <HAL_UART_IRQHandler+0x67c>
      return;
 800b556:	bf00      	nop
 800b558:	e002      	b.n	800b560 <HAL_UART_IRQHandler+0x67c>
      return;
 800b55a:	bf00      	nop
 800b55c:	e000      	b.n	800b560 <HAL_UART_IRQHandler+0x67c>
    return;
 800b55e:	bf00      	nop
  }
}
 800b560:	37e8      	adds	r7, #232	@ 0xe8
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}
 800b566:	bf00      	nop

0800b568 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b568:	b480      	push	{r7}
 800b56a:	b083      	sub	sp, #12
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b570:	bf00      	nop
 800b572:	370c      	adds	r7, #12
 800b574:	46bd      	mov	sp, r7
 800b576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57a:	4770      	bx	lr

0800b57c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b57c:	b480      	push	{r7}
 800b57e:	b083      	sub	sp, #12
 800b580:	af00      	add	r7, sp, #0
 800b582:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800b584:	bf00      	nop
 800b586:	370c      	adds	r7, #12
 800b588:	46bd      	mov	sp, r7
 800b58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58e:	4770      	bx	lr

0800b590 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b590:	b480      	push	{r7}
 800b592:	b083      	sub	sp, #12
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800b598:	bf00      	nop
 800b59a:	370c      	adds	r7, #12
 800b59c:	46bd      	mov	sp, r7
 800b59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a2:	4770      	bx	lr

0800b5a4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b5a4:	b480      	push	{r7}
 800b5a6:	b083      	sub	sp, #12
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800b5ac:	bf00      	nop
 800b5ae:	370c      	adds	r7, #12
 800b5b0:	46bd      	mov	sp, r7
 800b5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b6:	4770      	bx	lr

0800b5b8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b5b8:	b480      	push	{r7}
 800b5ba:	b083      	sub	sp, #12
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b5c0:	bf00      	nop
 800b5c2:	370c      	adds	r7, #12
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ca:	4770      	bx	lr

0800b5cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b5cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b5d0:	b08c      	sub	sp, #48	@ 0x30
 800b5d2:	af00      	add	r7, sp, #0
 800b5d4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b5dc:	697b      	ldr	r3, [r7, #20]
 800b5de:	689a      	ldr	r2, [r3, #8]
 800b5e0:	697b      	ldr	r3, [r7, #20]
 800b5e2:	691b      	ldr	r3, [r3, #16]
 800b5e4:	431a      	orrs	r2, r3
 800b5e6:	697b      	ldr	r3, [r7, #20]
 800b5e8:	695b      	ldr	r3, [r3, #20]
 800b5ea:	431a      	orrs	r2, r3
 800b5ec:	697b      	ldr	r3, [r7, #20]
 800b5ee:	69db      	ldr	r3, [r3, #28]
 800b5f0:	4313      	orrs	r3, r2
 800b5f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b5f4:	697b      	ldr	r3, [r7, #20]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	681a      	ldr	r2, [r3, #0]
 800b5fa:	4bab      	ldr	r3, [pc, #684]	@ (800b8a8 <UART_SetConfig+0x2dc>)
 800b5fc:	4013      	ands	r3, r2
 800b5fe:	697a      	ldr	r2, [r7, #20]
 800b600:	6812      	ldr	r2, [r2, #0]
 800b602:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b604:	430b      	orrs	r3, r1
 800b606:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b608:	697b      	ldr	r3, [r7, #20]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	685b      	ldr	r3, [r3, #4]
 800b60e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b612:	697b      	ldr	r3, [r7, #20]
 800b614:	68da      	ldr	r2, [r3, #12]
 800b616:	697b      	ldr	r3, [r7, #20]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	430a      	orrs	r2, r1
 800b61c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b61e:	697b      	ldr	r3, [r7, #20]
 800b620:	699b      	ldr	r3, [r3, #24]
 800b622:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b624:	697b      	ldr	r3, [r7, #20]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	4aa0      	ldr	r2, [pc, #640]	@ (800b8ac <UART_SetConfig+0x2e0>)
 800b62a:	4293      	cmp	r3, r2
 800b62c:	d004      	beq.n	800b638 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b62e:	697b      	ldr	r3, [r7, #20]
 800b630:	6a1b      	ldr	r3, [r3, #32]
 800b632:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b634:	4313      	orrs	r3, r2
 800b636:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b638:	697b      	ldr	r3, [r7, #20]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	689b      	ldr	r3, [r3, #8]
 800b63e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800b642:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800b646:	697a      	ldr	r2, [r7, #20]
 800b648:	6812      	ldr	r2, [r2, #0]
 800b64a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b64c:	430b      	orrs	r3, r1
 800b64e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b650:	697b      	ldr	r3, [r7, #20]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b656:	f023 010f 	bic.w	r1, r3, #15
 800b65a:	697b      	ldr	r3, [r7, #20]
 800b65c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	430a      	orrs	r2, r1
 800b664:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b666:	697b      	ldr	r3, [r7, #20]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	4a91      	ldr	r2, [pc, #580]	@ (800b8b0 <UART_SetConfig+0x2e4>)
 800b66c:	4293      	cmp	r3, r2
 800b66e:	d125      	bne.n	800b6bc <UART_SetConfig+0xf0>
 800b670:	4b90      	ldr	r3, [pc, #576]	@ (800b8b4 <UART_SetConfig+0x2e8>)
 800b672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b676:	f003 0303 	and.w	r3, r3, #3
 800b67a:	2b03      	cmp	r3, #3
 800b67c:	d81a      	bhi.n	800b6b4 <UART_SetConfig+0xe8>
 800b67e:	a201      	add	r2, pc, #4	@ (adr r2, 800b684 <UART_SetConfig+0xb8>)
 800b680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b684:	0800b695 	.word	0x0800b695
 800b688:	0800b6a5 	.word	0x0800b6a5
 800b68c:	0800b69d 	.word	0x0800b69d
 800b690:	0800b6ad 	.word	0x0800b6ad
 800b694:	2301      	movs	r3, #1
 800b696:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b69a:	e0d6      	b.n	800b84a <UART_SetConfig+0x27e>
 800b69c:	2302      	movs	r3, #2
 800b69e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b6a2:	e0d2      	b.n	800b84a <UART_SetConfig+0x27e>
 800b6a4:	2304      	movs	r3, #4
 800b6a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b6aa:	e0ce      	b.n	800b84a <UART_SetConfig+0x27e>
 800b6ac:	2308      	movs	r3, #8
 800b6ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b6b2:	e0ca      	b.n	800b84a <UART_SetConfig+0x27e>
 800b6b4:	2310      	movs	r3, #16
 800b6b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b6ba:	e0c6      	b.n	800b84a <UART_SetConfig+0x27e>
 800b6bc:	697b      	ldr	r3, [r7, #20]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	4a7d      	ldr	r2, [pc, #500]	@ (800b8b8 <UART_SetConfig+0x2ec>)
 800b6c2:	4293      	cmp	r3, r2
 800b6c4:	d138      	bne.n	800b738 <UART_SetConfig+0x16c>
 800b6c6:	4b7b      	ldr	r3, [pc, #492]	@ (800b8b4 <UART_SetConfig+0x2e8>)
 800b6c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b6cc:	f003 030c 	and.w	r3, r3, #12
 800b6d0:	2b0c      	cmp	r3, #12
 800b6d2:	d82d      	bhi.n	800b730 <UART_SetConfig+0x164>
 800b6d4:	a201      	add	r2, pc, #4	@ (adr r2, 800b6dc <UART_SetConfig+0x110>)
 800b6d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6da:	bf00      	nop
 800b6dc:	0800b711 	.word	0x0800b711
 800b6e0:	0800b731 	.word	0x0800b731
 800b6e4:	0800b731 	.word	0x0800b731
 800b6e8:	0800b731 	.word	0x0800b731
 800b6ec:	0800b721 	.word	0x0800b721
 800b6f0:	0800b731 	.word	0x0800b731
 800b6f4:	0800b731 	.word	0x0800b731
 800b6f8:	0800b731 	.word	0x0800b731
 800b6fc:	0800b719 	.word	0x0800b719
 800b700:	0800b731 	.word	0x0800b731
 800b704:	0800b731 	.word	0x0800b731
 800b708:	0800b731 	.word	0x0800b731
 800b70c:	0800b729 	.word	0x0800b729
 800b710:	2300      	movs	r3, #0
 800b712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b716:	e098      	b.n	800b84a <UART_SetConfig+0x27e>
 800b718:	2302      	movs	r3, #2
 800b71a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b71e:	e094      	b.n	800b84a <UART_SetConfig+0x27e>
 800b720:	2304      	movs	r3, #4
 800b722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b726:	e090      	b.n	800b84a <UART_SetConfig+0x27e>
 800b728:	2308      	movs	r3, #8
 800b72a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b72e:	e08c      	b.n	800b84a <UART_SetConfig+0x27e>
 800b730:	2310      	movs	r3, #16
 800b732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b736:	e088      	b.n	800b84a <UART_SetConfig+0x27e>
 800b738:	697b      	ldr	r3, [r7, #20]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	4a5f      	ldr	r2, [pc, #380]	@ (800b8bc <UART_SetConfig+0x2f0>)
 800b73e:	4293      	cmp	r3, r2
 800b740:	d125      	bne.n	800b78e <UART_SetConfig+0x1c2>
 800b742:	4b5c      	ldr	r3, [pc, #368]	@ (800b8b4 <UART_SetConfig+0x2e8>)
 800b744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b748:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b74c:	2b30      	cmp	r3, #48	@ 0x30
 800b74e:	d016      	beq.n	800b77e <UART_SetConfig+0x1b2>
 800b750:	2b30      	cmp	r3, #48	@ 0x30
 800b752:	d818      	bhi.n	800b786 <UART_SetConfig+0x1ba>
 800b754:	2b20      	cmp	r3, #32
 800b756:	d00a      	beq.n	800b76e <UART_SetConfig+0x1a2>
 800b758:	2b20      	cmp	r3, #32
 800b75a:	d814      	bhi.n	800b786 <UART_SetConfig+0x1ba>
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d002      	beq.n	800b766 <UART_SetConfig+0x19a>
 800b760:	2b10      	cmp	r3, #16
 800b762:	d008      	beq.n	800b776 <UART_SetConfig+0x1aa>
 800b764:	e00f      	b.n	800b786 <UART_SetConfig+0x1ba>
 800b766:	2300      	movs	r3, #0
 800b768:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b76c:	e06d      	b.n	800b84a <UART_SetConfig+0x27e>
 800b76e:	2302      	movs	r3, #2
 800b770:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b774:	e069      	b.n	800b84a <UART_SetConfig+0x27e>
 800b776:	2304      	movs	r3, #4
 800b778:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b77c:	e065      	b.n	800b84a <UART_SetConfig+0x27e>
 800b77e:	2308      	movs	r3, #8
 800b780:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b784:	e061      	b.n	800b84a <UART_SetConfig+0x27e>
 800b786:	2310      	movs	r3, #16
 800b788:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b78c:	e05d      	b.n	800b84a <UART_SetConfig+0x27e>
 800b78e:	697b      	ldr	r3, [r7, #20]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	4a4b      	ldr	r2, [pc, #300]	@ (800b8c0 <UART_SetConfig+0x2f4>)
 800b794:	4293      	cmp	r3, r2
 800b796:	d125      	bne.n	800b7e4 <UART_SetConfig+0x218>
 800b798:	4b46      	ldr	r3, [pc, #280]	@ (800b8b4 <UART_SetConfig+0x2e8>)
 800b79a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b79e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b7a2:	2bc0      	cmp	r3, #192	@ 0xc0
 800b7a4:	d016      	beq.n	800b7d4 <UART_SetConfig+0x208>
 800b7a6:	2bc0      	cmp	r3, #192	@ 0xc0
 800b7a8:	d818      	bhi.n	800b7dc <UART_SetConfig+0x210>
 800b7aa:	2b80      	cmp	r3, #128	@ 0x80
 800b7ac:	d00a      	beq.n	800b7c4 <UART_SetConfig+0x1f8>
 800b7ae:	2b80      	cmp	r3, #128	@ 0x80
 800b7b0:	d814      	bhi.n	800b7dc <UART_SetConfig+0x210>
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d002      	beq.n	800b7bc <UART_SetConfig+0x1f0>
 800b7b6:	2b40      	cmp	r3, #64	@ 0x40
 800b7b8:	d008      	beq.n	800b7cc <UART_SetConfig+0x200>
 800b7ba:	e00f      	b.n	800b7dc <UART_SetConfig+0x210>
 800b7bc:	2300      	movs	r3, #0
 800b7be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7c2:	e042      	b.n	800b84a <UART_SetConfig+0x27e>
 800b7c4:	2302      	movs	r3, #2
 800b7c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7ca:	e03e      	b.n	800b84a <UART_SetConfig+0x27e>
 800b7cc:	2304      	movs	r3, #4
 800b7ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7d2:	e03a      	b.n	800b84a <UART_SetConfig+0x27e>
 800b7d4:	2308      	movs	r3, #8
 800b7d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7da:	e036      	b.n	800b84a <UART_SetConfig+0x27e>
 800b7dc:	2310      	movs	r3, #16
 800b7de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7e2:	e032      	b.n	800b84a <UART_SetConfig+0x27e>
 800b7e4:	697b      	ldr	r3, [r7, #20]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	4a30      	ldr	r2, [pc, #192]	@ (800b8ac <UART_SetConfig+0x2e0>)
 800b7ea:	4293      	cmp	r3, r2
 800b7ec:	d12a      	bne.n	800b844 <UART_SetConfig+0x278>
 800b7ee:	4b31      	ldr	r3, [pc, #196]	@ (800b8b4 <UART_SetConfig+0x2e8>)
 800b7f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b7f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b7f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b7fc:	d01a      	beq.n	800b834 <UART_SetConfig+0x268>
 800b7fe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b802:	d81b      	bhi.n	800b83c <UART_SetConfig+0x270>
 800b804:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b808:	d00c      	beq.n	800b824 <UART_SetConfig+0x258>
 800b80a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b80e:	d815      	bhi.n	800b83c <UART_SetConfig+0x270>
 800b810:	2b00      	cmp	r3, #0
 800b812:	d003      	beq.n	800b81c <UART_SetConfig+0x250>
 800b814:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b818:	d008      	beq.n	800b82c <UART_SetConfig+0x260>
 800b81a:	e00f      	b.n	800b83c <UART_SetConfig+0x270>
 800b81c:	2300      	movs	r3, #0
 800b81e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b822:	e012      	b.n	800b84a <UART_SetConfig+0x27e>
 800b824:	2302      	movs	r3, #2
 800b826:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b82a:	e00e      	b.n	800b84a <UART_SetConfig+0x27e>
 800b82c:	2304      	movs	r3, #4
 800b82e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b832:	e00a      	b.n	800b84a <UART_SetConfig+0x27e>
 800b834:	2308      	movs	r3, #8
 800b836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b83a:	e006      	b.n	800b84a <UART_SetConfig+0x27e>
 800b83c:	2310      	movs	r3, #16
 800b83e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b842:	e002      	b.n	800b84a <UART_SetConfig+0x27e>
 800b844:	2310      	movs	r3, #16
 800b846:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b84a:	697b      	ldr	r3, [r7, #20]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	4a17      	ldr	r2, [pc, #92]	@ (800b8ac <UART_SetConfig+0x2e0>)
 800b850:	4293      	cmp	r3, r2
 800b852:	f040 80a8 	bne.w	800b9a6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b856:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b85a:	2b08      	cmp	r3, #8
 800b85c:	d834      	bhi.n	800b8c8 <UART_SetConfig+0x2fc>
 800b85e:	a201      	add	r2, pc, #4	@ (adr r2, 800b864 <UART_SetConfig+0x298>)
 800b860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b864:	0800b889 	.word	0x0800b889
 800b868:	0800b8c9 	.word	0x0800b8c9
 800b86c:	0800b891 	.word	0x0800b891
 800b870:	0800b8c9 	.word	0x0800b8c9
 800b874:	0800b897 	.word	0x0800b897
 800b878:	0800b8c9 	.word	0x0800b8c9
 800b87c:	0800b8c9 	.word	0x0800b8c9
 800b880:	0800b8c9 	.word	0x0800b8c9
 800b884:	0800b89f 	.word	0x0800b89f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b888:	f7fe ff4e 	bl	800a728 <HAL_RCC_GetPCLK1Freq>
 800b88c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b88e:	e021      	b.n	800b8d4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b890:	4b0c      	ldr	r3, [pc, #48]	@ (800b8c4 <UART_SetConfig+0x2f8>)
 800b892:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b894:	e01e      	b.n	800b8d4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b896:	f7fe fed9 	bl	800a64c <HAL_RCC_GetSysClockFreq>
 800b89a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b89c:	e01a      	b.n	800b8d4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b89e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b8a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b8a4:	e016      	b.n	800b8d4 <UART_SetConfig+0x308>
 800b8a6:	bf00      	nop
 800b8a8:	cfff69f3 	.word	0xcfff69f3
 800b8ac:	40008000 	.word	0x40008000
 800b8b0:	40013800 	.word	0x40013800
 800b8b4:	40021000 	.word	0x40021000
 800b8b8:	40004400 	.word	0x40004400
 800b8bc:	40004800 	.word	0x40004800
 800b8c0:	40004c00 	.word	0x40004c00
 800b8c4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800b8c8:	2300      	movs	r3, #0
 800b8ca:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b8cc:	2301      	movs	r3, #1
 800b8ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b8d2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b8d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	f000 812a 	beq.w	800bb30 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b8dc:	697b      	ldr	r3, [r7, #20]
 800b8de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8e0:	4a9e      	ldr	r2, [pc, #632]	@ (800bb5c <UART_SetConfig+0x590>)
 800b8e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b8e6:	461a      	mov	r2, r3
 800b8e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ea:	fbb3 f3f2 	udiv	r3, r3, r2
 800b8ee:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b8f0:	697b      	ldr	r3, [r7, #20]
 800b8f2:	685a      	ldr	r2, [r3, #4]
 800b8f4:	4613      	mov	r3, r2
 800b8f6:	005b      	lsls	r3, r3, #1
 800b8f8:	4413      	add	r3, r2
 800b8fa:	69ba      	ldr	r2, [r7, #24]
 800b8fc:	429a      	cmp	r2, r3
 800b8fe:	d305      	bcc.n	800b90c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b900:	697b      	ldr	r3, [r7, #20]
 800b902:	685b      	ldr	r3, [r3, #4]
 800b904:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b906:	69ba      	ldr	r2, [r7, #24]
 800b908:	429a      	cmp	r2, r3
 800b90a:	d903      	bls.n	800b914 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800b90c:	2301      	movs	r3, #1
 800b90e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b912:	e10d      	b.n	800bb30 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b916:	2200      	movs	r2, #0
 800b918:	60bb      	str	r3, [r7, #8]
 800b91a:	60fa      	str	r2, [r7, #12]
 800b91c:	697b      	ldr	r3, [r7, #20]
 800b91e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b920:	4a8e      	ldr	r2, [pc, #568]	@ (800bb5c <UART_SetConfig+0x590>)
 800b922:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b926:	b29b      	uxth	r3, r3
 800b928:	2200      	movs	r2, #0
 800b92a:	603b      	str	r3, [r7, #0]
 800b92c:	607a      	str	r2, [r7, #4]
 800b92e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b932:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b936:	f7f5 f95f 	bl	8000bf8 <__aeabi_uldivmod>
 800b93a:	4602      	mov	r2, r0
 800b93c:	460b      	mov	r3, r1
 800b93e:	4610      	mov	r0, r2
 800b940:	4619      	mov	r1, r3
 800b942:	f04f 0200 	mov.w	r2, #0
 800b946:	f04f 0300 	mov.w	r3, #0
 800b94a:	020b      	lsls	r3, r1, #8
 800b94c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b950:	0202      	lsls	r2, r0, #8
 800b952:	6979      	ldr	r1, [r7, #20]
 800b954:	6849      	ldr	r1, [r1, #4]
 800b956:	0849      	lsrs	r1, r1, #1
 800b958:	2000      	movs	r0, #0
 800b95a:	460c      	mov	r4, r1
 800b95c:	4605      	mov	r5, r0
 800b95e:	eb12 0804 	adds.w	r8, r2, r4
 800b962:	eb43 0905 	adc.w	r9, r3, r5
 800b966:	697b      	ldr	r3, [r7, #20]
 800b968:	685b      	ldr	r3, [r3, #4]
 800b96a:	2200      	movs	r2, #0
 800b96c:	469a      	mov	sl, r3
 800b96e:	4693      	mov	fp, r2
 800b970:	4652      	mov	r2, sl
 800b972:	465b      	mov	r3, fp
 800b974:	4640      	mov	r0, r8
 800b976:	4649      	mov	r1, r9
 800b978:	f7f5 f93e 	bl	8000bf8 <__aeabi_uldivmod>
 800b97c:	4602      	mov	r2, r0
 800b97e:	460b      	mov	r3, r1
 800b980:	4613      	mov	r3, r2
 800b982:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b984:	6a3b      	ldr	r3, [r7, #32]
 800b986:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b98a:	d308      	bcc.n	800b99e <UART_SetConfig+0x3d2>
 800b98c:	6a3b      	ldr	r3, [r7, #32]
 800b98e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b992:	d204      	bcs.n	800b99e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800b994:	697b      	ldr	r3, [r7, #20]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	6a3a      	ldr	r2, [r7, #32]
 800b99a:	60da      	str	r2, [r3, #12]
 800b99c:	e0c8      	b.n	800bb30 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800b99e:	2301      	movs	r3, #1
 800b9a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b9a4:	e0c4      	b.n	800bb30 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b9a6:	697b      	ldr	r3, [r7, #20]
 800b9a8:	69db      	ldr	r3, [r3, #28]
 800b9aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b9ae:	d167      	bne.n	800ba80 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800b9b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b9b4:	2b08      	cmp	r3, #8
 800b9b6:	d828      	bhi.n	800ba0a <UART_SetConfig+0x43e>
 800b9b8:	a201      	add	r2, pc, #4	@ (adr r2, 800b9c0 <UART_SetConfig+0x3f4>)
 800b9ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9be:	bf00      	nop
 800b9c0:	0800b9e5 	.word	0x0800b9e5
 800b9c4:	0800b9ed 	.word	0x0800b9ed
 800b9c8:	0800b9f5 	.word	0x0800b9f5
 800b9cc:	0800ba0b 	.word	0x0800ba0b
 800b9d0:	0800b9fb 	.word	0x0800b9fb
 800b9d4:	0800ba0b 	.word	0x0800ba0b
 800b9d8:	0800ba0b 	.word	0x0800ba0b
 800b9dc:	0800ba0b 	.word	0x0800ba0b
 800b9e0:	0800ba03 	.word	0x0800ba03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b9e4:	f7fe fea0 	bl	800a728 <HAL_RCC_GetPCLK1Freq>
 800b9e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b9ea:	e014      	b.n	800ba16 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b9ec:	f7fe feb2 	bl	800a754 <HAL_RCC_GetPCLK2Freq>
 800b9f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b9f2:	e010      	b.n	800ba16 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b9f4:	4b5a      	ldr	r3, [pc, #360]	@ (800bb60 <UART_SetConfig+0x594>)
 800b9f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b9f8:	e00d      	b.n	800ba16 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b9fa:	f7fe fe27 	bl	800a64c <HAL_RCC_GetSysClockFreq>
 800b9fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ba00:	e009      	b.n	800ba16 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ba02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ba06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ba08:	e005      	b.n	800ba16 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ba0e:	2301      	movs	r3, #1
 800ba10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ba14:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ba16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	f000 8089 	beq.w	800bb30 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ba1e:	697b      	ldr	r3, [r7, #20]
 800ba20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba22:	4a4e      	ldr	r2, [pc, #312]	@ (800bb5c <UART_SetConfig+0x590>)
 800ba24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba28:	461a      	mov	r2, r3
 800ba2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba2c:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba30:	005a      	lsls	r2, r3, #1
 800ba32:	697b      	ldr	r3, [r7, #20]
 800ba34:	685b      	ldr	r3, [r3, #4]
 800ba36:	085b      	lsrs	r3, r3, #1
 800ba38:	441a      	add	r2, r3
 800ba3a:	697b      	ldr	r3, [r7, #20]
 800ba3c:	685b      	ldr	r3, [r3, #4]
 800ba3e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba42:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ba44:	6a3b      	ldr	r3, [r7, #32]
 800ba46:	2b0f      	cmp	r3, #15
 800ba48:	d916      	bls.n	800ba78 <UART_SetConfig+0x4ac>
 800ba4a:	6a3b      	ldr	r3, [r7, #32]
 800ba4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ba50:	d212      	bcs.n	800ba78 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ba52:	6a3b      	ldr	r3, [r7, #32]
 800ba54:	b29b      	uxth	r3, r3
 800ba56:	f023 030f 	bic.w	r3, r3, #15
 800ba5a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ba5c:	6a3b      	ldr	r3, [r7, #32]
 800ba5e:	085b      	lsrs	r3, r3, #1
 800ba60:	b29b      	uxth	r3, r3
 800ba62:	f003 0307 	and.w	r3, r3, #7
 800ba66:	b29a      	uxth	r2, r3
 800ba68:	8bfb      	ldrh	r3, [r7, #30]
 800ba6a:	4313      	orrs	r3, r2
 800ba6c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800ba6e:	697b      	ldr	r3, [r7, #20]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	8bfa      	ldrh	r2, [r7, #30]
 800ba74:	60da      	str	r2, [r3, #12]
 800ba76:	e05b      	b.n	800bb30 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800ba78:	2301      	movs	r3, #1
 800ba7a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ba7e:	e057      	b.n	800bb30 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ba80:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ba84:	2b08      	cmp	r3, #8
 800ba86:	d828      	bhi.n	800bada <UART_SetConfig+0x50e>
 800ba88:	a201      	add	r2, pc, #4	@ (adr r2, 800ba90 <UART_SetConfig+0x4c4>)
 800ba8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba8e:	bf00      	nop
 800ba90:	0800bab5 	.word	0x0800bab5
 800ba94:	0800babd 	.word	0x0800babd
 800ba98:	0800bac5 	.word	0x0800bac5
 800ba9c:	0800badb 	.word	0x0800badb
 800baa0:	0800bacb 	.word	0x0800bacb
 800baa4:	0800badb 	.word	0x0800badb
 800baa8:	0800badb 	.word	0x0800badb
 800baac:	0800badb 	.word	0x0800badb
 800bab0:	0800bad3 	.word	0x0800bad3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bab4:	f7fe fe38 	bl	800a728 <HAL_RCC_GetPCLK1Freq>
 800bab8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800baba:	e014      	b.n	800bae6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800babc:	f7fe fe4a 	bl	800a754 <HAL_RCC_GetPCLK2Freq>
 800bac0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bac2:	e010      	b.n	800bae6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bac4:	4b26      	ldr	r3, [pc, #152]	@ (800bb60 <UART_SetConfig+0x594>)
 800bac6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bac8:	e00d      	b.n	800bae6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800baca:	f7fe fdbf 	bl	800a64c <HAL_RCC_GetSysClockFreq>
 800bace:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bad0:	e009      	b.n	800bae6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bad2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bad6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bad8:	e005      	b.n	800bae6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800bada:	2300      	movs	r3, #0
 800badc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800bade:	2301      	movs	r3, #1
 800bae0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800bae4:	bf00      	nop
    }

    if (pclk != 0U)
 800bae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d021      	beq.n	800bb30 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800baec:	697b      	ldr	r3, [r7, #20]
 800baee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800baf0:	4a1a      	ldr	r2, [pc, #104]	@ (800bb5c <UART_SetConfig+0x590>)
 800baf2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800baf6:	461a      	mov	r2, r3
 800baf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bafa:	fbb3 f2f2 	udiv	r2, r3, r2
 800bafe:	697b      	ldr	r3, [r7, #20]
 800bb00:	685b      	ldr	r3, [r3, #4]
 800bb02:	085b      	lsrs	r3, r3, #1
 800bb04:	441a      	add	r2, r3
 800bb06:	697b      	ldr	r3, [r7, #20]
 800bb08:	685b      	ldr	r3, [r3, #4]
 800bb0a:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb0e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bb10:	6a3b      	ldr	r3, [r7, #32]
 800bb12:	2b0f      	cmp	r3, #15
 800bb14:	d909      	bls.n	800bb2a <UART_SetConfig+0x55e>
 800bb16:	6a3b      	ldr	r3, [r7, #32]
 800bb18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb1c:	d205      	bcs.n	800bb2a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bb1e:	6a3b      	ldr	r3, [r7, #32]
 800bb20:	b29a      	uxth	r2, r3
 800bb22:	697b      	ldr	r3, [r7, #20]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	60da      	str	r2, [r3, #12]
 800bb28:	e002      	b.n	800bb30 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800bb2a:	2301      	movs	r3, #1
 800bb2c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bb30:	697b      	ldr	r3, [r7, #20]
 800bb32:	2201      	movs	r2, #1
 800bb34:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bb38:	697b      	ldr	r3, [r7, #20]
 800bb3a:	2201      	movs	r2, #1
 800bb3c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bb40:	697b      	ldr	r3, [r7, #20]
 800bb42:	2200      	movs	r2, #0
 800bb44:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bb46:	697b      	ldr	r3, [r7, #20]
 800bb48:	2200      	movs	r2, #0
 800bb4a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bb4c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800bb50:	4618      	mov	r0, r3
 800bb52:	3730      	adds	r7, #48	@ 0x30
 800bb54:	46bd      	mov	sp, r7
 800bb56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bb5a:	bf00      	nop
 800bb5c:	0801511c 	.word	0x0801511c
 800bb60:	00f42400 	.word	0x00f42400

0800bb64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bb64:	b480      	push	{r7}
 800bb66:	b083      	sub	sp, #12
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb70:	f003 0308 	and.w	r3, r3, #8
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d00a      	beq.n	800bb8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	685b      	ldr	r3, [r3, #4]
 800bb7e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	430a      	orrs	r2, r1
 800bb8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb92:	f003 0301 	and.w	r3, r3, #1
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d00a      	beq.n	800bbb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	685b      	ldr	r3, [r3, #4]
 800bba0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	430a      	orrs	r2, r1
 800bbae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbb4:	f003 0302 	and.w	r3, r3, #2
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d00a      	beq.n	800bbd2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	685b      	ldr	r3, [r3, #4]
 800bbc2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	430a      	orrs	r2, r1
 800bbd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbd6:	f003 0304 	and.w	r3, r3, #4
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d00a      	beq.n	800bbf4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	685b      	ldr	r3, [r3, #4]
 800bbe4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	430a      	orrs	r2, r1
 800bbf2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbf8:	f003 0310 	and.w	r3, r3, #16
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d00a      	beq.n	800bc16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	689b      	ldr	r3, [r3, #8]
 800bc06:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	430a      	orrs	r2, r1
 800bc14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc1a:	f003 0320 	and.w	r3, r3, #32
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d00a      	beq.n	800bc38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	689b      	ldr	r3, [r3, #8]
 800bc28:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	430a      	orrs	r2, r1
 800bc36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d01a      	beq.n	800bc7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	685b      	ldr	r3, [r3, #4]
 800bc4a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	430a      	orrs	r2, r1
 800bc58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bc62:	d10a      	bne.n	800bc7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	685b      	ldr	r3, [r3, #4]
 800bc6a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	430a      	orrs	r2, r1
 800bc78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d00a      	beq.n	800bc9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	685b      	ldr	r3, [r3, #4]
 800bc8c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	430a      	orrs	r2, r1
 800bc9a:	605a      	str	r2, [r3, #4]
  }
}
 800bc9c:	bf00      	nop
 800bc9e:	370c      	adds	r7, #12
 800bca0:	46bd      	mov	sp, r7
 800bca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca6:	4770      	bx	lr

0800bca8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b098      	sub	sp, #96	@ 0x60
 800bcac:	af02      	add	r7, sp, #8
 800bcae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bcb8:	f7f8 feae 	bl	8004a18 <HAL_GetTick>
 800bcbc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	f003 0308 	and.w	r3, r3, #8
 800bcc8:	2b08      	cmp	r3, #8
 800bcca:	d12f      	bne.n	800bd2c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bccc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bcd0:	9300      	str	r3, [sp, #0]
 800bcd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bcda:	6878      	ldr	r0, [r7, #4]
 800bcdc:	f000 f88e 	bl	800bdfc <UART_WaitOnFlagUntilTimeout>
 800bce0:	4603      	mov	r3, r0
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d022      	beq.n	800bd2c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcee:	e853 3f00 	ldrex	r3, [r3]
 800bcf2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bcf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcf6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bcfa:	653b      	str	r3, [r7, #80]	@ 0x50
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	461a      	mov	r2, r3
 800bd02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd04:	647b      	str	r3, [r7, #68]	@ 0x44
 800bd06:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd08:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bd0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bd0c:	e841 2300 	strex	r3, r2, [r1]
 800bd10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bd12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d1e6      	bne.n	800bce6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	2220      	movs	r2, #32
 800bd1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	2200      	movs	r2, #0
 800bd24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bd28:	2303      	movs	r3, #3
 800bd2a:	e063      	b.n	800bdf4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	f003 0304 	and.w	r3, r3, #4
 800bd36:	2b04      	cmp	r3, #4
 800bd38:	d149      	bne.n	800bdce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bd3a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bd3e:	9300      	str	r3, [sp, #0]
 800bd40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bd42:	2200      	movs	r2, #0
 800bd44:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800bd48:	6878      	ldr	r0, [r7, #4]
 800bd4a:	f000 f857 	bl	800bdfc <UART_WaitOnFlagUntilTimeout>
 800bd4e:	4603      	mov	r3, r0
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d03c      	beq.n	800bdce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd5c:	e853 3f00 	ldrex	r3, [r3]
 800bd60:	623b      	str	r3, [r7, #32]
   return(result);
 800bd62:	6a3b      	ldr	r3, [r7, #32]
 800bd64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bd68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	461a      	mov	r2, r3
 800bd70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd72:	633b      	str	r3, [r7, #48]	@ 0x30
 800bd74:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bd78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd7a:	e841 2300 	strex	r3, r2, [r1]
 800bd7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bd80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d1e6      	bne.n	800bd54 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	3308      	adds	r3, #8
 800bd8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd8e:	693b      	ldr	r3, [r7, #16]
 800bd90:	e853 3f00 	ldrex	r3, [r3]
 800bd94:	60fb      	str	r3, [r7, #12]
   return(result);
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	f023 0301 	bic.w	r3, r3, #1
 800bd9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	3308      	adds	r3, #8
 800bda4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bda6:	61fa      	str	r2, [r7, #28]
 800bda8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdaa:	69b9      	ldr	r1, [r7, #24]
 800bdac:	69fa      	ldr	r2, [r7, #28]
 800bdae:	e841 2300 	strex	r3, r2, [r1]
 800bdb2:	617b      	str	r3, [r7, #20]
   return(result);
 800bdb4:	697b      	ldr	r3, [r7, #20]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d1e5      	bne.n	800bd86 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	2220      	movs	r2, #32
 800bdbe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	2200      	movs	r2, #0
 800bdc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bdca:	2303      	movs	r3, #3
 800bdcc:	e012      	b.n	800bdf4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	2220      	movs	r2, #32
 800bdd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	2220      	movs	r2, #32
 800bdda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	2200      	movs	r2, #0
 800bde2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	2200      	movs	r2, #0
 800bde8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	2200      	movs	r2, #0
 800bdee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bdf2:	2300      	movs	r3, #0
}
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	3758      	adds	r7, #88	@ 0x58
 800bdf8:	46bd      	mov	sp, r7
 800bdfa:	bd80      	pop	{r7, pc}

0800bdfc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b084      	sub	sp, #16
 800be00:	af00      	add	r7, sp, #0
 800be02:	60f8      	str	r0, [r7, #12]
 800be04:	60b9      	str	r1, [r7, #8]
 800be06:	603b      	str	r3, [r7, #0]
 800be08:	4613      	mov	r3, r2
 800be0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800be0c:	e04f      	b.n	800beae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800be0e:	69bb      	ldr	r3, [r7, #24]
 800be10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be14:	d04b      	beq.n	800beae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800be16:	f7f8 fdff 	bl	8004a18 <HAL_GetTick>
 800be1a:	4602      	mov	r2, r0
 800be1c:	683b      	ldr	r3, [r7, #0]
 800be1e:	1ad3      	subs	r3, r2, r3
 800be20:	69ba      	ldr	r2, [r7, #24]
 800be22:	429a      	cmp	r2, r3
 800be24:	d302      	bcc.n	800be2c <UART_WaitOnFlagUntilTimeout+0x30>
 800be26:	69bb      	ldr	r3, [r7, #24]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d101      	bne.n	800be30 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800be2c:	2303      	movs	r3, #3
 800be2e:	e04e      	b.n	800bece <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	f003 0304 	and.w	r3, r3, #4
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d037      	beq.n	800beae <UART_WaitOnFlagUntilTimeout+0xb2>
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	2b80      	cmp	r3, #128	@ 0x80
 800be42:	d034      	beq.n	800beae <UART_WaitOnFlagUntilTimeout+0xb2>
 800be44:	68bb      	ldr	r3, [r7, #8]
 800be46:	2b40      	cmp	r3, #64	@ 0x40
 800be48:	d031      	beq.n	800beae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	69db      	ldr	r3, [r3, #28]
 800be50:	f003 0308 	and.w	r3, r3, #8
 800be54:	2b08      	cmp	r3, #8
 800be56:	d110      	bne.n	800be7a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	2208      	movs	r2, #8
 800be5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800be60:	68f8      	ldr	r0, [r7, #12]
 800be62:	f000 f920 	bl	800c0a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	2208      	movs	r2, #8
 800be6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	2200      	movs	r2, #0
 800be72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800be76:	2301      	movs	r3, #1
 800be78:	e029      	b.n	800bece <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	69db      	ldr	r3, [r3, #28]
 800be80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800be84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800be88:	d111      	bne.n	800beae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800be92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800be94:	68f8      	ldr	r0, [r7, #12]
 800be96:	f000 f906 	bl	800c0a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	2220      	movs	r2, #32
 800be9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	2200      	movs	r2, #0
 800bea6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800beaa:	2303      	movs	r3, #3
 800beac:	e00f      	b.n	800bece <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	69da      	ldr	r2, [r3, #28]
 800beb4:	68bb      	ldr	r3, [r7, #8]
 800beb6:	4013      	ands	r3, r2
 800beb8:	68ba      	ldr	r2, [r7, #8]
 800beba:	429a      	cmp	r2, r3
 800bebc:	bf0c      	ite	eq
 800bebe:	2301      	moveq	r3, #1
 800bec0:	2300      	movne	r3, #0
 800bec2:	b2db      	uxtb	r3, r3
 800bec4:	461a      	mov	r2, r3
 800bec6:	79fb      	ldrb	r3, [r7, #7]
 800bec8:	429a      	cmp	r2, r3
 800beca:	d0a0      	beq.n	800be0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800becc:	2300      	movs	r3, #0
}
 800bece:	4618      	mov	r0, r3
 800bed0:	3710      	adds	r7, #16
 800bed2:	46bd      	mov	sp, r7
 800bed4:	bd80      	pop	{r7, pc}
	...

0800bed8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bed8:	b580      	push	{r7, lr}
 800beda:	b096      	sub	sp, #88	@ 0x58
 800bedc:	af00      	add	r7, sp, #0
 800bede:	60f8      	str	r0, [r7, #12]
 800bee0:	60b9      	str	r1, [r7, #8]
 800bee2:	4613      	mov	r3, r2
 800bee4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	68ba      	ldr	r2, [r7, #8]
 800beea:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	88fa      	ldrh	r2, [r7, #6]
 800bef0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	2200      	movs	r2, #0
 800bef8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	2222      	movs	r2, #34	@ 0x22
 800bf00:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d02d      	beq.n	800bf6a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bf14:	4a40      	ldr	r2, [pc, #256]	@ (800c018 <UART_Start_Receive_DMA+0x140>)
 800bf16:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bf1e:	4a3f      	ldr	r2, [pc, #252]	@ (800c01c <UART_Start_Receive_DMA+0x144>)
 800bf20:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bf28:	4a3d      	ldr	r2, [pc, #244]	@ (800c020 <UART_Start_Receive_DMA+0x148>)
 800bf2a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bf32:	2200      	movs	r2, #0
 800bf34:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	3324      	adds	r3, #36	@ 0x24
 800bf42:	4619      	mov	r1, r3
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf48:	461a      	mov	r2, r3
 800bf4a:	88fb      	ldrh	r3, [r7, #6]
 800bf4c:	f7fa fdf0 	bl	8006b30 <HAL_DMA_Start_IT>
 800bf50:	4603      	mov	r3, r0
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d009      	beq.n	800bf6a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	2210      	movs	r2, #16
 800bf5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	2220      	movs	r2, #32
 800bf62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800bf66:	2301      	movs	r3, #1
 800bf68:	e051      	b.n	800c00e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	691b      	ldr	r3, [r3, #16]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d018      	beq.n	800bfa4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf7a:	e853 3f00 	ldrex	r3, [r3]
 800bf7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bf80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bf86:	657b      	str	r3, [r7, #84]	@ 0x54
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	461a      	mov	r2, r3
 800bf8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bf90:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bf92:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf94:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800bf96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bf98:	e841 2300 	strex	r3, r2, [r1]
 800bf9c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800bf9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d1e6      	bne.n	800bf72 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	3308      	adds	r3, #8
 800bfaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfae:	e853 3f00 	ldrex	r3, [r3]
 800bfb2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bfb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfb6:	f043 0301 	orr.w	r3, r3, #1
 800bfba:	653b      	str	r3, [r7, #80]	@ 0x50
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	3308      	adds	r3, #8
 800bfc2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bfc4:	637a      	str	r2, [r7, #52]	@ 0x34
 800bfc6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfc8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bfca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bfcc:	e841 2300 	strex	r3, r2, [r1]
 800bfd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800bfd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d1e5      	bne.n	800bfa4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	3308      	adds	r3, #8
 800bfde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfe0:	697b      	ldr	r3, [r7, #20]
 800bfe2:	e853 3f00 	ldrex	r3, [r3]
 800bfe6:	613b      	str	r3, [r7, #16]
   return(result);
 800bfe8:	693b      	ldr	r3, [r7, #16]
 800bfea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	3308      	adds	r3, #8
 800bff6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bff8:	623a      	str	r2, [r7, #32]
 800bffa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bffc:	69f9      	ldr	r1, [r7, #28]
 800bffe:	6a3a      	ldr	r2, [r7, #32]
 800c000:	e841 2300 	strex	r3, r2, [r1]
 800c004:	61bb      	str	r3, [r7, #24]
   return(result);
 800c006:	69bb      	ldr	r3, [r7, #24]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d1e5      	bne.n	800bfd8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800c00c:	2300      	movs	r3, #0
}
 800c00e:	4618      	mov	r0, r3
 800c010:	3758      	adds	r7, #88	@ 0x58
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}
 800c016:	bf00      	nop
 800c018:	0800c229 	.word	0x0800c229
 800c01c:	0800c355 	.word	0x0800c355
 800c020:	0800c393 	.word	0x0800c393

0800c024 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c024:	b480      	push	{r7}
 800c026:	b08f      	sub	sp, #60	@ 0x3c
 800c028:	af00      	add	r7, sp, #0
 800c02a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c032:	6a3b      	ldr	r3, [r7, #32]
 800c034:	e853 3f00 	ldrex	r3, [r3]
 800c038:	61fb      	str	r3, [r7, #28]
   return(result);
 800c03a:	69fb      	ldr	r3, [r7, #28]
 800c03c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c040:	637b      	str	r3, [r7, #52]	@ 0x34
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	461a      	mov	r2, r3
 800c048:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c04a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c04c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c04e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c050:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c052:	e841 2300 	strex	r3, r2, [r1]
 800c056:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d1e6      	bne.n	800c02c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	3308      	adds	r3, #8
 800c064:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	e853 3f00 	ldrex	r3, [r3]
 800c06c:	60bb      	str	r3, [r7, #8]
   return(result);
 800c06e:	68bb      	ldr	r3, [r7, #8]
 800c070:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c074:	633b      	str	r3, [r7, #48]	@ 0x30
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	3308      	adds	r3, #8
 800c07c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c07e:	61ba      	str	r2, [r7, #24]
 800c080:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c082:	6979      	ldr	r1, [r7, #20]
 800c084:	69ba      	ldr	r2, [r7, #24]
 800c086:	e841 2300 	strex	r3, r2, [r1]
 800c08a:	613b      	str	r3, [r7, #16]
   return(result);
 800c08c:	693b      	ldr	r3, [r7, #16]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d1e5      	bne.n	800c05e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	2220      	movs	r2, #32
 800c096:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800c09a:	bf00      	nop
 800c09c:	373c      	adds	r7, #60	@ 0x3c
 800c09e:	46bd      	mov	sp, r7
 800c0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a4:	4770      	bx	lr

0800c0a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c0a6:	b480      	push	{r7}
 800c0a8:	b095      	sub	sp, #84	@ 0x54
 800c0aa:	af00      	add	r7, sp, #0
 800c0ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0b6:	e853 3f00 	ldrex	r3, [r3]
 800c0ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c0bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c0c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	461a      	mov	r2, r3
 800c0ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0cc:	643b      	str	r3, [r7, #64]	@ 0x40
 800c0ce:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c0d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c0d4:	e841 2300 	strex	r3, r2, [r1]
 800c0d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c0da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d1e6      	bne.n	800c0ae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	3308      	adds	r3, #8
 800c0e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0e8:	6a3b      	ldr	r3, [r7, #32]
 800c0ea:	e853 3f00 	ldrex	r3, [r3]
 800c0ee:	61fb      	str	r3, [r7, #28]
   return(result);
 800c0f0:	69fb      	ldr	r3, [r7, #28]
 800c0f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c0f6:	f023 0301 	bic.w	r3, r3, #1
 800c0fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	3308      	adds	r3, #8
 800c102:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c104:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c106:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c108:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c10a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c10c:	e841 2300 	strex	r3, r2, [r1]
 800c110:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c114:	2b00      	cmp	r3, #0
 800c116:	d1e3      	bne.n	800c0e0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c11c:	2b01      	cmp	r3, #1
 800c11e:	d118      	bne.n	800c152 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	e853 3f00 	ldrex	r3, [r3]
 800c12c:	60bb      	str	r3, [r7, #8]
   return(result);
 800c12e:	68bb      	ldr	r3, [r7, #8]
 800c130:	f023 0310 	bic.w	r3, r3, #16
 800c134:	647b      	str	r3, [r7, #68]	@ 0x44
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	461a      	mov	r2, r3
 800c13c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c13e:	61bb      	str	r3, [r7, #24]
 800c140:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c142:	6979      	ldr	r1, [r7, #20]
 800c144:	69ba      	ldr	r2, [r7, #24]
 800c146:	e841 2300 	strex	r3, r2, [r1]
 800c14a:	613b      	str	r3, [r7, #16]
   return(result);
 800c14c:	693b      	ldr	r3, [r7, #16]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d1e6      	bne.n	800c120 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2220      	movs	r2, #32
 800c156:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	2200      	movs	r2, #0
 800c15e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	2200      	movs	r2, #0
 800c164:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c166:	bf00      	nop
 800c168:	3754      	adds	r7, #84	@ 0x54
 800c16a:	46bd      	mov	sp, r7
 800c16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c170:	4770      	bx	lr

0800c172 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c172:	b580      	push	{r7, lr}
 800c174:	b090      	sub	sp, #64	@ 0x40
 800c176:	af00      	add	r7, sp, #0
 800c178:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c17e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	f003 0320 	and.w	r3, r3, #32
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d137      	bne.n	800c1fe <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800c18e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c190:	2200      	movs	r2, #0
 800c192:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c196:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	3308      	adds	r3, #8
 800c19c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c19e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1a0:	e853 3f00 	ldrex	r3, [r3]
 800c1a4:	623b      	str	r3, [r7, #32]
   return(result);
 800c1a6:	6a3b      	ldr	r3, [r7, #32]
 800c1a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c1ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c1ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	3308      	adds	r3, #8
 800c1b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c1b6:	633a      	str	r2, [r7, #48]	@ 0x30
 800c1b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c1bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c1be:	e841 2300 	strex	r3, r2, [r1]
 800c1c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c1c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d1e5      	bne.n	800c196 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c1ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1d0:	693b      	ldr	r3, [r7, #16]
 800c1d2:	e853 3f00 	ldrex	r3, [r3]
 800c1d6:	60fb      	str	r3, [r7, #12]
   return(result);
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1de:	637b      	str	r3, [r7, #52]	@ 0x34
 800c1e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	461a      	mov	r2, r3
 800c1e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1e8:	61fb      	str	r3, [r7, #28]
 800c1ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1ec:	69b9      	ldr	r1, [r7, #24]
 800c1ee:	69fa      	ldr	r2, [r7, #28]
 800c1f0:	e841 2300 	strex	r3, r2, [r1]
 800c1f4:	617b      	str	r3, [r7, #20]
   return(result);
 800c1f6:	697b      	ldr	r3, [r7, #20]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d1e6      	bne.n	800c1ca <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c1fc:	e002      	b.n	800c204 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800c1fe:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c200:	f7ff f9b2 	bl	800b568 <HAL_UART_TxCpltCallback>
}
 800c204:	bf00      	nop
 800c206:	3740      	adds	r7, #64	@ 0x40
 800c208:	46bd      	mov	sp, r7
 800c20a:	bd80      	pop	{r7, pc}

0800c20c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b084      	sub	sp, #16
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c218:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800c21a:	68f8      	ldr	r0, [r7, #12]
 800c21c:	f7ff f9ae 	bl	800b57c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c220:	bf00      	nop
 800c222:	3710      	adds	r7, #16
 800c224:	46bd      	mov	sp, r7
 800c226:	bd80      	pop	{r7, pc}

0800c228 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c228:	b580      	push	{r7, lr}
 800c22a:	b09c      	sub	sp, #112	@ 0x70
 800c22c:	af00      	add	r7, sp, #0
 800c22e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c234:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	f003 0320 	and.w	r3, r3, #32
 800c240:	2b00      	cmp	r3, #0
 800c242:	d171      	bne.n	800c328 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800c244:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c246:	2200      	movs	r2, #0
 800c248:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c24c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c252:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c254:	e853 3f00 	ldrex	r3, [r3]
 800c258:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c25a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c25c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c260:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c262:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	461a      	mov	r2, r3
 800c268:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c26a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c26c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c26e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c270:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c272:	e841 2300 	strex	r3, r2, [r1]
 800c276:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c278:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d1e6      	bne.n	800c24c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c27e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	3308      	adds	r3, #8
 800c284:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c288:	e853 3f00 	ldrex	r3, [r3]
 800c28c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c28e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c290:	f023 0301 	bic.w	r3, r3, #1
 800c294:	667b      	str	r3, [r7, #100]	@ 0x64
 800c296:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	3308      	adds	r3, #8
 800c29c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c29e:	647a      	str	r2, [r7, #68]	@ 0x44
 800c2a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c2a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c2a6:	e841 2300 	strex	r3, r2, [r1]
 800c2aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c2ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d1e5      	bne.n	800c27e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c2b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	3308      	adds	r3, #8
 800c2b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2bc:	e853 3f00 	ldrex	r3, [r3]
 800c2c0:	623b      	str	r3, [r7, #32]
   return(result);
 800c2c2:	6a3b      	ldr	r3, [r7, #32]
 800c2c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c2c8:	663b      	str	r3, [r7, #96]	@ 0x60
 800c2ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	3308      	adds	r3, #8
 800c2d0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c2d2:	633a      	str	r2, [r7, #48]	@ 0x30
 800c2d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c2d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c2da:	e841 2300 	strex	r3, r2, [r1]
 800c2de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c2e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d1e5      	bne.n	800c2b2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c2e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c2e8:	2220      	movs	r2, #32
 800c2ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c2ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c2f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c2f2:	2b01      	cmp	r3, #1
 800c2f4:	d118      	bne.n	800c328 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c2f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2fc:	693b      	ldr	r3, [r7, #16]
 800c2fe:	e853 3f00 	ldrex	r3, [r3]
 800c302:	60fb      	str	r3, [r7, #12]
   return(result);
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	f023 0310 	bic.w	r3, r3, #16
 800c30a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c30c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	461a      	mov	r2, r3
 800c312:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c314:	61fb      	str	r3, [r7, #28]
 800c316:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c318:	69b9      	ldr	r1, [r7, #24]
 800c31a:	69fa      	ldr	r2, [r7, #28]
 800c31c:	e841 2300 	strex	r3, r2, [r1]
 800c320:	617b      	str	r3, [r7, #20]
   return(result);
 800c322:	697b      	ldr	r3, [r7, #20]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d1e6      	bne.n	800c2f6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c328:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c32a:	2200      	movs	r2, #0
 800c32c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c32e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c330:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c332:	2b01      	cmp	r3, #1
 800c334:	d107      	bne.n	800c346 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c336:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c338:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c33c:	4619      	mov	r1, r3
 800c33e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c340:	f7f8 f9a6 	bl	8004690 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c344:	e002      	b.n	800c34c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800c346:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c348:	f7ff f922 	bl	800b590 <HAL_UART_RxCpltCallback>
}
 800c34c:	bf00      	nop
 800c34e:	3770      	adds	r7, #112	@ 0x70
 800c350:	46bd      	mov	sp, r7
 800c352:	bd80      	pop	{r7, pc}

0800c354 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c354:	b580      	push	{r7, lr}
 800c356:	b084      	sub	sp, #16
 800c358:	af00      	add	r7, sp, #0
 800c35a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c360:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	2201      	movs	r2, #1
 800c366:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c36c:	2b01      	cmp	r3, #1
 800c36e:	d109      	bne.n	800c384 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c376:	085b      	lsrs	r3, r3, #1
 800c378:	b29b      	uxth	r3, r3
 800c37a:	4619      	mov	r1, r3
 800c37c:	68f8      	ldr	r0, [r7, #12]
 800c37e:	f7f8 f987 	bl	8004690 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c382:	e002      	b.n	800c38a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800c384:	68f8      	ldr	r0, [r7, #12]
 800c386:	f7ff f90d 	bl	800b5a4 <HAL_UART_RxHalfCpltCallback>
}
 800c38a:	bf00      	nop
 800c38c:	3710      	adds	r7, #16
 800c38e:	46bd      	mov	sp, r7
 800c390:	bd80      	pop	{r7, pc}

0800c392 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c392:	b580      	push	{r7, lr}
 800c394:	b086      	sub	sp, #24
 800c396:	af00      	add	r7, sp, #0
 800c398:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c39e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800c3a0:	697b      	ldr	r3, [r7, #20]
 800c3a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3a6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800c3a8:	697b      	ldr	r3, [r7, #20]
 800c3aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c3ae:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800c3b0:	697b      	ldr	r3, [r7, #20]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	689b      	ldr	r3, [r3, #8]
 800c3b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c3ba:	2b80      	cmp	r3, #128	@ 0x80
 800c3bc:	d109      	bne.n	800c3d2 <UART_DMAError+0x40>
 800c3be:	693b      	ldr	r3, [r7, #16]
 800c3c0:	2b21      	cmp	r3, #33	@ 0x21
 800c3c2:	d106      	bne.n	800c3d2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800c3c4:	697b      	ldr	r3, [r7, #20]
 800c3c6:	2200      	movs	r2, #0
 800c3c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800c3cc:	6978      	ldr	r0, [r7, #20]
 800c3ce:	f7ff fe29 	bl	800c024 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800c3d2:	697b      	ldr	r3, [r7, #20]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	689b      	ldr	r3, [r3, #8]
 800c3d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3dc:	2b40      	cmp	r3, #64	@ 0x40
 800c3de:	d109      	bne.n	800c3f4 <UART_DMAError+0x62>
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	2b22      	cmp	r3, #34	@ 0x22
 800c3e4:	d106      	bne.n	800c3f4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800c3e6:	697b      	ldr	r3, [r7, #20]
 800c3e8:	2200      	movs	r2, #0
 800c3ea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800c3ee:	6978      	ldr	r0, [r7, #20]
 800c3f0:	f7ff fe59 	bl	800c0a6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c3f4:	697b      	ldr	r3, [r7, #20]
 800c3f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c3fa:	f043 0210 	orr.w	r2, r3, #16
 800c3fe:	697b      	ldr	r3, [r7, #20]
 800c400:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c404:	6978      	ldr	r0, [r7, #20]
 800c406:	f7ff f8d7 	bl	800b5b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c40a:	bf00      	nop
 800c40c:	3718      	adds	r7, #24
 800c40e:	46bd      	mov	sp, r7
 800c410:	bd80      	pop	{r7, pc}

0800c412 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c412:	b580      	push	{r7, lr}
 800c414:	b084      	sub	sp, #16
 800c416:	af00      	add	r7, sp, #0
 800c418:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c41e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	2200      	movs	r2, #0
 800c424:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c428:	68f8      	ldr	r0, [r7, #12]
 800c42a:	f7ff f8c5 	bl	800b5b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c42e:	bf00      	nop
 800c430:	3710      	adds	r7, #16
 800c432:	46bd      	mov	sp, r7
 800c434:	bd80      	pop	{r7, pc}

0800c436 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c436:	b580      	push	{r7, lr}
 800c438:	b088      	sub	sp, #32
 800c43a:	af00      	add	r7, sp, #0
 800c43c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	e853 3f00 	ldrex	r3, [r3]
 800c44a:	60bb      	str	r3, [r7, #8]
   return(result);
 800c44c:	68bb      	ldr	r3, [r7, #8]
 800c44e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c452:	61fb      	str	r3, [r7, #28]
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	461a      	mov	r2, r3
 800c45a:	69fb      	ldr	r3, [r7, #28]
 800c45c:	61bb      	str	r3, [r7, #24]
 800c45e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c460:	6979      	ldr	r1, [r7, #20]
 800c462:	69ba      	ldr	r2, [r7, #24]
 800c464:	e841 2300 	strex	r3, r2, [r1]
 800c468:	613b      	str	r3, [r7, #16]
   return(result);
 800c46a:	693b      	ldr	r3, [r7, #16]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d1e6      	bne.n	800c43e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	2220      	movs	r2, #32
 800c474:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	2200      	movs	r2, #0
 800c47c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c47e:	6878      	ldr	r0, [r7, #4]
 800c480:	f7ff f872 	bl	800b568 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c484:	bf00      	nop
 800c486:	3720      	adds	r7, #32
 800c488:	46bd      	mov	sp, r7
 800c48a:	bd80      	pop	{r7, pc}

0800c48c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c48c:	b480      	push	{r7}
 800c48e:	b083      	sub	sp, #12
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c494:	bf00      	nop
 800c496:	370c      	adds	r7, #12
 800c498:	46bd      	mov	sp, r7
 800c49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49e:	4770      	bx	lr

0800c4a0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c4a0:	b480      	push	{r7}
 800c4a2:	b083      	sub	sp, #12
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c4a8:	bf00      	nop
 800c4aa:	370c      	adds	r7, #12
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b2:	4770      	bx	lr

0800c4b4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c4b4:	b480      	push	{r7}
 800c4b6:	b083      	sub	sp, #12
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c4bc:	bf00      	nop
 800c4be:	370c      	adds	r7, #12
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c6:	4770      	bx	lr

0800c4c8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c4c8:	b480      	push	{r7}
 800c4ca:	b085      	sub	sp, #20
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c4d6:	2b01      	cmp	r3, #1
 800c4d8:	d101      	bne.n	800c4de <HAL_UARTEx_DisableFifoMode+0x16>
 800c4da:	2302      	movs	r3, #2
 800c4dc:	e027      	b.n	800c52e <HAL_UARTEx_DisableFifoMode+0x66>
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	2201      	movs	r2, #1
 800c4e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	2224      	movs	r2, #36	@ 0x24
 800c4ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	681a      	ldr	r2, [r3, #0]
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	f022 0201 	bic.w	r2, r2, #1
 800c504:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c50c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	2200      	movs	r2, #0
 800c512:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	68fa      	ldr	r2, [r7, #12]
 800c51a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	2220      	movs	r2, #32
 800c520:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2200      	movs	r2, #0
 800c528:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c52c:	2300      	movs	r3, #0
}
 800c52e:	4618      	mov	r0, r3
 800c530:	3714      	adds	r7, #20
 800c532:	46bd      	mov	sp, r7
 800c534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c538:	4770      	bx	lr

0800c53a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c53a:	b580      	push	{r7, lr}
 800c53c:	b084      	sub	sp, #16
 800c53e:	af00      	add	r7, sp, #0
 800c540:	6078      	str	r0, [r7, #4]
 800c542:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c54a:	2b01      	cmp	r3, #1
 800c54c:	d101      	bne.n	800c552 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c54e:	2302      	movs	r3, #2
 800c550:	e02d      	b.n	800c5ae <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	2201      	movs	r2, #1
 800c556:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	2224      	movs	r2, #36	@ 0x24
 800c55e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	681a      	ldr	r2, [r3, #0]
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	f022 0201 	bic.w	r2, r2, #1
 800c578:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	689b      	ldr	r3, [r3, #8]
 800c580:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	683a      	ldr	r2, [r7, #0]
 800c58a:	430a      	orrs	r2, r1
 800c58c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c58e:	6878      	ldr	r0, [r7, #4]
 800c590:	f000 f8a4 	bl	800c6dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	68fa      	ldr	r2, [r7, #12]
 800c59a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2220      	movs	r2, #32
 800c5a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c5ac:	2300      	movs	r3, #0
}
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	3710      	adds	r7, #16
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	bd80      	pop	{r7, pc}

0800c5b6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c5b6:	b580      	push	{r7, lr}
 800c5b8:	b084      	sub	sp, #16
 800c5ba:	af00      	add	r7, sp, #0
 800c5bc:	6078      	str	r0, [r7, #4]
 800c5be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c5c6:	2b01      	cmp	r3, #1
 800c5c8:	d101      	bne.n	800c5ce <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c5ca:	2302      	movs	r3, #2
 800c5cc:	e02d      	b.n	800c62a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	2201      	movs	r2, #1
 800c5d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	2224      	movs	r2, #36	@ 0x24
 800c5da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	681a      	ldr	r2, [r3, #0]
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	f022 0201 	bic.w	r2, r2, #1
 800c5f4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	689b      	ldr	r3, [r3, #8]
 800c5fc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	683a      	ldr	r2, [r7, #0]
 800c606:	430a      	orrs	r2, r1
 800c608:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c60a:	6878      	ldr	r0, [r7, #4]
 800c60c:	f000 f866 	bl	800c6dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	68fa      	ldr	r2, [r7, #12]
 800c616:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2220      	movs	r2, #32
 800c61c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2200      	movs	r2, #0
 800c624:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c628:	2300      	movs	r3, #0
}
 800c62a:	4618      	mov	r0, r3
 800c62c:	3710      	adds	r7, #16
 800c62e:	46bd      	mov	sp, r7
 800c630:	bd80      	pop	{r7, pc}

0800c632 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c632:	b580      	push	{r7, lr}
 800c634:	b08c      	sub	sp, #48	@ 0x30
 800c636:	af00      	add	r7, sp, #0
 800c638:	60f8      	str	r0, [r7, #12]
 800c63a:	60b9      	str	r1, [r7, #8]
 800c63c:	4613      	mov	r3, r2
 800c63e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c646:	2b20      	cmp	r3, #32
 800c648:	d142      	bne.n	800c6d0 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800c64a:	68bb      	ldr	r3, [r7, #8]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d002      	beq.n	800c656 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800c650:	88fb      	ldrh	r3, [r7, #6]
 800c652:	2b00      	cmp	r3, #0
 800c654:	d101      	bne.n	800c65a <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800c656:	2301      	movs	r3, #1
 800c658:	e03b      	b.n	800c6d2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	2201      	movs	r2, #1
 800c65e:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	2200      	movs	r2, #0
 800c664:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800c666:	88fb      	ldrh	r3, [r7, #6]
 800c668:	461a      	mov	r2, r3
 800c66a:	68b9      	ldr	r1, [r7, #8]
 800c66c:	68f8      	ldr	r0, [r7, #12]
 800c66e:	f7ff fc33 	bl	800bed8 <UART_Start_Receive_DMA>
 800c672:	4603      	mov	r3, r0
 800c674:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800c678:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d124      	bne.n	800c6ca <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c684:	2b01      	cmp	r3, #1
 800c686:	d11d      	bne.n	800c6c4 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	2210      	movs	r2, #16
 800c68e:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c696:	69bb      	ldr	r3, [r7, #24]
 800c698:	e853 3f00 	ldrex	r3, [r3]
 800c69c:	617b      	str	r3, [r7, #20]
   return(result);
 800c69e:	697b      	ldr	r3, [r7, #20]
 800c6a0:	f043 0310 	orr.w	r3, r3, #16
 800c6a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	461a      	mov	r2, r3
 800c6ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6ae:	627b      	str	r3, [r7, #36]	@ 0x24
 800c6b0:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6b2:	6a39      	ldr	r1, [r7, #32]
 800c6b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6b6:	e841 2300 	strex	r3, r2, [r1]
 800c6ba:	61fb      	str	r3, [r7, #28]
   return(result);
 800c6bc:	69fb      	ldr	r3, [r7, #28]
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d1e6      	bne.n	800c690 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800c6c2:	e002      	b.n	800c6ca <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800c6ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c6ce:	e000      	b.n	800c6d2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800c6d0:	2302      	movs	r3, #2
  }
}
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	3730      	adds	r7, #48	@ 0x30
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bd80      	pop	{r7, pc}
	...

0800c6dc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c6dc:	b480      	push	{r7}
 800c6de:	b085      	sub	sp, #20
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d108      	bne.n	800c6fe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	2201      	movs	r2, #1
 800c6f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	2201      	movs	r2, #1
 800c6f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c6fc:	e031      	b.n	800c762 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c6fe:	2308      	movs	r3, #8
 800c700:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c702:	2308      	movs	r3, #8
 800c704:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	689b      	ldr	r3, [r3, #8]
 800c70c:	0e5b      	lsrs	r3, r3, #25
 800c70e:	b2db      	uxtb	r3, r3
 800c710:	f003 0307 	and.w	r3, r3, #7
 800c714:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	689b      	ldr	r3, [r3, #8]
 800c71c:	0f5b      	lsrs	r3, r3, #29
 800c71e:	b2db      	uxtb	r3, r3
 800c720:	f003 0307 	and.w	r3, r3, #7
 800c724:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c726:	7bbb      	ldrb	r3, [r7, #14]
 800c728:	7b3a      	ldrb	r2, [r7, #12]
 800c72a:	4911      	ldr	r1, [pc, #68]	@ (800c770 <UARTEx_SetNbDataToProcess+0x94>)
 800c72c:	5c8a      	ldrb	r2, [r1, r2]
 800c72e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c732:	7b3a      	ldrb	r2, [r7, #12]
 800c734:	490f      	ldr	r1, [pc, #60]	@ (800c774 <UARTEx_SetNbDataToProcess+0x98>)
 800c736:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c738:	fb93 f3f2 	sdiv	r3, r3, r2
 800c73c:	b29a      	uxth	r2, r3
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c744:	7bfb      	ldrb	r3, [r7, #15]
 800c746:	7b7a      	ldrb	r2, [r7, #13]
 800c748:	4909      	ldr	r1, [pc, #36]	@ (800c770 <UARTEx_SetNbDataToProcess+0x94>)
 800c74a:	5c8a      	ldrb	r2, [r1, r2]
 800c74c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c750:	7b7a      	ldrb	r2, [r7, #13]
 800c752:	4908      	ldr	r1, [pc, #32]	@ (800c774 <UARTEx_SetNbDataToProcess+0x98>)
 800c754:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c756:	fb93 f3f2 	sdiv	r3, r3, r2
 800c75a:	b29a      	uxth	r2, r3
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c762:	bf00      	nop
 800c764:	3714      	adds	r7, #20
 800c766:	46bd      	mov	sp, r7
 800c768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76c:	4770      	bx	lr
 800c76e:	bf00      	nop
 800c770:	08015134 	.word	0x08015134
 800c774:	0801513c 	.word	0x0801513c

0800c778 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800c778:	b480      	push	{r7}
 800c77a:	b085      	sub	sp, #20
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	2200      	movs	r2, #0
 800c784:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c788:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c78c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	b29a      	uxth	r2, r3
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c798:	2300      	movs	r3, #0
}
 800c79a:	4618      	mov	r0, r3
 800c79c:	3714      	adds	r7, #20
 800c79e:	46bd      	mov	sp, r7
 800c7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a4:	4770      	bx	lr

0800c7a6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800c7a6:	b480      	push	{r7}
 800c7a8:	b085      	sub	sp, #20
 800c7aa:	af00      	add	r7, sp, #0
 800c7ac:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c7ae:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c7b2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c7ba:	b29a      	uxth	r2, r3
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	b29b      	uxth	r3, r3
 800c7c0:	43db      	mvns	r3, r3
 800c7c2:	b29b      	uxth	r3, r3
 800c7c4:	4013      	ands	r3, r2
 800c7c6:	b29a      	uxth	r2, r3
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c7ce:	2300      	movs	r3, #0
}
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	3714      	adds	r7, #20
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7da:	4770      	bx	lr

0800c7dc <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800c7dc:	b480      	push	{r7}
 800c7de:	b085      	sub	sp, #20
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	60f8      	str	r0, [r7, #12]
 800c7e4:	1d3b      	adds	r3, r7, #4
 800c7e6:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	2201      	movs	r2, #1
 800c7ee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	2200      	movs	r2, #0
 800c7f6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	2200      	movs	r2, #0
 800c806:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800c80a:	2300      	movs	r3, #0
}
 800c80c:	4618      	mov	r0, r3
 800c80e:	3714      	adds	r7, #20
 800c810:	46bd      	mov	sp, r7
 800c812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c816:	4770      	bx	lr

0800c818 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c818:	b480      	push	{r7}
 800c81a:	b0a7      	sub	sp, #156	@ 0x9c
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
 800c820:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800c822:	2300      	movs	r3, #0
 800c824:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800c828:	687a      	ldr	r2, [r7, #4]
 800c82a:	683b      	ldr	r3, [r7, #0]
 800c82c:	781b      	ldrb	r3, [r3, #0]
 800c82e:	009b      	lsls	r3, r3, #2
 800c830:	4413      	add	r3, r2
 800c832:	881b      	ldrh	r3, [r3, #0]
 800c834:	b29b      	uxth	r3, r3
 800c836:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800c83a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c83e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	78db      	ldrb	r3, [r3, #3]
 800c846:	2b03      	cmp	r3, #3
 800c848:	d81f      	bhi.n	800c88a <USB_ActivateEndpoint+0x72>
 800c84a:	a201      	add	r2, pc, #4	@ (adr r2, 800c850 <USB_ActivateEndpoint+0x38>)
 800c84c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c850:	0800c861 	.word	0x0800c861
 800c854:	0800c87d 	.word	0x0800c87d
 800c858:	0800c893 	.word	0x0800c893
 800c85c:	0800c86f 	.word	0x0800c86f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800c860:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c864:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c868:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c86c:	e012      	b.n	800c894 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800c86e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c872:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800c876:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c87a:	e00b      	b.n	800c894 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800c87c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c880:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c884:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c888:	e004      	b.n	800c894 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800c88a:	2301      	movs	r3, #1
 800c88c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800c890:	e000      	b.n	800c894 <USB_ActivateEndpoint+0x7c>
      break;
 800c892:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800c894:	687a      	ldr	r2, [r7, #4]
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	781b      	ldrb	r3, [r3, #0]
 800c89a:	009b      	lsls	r3, r3, #2
 800c89c:	441a      	add	r2, r3
 800c89e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c8a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c8a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c8aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c8ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c8b2:	b29b      	uxth	r3, r3
 800c8b4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800c8b6:	687a      	ldr	r2, [r7, #4]
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	781b      	ldrb	r3, [r3, #0]
 800c8bc:	009b      	lsls	r3, r3, #2
 800c8be:	4413      	add	r3, r2
 800c8c0:	881b      	ldrh	r3, [r3, #0]
 800c8c2:	b29b      	uxth	r3, r3
 800c8c4:	b21b      	sxth	r3, r3
 800c8c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c8ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8ce:	b21a      	sxth	r2, r3
 800c8d0:	683b      	ldr	r3, [r7, #0]
 800c8d2:	781b      	ldrb	r3, [r3, #0]
 800c8d4:	b21b      	sxth	r3, r3
 800c8d6:	4313      	orrs	r3, r2
 800c8d8:	b21b      	sxth	r3, r3
 800c8da:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800c8de:	687a      	ldr	r2, [r7, #4]
 800c8e0:	683b      	ldr	r3, [r7, #0]
 800c8e2:	781b      	ldrb	r3, [r3, #0]
 800c8e4:	009b      	lsls	r3, r3, #2
 800c8e6:	441a      	add	r2, r3
 800c8e8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800c8ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c8f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c8f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c8f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c8fc:	b29b      	uxth	r3, r3
 800c8fe:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800c900:	683b      	ldr	r3, [r7, #0]
 800c902:	7b1b      	ldrb	r3, [r3, #12]
 800c904:	2b00      	cmp	r3, #0
 800c906:	f040 8180 	bne.w	800cc0a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	785b      	ldrb	r3, [r3, #1]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	f000 8084 	beq.w	800ca1c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	61bb      	str	r3, [r7, #24]
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c91e:	b29b      	uxth	r3, r3
 800c920:	461a      	mov	r2, r3
 800c922:	69bb      	ldr	r3, [r7, #24]
 800c924:	4413      	add	r3, r2
 800c926:	61bb      	str	r3, [r7, #24]
 800c928:	683b      	ldr	r3, [r7, #0]
 800c92a:	781b      	ldrb	r3, [r3, #0]
 800c92c:	00da      	lsls	r2, r3, #3
 800c92e:	69bb      	ldr	r3, [r7, #24]
 800c930:	4413      	add	r3, r2
 800c932:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c936:	617b      	str	r3, [r7, #20]
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	88db      	ldrh	r3, [r3, #6]
 800c93c:	085b      	lsrs	r3, r3, #1
 800c93e:	b29b      	uxth	r3, r3
 800c940:	005b      	lsls	r3, r3, #1
 800c942:	b29a      	uxth	r2, r3
 800c944:	697b      	ldr	r3, [r7, #20]
 800c946:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c948:	687a      	ldr	r2, [r7, #4]
 800c94a:	683b      	ldr	r3, [r7, #0]
 800c94c:	781b      	ldrb	r3, [r3, #0]
 800c94e:	009b      	lsls	r3, r3, #2
 800c950:	4413      	add	r3, r2
 800c952:	881b      	ldrh	r3, [r3, #0]
 800c954:	827b      	strh	r3, [r7, #18]
 800c956:	8a7b      	ldrh	r3, [r7, #18]
 800c958:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d01b      	beq.n	800c998 <USB_ActivateEndpoint+0x180>
 800c960:	687a      	ldr	r2, [r7, #4]
 800c962:	683b      	ldr	r3, [r7, #0]
 800c964:	781b      	ldrb	r3, [r3, #0]
 800c966:	009b      	lsls	r3, r3, #2
 800c968:	4413      	add	r3, r2
 800c96a:	881b      	ldrh	r3, [r3, #0]
 800c96c:	b29b      	uxth	r3, r3
 800c96e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c972:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c976:	823b      	strh	r3, [r7, #16]
 800c978:	687a      	ldr	r2, [r7, #4]
 800c97a:	683b      	ldr	r3, [r7, #0]
 800c97c:	781b      	ldrb	r3, [r3, #0]
 800c97e:	009b      	lsls	r3, r3, #2
 800c980:	441a      	add	r2, r3
 800c982:	8a3b      	ldrh	r3, [r7, #16]
 800c984:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c988:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c98c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c990:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c994:	b29b      	uxth	r3, r3
 800c996:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c998:	683b      	ldr	r3, [r7, #0]
 800c99a:	78db      	ldrb	r3, [r3, #3]
 800c99c:	2b01      	cmp	r3, #1
 800c99e:	d020      	beq.n	800c9e2 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c9a0:	687a      	ldr	r2, [r7, #4]
 800c9a2:	683b      	ldr	r3, [r7, #0]
 800c9a4:	781b      	ldrb	r3, [r3, #0]
 800c9a6:	009b      	lsls	r3, r3, #2
 800c9a8:	4413      	add	r3, r2
 800c9aa:	881b      	ldrh	r3, [r3, #0]
 800c9ac:	b29b      	uxth	r3, r3
 800c9ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c9b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c9b6:	81bb      	strh	r3, [r7, #12]
 800c9b8:	89bb      	ldrh	r3, [r7, #12]
 800c9ba:	f083 0320 	eor.w	r3, r3, #32
 800c9be:	81bb      	strh	r3, [r7, #12]
 800c9c0:	687a      	ldr	r2, [r7, #4]
 800c9c2:	683b      	ldr	r3, [r7, #0]
 800c9c4:	781b      	ldrb	r3, [r3, #0]
 800c9c6:	009b      	lsls	r3, r3, #2
 800c9c8:	441a      	add	r2, r3
 800c9ca:	89bb      	ldrh	r3, [r7, #12]
 800c9cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c9d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c9d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c9d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c9dc:	b29b      	uxth	r3, r3
 800c9de:	8013      	strh	r3, [r2, #0]
 800c9e0:	e3f9      	b.n	800d1d6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c9e2:	687a      	ldr	r2, [r7, #4]
 800c9e4:	683b      	ldr	r3, [r7, #0]
 800c9e6:	781b      	ldrb	r3, [r3, #0]
 800c9e8:	009b      	lsls	r3, r3, #2
 800c9ea:	4413      	add	r3, r2
 800c9ec:	881b      	ldrh	r3, [r3, #0]
 800c9ee:	b29b      	uxth	r3, r3
 800c9f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c9f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c9f8:	81fb      	strh	r3, [r7, #14]
 800c9fa:	687a      	ldr	r2, [r7, #4]
 800c9fc:	683b      	ldr	r3, [r7, #0]
 800c9fe:	781b      	ldrb	r3, [r3, #0]
 800ca00:	009b      	lsls	r3, r3, #2
 800ca02:	441a      	add	r2, r3
 800ca04:	89fb      	ldrh	r3, [r7, #14]
 800ca06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca16:	b29b      	uxth	r3, r3
 800ca18:	8013      	strh	r3, [r2, #0]
 800ca1a:	e3dc      	b.n	800d1d6 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ca26:	b29b      	uxth	r3, r3
 800ca28:	461a      	mov	r2, r3
 800ca2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca2c:	4413      	add	r3, r2
 800ca2e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ca30:	683b      	ldr	r3, [r7, #0]
 800ca32:	781b      	ldrb	r3, [r3, #0]
 800ca34:	00da      	lsls	r2, r3, #3
 800ca36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca38:	4413      	add	r3, r2
 800ca3a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800ca3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ca40:	683b      	ldr	r3, [r7, #0]
 800ca42:	88db      	ldrh	r3, [r3, #6]
 800ca44:	085b      	lsrs	r3, r3, #1
 800ca46:	b29b      	uxth	r3, r3
 800ca48:	005b      	lsls	r3, r3, #1
 800ca4a:	b29a      	uxth	r2, r3
 800ca4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca4e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ca5a:	b29b      	uxth	r3, r3
 800ca5c:	461a      	mov	r2, r3
 800ca5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca60:	4413      	add	r3, r2
 800ca62:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ca64:	683b      	ldr	r3, [r7, #0]
 800ca66:	781b      	ldrb	r3, [r3, #0]
 800ca68:	00da      	lsls	r2, r3, #3
 800ca6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca6c:	4413      	add	r3, r2
 800ca6e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ca72:	627b      	str	r3, [r7, #36]	@ 0x24
 800ca74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca76:	881b      	ldrh	r3, [r3, #0]
 800ca78:	b29b      	uxth	r3, r3
 800ca7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ca7e:	b29a      	uxth	r2, r3
 800ca80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca82:	801a      	strh	r2, [r3, #0]
 800ca84:	683b      	ldr	r3, [r7, #0]
 800ca86:	691b      	ldr	r3, [r3, #16]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d10a      	bne.n	800caa2 <USB_ActivateEndpoint+0x28a>
 800ca8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca8e:	881b      	ldrh	r3, [r3, #0]
 800ca90:	b29b      	uxth	r3, r3
 800ca92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ca96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ca9a:	b29a      	uxth	r2, r3
 800ca9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca9e:	801a      	strh	r2, [r3, #0]
 800caa0:	e041      	b.n	800cb26 <USB_ActivateEndpoint+0x30e>
 800caa2:	683b      	ldr	r3, [r7, #0]
 800caa4:	691b      	ldr	r3, [r3, #16]
 800caa6:	2b3e      	cmp	r3, #62	@ 0x3e
 800caa8:	d81c      	bhi.n	800cae4 <USB_ActivateEndpoint+0x2cc>
 800caaa:	683b      	ldr	r3, [r7, #0]
 800caac:	691b      	ldr	r3, [r3, #16]
 800caae:	085b      	lsrs	r3, r3, #1
 800cab0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	691b      	ldr	r3, [r3, #16]
 800cab8:	f003 0301 	and.w	r3, r3, #1
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d004      	beq.n	800caca <USB_ActivateEndpoint+0x2b2>
 800cac0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cac4:	3301      	adds	r3, #1
 800cac6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800caca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cacc:	881b      	ldrh	r3, [r3, #0]
 800cace:	b29a      	uxth	r2, r3
 800cad0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cad4:	b29b      	uxth	r3, r3
 800cad6:	029b      	lsls	r3, r3, #10
 800cad8:	b29b      	uxth	r3, r3
 800cada:	4313      	orrs	r3, r2
 800cadc:	b29a      	uxth	r2, r3
 800cade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cae0:	801a      	strh	r2, [r3, #0]
 800cae2:	e020      	b.n	800cb26 <USB_ActivateEndpoint+0x30e>
 800cae4:	683b      	ldr	r3, [r7, #0]
 800cae6:	691b      	ldr	r3, [r3, #16]
 800cae8:	095b      	lsrs	r3, r3, #5
 800caea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800caee:	683b      	ldr	r3, [r7, #0]
 800caf0:	691b      	ldr	r3, [r3, #16]
 800caf2:	f003 031f 	and.w	r3, r3, #31
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d104      	bne.n	800cb04 <USB_ActivateEndpoint+0x2ec>
 800cafa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cafe:	3b01      	subs	r3, #1
 800cb00:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cb04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb06:	881b      	ldrh	r3, [r3, #0]
 800cb08:	b29a      	uxth	r2, r3
 800cb0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb0e:	b29b      	uxth	r3, r3
 800cb10:	029b      	lsls	r3, r3, #10
 800cb12:	b29b      	uxth	r3, r3
 800cb14:	4313      	orrs	r3, r2
 800cb16:	b29b      	uxth	r3, r3
 800cb18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cb1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cb20:	b29a      	uxth	r2, r3
 800cb22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb24:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cb26:	687a      	ldr	r2, [r7, #4]
 800cb28:	683b      	ldr	r3, [r7, #0]
 800cb2a:	781b      	ldrb	r3, [r3, #0]
 800cb2c:	009b      	lsls	r3, r3, #2
 800cb2e:	4413      	add	r3, r2
 800cb30:	881b      	ldrh	r3, [r3, #0]
 800cb32:	847b      	strh	r3, [r7, #34]	@ 0x22
 800cb34:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cb36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d01b      	beq.n	800cb76 <USB_ActivateEndpoint+0x35e>
 800cb3e:	687a      	ldr	r2, [r7, #4]
 800cb40:	683b      	ldr	r3, [r7, #0]
 800cb42:	781b      	ldrb	r3, [r3, #0]
 800cb44:	009b      	lsls	r3, r3, #2
 800cb46:	4413      	add	r3, r2
 800cb48:	881b      	ldrh	r3, [r3, #0]
 800cb4a:	b29b      	uxth	r3, r3
 800cb4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb54:	843b      	strh	r3, [r7, #32]
 800cb56:	687a      	ldr	r2, [r7, #4]
 800cb58:	683b      	ldr	r3, [r7, #0]
 800cb5a:	781b      	ldrb	r3, [r3, #0]
 800cb5c:	009b      	lsls	r3, r3, #2
 800cb5e:	441a      	add	r2, r3
 800cb60:	8c3b      	ldrh	r3, [r7, #32]
 800cb62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb6a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cb6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb72:	b29b      	uxth	r3, r3
 800cb74:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800cb76:	683b      	ldr	r3, [r7, #0]
 800cb78:	781b      	ldrb	r3, [r3, #0]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d124      	bne.n	800cbc8 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cb7e:	687a      	ldr	r2, [r7, #4]
 800cb80:	683b      	ldr	r3, [r7, #0]
 800cb82:	781b      	ldrb	r3, [r3, #0]
 800cb84:	009b      	lsls	r3, r3, #2
 800cb86:	4413      	add	r3, r2
 800cb88:	881b      	ldrh	r3, [r3, #0]
 800cb8a:	b29b      	uxth	r3, r3
 800cb8c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cb90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb94:	83bb      	strh	r3, [r7, #28]
 800cb96:	8bbb      	ldrh	r3, [r7, #28]
 800cb98:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800cb9c:	83bb      	strh	r3, [r7, #28]
 800cb9e:	8bbb      	ldrh	r3, [r7, #28]
 800cba0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cba4:	83bb      	strh	r3, [r7, #28]
 800cba6:	687a      	ldr	r2, [r7, #4]
 800cba8:	683b      	ldr	r3, [r7, #0]
 800cbaa:	781b      	ldrb	r3, [r3, #0]
 800cbac:	009b      	lsls	r3, r3, #2
 800cbae:	441a      	add	r2, r3
 800cbb0:	8bbb      	ldrh	r3, [r7, #28]
 800cbb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cbb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cbba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cbbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbc2:	b29b      	uxth	r3, r3
 800cbc4:	8013      	strh	r3, [r2, #0]
 800cbc6:	e306      	b.n	800d1d6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800cbc8:	687a      	ldr	r2, [r7, #4]
 800cbca:	683b      	ldr	r3, [r7, #0]
 800cbcc:	781b      	ldrb	r3, [r3, #0]
 800cbce:	009b      	lsls	r3, r3, #2
 800cbd0:	4413      	add	r3, r2
 800cbd2:	881b      	ldrh	r3, [r3, #0]
 800cbd4:	b29b      	uxth	r3, r3
 800cbd6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cbda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cbde:	83fb      	strh	r3, [r7, #30]
 800cbe0:	8bfb      	ldrh	r3, [r7, #30]
 800cbe2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cbe6:	83fb      	strh	r3, [r7, #30]
 800cbe8:	687a      	ldr	r2, [r7, #4]
 800cbea:	683b      	ldr	r3, [r7, #0]
 800cbec:	781b      	ldrb	r3, [r3, #0]
 800cbee:	009b      	lsls	r3, r3, #2
 800cbf0:	441a      	add	r2, r3
 800cbf2:	8bfb      	ldrh	r3, [r7, #30]
 800cbf4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cbf8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cbfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc04:	b29b      	uxth	r3, r3
 800cc06:	8013      	strh	r3, [r2, #0]
 800cc08:	e2e5      	b.n	800d1d6 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800cc0a:	683b      	ldr	r3, [r7, #0]
 800cc0c:	78db      	ldrb	r3, [r3, #3]
 800cc0e:	2b02      	cmp	r3, #2
 800cc10:	d11e      	bne.n	800cc50 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800cc12:	687a      	ldr	r2, [r7, #4]
 800cc14:	683b      	ldr	r3, [r7, #0]
 800cc16:	781b      	ldrb	r3, [r3, #0]
 800cc18:	009b      	lsls	r3, r3, #2
 800cc1a:	4413      	add	r3, r2
 800cc1c:	881b      	ldrh	r3, [r3, #0]
 800cc1e:	b29b      	uxth	r3, r3
 800cc20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc28:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800cc2c:	687a      	ldr	r2, [r7, #4]
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	781b      	ldrb	r3, [r3, #0]
 800cc32:	009b      	lsls	r3, r3, #2
 800cc34:	441a      	add	r2, r3
 800cc36:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800cc3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc42:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800cc46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc4a:	b29b      	uxth	r3, r3
 800cc4c:	8013      	strh	r3, [r2, #0]
 800cc4e:	e01d      	b.n	800cc8c <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800cc50:	687a      	ldr	r2, [r7, #4]
 800cc52:	683b      	ldr	r3, [r7, #0]
 800cc54:	781b      	ldrb	r3, [r3, #0]
 800cc56:	009b      	lsls	r3, r3, #2
 800cc58:	4413      	add	r3, r2
 800cc5a:	881b      	ldrh	r3, [r3, #0]
 800cc5c:	b29b      	uxth	r3, r3
 800cc5e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800cc62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc66:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800cc6a:	687a      	ldr	r2, [r7, #4]
 800cc6c:	683b      	ldr	r3, [r7, #0]
 800cc6e:	781b      	ldrb	r3, [r3, #0]
 800cc70:	009b      	lsls	r3, r3, #2
 800cc72:	441a      	add	r2, r3
 800cc74:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800cc78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc88:	b29b      	uxth	r3, r3
 800cc8a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cc96:	b29b      	uxth	r3, r3
 800cc98:	461a      	mov	r2, r3
 800cc9a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cc9c:	4413      	add	r3, r2
 800cc9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cca0:	683b      	ldr	r3, [r7, #0]
 800cca2:	781b      	ldrb	r3, [r3, #0]
 800cca4:	00da      	lsls	r2, r3, #3
 800cca6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cca8:	4413      	add	r3, r2
 800ccaa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ccae:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ccb0:	683b      	ldr	r3, [r7, #0]
 800ccb2:	891b      	ldrh	r3, [r3, #8]
 800ccb4:	085b      	lsrs	r3, r3, #1
 800ccb6:	b29b      	uxth	r3, r3
 800ccb8:	005b      	lsls	r3, r3, #1
 800ccba:	b29a      	uxth	r2, r3
 800ccbc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ccbe:	801a      	strh	r2, [r3, #0]
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	677b      	str	r3, [r7, #116]	@ 0x74
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ccca:	b29b      	uxth	r3, r3
 800cccc:	461a      	mov	r2, r3
 800ccce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ccd0:	4413      	add	r3, r2
 800ccd2:	677b      	str	r3, [r7, #116]	@ 0x74
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	781b      	ldrb	r3, [r3, #0]
 800ccd8:	00da      	lsls	r2, r3, #3
 800ccda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ccdc:	4413      	add	r3, r2
 800ccde:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800cce2:	673b      	str	r3, [r7, #112]	@ 0x70
 800cce4:	683b      	ldr	r3, [r7, #0]
 800cce6:	895b      	ldrh	r3, [r3, #10]
 800cce8:	085b      	lsrs	r3, r3, #1
 800ccea:	b29b      	uxth	r3, r3
 800ccec:	005b      	lsls	r3, r3, #1
 800ccee:	b29a      	uxth	r2, r3
 800ccf0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ccf2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800ccf4:	683b      	ldr	r3, [r7, #0]
 800ccf6:	785b      	ldrb	r3, [r3, #1]
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	f040 81af 	bne.w	800d05c <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ccfe:	687a      	ldr	r2, [r7, #4]
 800cd00:	683b      	ldr	r3, [r7, #0]
 800cd02:	781b      	ldrb	r3, [r3, #0]
 800cd04:	009b      	lsls	r3, r3, #2
 800cd06:	4413      	add	r3, r2
 800cd08:	881b      	ldrh	r3, [r3, #0]
 800cd0a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800cd0e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800cd12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d01d      	beq.n	800cd56 <USB_ActivateEndpoint+0x53e>
 800cd1a:	687a      	ldr	r2, [r7, #4]
 800cd1c:	683b      	ldr	r3, [r7, #0]
 800cd1e:	781b      	ldrb	r3, [r3, #0]
 800cd20:	009b      	lsls	r3, r3, #2
 800cd22:	4413      	add	r3, r2
 800cd24:	881b      	ldrh	r3, [r3, #0]
 800cd26:	b29b      	uxth	r3, r3
 800cd28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cd2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd30:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800cd34:	687a      	ldr	r2, [r7, #4]
 800cd36:	683b      	ldr	r3, [r7, #0]
 800cd38:	781b      	ldrb	r3, [r3, #0]
 800cd3a:	009b      	lsls	r3, r3, #2
 800cd3c:	441a      	add	r2, r3
 800cd3e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800cd42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd4a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cd4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd52:	b29b      	uxth	r3, r3
 800cd54:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cd56:	687a      	ldr	r2, [r7, #4]
 800cd58:	683b      	ldr	r3, [r7, #0]
 800cd5a:	781b      	ldrb	r3, [r3, #0]
 800cd5c:	009b      	lsls	r3, r3, #2
 800cd5e:	4413      	add	r3, r2
 800cd60:	881b      	ldrh	r3, [r3, #0]
 800cd62:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800cd66:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800cd6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d01d      	beq.n	800cdae <USB_ActivateEndpoint+0x596>
 800cd72:	687a      	ldr	r2, [r7, #4]
 800cd74:	683b      	ldr	r3, [r7, #0]
 800cd76:	781b      	ldrb	r3, [r3, #0]
 800cd78:	009b      	lsls	r3, r3, #2
 800cd7a:	4413      	add	r3, r2
 800cd7c:	881b      	ldrh	r3, [r3, #0]
 800cd7e:	b29b      	uxth	r3, r3
 800cd80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cd84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd88:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800cd8c:	687a      	ldr	r2, [r7, #4]
 800cd8e:	683b      	ldr	r3, [r7, #0]
 800cd90:	781b      	ldrb	r3, [r3, #0]
 800cd92:	009b      	lsls	r3, r3, #2
 800cd94:	441a      	add	r2, r3
 800cd96:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800cd9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cda2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cda6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cdaa:	b29b      	uxth	r3, r3
 800cdac:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800cdae:	683b      	ldr	r3, [r7, #0]
 800cdb0:	785b      	ldrb	r3, [r3, #1]
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d16b      	bne.n	800ce8e <USB_ActivateEndpoint+0x676>
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cdc0:	b29b      	uxth	r3, r3
 800cdc2:	461a      	mov	r2, r3
 800cdc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cdc6:	4413      	add	r3, r2
 800cdc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cdca:	683b      	ldr	r3, [r7, #0]
 800cdcc:	781b      	ldrb	r3, [r3, #0]
 800cdce:	00da      	lsls	r2, r3, #3
 800cdd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cdd2:	4413      	add	r3, r2
 800cdd4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cdd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cdda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cddc:	881b      	ldrh	r3, [r3, #0]
 800cdde:	b29b      	uxth	r3, r3
 800cde0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cde4:	b29a      	uxth	r2, r3
 800cde6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cde8:	801a      	strh	r2, [r3, #0]
 800cdea:	683b      	ldr	r3, [r7, #0]
 800cdec:	691b      	ldr	r3, [r3, #16]
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d10a      	bne.n	800ce08 <USB_ActivateEndpoint+0x5f0>
 800cdf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cdf4:	881b      	ldrh	r3, [r3, #0]
 800cdf6:	b29b      	uxth	r3, r3
 800cdf8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cdfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce00:	b29a      	uxth	r2, r3
 800ce02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce04:	801a      	strh	r2, [r3, #0]
 800ce06:	e05d      	b.n	800cec4 <USB_ActivateEndpoint+0x6ac>
 800ce08:	683b      	ldr	r3, [r7, #0]
 800ce0a:	691b      	ldr	r3, [r3, #16]
 800ce0c:	2b3e      	cmp	r3, #62	@ 0x3e
 800ce0e:	d81c      	bhi.n	800ce4a <USB_ActivateEndpoint+0x632>
 800ce10:	683b      	ldr	r3, [r7, #0]
 800ce12:	691b      	ldr	r3, [r3, #16]
 800ce14:	085b      	lsrs	r3, r3, #1
 800ce16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ce1a:	683b      	ldr	r3, [r7, #0]
 800ce1c:	691b      	ldr	r3, [r3, #16]
 800ce1e:	f003 0301 	and.w	r3, r3, #1
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d004      	beq.n	800ce30 <USB_ActivateEndpoint+0x618>
 800ce26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ce2a:	3301      	adds	r3, #1
 800ce2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ce30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce32:	881b      	ldrh	r3, [r3, #0]
 800ce34:	b29a      	uxth	r2, r3
 800ce36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ce3a:	b29b      	uxth	r3, r3
 800ce3c:	029b      	lsls	r3, r3, #10
 800ce3e:	b29b      	uxth	r3, r3
 800ce40:	4313      	orrs	r3, r2
 800ce42:	b29a      	uxth	r2, r3
 800ce44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce46:	801a      	strh	r2, [r3, #0]
 800ce48:	e03c      	b.n	800cec4 <USB_ActivateEndpoint+0x6ac>
 800ce4a:	683b      	ldr	r3, [r7, #0]
 800ce4c:	691b      	ldr	r3, [r3, #16]
 800ce4e:	095b      	lsrs	r3, r3, #5
 800ce50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ce54:	683b      	ldr	r3, [r7, #0]
 800ce56:	691b      	ldr	r3, [r3, #16]
 800ce58:	f003 031f 	and.w	r3, r3, #31
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d104      	bne.n	800ce6a <USB_ActivateEndpoint+0x652>
 800ce60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ce64:	3b01      	subs	r3, #1
 800ce66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ce6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce6c:	881b      	ldrh	r3, [r3, #0]
 800ce6e:	b29a      	uxth	r2, r3
 800ce70:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ce74:	b29b      	uxth	r3, r3
 800ce76:	029b      	lsls	r3, r3, #10
 800ce78:	b29b      	uxth	r3, r3
 800ce7a:	4313      	orrs	r3, r2
 800ce7c:	b29b      	uxth	r3, r3
 800ce7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce86:	b29a      	uxth	r2, r3
 800ce88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce8a:	801a      	strh	r2, [r3, #0]
 800ce8c:	e01a      	b.n	800cec4 <USB_ActivateEndpoint+0x6ac>
 800ce8e:	683b      	ldr	r3, [r7, #0]
 800ce90:	785b      	ldrb	r3, [r3, #1]
 800ce92:	2b01      	cmp	r3, #1
 800ce94:	d116      	bne.n	800cec4 <USB_ActivateEndpoint+0x6ac>
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	657b      	str	r3, [r7, #84]	@ 0x54
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cea0:	b29b      	uxth	r3, r3
 800cea2:	461a      	mov	r2, r3
 800cea4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cea6:	4413      	add	r3, r2
 800cea8:	657b      	str	r3, [r7, #84]	@ 0x54
 800ceaa:	683b      	ldr	r3, [r7, #0]
 800ceac:	781b      	ldrb	r3, [r3, #0]
 800ceae:	00da      	lsls	r2, r3, #3
 800ceb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ceb2:	4413      	add	r3, r2
 800ceb4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ceb8:	653b      	str	r3, [r7, #80]	@ 0x50
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	691b      	ldr	r3, [r3, #16]
 800cebe:	b29a      	uxth	r2, r3
 800cec0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cec2:	801a      	strh	r2, [r3, #0]
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	647b      	str	r3, [r7, #68]	@ 0x44
 800cec8:	683b      	ldr	r3, [r7, #0]
 800ceca:	785b      	ldrb	r3, [r3, #1]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d16b      	bne.n	800cfa8 <USB_ActivateEndpoint+0x790>
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ceda:	b29b      	uxth	r3, r3
 800cedc:	461a      	mov	r2, r3
 800cede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cee0:	4413      	add	r3, r2
 800cee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cee4:	683b      	ldr	r3, [r7, #0]
 800cee6:	781b      	ldrb	r3, [r3, #0]
 800cee8:	00da      	lsls	r2, r3, #3
 800ceea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ceec:	4413      	add	r3, r2
 800ceee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cef2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cef6:	881b      	ldrh	r3, [r3, #0]
 800cef8:	b29b      	uxth	r3, r3
 800cefa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cefe:	b29a      	uxth	r2, r3
 800cf00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf02:	801a      	strh	r2, [r3, #0]
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	691b      	ldr	r3, [r3, #16]
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d10a      	bne.n	800cf22 <USB_ActivateEndpoint+0x70a>
 800cf0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf0e:	881b      	ldrh	r3, [r3, #0]
 800cf10:	b29b      	uxth	r3, r3
 800cf12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cf16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cf1a:	b29a      	uxth	r2, r3
 800cf1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf1e:	801a      	strh	r2, [r3, #0]
 800cf20:	e05b      	b.n	800cfda <USB_ActivateEndpoint+0x7c2>
 800cf22:	683b      	ldr	r3, [r7, #0]
 800cf24:	691b      	ldr	r3, [r3, #16]
 800cf26:	2b3e      	cmp	r3, #62	@ 0x3e
 800cf28:	d81c      	bhi.n	800cf64 <USB_ActivateEndpoint+0x74c>
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	691b      	ldr	r3, [r3, #16]
 800cf2e:	085b      	lsrs	r3, r3, #1
 800cf30:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cf34:	683b      	ldr	r3, [r7, #0]
 800cf36:	691b      	ldr	r3, [r3, #16]
 800cf38:	f003 0301 	and.w	r3, r3, #1
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d004      	beq.n	800cf4a <USB_ActivateEndpoint+0x732>
 800cf40:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cf44:	3301      	adds	r3, #1
 800cf46:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cf4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf4c:	881b      	ldrh	r3, [r3, #0]
 800cf4e:	b29a      	uxth	r2, r3
 800cf50:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cf54:	b29b      	uxth	r3, r3
 800cf56:	029b      	lsls	r3, r3, #10
 800cf58:	b29b      	uxth	r3, r3
 800cf5a:	4313      	orrs	r3, r2
 800cf5c:	b29a      	uxth	r2, r3
 800cf5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf60:	801a      	strh	r2, [r3, #0]
 800cf62:	e03a      	b.n	800cfda <USB_ActivateEndpoint+0x7c2>
 800cf64:	683b      	ldr	r3, [r7, #0]
 800cf66:	691b      	ldr	r3, [r3, #16]
 800cf68:	095b      	lsrs	r3, r3, #5
 800cf6a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cf6e:	683b      	ldr	r3, [r7, #0]
 800cf70:	691b      	ldr	r3, [r3, #16]
 800cf72:	f003 031f 	and.w	r3, r3, #31
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d104      	bne.n	800cf84 <USB_ActivateEndpoint+0x76c>
 800cf7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cf7e:	3b01      	subs	r3, #1
 800cf80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cf84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf86:	881b      	ldrh	r3, [r3, #0]
 800cf88:	b29a      	uxth	r2, r3
 800cf8a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cf8e:	b29b      	uxth	r3, r3
 800cf90:	029b      	lsls	r3, r3, #10
 800cf92:	b29b      	uxth	r3, r3
 800cf94:	4313      	orrs	r3, r2
 800cf96:	b29b      	uxth	r3, r3
 800cf98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cf9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cfa0:	b29a      	uxth	r2, r3
 800cfa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfa4:	801a      	strh	r2, [r3, #0]
 800cfa6:	e018      	b.n	800cfda <USB_ActivateEndpoint+0x7c2>
 800cfa8:	683b      	ldr	r3, [r7, #0]
 800cfaa:	785b      	ldrb	r3, [r3, #1]
 800cfac:	2b01      	cmp	r3, #1
 800cfae:	d114      	bne.n	800cfda <USB_ActivateEndpoint+0x7c2>
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cfb6:	b29b      	uxth	r3, r3
 800cfb8:	461a      	mov	r2, r3
 800cfba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cfbc:	4413      	add	r3, r2
 800cfbe:	647b      	str	r3, [r7, #68]	@ 0x44
 800cfc0:	683b      	ldr	r3, [r7, #0]
 800cfc2:	781b      	ldrb	r3, [r3, #0]
 800cfc4:	00da      	lsls	r2, r3, #3
 800cfc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cfc8:	4413      	add	r3, r2
 800cfca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cfce:	643b      	str	r3, [r7, #64]	@ 0x40
 800cfd0:	683b      	ldr	r3, [r7, #0]
 800cfd2:	691b      	ldr	r3, [r3, #16]
 800cfd4:	b29a      	uxth	r2, r3
 800cfd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfd8:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cfda:	687a      	ldr	r2, [r7, #4]
 800cfdc:	683b      	ldr	r3, [r7, #0]
 800cfde:	781b      	ldrb	r3, [r3, #0]
 800cfe0:	009b      	lsls	r3, r3, #2
 800cfe2:	4413      	add	r3, r2
 800cfe4:	881b      	ldrh	r3, [r3, #0]
 800cfe6:	b29b      	uxth	r3, r3
 800cfe8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cfec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cff0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800cff2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cff4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800cff8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800cffa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cffc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d000:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d002:	687a      	ldr	r2, [r7, #4]
 800d004:	683b      	ldr	r3, [r7, #0]
 800d006:	781b      	ldrb	r3, [r3, #0]
 800d008:	009b      	lsls	r3, r3, #2
 800d00a:	441a      	add	r2, r3
 800d00c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d00e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d012:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d016:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d01a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d01e:	b29b      	uxth	r3, r3
 800d020:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d022:	687a      	ldr	r2, [r7, #4]
 800d024:	683b      	ldr	r3, [r7, #0]
 800d026:	781b      	ldrb	r3, [r3, #0]
 800d028:	009b      	lsls	r3, r3, #2
 800d02a:	4413      	add	r3, r2
 800d02c:	881b      	ldrh	r3, [r3, #0]
 800d02e:	b29b      	uxth	r3, r3
 800d030:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d034:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d038:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800d03a:	687a      	ldr	r2, [r7, #4]
 800d03c:	683b      	ldr	r3, [r7, #0]
 800d03e:	781b      	ldrb	r3, [r3, #0]
 800d040:	009b      	lsls	r3, r3, #2
 800d042:	441a      	add	r2, r3
 800d044:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800d046:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d04a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d04e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d052:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d056:	b29b      	uxth	r3, r3
 800d058:	8013      	strh	r3, [r2, #0]
 800d05a:	e0bc      	b.n	800d1d6 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d05c:	687a      	ldr	r2, [r7, #4]
 800d05e:	683b      	ldr	r3, [r7, #0]
 800d060:	781b      	ldrb	r3, [r3, #0]
 800d062:	009b      	lsls	r3, r3, #2
 800d064:	4413      	add	r3, r2
 800d066:	881b      	ldrh	r3, [r3, #0]
 800d068:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800d06c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d070:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d074:	2b00      	cmp	r3, #0
 800d076:	d01d      	beq.n	800d0b4 <USB_ActivateEndpoint+0x89c>
 800d078:	687a      	ldr	r2, [r7, #4]
 800d07a:	683b      	ldr	r3, [r7, #0]
 800d07c:	781b      	ldrb	r3, [r3, #0]
 800d07e:	009b      	lsls	r3, r3, #2
 800d080:	4413      	add	r3, r2
 800d082:	881b      	ldrh	r3, [r3, #0]
 800d084:	b29b      	uxth	r3, r3
 800d086:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d08a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d08e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800d092:	687a      	ldr	r2, [r7, #4]
 800d094:	683b      	ldr	r3, [r7, #0]
 800d096:	781b      	ldrb	r3, [r3, #0]
 800d098:	009b      	lsls	r3, r3, #2
 800d09a:	441a      	add	r2, r3
 800d09c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800d0a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0a8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d0ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0b0:	b29b      	uxth	r3, r3
 800d0b2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d0b4:	687a      	ldr	r2, [r7, #4]
 800d0b6:	683b      	ldr	r3, [r7, #0]
 800d0b8:	781b      	ldrb	r3, [r3, #0]
 800d0ba:	009b      	lsls	r3, r3, #2
 800d0bc:	4413      	add	r3, r2
 800d0be:	881b      	ldrh	r3, [r3, #0]
 800d0c0:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800d0c4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800d0c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d01d      	beq.n	800d10c <USB_ActivateEndpoint+0x8f4>
 800d0d0:	687a      	ldr	r2, [r7, #4]
 800d0d2:	683b      	ldr	r3, [r7, #0]
 800d0d4:	781b      	ldrb	r3, [r3, #0]
 800d0d6:	009b      	lsls	r3, r3, #2
 800d0d8:	4413      	add	r3, r2
 800d0da:	881b      	ldrh	r3, [r3, #0]
 800d0dc:	b29b      	uxth	r3, r3
 800d0de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d0e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0e6:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800d0ea:	687a      	ldr	r2, [r7, #4]
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	781b      	ldrb	r3, [r3, #0]
 800d0f0:	009b      	lsls	r3, r3, #2
 800d0f2:	441a      	add	r2, r3
 800d0f4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800d0f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d100:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d104:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d108:	b29b      	uxth	r3, r3
 800d10a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d10c:	683b      	ldr	r3, [r7, #0]
 800d10e:	78db      	ldrb	r3, [r3, #3]
 800d110:	2b01      	cmp	r3, #1
 800d112:	d024      	beq.n	800d15e <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d114:	687a      	ldr	r2, [r7, #4]
 800d116:	683b      	ldr	r3, [r7, #0]
 800d118:	781b      	ldrb	r3, [r3, #0]
 800d11a:	009b      	lsls	r3, r3, #2
 800d11c:	4413      	add	r3, r2
 800d11e:	881b      	ldrh	r3, [r3, #0]
 800d120:	b29b      	uxth	r3, r3
 800d122:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d126:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d12a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800d12e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800d132:	f083 0320 	eor.w	r3, r3, #32
 800d136:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800d13a:	687a      	ldr	r2, [r7, #4]
 800d13c:	683b      	ldr	r3, [r7, #0]
 800d13e:	781b      	ldrb	r3, [r3, #0]
 800d140:	009b      	lsls	r3, r3, #2
 800d142:	441a      	add	r2, r3
 800d144:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800d148:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d14c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d150:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d154:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d158:	b29b      	uxth	r3, r3
 800d15a:	8013      	strh	r3, [r2, #0]
 800d15c:	e01d      	b.n	800d19a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d15e:	687a      	ldr	r2, [r7, #4]
 800d160:	683b      	ldr	r3, [r7, #0]
 800d162:	781b      	ldrb	r3, [r3, #0]
 800d164:	009b      	lsls	r3, r3, #2
 800d166:	4413      	add	r3, r2
 800d168:	881b      	ldrh	r3, [r3, #0]
 800d16a:	b29b      	uxth	r3, r3
 800d16c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d170:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d174:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800d178:	687a      	ldr	r2, [r7, #4]
 800d17a:	683b      	ldr	r3, [r7, #0]
 800d17c:	781b      	ldrb	r3, [r3, #0]
 800d17e:	009b      	lsls	r3, r3, #2
 800d180:	441a      	add	r2, r3
 800d182:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800d186:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d18a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d18e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d192:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d196:	b29b      	uxth	r3, r3
 800d198:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d19a:	687a      	ldr	r2, [r7, #4]
 800d19c:	683b      	ldr	r3, [r7, #0]
 800d19e:	781b      	ldrb	r3, [r3, #0]
 800d1a0:	009b      	lsls	r3, r3, #2
 800d1a2:	4413      	add	r3, r2
 800d1a4:	881b      	ldrh	r3, [r3, #0]
 800d1a6:	b29b      	uxth	r3, r3
 800d1a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d1ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d1b0:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800d1b4:	687a      	ldr	r2, [r7, #4]
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	781b      	ldrb	r3, [r3, #0]
 800d1ba:	009b      	lsls	r3, r3, #2
 800d1bc:	441a      	add	r2, r3
 800d1be:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800d1c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d1c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d1ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d1ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1d2:	b29b      	uxth	r3, r3
 800d1d4:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800d1d6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800d1da:	4618      	mov	r0, r3
 800d1dc:	379c      	adds	r7, #156	@ 0x9c
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e4:	4770      	bx	lr
 800d1e6:	bf00      	nop

0800d1e8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d1e8:	b480      	push	{r7}
 800d1ea:	b08d      	sub	sp, #52	@ 0x34
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
 800d1f0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800d1f2:	683b      	ldr	r3, [r7, #0]
 800d1f4:	7b1b      	ldrb	r3, [r3, #12]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	f040 808e 	bne.w	800d318 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800d1fc:	683b      	ldr	r3, [r7, #0]
 800d1fe:	785b      	ldrb	r3, [r3, #1]
 800d200:	2b00      	cmp	r3, #0
 800d202:	d044      	beq.n	800d28e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d204:	687a      	ldr	r2, [r7, #4]
 800d206:	683b      	ldr	r3, [r7, #0]
 800d208:	781b      	ldrb	r3, [r3, #0]
 800d20a:	009b      	lsls	r3, r3, #2
 800d20c:	4413      	add	r3, r2
 800d20e:	881b      	ldrh	r3, [r3, #0]
 800d210:	81bb      	strh	r3, [r7, #12]
 800d212:	89bb      	ldrh	r3, [r7, #12]
 800d214:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d01b      	beq.n	800d254 <USB_DeactivateEndpoint+0x6c>
 800d21c:	687a      	ldr	r2, [r7, #4]
 800d21e:	683b      	ldr	r3, [r7, #0]
 800d220:	781b      	ldrb	r3, [r3, #0]
 800d222:	009b      	lsls	r3, r3, #2
 800d224:	4413      	add	r3, r2
 800d226:	881b      	ldrh	r3, [r3, #0]
 800d228:	b29b      	uxth	r3, r3
 800d22a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d22e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d232:	817b      	strh	r3, [r7, #10]
 800d234:	687a      	ldr	r2, [r7, #4]
 800d236:	683b      	ldr	r3, [r7, #0]
 800d238:	781b      	ldrb	r3, [r3, #0]
 800d23a:	009b      	lsls	r3, r3, #2
 800d23c:	441a      	add	r2, r3
 800d23e:	897b      	ldrh	r3, [r7, #10]
 800d240:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d244:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d248:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d24c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d250:	b29b      	uxth	r3, r3
 800d252:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d254:	687a      	ldr	r2, [r7, #4]
 800d256:	683b      	ldr	r3, [r7, #0]
 800d258:	781b      	ldrb	r3, [r3, #0]
 800d25a:	009b      	lsls	r3, r3, #2
 800d25c:	4413      	add	r3, r2
 800d25e:	881b      	ldrh	r3, [r3, #0]
 800d260:	b29b      	uxth	r3, r3
 800d262:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d266:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d26a:	813b      	strh	r3, [r7, #8]
 800d26c:	687a      	ldr	r2, [r7, #4]
 800d26e:	683b      	ldr	r3, [r7, #0]
 800d270:	781b      	ldrb	r3, [r3, #0]
 800d272:	009b      	lsls	r3, r3, #2
 800d274:	441a      	add	r2, r3
 800d276:	893b      	ldrh	r3, [r7, #8]
 800d278:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d27c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d280:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d284:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d288:	b29b      	uxth	r3, r3
 800d28a:	8013      	strh	r3, [r2, #0]
 800d28c:	e192      	b.n	800d5b4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d28e:	687a      	ldr	r2, [r7, #4]
 800d290:	683b      	ldr	r3, [r7, #0]
 800d292:	781b      	ldrb	r3, [r3, #0]
 800d294:	009b      	lsls	r3, r3, #2
 800d296:	4413      	add	r3, r2
 800d298:	881b      	ldrh	r3, [r3, #0]
 800d29a:	827b      	strh	r3, [r7, #18]
 800d29c:	8a7b      	ldrh	r3, [r7, #18]
 800d29e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d01b      	beq.n	800d2de <USB_DeactivateEndpoint+0xf6>
 800d2a6:	687a      	ldr	r2, [r7, #4]
 800d2a8:	683b      	ldr	r3, [r7, #0]
 800d2aa:	781b      	ldrb	r3, [r3, #0]
 800d2ac:	009b      	lsls	r3, r3, #2
 800d2ae:	4413      	add	r3, r2
 800d2b0:	881b      	ldrh	r3, [r3, #0]
 800d2b2:	b29b      	uxth	r3, r3
 800d2b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d2b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d2bc:	823b      	strh	r3, [r7, #16]
 800d2be:	687a      	ldr	r2, [r7, #4]
 800d2c0:	683b      	ldr	r3, [r7, #0]
 800d2c2:	781b      	ldrb	r3, [r3, #0]
 800d2c4:	009b      	lsls	r3, r3, #2
 800d2c6:	441a      	add	r2, r3
 800d2c8:	8a3b      	ldrh	r3, [r7, #16]
 800d2ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d2d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2da:	b29b      	uxth	r3, r3
 800d2dc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d2de:	687a      	ldr	r2, [r7, #4]
 800d2e0:	683b      	ldr	r3, [r7, #0]
 800d2e2:	781b      	ldrb	r3, [r3, #0]
 800d2e4:	009b      	lsls	r3, r3, #2
 800d2e6:	4413      	add	r3, r2
 800d2e8:	881b      	ldrh	r3, [r3, #0]
 800d2ea:	b29b      	uxth	r3, r3
 800d2ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d2f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d2f4:	81fb      	strh	r3, [r7, #14]
 800d2f6:	687a      	ldr	r2, [r7, #4]
 800d2f8:	683b      	ldr	r3, [r7, #0]
 800d2fa:	781b      	ldrb	r3, [r3, #0]
 800d2fc:	009b      	lsls	r3, r3, #2
 800d2fe:	441a      	add	r2, r3
 800d300:	89fb      	ldrh	r3, [r7, #14]
 800d302:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d306:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d30a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d30e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d312:	b29b      	uxth	r3, r3
 800d314:	8013      	strh	r3, [r2, #0]
 800d316:	e14d      	b.n	800d5b4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800d318:	683b      	ldr	r3, [r7, #0]
 800d31a:	785b      	ldrb	r3, [r3, #1]
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	f040 80a5 	bne.w	800d46c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d322:	687a      	ldr	r2, [r7, #4]
 800d324:	683b      	ldr	r3, [r7, #0]
 800d326:	781b      	ldrb	r3, [r3, #0]
 800d328:	009b      	lsls	r3, r3, #2
 800d32a:	4413      	add	r3, r2
 800d32c:	881b      	ldrh	r3, [r3, #0]
 800d32e:	843b      	strh	r3, [r7, #32]
 800d330:	8c3b      	ldrh	r3, [r7, #32]
 800d332:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d336:	2b00      	cmp	r3, #0
 800d338:	d01b      	beq.n	800d372 <USB_DeactivateEndpoint+0x18a>
 800d33a:	687a      	ldr	r2, [r7, #4]
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	781b      	ldrb	r3, [r3, #0]
 800d340:	009b      	lsls	r3, r3, #2
 800d342:	4413      	add	r3, r2
 800d344:	881b      	ldrh	r3, [r3, #0]
 800d346:	b29b      	uxth	r3, r3
 800d348:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d34c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d350:	83fb      	strh	r3, [r7, #30]
 800d352:	687a      	ldr	r2, [r7, #4]
 800d354:	683b      	ldr	r3, [r7, #0]
 800d356:	781b      	ldrb	r3, [r3, #0]
 800d358:	009b      	lsls	r3, r3, #2
 800d35a:	441a      	add	r2, r3
 800d35c:	8bfb      	ldrh	r3, [r7, #30]
 800d35e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d362:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d366:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d36a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d36e:	b29b      	uxth	r3, r3
 800d370:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d372:	687a      	ldr	r2, [r7, #4]
 800d374:	683b      	ldr	r3, [r7, #0]
 800d376:	781b      	ldrb	r3, [r3, #0]
 800d378:	009b      	lsls	r3, r3, #2
 800d37a:	4413      	add	r3, r2
 800d37c:	881b      	ldrh	r3, [r3, #0]
 800d37e:	83bb      	strh	r3, [r7, #28]
 800d380:	8bbb      	ldrh	r3, [r7, #28]
 800d382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d386:	2b00      	cmp	r3, #0
 800d388:	d01b      	beq.n	800d3c2 <USB_DeactivateEndpoint+0x1da>
 800d38a:	687a      	ldr	r2, [r7, #4]
 800d38c:	683b      	ldr	r3, [r7, #0]
 800d38e:	781b      	ldrb	r3, [r3, #0]
 800d390:	009b      	lsls	r3, r3, #2
 800d392:	4413      	add	r3, r2
 800d394:	881b      	ldrh	r3, [r3, #0]
 800d396:	b29b      	uxth	r3, r3
 800d398:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d39c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d3a0:	837b      	strh	r3, [r7, #26]
 800d3a2:	687a      	ldr	r2, [r7, #4]
 800d3a4:	683b      	ldr	r3, [r7, #0]
 800d3a6:	781b      	ldrb	r3, [r3, #0]
 800d3a8:	009b      	lsls	r3, r3, #2
 800d3aa:	441a      	add	r2, r3
 800d3ac:	8b7b      	ldrh	r3, [r7, #26]
 800d3ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d3b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d3b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d3ba:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d3be:	b29b      	uxth	r3, r3
 800d3c0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800d3c2:	687a      	ldr	r2, [r7, #4]
 800d3c4:	683b      	ldr	r3, [r7, #0]
 800d3c6:	781b      	ldrb	r3, [r3, #0]
 800d3c8:	009b      	lsls	r3, r3, #2
 800d3ca:	4413      	add	r3, r2
 800d3cc:	881b      	ldrh	r3, [r3, #0]
 800d3ce:	b29b      	uxth	r3, r3
 800d3d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d3d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d3d8:	833b      	strh	r3, [r7, #24]
 800d3da:	687a      	ldr	r2, [r7, #4]
 800d3dc:	683b      	ldr	r3, [r7, #0]
 800d3de:	781b      	ldrb	r3, [r3, #0]
 800d3e0:	009b      	lsls	r3, r3, #2
 800d3e2:	441a      	add	r2, r3
 800d3e4:	8b3b      	ldrh	r3, [r7, #24]
 800d3e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d3ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d3ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d3f2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d3f6:	b29b      	uxth	r3, r3
 800d3f8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d3fa:	687a      	ldr	r2, [r7, #4]
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	781b      	ldrb	r3, [r3, #0]
 800d400:	009b      	lsls	r3, r3, #2
 800d402:	4413      	add	r3, r2
 800d404:	881b      	ldrh	r3, [r3, #0]
 800d406:	b29b      	uxth	r3, r3
 800d408:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d40c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d410:	82fb      	strh	r3, [r7, #22]
 800d412:	687a      	ldr	r2, [r7, #4]
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	781b      	ldrb	r3, [r3, #0]
 800d418:	009b      	lsls	r3, r3, #2
 800d41a:	441a      	add	r2, r3
 800d41c:	8afb      	ldrh	r3, [r7, #22]
 800d41e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d422:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d426:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d42a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d42e:	b29b      	uxth	r3, r3
 800d430:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d432:	687a      	ldr	r2, [r7, #4]
 800d434:	683b      	ldr	r3, [r7, #0]
 800d436:	781b      	ldrb	r3, [r3, #0]
 800d438:	009b      	lsls	r3, r3, #2
 800d43a:	4413      	add	r3, r2
 800d43c:	881b      	ldrh	r3, [r3, #0]
 800d43e:	b29b      	uxth	r3, r3
 800d440:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d444:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d448:	82bb      	strh	r3, [r7, #20]
 800d44a:	687a      	ldr	r2, [r7, #4]
 800d44c:	683b      	ldr	r3, [r7, #0]
 800d44e:	781b      	ldrb	r3, [r3, #0]
 800d450:	009b      	lsls	r3, r3, #2
 800d452:	441a      	add	r2, r3
 800d454:	8abb      	ldrh	r3, [r7, #20]
 800d456:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d45a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d45e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d466:	b29b      	uxth	r3, r3
 800d468:	8013      	strh	r3, [r2, #0]
 800d46a:	e0a3      	b.n	800d5b4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d46c:	687a      	ldr	r2, [r7, #4]
 800d46e:	683b      	ldr	r3, [r7, #0]
 800d470:	781b      	ldrb	r3, [r3, #0]
 800d472:	009b      	lsls	r3, r3, #2
 800d474:	4413      	add	r3, r2
 800d476:	881b      	ldrh	r3, [r3, #0]
 800d478:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d47a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d47c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d480:	2b00      	cmp	r3, #0
 800d482:	d01b      	beq.n	800d4bc <USB_DeactivateEndpoint+0x2d4>
 800d484:	687a      	ldr	r2, [r7, #4]
 800d486:	683b      	ldr	r3, [r7, #0]
 800d488:	781b      	ldrb	r3, [r3, #0]
 800d48a:	009b      	lsls	r3, r3, #2
 800d48c:	4413      	add	r3, r2
 800d48e:	881b      	ldrh	r3, [r3, #0]
 800d490:	b29b      	uxth	r3, r3
 800d492:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d496:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d49a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800d49c:	687a      	ldr	r2, [r7, #4]
 800d49e:	683b      	ldr	r3, [r7, #0]
 800d4a0:	781b      	ldrb	r3, [r3, #0]
 800d4a2:	009b      	lsls	r3, r3, #2
 800d4a4:	441a      	add	r2, r3
 800d4a6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800d4a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d4ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d4b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d4b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d4b8:	b29b      	uxth	r3, r3
 800d4ba:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d4bc:	687a      	ldr	r2, [r7, #4]
 800d4be:	683b      	ldr	r3, [r7, #0]
 800d4c0:	781b      	ldrb	r3, [r3, #0]
 800d4c2:	009b      	lsls	r3, r3, #2
 800d4c4:	4413      	add	r3, r2
 800d4c6:	881b      	ldrh	r3, [r3, #0]
 800d4c8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800d4ca:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d4cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d01b      	beq.n	800d50c <USB_DeactivateEndpoint+0x324>
 800d4d4:	687a      	ldr	r2, [r7, #4]
 800d4d6:	683b      	ldr	r3, [r7, #0]
 800d4d8:	781b      	ldrb	r3, [r3, #0]
 800d4da:	009b      	lsls	r3, r3, #2
 800d4dc:	4413      	add	r3, r2
 800d4de:	881b      	ldrh	r3, [r3, #0]
 800d4e0:	b29b      	uxth	r3, r3
 800d4e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d4e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d4ea:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d4ec:	687a      	ldr	r2, [r7, #4]
 800d4ee:	683b      	ldr	r3, [r7, #0]
 800d4f0:	781b      	ldrb	r3, [r3, #0]
 800d4f2:	009b      	lsls	r3, r3, #2
 800d4f4:	441a      	add	r2, r3
 800d4f6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d4f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d4fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d500:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d504:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d508:	b29b      	uxth	r3, r3
 800d50a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800d50c:	687a      	ldr	r2, [r7, #4]
 800d50e:	683b      	ldr	r3, [r7, #0]
 800d510:	781b      	ldrb	r3, [r3, #0]
 800d512:	009b      	lsls	r3, r3, #2
 800d514:	4413      	add	r3, r2
 800d516:	881b      	ldrh	r3, [r3, #0]
 800d518:	b29b      	uxth	r3, r3
 800d51a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d51e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d522:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800d524:	687a      	ldr	r2, [r7, #4]
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	781b      	ldrb	r3, [r3, #0]
 800d52a:	009b      	lsls	r3, r3, #2
 800d52c:	441a      	add	r2, r3
 800d52e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d530:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d534:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d538:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d53c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d540:	b29b      	uxth	r3, r3
 800d542:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d544:	687a      	ldr	r2, [r7, #4]
 800d546:	683b      	ldr	r3, [r7, #0]
 800d548:	781b      	ldrb	r3, [r3, #0]
 800d54a:	009b      	lsls	r3, r3, #2
 800d54c:	4413      	add	r3, r2
 800d54e:	881b      	ldrh	r3, [r3, #0]
 800d550:	b29b      	uxth	r3, r3
 800d552:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d556:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d55a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800d55c:	687a      	ldr	r2, [r7, #4]
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	781b      	ldrb	r3, [r3, #0]
 800d562:	009b      	lsls	r3, r3, #2
 800d564:	441a      	add	r2, r3
 800d566:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d568:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d56c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d570:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d574:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d578:	b29b      	uxth	r3, r3
 800d57a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d57c:	687a      	ldr	r2, [r7, #4]
 800d57e:	683b      	ldr	r3, [r7, #0]
 800d580:	781b      	ldrb	r3, [r3, #0]
 800d582:	009b      	lsls	r3, r3, #2
 800d584:	4413      	add	r3, r2
 800d586:	881b      	ldrh	r3, [r3, #0]
 800d588:	b29b      	uxth	r3, r3
 800d58a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d58e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d592:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d594:	687a      	ldr	r2, [r7, #4]
 800d596:	683b      	ldr	r3, [r7, #0]
 800d598:	781b      	ldrb	r3, [r3, #0]
 800d59a:	009b      	lsls	r3, r3, #2
 800d59c:	441a      	add	r2, r3
 800d59e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d5a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d5a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d5ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5b0:	b29b      	uxth	r3, r3
 800d5b2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800d5b4:	2300      	movs	r3, #0
}
 800d5b6:	4618      	mov	r0, r3
 800d5b8:	3734      	adds	r7, #52	@ 0x34
 800d5ba:	46bd      	mov	sp, r7
 800d5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c0:	4770      	bx	lr

0800d5c2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d5c2:	b580      	push	{r7, lr}
 800d5c4:	b0ac      	sub	sp, #176	@ 0xb0
 800d5c6:	af00      	add	r7, sp, #0
 800d5c8:	6078      	str	r0, [r7, #4]
 800d5ca:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d5cc:	683b      	ldr	r3, [r7, #0]
 800d5ce:	785b      	ldrb	r3, [r3, #1]
 800d5d0:	2b01      	cmp	r3, #1
 800d5d2:	f040 84ca 	bne.w	800df6a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800d5d6:	683b      	ldr	r3, [r7, #0]
 800d5d8:	699a      	ldr	r2, [r3, #24]
 800d5da:	683b      	ldr	r3, [r7, #0]
 800d5dc:	691b      	ldr	r3, [r3, #16]
 800d5de:	429a      	cmp	r2, r3
 800d5e0:	d904      	bls.n	800d5ec <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	691b      	ldr	r3, [r3, #16]
 800d5e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d5ea:	e003      	b.n	800d5f4 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800d5ec:	683b      	ldr	r3, [r7, #0]
 800d5ee:	699b      	ldr	r3, [r3, #24]
 800d5f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800d5f4:	683b      	ldr	r3, [r7, #0]
 800d5f6:	7b1b      	ldrb	r3, [r3, #12]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d122      	bne.n	800d642 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800d5fc:	683b      	ldr	r3, [r7, #0]
 800d5fe:	6959      	ldr	r1, [r3, #20]
 800d600:	683b      	ldr	r3, [r7, #0]
 800d602:	88da      	ldrh	r2, [r3, #6]
 800d604:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d608:	b29b      	uxth	r3, r3
 800d60a:	6878      	ldr	r0, [r7, #4]
 800d60c:	f000 febd 	bl	800e38a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	613b      	str	r3, [r7, #16]
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d61a:	b29b      	uxth	r3, r3
 800d61c:	461a      	mov	r2, r3
 800d61e:	693b      	ldr	r3, [r7, #16]
 800d620:	4413      	add	r3, r2
 800d622:	613b      	str	r3, [r7, #16]
 800d624:	683b      	ldr	r3, [r7, #0]
 800d626:	781b      	ldrb	r3, [r3, #0]
 800d628:	00da      	lsls	r2, r3, #3
 800d62a:	693b      	ldr	r3, [r7, #16]
 800d62c:	4413      	add	r3, r2
 800d62e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d632:	60fb      	str	r3, [r7, #12]
 800d634:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d638:	b29a      	uxth	r2, r3
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	801a      	strh	r2, [r3, #0]
 800d63e:	f000 bc6f 	b.w	800df20 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800d642:	683b      	ldr	r3, [r7, #0]
 800d644:	78db      	ldrb	r3, [r3, #3]
 800d646:	2b02      	cmp	r3, #2
 800d648:	f040 831e 	bne.w	800dc88 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800d64c:	683b      	ldr	r3, [r7, #0]
 800d64e:	6a1a      	ldr	r2, [r3, #32]
 800d650:	683b      	ldr	r3, [r7, #0]
 800d652:	691b      	ldr	r3, [r3, #16]
 800d654:	429a      	cmp	r2, r3
 800d656:	f240 82cf 	bls.w	800dbf8 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800d65a:	687a      	ldr	r2, [r7, #4]
 800d65c:	683b      	ldr	r3, [r7, #0]
 800d65e:	781b      	ldrb	r3, [r3, #0]
 800d660:	009b      	lsls	r3, r3, #2
 800d662:	4413      	add	r3, r2
 800d664:	881b      	ldrh	r3, [r3, #0]
 800d666:	b29b      	uxth	r3, r3
 800d668:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d66c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d670:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800d674:	687a      	ldr	r2, [r7, #4]
 800d676:	683b      	ldr	r3, [r7, #0]
 800d678:	781b      	ldrb	r3, [r3, #0]
 800d67a:	009b      	lsls	r3, r3, #2
 800d67c:	441a      	add	r2, r3
 800d67e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800d682:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d686:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d68a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d68e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d692:	b29b      	uxth	r3, r3
 800d694:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800d696:	683b      	ldr	r3, [r7, #0]
 800d698:	6a1a      	ldr	r2, [r3, #32]
 800d69a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d69e:	1ad2      	subs	r2, r2, r3
 800d6a0:	683b      	ldr	r3, [r7, #0]
 800d6a2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d6a4:	687a      	ldr	r2, [r7, #4]
 800d6a6:	683b      	ldr	r3, [r7, #0]
 800d6a8:	781b      	ldrb	r3, [r3, #0]
 800d6aa:	009b      	lsls	r3, r3, #2
 800d6ac:	4413      	add	r3, r2
 800d6ae:	881b      	ldrh	r3, [r3, #0]
 800d6b0:	b29b      	uxth	r3, r3
 800d6b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	f000 814f 	beq.w	800d95a <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	633b      	str	r3, [r7, #48]	@ 0x30
 800d6c0:	683b      	ldr	r3, [r7, #0]
 800d6c2:	785b      	ldrb	r3, [r3, #1]
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d16b      	bne.n	800d7a0 <USB_EPStartXfer+0x1de>
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d6d2:	b29b      	uxth	r3, r3
 800d6d4:	461a      	mov	r2, r3
 800d6d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6d8:	4413      	add	r3, r2
 800d6da:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d6dc:	683b      	ldr	r3, [r7, #0]
 800d6de:	781b      	ldrb	r3, [r3, #0]
 800d6e0:	00da      	lsls	r2, r3, #3
 800d6e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6e4:	4413      	add	r3, r2
 800d6e6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d6ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800d6ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ee:	881b      	ldrh	r3, [r3, #0]
 800d6f0:	b29b      	uxth	r3, r3
 800d6f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d6f6:	b29a      	uxth	r2, r3
 800d6f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6fa:	801a      	strh	r2, [r3, #0]
 800d6fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d700:	2b00      	cmp	r3, #0
 800d702:	d10a      	bne.n	800d71a <USB_EPStartXfer+0x158>
 800d704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d706:	881b      	ldrh	r3, [r3, #0]
 800d708:	b29b      	uxth	r3, r3
 800d70a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d70e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d712:	b29a      	uxth	r2, r3
 800d714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d716:	801a      	strh	r2, [r3, #0]
 800d718:	e05b      	b.n	800d7d2 <USB_EPStartXfer+0x210>
 800d71a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d71e:	2b3e      	cmp	r3, #62	@ 0x3e
 800d720:	d81c      	bhi.n	800d75c <USB_EPStartXfer+0x19a>
 800d722:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d726:	085b      	lsrs	r3, r3, #1
 800d728:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d72c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d730:	f003 0301 	and.w	r3, r3, #1
 800d734:	2b00      	cmp	r3, #0
 800d736:	d004      	beq.n	800d742 <USB_EPStartXfer+0x180>
 800d738:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d73c:	3301      	adds	r3, #1
 800d73e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d744:	881b      	ldrh	r3, [r3, #0]
 800d746:	b29a      	uxth	r2, r3
 800d748:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d74c:	b29b      	uxth	r3, r3
 800d74e:	029b      	lsls	r3, r3, #10
 800d750:	b29b      	uxth	r3, r3
 800d752:	4313      	orrs	r3, r2
 800d754:	b29a      	uxth	r2, r3
 800d756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d758:	801a      	strh	r2, [r3, #0]
 800d75a:	e03a      	b.n	800d7d2 <USB_EPStartXfer+0x210>
 800d75c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d760:	095b      	lsrs	r3, r3, #5
 800d762:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d766:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d76a:	f003 031f 	and.w	r3, r3, #31
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d104      	bne.n	800d77c <USB_EPStartXfer+0x1ba>
 800d772:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d776:	3b01      	subs	r3, #1
 800d778:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d77c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d77e:	881b      	ldrh	r3, [r3, #0]
 800d780:	b29a      	uxth	r2, r3
 800d782:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d786:	b29b      	uxth	r3, r3
 800d788:	029b      	lsls	r3, r3, #10
 800d78a:	b29b      	uxth	r3, r3
 800d78c:	4313      	orrs	r3, r2
 800d78e:	b29b      	uxth	r3, r3
 800d790:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d794:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d798:	b29a      	uxth	r2, r3
 800d79a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d79c:	801a      	strh	r2, [r3, #0]
 800d79e:	e018      	b.n	800d7d2 <USB_EPStartXfer+0x210>
 800d7a0:	683b      	ldr	r3, [r7, #0]
 800d7a2:	785b      	ldrb	r3, [r3, #1]
 800d7a4:	2b01      	cmp	r3, #1
 800d7a6:	d114      	bne.n	800d7d2 <USB_EPStartXfer+0x210>
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d7ae:	b29b      	uxth	r3, r3
 800d7b0:	461a      	mov	r2, r3
 800d7b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7b4:	4413      	add	r3, r2
 800d7b6:	633b      	str	r3, [r7, #48]	@ 0x30
 800d7b8:	683b      	ldr	r3, [r7, #0]
 800d7ba:	781b      	ldrb	r3, [r3, #0]
 800d7bc:	00da      	lsls	r2, r3, #3
 800d7be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7c0:	4413      	add	r3, r2
 800d7c2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d7c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d7c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7cc:	b29a      	uxth	r2, r3
 800d7ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7d0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800d7d2:	683b      	ldr	r3, [r7, #0]
 800d7d4:	895b      	ldrh	r3, [r3, #10]
 800d7d6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d7da:	683b      	ldr	r3, [r7, #0]
 800d7dc:	6959      	ldr	r1, [r3, #20]
 800d7de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7e2:	b29b      	uxth	r3, r3
 800d7e4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d7e8:	6878      	ldr	r0, [r7, #4]
 800d7ea:	f000 fdce 	bl	800e38a <USB_WritePMA>
            ep->xfer_buff += len;
 800d7ee:	683b      	ldr	r3, [r7, #0]
 800d7f0:	695a      	ldr	r2, [r3, #20]
 800d7f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7f6:	441a      	add	r2, r3
 800d7f8:	683b      	ldr	r3, [r7, #0]
 800d7fa:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d7fc:	683b      	ldr	r3, [r7, #0]
 800d7fe:	6a1a      	ldr	r2, [r3, #32]
 800d800:	683b      	ldr	r3, [r7, #0]
 800d802:	691b      	ldr	r3, [r3, #16]
 800d804:	429a      	cmp	r2, r3
 800d806:	d907      	bls.n	800d818 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800d808:	683b      	ldr	r3, [r7, #0]
 800d80a:	6a1a      	ldr	r2, [r3, #32]
 800d80c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d810:	1ad2      	subs	r2, r2, r3
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	621a      	str	r2, [r3, #32]
 800d816:	e006      	b.n	800d826 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800d818:	683b      	ldr	r3, [r7, #0]
 800d81a:	6a1b      	ldr	r3, [r3, #32]
 800d81c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800d820:	683b      	ldr	r3, [r7, #0]
 800d822:	2200      	movs	r2, #0
 800d824:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d826:	683b      	ldr	r3, [r7, #0]
 800d828:	785b      	ldrb	r3, [r3, #1]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d16b      	bne.n	800d906 <USB_EPStartXfer+0x344>
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	61bb      	str	r3, [r7, #24]
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d838:	b29b      	uxth	r3, r3
 800d83a:	461a      	mov	r2, r3
 800d83c:	69bb      	ldr	r3, [r7, #24]
 800d83e:	4413      	add	r3, r2
 800d840:	61bb      	str	r3, [r7, #24]
 800d842:	683b      	ldr	r3, [r7, #0]
 800d844:	781b      	ldrb	r3, [r3, #0]
 800d846:	00da      	lsls	r2, r3, #3
 800d848:	69bb      	ldr	r3, [r7, #24]
 800d84a:	4413      	add	r3, r2
 800d84c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d850:	617b      	str	r3, [r7, #20]
 800d852:	697b      	ldr	r3, [r7, #20]
 800d854:	881b      	ldrh	r3, [r3, #0]
 800d856:	b29b      	uxth	r3, r3
 800d858:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d85c:	b29a      	uxth	r2, r3
 800d85e:	697b      	ldr	r3, [r7, #20]
 800d860:	801a      	strh	r2, [r3, #0]
 800d862:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d866:	2b00      	cmp	r3, #0
 800d868:	d10a      	bne.n	800d880 <USB_EPStartXfer+0x2be>
 800d86a:	697b      	ldr	r3, [r7, #20]
 800d86c:	881b      	ldrh	r3, [r3, #0]
 800d86e:	b29b      	uxth	r3, r3
 800d870:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d874:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d878:	b29a      	uxth	r2, r3
 800d87a:	697b      	ldr	r3, [r7, #20]
 800d87c:	801a      	strh	r2, [r3, #0]
 800d87e:	e05d      	b.n	800d93c <USB_EPStartXfer+0x37a>
 800d880:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d884:	2b3e      	cmp	r3, #62	@ 0x3e
 800d886:	d81c      	bhi.n	800d8c2 <USB_EPStartXfer+0x300>
 800d888:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d88c:	085b      	lsrs	r3, r3, #1
 800d88e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d892:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d896:	f003 0301 	and.w	r3, r3, #1
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d004      	beq.n	800d8a8 <USB_EPStartXfer+0x2e6>
 800d89e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d8a2:	3301      	adds	r3, #1
 800d8a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d8a8:	697b      	ldr	r3, [r7, #20]
 800d8aa:	881b      	ldrh	r3, [r3, #0]
 800d8ac:	b29a      	uxth	r2, r3
 800d8ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d8b2:	b29b      	uxth	r3, r3
 800d8b4:	029b      	lsls	r3, r3, #10
 800d8b6:	b29b      	uxth	r3, r3
 800d8b8:	4313      	orrs	r3, r2
 800d8ba:	b29a      	uxth	r2, r3
 800d8bc:	697b      	ldr	r3, [r7, #20]
 800d8be:	801a      	strh	r2, [r3, #0]
 800d8c0:	e03c      	b.n	800d93c <USB_EPStartXfer+0x37a>
 800d8c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d8c6:	095b      	lsrs	r3, r3, #5
 800d8c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d8cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d8d0:	f003 031f 	and.w	r3, r3, #31
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d104      	bne.n	800d8e2 <USB_EPStartXfer+0x320>
 800d8d8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d8dc:	3b01      	subs	r3, #1
 800d8de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d8e2:	697b      	ldr	r3, [r7, #20]
 800d8e4:	881b      	ldrh	r3, [r3, #0]
 800d8e6:	b29a      	uxth	r2, r3
 800d8e8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d8ec:	b29b      	uxth	r3, r3
 800d8ee:	029b      	lsls	r3, r3, #10
 800d8f0:	b29b      	uxth	r3, r3
 800d8f2:	4313      	orrs	r3, r2
 800d8f4:	b29b      	uxth	r3, r3
 800d8f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d8fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d8fe:	b29a      	uxth	r2, r3
 800d900:	697b      	ldr	r3, [r7, #20]
 800d902:	801a      	strh	r2, [r3, #0]
 800d904:	e01a      	b.n	800d93c <USB_EPStartXfer+0x37a>
 800d906:	683b      	ldr	r3, [r7, #0]
 800d908:	785b      	ldrb	r3, [r3, #1]
 800d90a:	2b01      	cmp	r3, #1
 800d90c:	d116      	bne.n	800d93c <USB_EPStartXfer+0x37a>
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	623b      	str	r3, [r7, #32]
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d918:	b29b      	uxth	r3, r3
 800d91a:	461a      	mov	r2, r3
 800d91c:	6a3b      	ldr	r3, [r7, #32]
 800d91e:	4413      	add	r3, r2
 800d920:	623b      	str	r3, [r7, #32]
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	781b      	ldrb	r3, [r3, #0]
 800d926:	00da      	lsls	r2, r3, #3
 800d928:	6a3b      	ldr	r3, [r7, #32]
 800d92a:	4413      	add	r3, r2
 800d92c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d930:	61fb      	str	r3, [r7, #28]
 800d932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d936:	b29a      	uxth	r2, r3
 800d938:	69fb      	ldr	r3, [r7, #28]
 800d93a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d93c:	683b      	ldr	r3, [r7, #0]
 800d93e:	891b      	ldrh	r3, [r3, #8]
 800d940:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d944:	683b      	ldr	r3, [r7, #0]
 800d946:	6959      	ldr	r1, [r3, #20]
 800d948:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d94c:	b29b      	uxth	r3, r3
 800d94e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d952:	6878      	ldr	r0, [r7, #4]
 800d954:	f000 fd19 	bl	800e38a <USB_WritePMA>
 800d958:	e2e2      	b.n	800df20 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d95a:	683b      	ldr	r3, [r7, #0]
 800d95c:	785b      	ldrb	r3, [r3, #1]
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d16b      	bne.n	800da3a <USB_EPStartXfer+0x478>
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d96c:	b29b      	uxth	r3, r3
 800d96e:	461a      	mov	r2, r3
 800d970:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d972:	4413      	add	r3, r2
 800d974:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d976:	683b      	ldr	r3, [r7, #0]
 800d978:	781b      	ldrb	r3, [r3, #0]
 800d97a:	00da      	lsls	r2, r3, #3
 800d97c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d97e:	4413      	add	r3, r2
 800d980:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d984:	647b      	str	r3, [r7, #68]	@ 0x44
 800d986:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d988:	881b      	ldrh	r3, [r3, #0]
 800d98a:	b29b      	uxth	r3, r3
 800d98c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d990:	b29a      	uxth	r2, r3
 800d992:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d994:	801a      	strh	r2, [r3, #0]
 800d996:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d10a      	bne.n	800d9b4 <USB_EPStartXfer+0x3f2>
 800d99e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d9a0:	881b      	ldrh	r3, [r3, #0]
 800d9a2:	b29b      	uxth	r3, r3
 800d9a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d9a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d9ac:	b29a      	uxth	r2, r3
 800d9ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d9b0:	801a      	strh	r2, [r3, #0]
 800d9b2:	e05d      	b.n	800da70 <USB_EPStartXfer+0x4ae>
 800d9b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9b8:	2b3e      	cmp	r3, #62	@ 0x3e
 800d9ba:	d81c      	bhi.n	800d9f6 <USB_EPStartXfer+0x434>
 800d9bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9c0:	085b      	lsrs	r3, r3, #1
 800d9c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d9c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9ca:	f003 0301 	and.w	r3, r3, #1
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d004      	beq.n	800d9dc <USB_EPStartXfer+0x41a>
 800d9d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d9d6:	3301      	adds	r3, #1
 800d9d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d9dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d9de:	881b      	ldrh	r3, [r3, #0]
 800d9e0:	b29a      	uxth	r2, r3
 800d9e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d9e6:	b29b      	uxth	r3, r3
 800d9e8:	029b      	lsls	r3, r3, #10
 800d9ea:	b29b      	uxth	r3, r3
 800d9ec:	4313      	orrs	r3, r2
 800d9ee:	b29a      	uxth	r2, r3
 800d9f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d9f2:	801a      	strh	r2, [r3, #0]
 800d9f4:	e03c      	b.n	800da70 <USB_EPStartXfer+0x4ae>
 800d9f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9fa:	095b      	lsrs	r3, r3, #5
 800d9fc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800da00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da04:	f003 031f 	and.w	r3, r3, #31
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d104      	bne.n	800da16 <USB_EPStartXfer+0x454>
 800da0c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800da10:	3b01      	subs	r3, #1
 800da12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800da16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da18:	881b      	ldrh	r3, [r3, #0]
 800da1a:	b29a      	uxth	r2, r3
 800da1c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800da20:	b29b      	uxth	r3, r3
 800da22:	029b      	lsls	r3, r3, #10
 800da24:	b29b      	uxth	r3, r3
 800da26:	4313      	orrs	r3, r2
 800da28:	b29b      	uxth	r3, r3
 800da2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800da32:	b29a      	uxth	r2, r3
 800da34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da36:	801a      	strh	r2, [r3, #0]
 800da38:	e01a      	b.n	800da70 <USB_EPStartXfer+0x4ae>
 800da3a:	683b      	ldr	r3, [r7, #0]
 800da3c:	785b      	ldrb	r3, [r3, #1]
 800da3e:	2b01      	cmp	r3, #1
 800da40:	d116      	bne.n	800da70 <USB_EPStartXfer+0x4ae>
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	653b      	str	r3, [r7, #80]	@ 0x50
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da4c:	b29b      	uxth	r3, r3
 800da4e:	461a      	mov	r2, r3
 800da50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800da52:	4413      	add	r3, r2
 800da54:	653b      	str	r3, [r7, #80]	@ 0x50
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	781b      	ldrb	r3, [r3, #0]
 800da5a:	00da      	lsls	r2, r3, #3
 800da5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800da5e:	4413      	add	r3, r2
 800da60:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800da64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800da66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da6a:	b29a      	uxth	r2, r3
 800da6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800da6e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800da70:	683b      	ldr	r3, [r7, #0]
 800da72:	891b      	ldrh	r3, [r3, #8]
 800da74:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800da78:	683b      	ldr	r3, [r7, #0]
 800da7a:	6959      	ldr	r1, [r3, #20]
 800da7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da80:	b29b      	uxth	r3, r3
 800da82:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800da86:	6878      	ldr	r0, [r7, #4]
 800da88:	f000 fc7f 	bl	800e38a <USB_WritePMA>
            ep->xfer_buff += len;
 800da8c:	683b      	ldr	r3, [r7, #0]
 800da8e:	695a      	ldr	r2, [r3, #20]
 800da90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da94:	441a      	add	r2, r3
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800da9a:	683b      	ldr	r3, [r7, #0]
 800da9c:	6a1a      	ldr	r2, [r3, #32]
 800da9e:	683b      	ldr	r3, [r7, #0]
 800daa0:	691b      	ldr	r3, [r3, #16]
 800daa2:	429a      	cmp	r2, r3
 800daa4:	d907      	bls.n	800dab6 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800daa6:	683b      	ldr	r3, [r7, #0]
 800daa8:	6a1a      	ldr	r2, [r3, #32]
 800daaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800daae:	1ad2      	subs	r2, r2, r3
 800dab0:	683b      	ldr	r3, [r7, #0]
 800dab2:	621a      	str	r2, [r3, #32]
 800dab4:	e006      	b.n	800dac4 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800dab6:	683b      	ldr	r3, [r7, #0]
 800dab8:	6a1b      	ldr	r3, [r3, #32]
 800daba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800dabe:	683b      	ldr	r3, [r7, #0]
 800dac0:	2200      	movs	r2, #0
 800dac2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	643b      	str	r3, [r7, #64]	@ 0x40
 800dac8:	683b      	ldr	r3, [r7, #0]
 800daca:	785b      	ldrb	r3, [r3, #1]
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d16b      	bne.n	800dba8 <USB_EPStartXfer+0x5e6>
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dada:	b29b      	uxth	r3, r3
 800dadc:	461a      	mov	r2, r3
 800dade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dae0:	4413      	add	r3, r2
 800dae2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dae4:	683b      	ldr	r3, [r7, #0]
 800dae6:	781b      	ldrb	r3, [r3, #0]
 800dae8:	00da      	lsls	r2, r3, #3
 800daea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daec:	4413      	add	r3, r2
 800daee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800daf2:	637b      	str	r3, [r7, #52]	@ 0x34
 800daf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800daf6:	881b      	ldrh	r3, [r3, #0]
 800daf8:	b29b      	uxth	r3, r3
 800dafa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dafe:	b29a      	uxth	r2, r3
 800db00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db02:	801a      	strh	r2, [r3, #0]
 800db04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d10a      	bne.n	800db22 <USB_EPStartXfer+0x560>
 800db0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db0e:	881b      	ldrh	r3, [r3, #0]
 800db10:	b29b      	uxth	r3, r3
 800db12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800db16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800db1a:	b29a      	uxth	r2, r3
 800db1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db1e:	801a      	strh	r2, [r3, #0]
 800db20:	e05b      	b.n	800dbda <USB_EPStartXfer+0x618>
 800db22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db26:	2b3e      	cmp	r3, #62	@ 0x3e
 800db28:	d81c      	bhi.n	800db64 <USB_EPStartXfer+0x5a2>
 800db2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db2e:	085b      	lsrs	r3, r3, #1
 800db30:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800db34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db38:	f003 0301 	and.w	r3, r3, #1
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d004      	beq.n	800db4a <USB_EPStartXfer+0x588>
 800db40:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800db44:	3301      	adds	r3, #1
 800db46:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800db4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db4c:	881b      	ldrh	r3, [r3, #0]
 800db4e:	b29a      	uxth	r2, r3
 800db50:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800db54:	b29b      	uxth	r3, r3
 800db56:	029b      	lsls	r3, r3, #10
 800db58:	b29b      	uxth	r3, r3
 800db5a:	4313      	orrs	r3, r2
 800db5c:	b29a      	uxth	r2, r3
 800db5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db60:	801a      	strh	r2, [r3, #0]
 800db62:	e03a      	b.n	800dbda <USB_EPStartXfer+0x618>
 800db64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db68:	095b      	lsrs	r3, r3, #5
 800db6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800db6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db72:	f003 031f 	and.w	r3, r3, #31
 800db76:	2b00      	cmp	r3, #0
 800db78:	d104      	bne.n	800db84 <USB_EPStartXfer+0x5c2>
 800db7a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800db7e:	3b01      	subs	r3, #1
 800db80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800db84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db86:	881b      	ldrh	r3, [r3, #0]
 800db88:	b29a      	uxth	r2, r3
 800db8a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800db8e:	b29b      	uxth	r3, r3
 800db90:	029b      	lsls	r3, r3, #10
 800db92:	b29b      	uxth	r3, r3
 800db94:	4313      	orrs	r3, r2
 800db96:	b29b      	uxth	r3, r3
 800db98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800db9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dba0:	b29a      	uxth	r2, r3
 800dba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dba4:	801a      	strh	r2, [r3, #0]
 800dba6:	e018      	b.n	800dbda <USB_EPStartXfer+0x618>
 800dba8:	683b      	ldr	r3, [r7, #0]
 800dbaa:	785b      	ldrb	r3, [r3, #1]
 800dbac:	2b01      	cmp	r3, #1
 800dbae:	d114      	bne.n	800dbda <USB_EPStartXfer+0x618>
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dbb6:	b29b      	uxth	r3, r3
 800dbb8:	461a      	mov	r2, r3
 800dbba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dbbc:	4413      	add	r3, r2
 800dbbe:	643b      	str	r3, [r7, #64]	@ 0x40
 800dbc0:	683b      	ldr	r3, [r7, #0]
 800dbc2:	781b      	ldrb	r3, [r3, #0]
 800dbc4:	00da      	lsls	r2, r3, #3
 800dbc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dbc8:	4413      	add	r3, r2
 800dbca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dbce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dbd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dbd4:	b29a      	uxth	r2, r3
 800dbd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dbd8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	895b      	ldrh	r3, [r3, #10]
 800dbde:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dbe2:	683b      	ldr	r3, [r7, #0]
 800dbe4:	6959      	ldr	r1, [r3, #20]
 800dbe6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dbea:	b29b      	uxth	r3, r3
 800dbec:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dbf0:	6878      	ldr	r0, [r7, #4]
 800dbf2:	f000 fbca 	bl	800e38a <USB_WritePMA>
 800dbf6:	e193      	b.n	800df20 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800dbf8:	683b      	ldr	r3, [r7, #0]
 800dbfa:	6a1b      	ldr	r3, [r3, #32]
 800dbfc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800dc00:	687a      	ldr	r2, [r7, #4]
 800dc02:	683b      	ldr	r3, [r7, #0]
 800dc04:	781b      	ldrb	r3, [r3, #0]
 800dc06:	009b      	lsls	r3, r3, #2
 800dc08:	4413      	add	r3, r2
 800dc0a:	881b      	ldrh	r3, [r3, #0]
 800dc0c:	b29b      	uxth	r3, r3
 800dc0e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800dc12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc16:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800dc1a:	687a      	ldr	r2, [r7, #4]
 800dc1c:	683b      	ldr	r3, [r7, #0]
 800dc1e:	781b      	ldrb	r3, [r3, #0]
 800dc20:	009b      	lsls	r3, r3, #2
 800dc22:	441a      	add	r2, r3
 800dc24:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800dc28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dc30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dc34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc38:	b29b      	uxth	r3, r3
 800dc3a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dc46:	b29b      	uxth	r3, r3
 800dc48:	461a      	mov	r2, r3
 800dc4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dc4c:	4413      	add	r3, r2
 800dc4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dc50:	683b      	ldr	r3, [r7, #0]
 800dc52:	781b      	ldrb	r3, [r3, #0]
 800dc54:	00da      	lsls	r2, r3, #3
 800dc56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dc58:	4413      	add	r3, r2
 800dc5a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dc5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dc60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc64:	b29a      	uxth	r2, r3
 800dc66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dc68:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800dc6a:	683b      	ldr	r3, [r7, #0]
 800dc6c:	891b      	ldrh	r3, [r3, #8]
 800dc6e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dc72:	683b      	ldr	r3, [r7, #0]
 800dc74:	6959      	ldr	r1, [r3, #20]
 800dc76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc7a:	b29b      	uxth	r3, r3
 800dc7c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dc80:	6878      	ldr	r0, [r7, #4]
 800dc82:	f000 fb82 	bl	800e38a <USB_WritePMA>
 800dc86:	e14b      	b.n	800df20 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800dc88:	683b      	ldr	r3, [r7, #0]
 800dc8a:	6a1a      	ldr	r2, [r3, #32]
 800dc8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc90:	1ad2      	subs	r2, r2, r3
 800dc92:	683b      	ldr	r3, [r7, #0]
 800dc94:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800dc96:	687a      	ldr	r2, [r7, #4]
 800dc98:	683b      	ldr	r3, [r7, #0]
 800dc9a:	781b      	ldrb	r3, [r3, #0]
 800dc9c:	009b      	lsls	r3, r3, #2
 800dc9e:	4413      	add	r3, r2
 800dca0:	881b      	ldrh	r3, [r3, #0]
 800dca2:	b29b      	uxth	r3, r3
 800dca4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	f000 809a 	beq.w	800dde2 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	673b      	str	r3, [r7, #112]	@ 0x70
 800dcb2:	683b      	ldr	r3, [r7, #0]
 800dcb4:	785b      	ldrb	r3, [r3, #1]
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d16b      	bne.n	800dd92 <USB_EPStartXfer+0x7d0>
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dcc4:	b29b      	uxth	r3, r3
 800dcc6:	461a      	mov	r2, r3
 800dcc8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dcca:	4413      	add	r3, r2
 800dccc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dcce:	683b      	ldr	r3, [r7, #0]
 800dcd0:	781b      	ldrb	r3, [r3, #0]
 800dcd2:	00da      	lsls	r2, r3, #3
 800dcd4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dcd6:	4413      	add	r3, r2
 800dcd8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dcdc:	667b      	str	r3, [r7, #100]	@ 0x64
 800dcde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dce0:	881b      	ldrh	r3, [r3, #0]
 800dce2:	b29b      	uxth	r3, r3
 800dce4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dce8:	b29a      	uxth	r2, r3
 800dcea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcec:	801a      	strh	r2, [r3, #0]
 800dcee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d10a      	bne.n	800dd0c <USB_EPStartXfer+0x74a>
 800dcf6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcf8:	881b      	ldrh	r3, [r3, #0]
 800dcfa:	b29b      	uxth	r3, r3
 800dcfc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dd00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dd04:	b29a      	uxth	r2, r3
 800dd06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd08:	801a      	strh	r2, [r3, #0]
 800dd0a:	e05b      	b.n	800ddc4 <USB_EPStartXfer+0x802>
 800dd0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd10:	2b3e      	cmp	r3, #62	@ 0x3e
 800dd12:	d81c      	bhi.n	800dd4e <USB_EPStartXfer+0x78c>
 800dd14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd18:	085b      	lsrs	r3, r3, #1
 800dd1a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dd1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd22:	f003 0301 	and.w	r3, r3, #1
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d004      	beq.n	800dd34 <USB_EPStartXfer+0x772>
 800dd2a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dd2e:	3301      	adds	r3, #1
 800dd30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dd34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd36:	881b      	ldrh	r3, [r3, #0]
 800dd38:	b29a      	uxth	r2, r3
 800dd3a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dd3e:	b29b      	uxth	r3, r3
 800dd40:	029b      	lsls	r3, r3, #10
 800dd42:	b29b      	uxth	r3, r3
 800dd44:	4313      	orrs	r3, r2
 800dd46:	b29a      	uxth	r2, r3
 800dd48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd4a:	801a      	strh	r2, [r3, #0]
 800dd4c:	e03a      	b.n	800ddc4 <USB_EPStartXfer+0x802>
 800dd4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd52:	095b      	lsrs	r3, r3, #5
 800dd54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dd58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd5c:	f003 031f 	and.w	r3, r3, #31
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d104      	bne.n	800dd6e <USB_EPStartXfer+0x7ac>
 800dd64:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dd68:	3b01      	subs	r3, #1
 800dd6a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dd6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd70:	881b      	ldrh	r3, [r3, #0]
 800dd72:	b29a      	uxth	r2, r3
 800dd74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dd78:	b29b      	uxth	r3, r3
 800dd7a:	029b      	lsls	r3, r3, #10
 800dd7c:	b29b      	uxth	r3, r3
 800dd7e:	4313      	orrs	r3, r2
 800dd80:	b29b      	uxth	r3, r3
 800dd82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dd86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dd8a:	b29a      	uxth	r2, r3
 800dd8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd8e:	801a      	strh	r2, [r3, #0]
 800dd90:	e018      	b.n	800ddc4 <USB_EPStartXfer+0x802>
 800dd92:	683b      	ldr	r3, [r7, #0]
 800dd94:	785b      	ldrb	r3, [r3, #1]
 800dd96:	2b01      	cmp	r3, #1
 800dd98:	d114      	bne.n	800ddc4 <USB_EPStartXfer+0x802>
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dda0:	b29b      	uxth	r3, r3
 800dda2:	461a      	mov	r2, r3
 800dda4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dda6:	4413      	add	r3, r2
 800dda8:	673b      	str	r3, [r7, #112]	@ 0x70
 800ddaa:	683b      	ldr	r3, [r7, #0]
 800ddac:	781b      	ldrb	r3, [r3, #0]
 800ddae:	00da      	lsls	r2, r3, #3
 800ddb0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ddb2:	4413      	add	r3, r2
 800ddb4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ddb8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ddba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddbe:	b29a      	uxth	r2, r3
 800ddc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ddc2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800ddc4:	683b      	ldr	r3, [r7, #0]
 800ddc6:	895b      	ldrh	r3, [r3, #10]
 800ddc8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ddcc:	683b      	ldr	r3, [r7, #0]
 800ddce:	6959      	ldr	r1, [r3, #20]
 800ddd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddd4:	b29b      	uxth	r3, r3
 800ddd6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ddda:	6878      	ldr	r0, [r7, #4]
 800dddc:	f000 fad5 	bl	800e38a <USB_WritePMA>
 800dde0:	e09e      	b.n	800df20 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800dde2:	683b      	ldr	r3, [r7, #0]
 800dde4:	785b      	ldrb	r3, [r3, #1]
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d16b      	bne.n	800dec2 <USB_EPStartXfer+0x900>
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ddf4:	b29b      	uxth	r3, r3
 800ddf6:	461a      	mov	r2, r3
 800ddf8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ddfa:	4413      	add	r3, r2
 800ddfc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ddfe:	683b      	ldr	r3, [r7, #0]
 800de00:	781b      	ldrb	r3, [r3, #0]
 800de02:	00da      	lsls	r2, r3, #3
 800de04:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800de06:	4413      	add	r3, r2
 800de08:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800de0c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800de0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de10:	881b      	ldrh	r3, [r3, #0]
 800de12:	b29b      	uxth	r3, r3
 800de14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800de18:	b29a      	uxth	r2, r3
 800de1a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de1c:	801a      	strh	r2, [r3, #0]
 800de1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de22:	2b00      	cmp	r3, #0
 800de24:	d10a      	bne.n	800de3c <USB_EPStartXfer+0x87a>
 800de26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de28:	881b      	ldrh	r3, [r3, #0]
 800de2a:	b29b      	uxth	r3, r3
 800de2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800de30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800de34:	b29a      	uxth	r2, r3
 800de36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de38:	801a      	strh	r2, [r3, #0]
 800de3a:	e063      	b.n	800df04 <USB_EPStartXfer+0x942>
 800de3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de40:	2b3e      	cmp	r3, #62	@ 0x3e
 800de42:	d81c      	bhi.n	800de7e <USB_EPStartXfer+0x8bc>
 800de44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de48:	085b      	lsrs	r3, r3, #1
 800de4a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800de4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de52:	f003 0301 	and.w	r3, r3, #1
 800de56:	2b00      	cmp	r3, #0
 800de58:	d004      	beq.n	800de64 <USB_EPStartXfer+0x8a2>
 800de5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800de5e:	3301      	adds	r3, #1
 800de60:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800de64:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de66:	881b      	ldrh	r3, [r3, #0]
 800de68:	b29a      	uxth	r2, r3
 800de6a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800de6e:	b29b      	uxth	r3, r3
 800de70:	029b      	lsls	r3, r3, #10
 800de72:	b29b      	uxth	r3, r3
 800de74:	4313      	orrs	r3, r2
 800de76:	b29a      	uxth	r2, r3
 800de78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de7a:	801a      	strh	r2, [r3, #0]
 800de7c:	e042      	b.n	800df04 <USB_EPStartXfer+0x942>
 800de7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de82:	095b      	lsrs	r3, r3, #5
 800de84:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800de88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de8c:	f003 031f 	and.w	r3, r3, #31
 800de90:	2b00      	cmp	r3, #0
 800de92:	d104      	bne.n	800de9e <USB_EPStartXfer+0x8dc>
 800de94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800de98:	3b01      	subs	r3, #1
 800de9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800de9e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dea0:	881b      	ldrh	r3, [r3, #0]
 800dea2:	b29a      	uxth	r2, r3
 800dea4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800dea8:	b29b      	uxth	r3, r3
 800deaa:	029b      	lsls	r3, r3, #10
 800deac:	b29b      	uxth	r3, r3
 800deae:	4313      	orrs	r3, r2
 800deb0:	b29b      	uxth	r3, r3
 800deb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800deb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800deba:	b29a      	uxth	r2, r3
 800debc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800debe:	801a      	strh	r2, [r3, #0]
 800dec0:	e020      	b.n	800df04 <USB_EPStartXfer+0x942>
 800dec2:	683b      	ldr	r3, [r7, #0]
 800dec4:	785b      	ldrb	r3, [r3, #1]
 800dec6:	2b01      	cmp	r3, #1
 800dec8:	d11c      	bne.n	800df04 <USB_EPStartXfer+0x942>
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ded6:	b29b      	uxth	r3, r3
 800ded8:	461a      	mov	r2, r3
 800deda:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dede:	4413      	add	r3, r2
 800dee0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dee4:	683b      	ldr	r3, [r7, #0]
 800dee6:	781b      	ldrb	r3, [r3, #0]
 800dee8:	00da      	lsls	r2, r3, #3
 800deea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800deee:	4413      	add	r3, r2
 800def0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800def4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800def8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800defc:	b29a      	uxth	r2, r3
 800defe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800df02:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800df04:	683b      	ldr	r3, [r7, #0]
 800df06:	891b      	ldrh	r3, [r3, #8]
 800df08:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	6959      	ldr	r1, [r3, #20]
 800df10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df14:	b29b      	uxth	r3, r3
 800df16:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800df1a:	6878      	ldr	r0, [r7, #4]
 800df1c:	f000 fa35 	bl	800e38a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800df20:	687a      	ldr	r2, [r7, #4]
 800df22:	683b      	ldr	r3, [r7, #0]
 800df24:	781b      	ldrb	r3, [r3, #0]
 800df26:	009b      	lsls	r3, r3, #2
 800df28:	4413      	add	r3, r2
 800df2a:	881b      	ldrh	r3, [r3, #0]
 800df2c:	b29b      	uxth	r3, r3
 800df2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800df32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800df36:	817b      	strh	r3, [r7, #10]
 800df38:	897b      	ldrh	r3, [r7, #10]
 800df3a:	f083 0310 	eor.w	r3, r3, #16
 800df3e:	817b      	strh	r3, [r7, #10]
 800df40:	897b      	ldrh	r3, [r7, #10]
 800df42:	f083 0320 	eor.w	r3, r3, #32
 800df46:	817b      	strh	r3, [r7, #10]
 800df48:	687a      	ldr	r2, [r7, #4]
 800df4a:	683b      	ldr	r3, [r7, #0]
 800df4c:	781b      	ldrb	r3, [r3, #0]
 800df4e:	009b      	lsls	r3, r3, #2
 800df50:	441a      	add	r2, r3
 800df52:	897b      	ldrh	r3, [r7, #10]
 800df54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800df60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df64:	b29b      	uxth	r3, r3
 800df66:	8013      	strh	r3, [r2, #0]
 800df68:	e0d5      	b.n	800e116 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800df6a:	683b      	ldr	r3, [r7, #0]
 800df6c:	7b1b      	ldrb	r3, [r3, #12]
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d156      	bne.n	800e020 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800df72:	683b      	ldr	r3, [r7, #0]
 800df74:	699b      	ldr	r3, [r3, #24]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d122      	bne.n	800dfc0 <USB_EPStartXfer+0x9fe>
 800df7a:	683b      	ldr	r3, [r7, #0]
 800df7c:	78db      	ldrb	r3, [r3, #3]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d11e      	bne.n	800dfc0 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800df82:	687a      	ldr	r2, [r7, #4]
 800df84:	683b      	ldr	r3, [r7, #0]
 800df86:	781b      	ldrb	r3, [r3, #0]
 800df88:	009b      	lsls	r3, r3, #2
 800df8a:	4413      	add	r3, r2
 800df8c:	881b      	ldrh	r3, [r3, #0]
 800df8e:	b29b      	uxth	r3, r3
 800df90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800df94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df98:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800df9c:	687a      	ldr	r2, [r7, #4]
 800df9e:	683b      	ldr	r3, [r7, #0]
 800dfa0:	781b      	ldrb	r3, [r3, #0]
 800dfa2:	009b      	lsls	r3, r3, #2
 800dfa4:	441a      	add	r2, r3
 800dfa6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800dfaa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dfae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dfb2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800dfb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dfba:	b29b      	uxth	r3, r3
 800dfbc:	8013      	strh	r3, [r2, #0]
 800dfbe:	e01d      	b.n	800dffc <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800dfc0:	687a      	ldr	r2, [r7, #4]
 800dfc2:	683b      	ldr	r3, [r7, #0]
 800dfc4:	781b      	ldrb	r3, [r3, #0]
 800dfc6:	009b      	lsls	r3, r3, #2
 800dfc8:	4413      	add	r3, r2
 800dfca:	881b      	ldrh	r3, [r3, #0]
 800dfcc:	b29b      	uxth	r3, r3
 800dfce:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800dfd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dfd6:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800dfda:	687a      	ldr	r2, [r7, #4]
 800dfdc:	683b      	ldr	r3, [r7, #0]
 800dfde:	781b      	ldrb	r3, [r3, #0]
 800dfe0:	009b      	lsls	r3, r3, #2
 800dfe2:	441a      	add	r2, r3
 800dfe4:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800dfe8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dfec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dff0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dff4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dff8:	b29b      	uxth	r3, r3
 800dffa:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800dffc:	683b      	ldr	r3, [r7, #0]
 800dffe:	699a      	ldr	r2, [r3, #24]
 800e000:	683b      	ldr	r3, [r7, #0]
 800e002:	691b      	ldr	r3, [r3, #16]
 800e004:	429a      	cmp	r2, r3
 800e006:	d907      	bls.n	800e018 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800e008:	683b      	ldr	r3, [r7, #0]
 800e00a:	699a      	ldr	r2, [r3, #24]
 800e00c:	683b      	ldr	r3, [r7, #0]
 800e00e:	691b      	ldr	r3, [r3, #16]
 800e010:	1ad2      	subs	r2, r2, r3
 800e012:	683b      	ldr	r3, [r7, #0]
 800e014:	619a      	str	r2, [r3, #24]
 800e016:	e054      	b.n	800e0c2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800e018:	683b      	ldr	r3, [r7, #0]
 800e01a:	2200      	movs	r2, #0
 800e01c:	619a      	str	r2, [r3, #24]
 800e01e:	e050      	b.n	800e0c2 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800e020:	683b      	ldr	r3, [r7, #0]
 800e022:	78db      	ldrb	r3, [r3, #3]
 800e024:	2b02      	cmp	r3, #2
 800e026:	d142      	bne.n	800e0ae <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800e028:	683b      	ldr	r3, [r7, #0]
 800e02a:	69db      	ldr	r3, [r3, #28]
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d048      	beq.n	800e0c2 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800e030:	687a      	ldr	r2, [r7, #4]
 800e032:	683b      	ldr	r3, [r7, #0]
 800e034:	781b      	ldrb	r3, [r3, #0]
 800e036:	009b      	lsls	r3, r3, #2
 800e038:	4413      	add	r3, r2
 800e03a:	881b      	ldrh	r3, [r3, #0]
 800e03c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e040:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e044:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d005      	beq.n	800e058 <USB_EPStartXfer+0xa96>
 800e04c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e054:	2b00      	cmp	r3, #0
 800e056:	d10b      	bne.n	800e070 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e058:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e05c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e060:	2b00      	cmp	r3, #0
 800e062:	d12e      	bne.n	800e0c2 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e064:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d128      	bne.n	800e0c2 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800e070:	687a      	ldr	r2, [r7, #4]
 800e072:	683b      	ldr	r3, [r7, #0]
 800e074:	781b      	ldrb	r3, [r3, #0]
 800e076:	009b      	lsls	r3, r3, #2
 800e078:	4413      	add	r3, r2
 800e07a:	881b      	ldrh	r3, [r3, #0]
 800e07c:	b29b      	uxth	r3, r3
 800e07e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e082:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e086:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800e08a:	687a      	ldr	r2, [r7, #4]
 800e08c:	683b      	ldr	r3, [r7, #0]
 800e08e:	781b      	ldrb	r3, [r3, #0]
 800e090:	009b      	lsls	r3, r3, #2
 800e092:	441a      	add	r2, r3
 800e094:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800e098:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e09c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e0a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e0a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e0a8:	b29b      	uxth	r3, r3
 800e0aa:	8013      	strh	r3, [r2, #0]
 800e0ac:	e009      	b.n	800e0c2 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800e0ae:	683b      	ldr	r3, [r7, #0]
 800e0b0:	78db      	ldrb	r3, [r3, #3]
 800e0b2:	2b01      	cmp	r3, #1
 800e0b4:	d103      	bne.n	800e0be <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800e0b6:	683b      	ldr	r3, [r7, #0]
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	619a      	str	r2, [r3, #24]
 800e0bc:	e001      	b.n	800e0c2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800e0be:	2301      	movs	r3, #1
 800e0c0:	e02a      	b.n	800e118 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e0c2:	687a      	ldr	r2, [r7, #4]
 800e0c4:	683b      	ldr	r3, [r7, #0]
 800e0c6:	781b      	ldrb	r3, [r3, #0]
 800e0c8:	009b      	lsls	r3, r3, #2
 800e0ca:	4413      	add	r3, r2
 800e0cc:	881b      	ldrh	r3, [r3, #0]
 800e0ce:	b29b      	uxth	r3, r3
 800e0d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e0d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e0d8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e0dc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e0e0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e0e4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e0e8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e0ec:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e0f0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e0f4:	687a      	ldr	r2, [r7, #4]
 800e0f6:	683b      	ldr	r3, [r7, #0]
 800e0f8:	781b      	ldrb	r3, [r3, #0]
 800e0fa:	009b      	lsls	r3, r3, #2
 800e0fc:	441a      	add	r2, r3
 800e0fe:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e102:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e106:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e10a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e10e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e112:	b29b      	uxth	r3, r3
 800e114:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e116:	2300      	movs	r3, #0
}
 800e118:	4618      	mov	r0, r3
 800e11a:	37b0      	adds	r7, #176	@ 0xb0
 800e11c:	46bd      	mov	sp, r7
 800e11e:	bd80      	pop	{r7, pc}

0800e120 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e120:	b480      	push	{r7}
 800e122:	b085      	sub	sp, #20
 800e124:	af00      	add	r7, sp, #0
 800e126:	6078      	str	r0, [r7, #4]
 800e128:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e12a:	683b      	ldr	r3, [r7, #0]
 800e12c:	785b      	ldrb	r3, [r3, #1]
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d020      	beq.n	800e174 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800e132:	687a      	ldr	r2, [r7, #4]
 800e134:	683b      	ldr	r3, [r7, #0]
 800e136:	781b      	ldrb	r3, [r3, #0]
 800e138:	009b      	lsls	r3, r3, #2
 800e13a:	4413      	add	r3, r2
 800e13c:	881b      	ldrh	r3, [r3, #0]
 800e13e:	b29b      	uxth	r3, r3
 800e140:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e144:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e148:	81bb      	strh	r3, [r7, #12]
 800e14a:	89bb      	ldrh	r3, [r7, #12]
 800e14c:	f083 0310 	eor.w	r3, r3, #16
 800e150:	81bb      	strh	r3, [r7, #12]
 800e152:	687a      	ldr	r2, [r7, #4]
 800e154:	683b      	ldr	r3, [r7, #0]
 800e156:	781b      	ldrb	r3, [r3, #0]
 800e158:	009b      	lsls	r3, r3, #2
 800e15a:	441a      	add	r2, r3
 800e15c:	89bb      	ldrh	r3, [r7, #12]
 800e15e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e162:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e166:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e16a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e16e:	b29b      	uxth	r3, r3
 800e170:	8013      	strh	r3, [r2, #0]
 800e172:	e01f      	b.n	800e1b4 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800e174:	687a      	ldr	r2, [r7, #4]
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	781b      	ldrb	r3, [r3, #0]
 800e17a:	009b      	lsls	r3, r3, #2
 800e17c:	4413      	add	r3, r2
 800e17e:	881b      	ldrh	r3, [r3, #0]
 800e180:	b29b      	uxth	r3, r3
 800e182:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e186:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e18a:	81fb      	strh	r3, [r7, #14]
 800e18c:	89fb      	ldrh	r3, [r7, #14]
 800e18e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e192:	81fb      	strh	r3, [r7, #14]
 800e194:	687a      	ldr	r2, [r7, #4]
 800e196:	683b      	ldr	r3, [r7, #0]
 800e198:	781b      	ldrb	r3, [r3, #0]
 800e19a:	009b      	lsls	r3, r3, #2
 800e19c:	441a      	add	r2, r3
 800e19e:	89fb      	ldrh	r3, [r7, #14]
 800e1a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e1a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e1a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e1ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e1b0:	b29b      	uxth	r3, r3
 800e1b2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e1b4:	2300      	movs	r3, #0
}
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	3714      	adds	r7, #20
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c0:	4770      	bx	lr

0800e1c2 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e1c2:	b480      	push	{r7}
 800e1c4:	b087      	sub	sp, #28
 800e1c6:	af00      	add	r7, sp, #0
 800e1c8:	6078      	str	r0, [r7, #4]
 800e1ca:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	785b      	ldrb	r3, [r3, #1]
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d04c      	beq.n	800e26e <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e1d4:	687a      	ldr	r2, [r7, #4]
 800e1d6:	683b      	ldr	r3, [r7, #0]
 800e1d8:	781b      	ldrb	r3, [r3, #0]
 800e1da:	009b      	lsls	r3, r3, #2
 800e1dc:	4413      	add	r3, r2
 800e1de:	881b      	ldrh	r3, [r3, #0]
 800e1e0:	823b      	strh	r3, [r7, #16]
 800e1e2:	8a3b      	ldrh	r3, [r7, #16]
 800e1e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d01b      	beq.n	800e224 <USB_EPClearStall+0x62>
 800e1ec:	687a      	ldr	r2, [r7, #4]
 800e1ee:	683b      	ldr	r3, [r7, #0]
 800e1f0:	781b      	ldrb	r3, [r3, #0]
 800e1f2:	009b      	lsls	r3, r3, #2
 800e1f4:	4413      	add	r3, r2
 800e1f6:	881b      	ldrh	r3, [r3, #0]
 800e1f8:	b29b      	uxth	r3, r3
 800e1fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e1fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e202:	81fb      	strh	r3, [r7, #14]
 800e204:	687a      	ldr	r2, [r7, #4]
 800e206:	683b      	ldr	r3, [r7, #0]
 800e208:	781b      	ldrb	r3, [r3, #0]
 800e20a:	009b      	lsls	r3, r3, #2
 800e20c:	441a      	add	r2, r3
 800e20e:	89fb      	ldrh	r3, [r7, #14]
 800e210:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e214:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e218:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e21c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e220:	b29b      	uxth	r3, r3
 800e222:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	78db      	ldrb	r3, [r3, #3]
 800e228:	2b01      	cmp	r3, #1
 800e22a:	d06c      	beq.n	800e306 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e22c:	687a      	ldr	r2, [r7, #4]
 800e22e:	683b      	ldr	r3, [r7, #0]
 800e230:	781b      	ldrb	r3, [r3, #0]
 800e232:	009b      	lsls	r3, r3, #2
 800e234:	4413      	add	r3, r2
 800e236:	881b      	ldrh	r3, [r3, #0]
 800e238:	b29b      	uxth	r3, r3
 800e23a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e23e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e242:	81bb      	strh	r3, [r7, #12]
 800e244:	89bb      	ldrh	r3, [r7, #12]
 800e246:	f083 0320 	eor.w	r3, r3, #32
 800e24a:	81bb      	strh	r3, [r7, #12]
 800e24c:	687a      	ldr	r2, [r7, #4]
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	781b      	ldrb	r3, [r3, #0]
 800e252:	009b      	lsls	r3, r3, #2
 800e254:	441a      	add	r2, r3
 800e256:	89bb      	ldrh	r3, [r7, #12]
 800e258:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e25c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e260:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e264:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e268:	b29b      	uxth	r3, r3
 800e26a:	8013      	strh	r3, [r2, #0]
 800e26c:	e04b      	b.n	800e306 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e26e:	687a      	ldr	r2, [r7, #4]
 800e270:	683b      	ldr	r3, [r7, #0]
 800e272:	781b      	ldrb	r3, [r3, #0]
 800e274:	009b      	lsls	r3, r3, #2
 800e276:	4413      	add	r3, r2
 800e278:	881b      	ldrh	r3, [r3, #0]
 800e27a:	82fb      	strh	r3, [r7, #22]
 800e27c:	8afb      	ldrh	r3, [r7, #22]
 800e27e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e282:	2b00      	cmp	r3, #0
 800e284:	d01b      	beq.n	800e2be <USB_EPClearStall+0xfc>
 800e286:	687a      	ldr	r2, [r7, #4]
 800e288:	683b      	ldr	r3, [r7, #0]
 800e28a:	781b      	ldrb	r3, [r3, #0]
 800e28c:	009b      	lsls	r3, r3, #2
 800e28e:	4413      	add	r3, r2
 800e290:	881b      	ldrh	r3, [r3, #0]
 800e292:	b29b      	uxth	r3, r3
 800e294:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e298:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e29c:	82bb      	strh	r3, [r7, #20]
 800e29e:	687a      	ldr	r2, [r7, #4]
 800e2a0:	683b      	ldr	r3, [r7, #0]
 800e2a2:	781b      	ldrb	r3, [r3, #0]
 800e2a4:	009b      	lsls	r3, r3, #2
 800e2a6:	441a      	add	r2, r3
 800e2a8:	8abb      	ldrh	r3, [r7, #20]
 800e2aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e2ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e2b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e2b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e2ba:	b29b      	uxth	r3, r3
 800e2bc:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e2be:	687a      	ldr	r2, [r7, #4]
 800e2c0:	683b      	ldr	r3, [r7, #0]
 800e2c2:	781b      	ldrb	r3, [r3, #0]
 800e2c4:	009b      	lsls	r3, r3, #2
 800e2c6:	4413      	add	r3, r2
 800e2c8:	881b      	ldrh	r3, [r3, #0]
 800e2ca:	b29b      	uxth	r3, r3
 800e2cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e2d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e2d4:	827b      	strh	r3, [r7, #18]
 800e2d6:	8a7b      	ldrh	r3, [r7, #18]
 800e2d8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e2dc:	827b      	strh	r3, [r7, #18]
 800e2de:	8a7b      	ldrh	r3, [r7, #18]
 800e2e0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e2e4:	827b      	strh	r3, [r7, #18]
 800e2e6:	687a      	ldr	r2, [r7, #4]
 800e2e8:	683b      	ldr	r3, [r7, #0]
 800e2ea:	781b      	ldrb	r3, [r3, #0]
 800e2ec:	009b      	lsls	r3, r3, #2
 800e2ee:	441a      	add	r2, r3
 800e2f0:	8a7b      	ldrh	r3, [r7, #18]
 800e2f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e2f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e2fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e2fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e302:	b29b      	uxth	r3, r3
 800e304:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e306:	2300      	movs	r3, #0
}
 800e308:	4618      	mov	r0, r3
 800e30a:	371c      	adds	r7, #28
 800e30c:	46bd      	mov	sp, r7
 800e30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e312:	4770      	bx	lr

0800e314 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800e314:	b480      	push	{r7}
 800e316:	b083      	sub	sp, #12
 800e318:	af00      	add	r7, sp, #0
 800e31a:	6078      	str	r0, [r7, #4]
 800e31c:	460b      	mov	r3, r1
 800e31e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800e320:	78fb      	ldrb	r3, [r7, #3]
 800e322:	2b00      	cmp	r3, #0
 800e324:	d103      	bne.n	800e32e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	2280      	movs	r2, #128	@ 0x80
 800e32a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800e32e:	2300      	movs	r3, #0
}
 800e330:	4618      	mov	r0, r3
 800e332:	370c      	adds	r7, #12
 800e334:	46bd      	mov	sp, r7
 800e336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e33a:	4770      	bx	lr

0800e33c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800e33c:	b480      	push	{r7}
 800e33e:	b083      	sub	sp, #12
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800e34a:	b29b      	uxth	r3, r3
 800e34c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e350:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e354:	b29a      	uxth	r2, r3
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800e35c:	2300      	movs	r3, #0
}
 800e35e:	4618      	mov	r0, r3
 800e360:	370c      	adds	r7, #12
 800e362:	46bd      	mov	sp, r7
 800e364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e368:	4770      	bx	lr

0800e36a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800e36a:	b480      	push	{r7}
 800e36c:	b085      	sub	sp, #20
 800e36e:	af00      	add	r7, sp, #0
 800e370:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e378:	b29b      	uxth	r3, r3
 800e37a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800e37c:	68fb      	ldr	r3, [r7, #12]
}
 800e37e:	4618      	mov	r0, r3
 800e380:	3714      	adds	r7, #20
 800e382:	46bd      	mov	sp, r7
 800e384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e388:	4770      	bx	lr

0800e38a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e38a:	b480      	push	{r7}
 800e38c:	b08b      	sub	sp, #44	@ 0x2c
 800e38e:	af00      	add	r7, sp, #0
 800e390:	60f8      	str	r0, [r7, #12]
 800e392:	60b9      	str	r1, [r7, #8]
 800e394:	4611      	mov	r1, r2
 800e396:	461a      	mov	r2, r3
 800e398:	460b      	mov	r3, r1
 800e39a:	80fb      	strh	r3, [r7, #6]
 800e39c:	4613      	mov	r3, r2
 800e39e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800e3a0:	88bb      	ldrh	r3, [r7, #4]
 800e3a2:	3301      	adds	r3, #1
 800e3a4:	085b      	lsrs	r3, r3, #1
 800e3a6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e3ac:	68bb      	ldr	r3, [r7, #8]
 800e3ae:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e3b0:	88fa      	ldrh	r2, [r7, #6]
 800e3b2:	697b      	ldr	r3, [r7, #20]
 800e3b4:	4413      	add	r3, r2
 800e3b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e3ba:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e3bc:	69bb      	ldr	r3, [r7, #24]
 800e3be:	627b      	str	r3, [r7, #36]	@ 0x24
 800e3c0:	e01c      	b.n	800e3fc <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800e3c2:	69fb      	ldr	r3, [r7, #28]
 800e3c4:	781b      	ldrb	r3, [r3, #0]
 800e3c6:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800e3c8:	69fb      	ldr	r3, [r7, #28]
 800e3ca:	3301      	adds	r3, #1
 800e3cc:	781b      	ldrb	r3, [r3, #0]
 800e3ce:	b21b      	sxth	r3, r3
 800e3d0:	021b      	lsls	r3, r3, #8
 800e3d2:	b21a      	sxth	r2, r3
 800e3d4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e3d8:	4313      	orrs	r3, r2
 800e3da:	b21b      	sxth	r3, r3
 800e3dc:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800e3de:	6a3b      	ldr	r3, [r7, #32]
 800e3e0:	8a7a      	ldrh	r2, [r7, #18]
 800e3e2:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800e3e4:	6a3b      	ldr	r3, [r7, #32]
 800e3e6:	3302      	adds	r3, #2
 800e3e8:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800e3ea:	69fb      	ldr	r3, [r7, #28]
 800e3ec:	3301      	adds	r3, #1
 800e3ee:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800e3f0:	69fb      	ldr	r3, [r7, #28]
 800e3f2:	3301      	adds	r3, #1
 800e3f4:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e3f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3f8:	3b01      	subs	r3, #1
 800e3fa:	627b      	str	r3, [r7, #36]	@ 0x24
 800e3fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d1df      	bne.n	800e3c2 <USB_WritePMA+0x38>
  }
}
 800e402:	bf00      	nop
 800e404:	bf00      	nop
 800e406:	372c      	adds	r7, #44	@ 0x2c
 800e408:	46bd      	mov	sp, r7
 800e40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e40e:	4770      	bx	lr

0800e410 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e410:	b480      	push	{r7}
 800e412:	b08b      	sub	sp, #44	@ 0x2c
 800e414:	af00      	add	r7, sp, #0
 800e416:	60f8      	str	r0, [r7, #12]
 800e418:	60b9      	str	r1, [r7, #8]
 800e41a:	4611      	mov	r1, r2
 800e41c:	461a      	mov	r2, r3
 800e41e:	460b      	mov	r3, r1
 800e420:	80fb      	strh	r3, [r7, #6]
 800e422:	4613      	mov	r3, r2
 800e424:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800e426:	88bb      	ldrh	r3, [r7, #4]
 800e428:	085b      	lsrs	r3, r3, #1
 800e42a:	b29b      	uxth	r3, r3
 800e42c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e432:	68bb      	ldr	r3, [r7, #8]
 800e434:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e436:	88fa      	ldrh	r2, [r7, #6]
 800e438:	697b      	ldr	r3, [r7, #20]
 800e43a:	4413      	add	r3, r2
 800e43c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e440:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e442:	69bb      	ldr	r3, [r7, #24]
 800e444:	627b      	str	r3, [r7, #36]	@ 0x24
 800e446:	e018      	b.n	800e47a <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800e448:	6a3b      	ldr	r3, [r7, #32]
 800e44a:	881b      	ldrh	r3, [r3, #0]
 800e44c:	b29b      	uxth	r3, r3
 800e44e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800e450:	6a3b      	ldr	r3, [r7, #32]
 800e452:	3302      	adds	r3, #2
 800e454:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e456:	693b      	ldr	r3, [r7, #16]
 800e458:	b2da      	uxtb	r2, r3
 800e45a:	69fb      	ldr	r3, [r7, #28]
 800e45c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e45e:	69fb      	ldr	r3, [r7, #28]
 800e460:	3301      	adds	r3, #1
 800e462:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800e464:	693b      	ldr	r3, [r7, #16]
 800e466:	0a1b      	lsrs	r3, r3, #8
 800e468:	b2da      	uxtb	r2, r3
 800e46a:	69fb      	ldr	r3, [r7, #28]
 800e46c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e46e:	69fb      	ldr	r3, [r7, #28]
 800e470:	3301      	adds	r3, #1
 800e472:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e476:	3b01      	subs	r3, #1
 800e478:	627b      	str	r3, [r7, #36]	@ 0x24
 800e47a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d1e3      	bne.n	800e448 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800e480:	88bb      	ldrh	r3, [r7, #4]
 800e482:	f003 0301 	and.w	r3, r3, #1
 800e486:	b29b      	uxth	r3, r3
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d007      	beq.n	800e49c <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800e48c:	6a3b      	ldr	r3, [r7, #32]
 800e48e:	881b      	ldrh	r3, [r3, #0]
 800e490:	b29b      	uxth	r3, r3
 800e492:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e494:	693b      	ldr	r3, [r7, #16]
 800e496:	b2da      	uxtb	r2, r3
 800e498:	69fb      	ldr	r3, [r7, #28]
 800e49a:	701a      	strb	r2, [r3, #0]
  }
}
 800e49c:	bf00      	nop
 800e49e:	372c      	adds	r7, #44	@ 0x2c
 800e4a0:	46bd      	mov	sp, r7
 800e4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4a6:	4770      	bx	lr

0800e4a8 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800e4a8:	b580      	push	{r7, lr}
 800e4aa:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800e4ac:	4907      	ldr	r1, [pc, #28]	@ (800e4cc <MX_FATFS_Init+0x24>)
 800e4ae:	4808      	ldr	r0, [pc, #32]	@ (800e4d0 <MX_FATFS_Init+0x28>)
 800e4b0:	f001 fcca 	bl	800fe48 <FATFS_LinkDriver>
 800e4b4:	4603      	mov	r3, r0
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d002      	beq.n	800e4c0 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800e4ba:	f04f 33ff 	mov.w	r3, #4294967295
 800e4be:	e003      	b.n	800e4c8 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800e4c0:	4b04      	ldr	r3, [pc, #16]	@ (800e4d4 <MX_FATFS_Init+0x2c>)
 800e4c2:	2201      	movs	r2, #1
 800e4c4:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800e4c6:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800e4c8:	4618      	mov	r0, r3
 800e4ca:	bd80      	pop	{r7, pc}
 800e4cc:	200026d8 	.word	0x200026d8
 800e4d0:	20000014 	.word	0x20000014
 800e4d4:	200026dc 	.word	0x200026dc

0800e4d8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800e4d8:	b480      	push	{r7}
 800e4da:	b083      	sub	sp, #12
 800e4dc:	af00      	add	r7, sp, #0
 800e4de:	4603      	mov	r3, r0
 800e4e0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800e4e2:	4b06      	ldr	r3, [pc, #24]	@ (800e4fc <USER_initialize+0x24>)
 800e4e4:	2201      	movs	r2, #1
 800e4e6:	701a      	strb	r2, [r3, #0]
    return Stat;
 800e4e8:	4b04      	ldr	r3, [pc, #16]	@ (800e4fc <USER_initialize+0x24>)
 800e4ea:	781b      	ldrb	r3, [r3, #0]
 800e4ec:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800e4ee:	4618      	mov	r0, r3
 800e4f0:	370c      	adds	r7, #12
 800e4f2:	46bd      	mov	sp, r7
 800e4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4f8:	4770      	bx	lr
 800e4fa:	bf00      	nop
 800e4fc:	20000010 	.word	0x20000010

0800e500 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800e500:	b480      	push	{r7}
 800e502:	b083      	sub	sp, #12
 800e504:	af00      	add	r7, sp, #0
 800e506:	4603      	mov	r3, r0
 800e508:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800e50a:	4b06      	ldr	r3, [pc, #24]	@ (800e524 <USER_status+0x24>)
 800e50c:	2201      	movs	r2, #1
 800e50e:	701a      	strb	r2, [r3, #0]
    return Stat;
 800e510:	4b04      	ldr	r3, [pc, #16]	@ (800e524 <USER_status+0x24>)
 800e512:	781b      	ldrb	r3, [r3, #0]
 800e514:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800e516:	4618      	mov	r0, r3
 800e518:	370c      	adds	r7, #12
 800e51a:	46bd      	mov	sp, r7
 800e51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e520:	4770      	bx	lr
 800e522:	bf00      	nop
 800e524:	20000010 	.word	0x20000010

0800e528 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800e528:	b480      	push	{r7}
 800e52a:	b085      	sub	sp, #20
 800e52c:	af00      	add	r7, sp, #0
 800e52e:	60b9      	str	r1, [r7, #8]
 800e530:	607a      	str	r2, [r7, #4]
 800e532:	603b      	str	r3, [r7, #0]
 800e534:	4603      	mov	r3, r0
 800e536:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800e538:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800e53a:	4618      	mov	r0, r3
 800e53c:	3714      	adds	r7, #20
 800e53e:	46bd      	mov	sp, r7
 800e540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e544:	4770      	bx	lr

0800e546 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800e546:	b480      	push	{r7}
 800e548:	b085      	sub	sp, #20
 800e54a:	af00      	add	r7, sp, #0
 800e54c:	60b9      	str	r1, [r7, #8]
 800e54e:	607a      	str	r2, [r7, #4]
 800e550:	603b      	str	r3, [r7, #0]
 800e552:	4603      	mov	r3, r0
 800e554:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800e556:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800e558:	4618      	mov	r0, r3
 800e55a:	3714      	adds	r7, #20
 800e55c:	46bd      	mov	sp, r7
 800e55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e562:	4770      	bx	lr

0800e564 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800e564:	b480      	push	{r7}
 800e566:	b085      	sub	sp, #20
 800e568:	af00      	add	r7, sp, #0
 800e56a:	4603      	mov	r3, r0
 800e56c:	603a      	str	r2, [r7, #0]
 800e56e:	71fb      	strb	r3, [r7, #7]
 800e570:	460b      	mov	r3, r1
 800e572:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800e574:	2301      	movs	r3, #1
 800e576:	73fb      	strb	r3, [r7, #15]
    return res;
 800e578:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800e57a:	4618      	mov	r0, r3
 800e57c:	3714      	adds	r7, #20
 800e57e:	46bd      	mov	sp, r7
 800e580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e584:	4770      	bx	lr

0800e586 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e586:	b580      	push	{r7, lr}
 800e588:	b084      	sub	sp, #16
 800e58a:	af00      	add	r7, sp, #0
 800e58c:	6078      	str	r0, [r7, #4]
 800e58e:	460b      	mov	r3, r1
 800e590:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e592:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800e596:	f002 f901 	bl	801079c <USBD_static_malloc>
 800e59a:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d105      	bne.n	800e5ae <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	2200      	movs	r2, #0
 800e5a6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800e5aa:	2302      	movs	r3, #2
 800e5ac:	e066      	b.n	800e67c <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	68fa      	ldr	r2, [r7, #12]
 800e5b2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	7c1b      	ldrb	r3, [r3, #16]
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d119      	bne.n	800e5f2 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e5be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e5c2:	2202      	movs	r2, #2
 800e5c4:	2181      	movs	r1, #129	@ 0x81
 800e5c6:	6878      	ldr	r0, [r7, #4]
 800e5c8:	f001 ff8f 	bl	80104ea <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	2201      	movs	r2, #1
 800e5d0:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e5d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e5d6:	2202      	movs	r2, #2
 800e5d8:	2101      	movs	r1, #1
 800e5da:	6878      	ldr	r0, [r7, #4]
 800e5dc:	f001 ff85 	bl	80104ea <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	2201      	movs	r2, #1
 800e5e4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	2210      	movs	r2, #16
 800e5ec:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800e5f0:	e016      	b.n	800e620 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e5f2:	2340      	movs	r3, #64	@ 0x40
 800e5f4:	2202      	movs	r2, #2
 800e5f6:	2181      	movs	r1, #129	@ 0x81
 800e5f8:	6878      	ldr	r0, [r7, #4]
 800e5fa:	f001 ff76 	bl	80104ea <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	2201      	movs	r2, #1
 800e602:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e604:	2340      	movs	r3, #64	@ 0x40
 800e606:	2202      	movs	r2, #2
 800e608:	2101      	movs	r1, #1
 800e60a:	6878      	ldr	r0, [r7, #4]
 800e60c:	f001 ff6d 	bl	80104ea <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	2201      	movs	r2, #1
 800e614:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	2210      	movs	r2, #16
 800e61c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e620:	2308      	movs	r3, #8
 800e622:	2203      	movs	r2, #3
 800e624:	2182      	movs	r1, #130	@ 0x82
 800e626:	6878      	ldr	r0, [r7, #4]
 800e628:	f001 ff5f 	bl	80104ea <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	2201      	movs	r2, #1
 800e630:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	2200      	movs	r2, #0
 800e642:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	2200      	movs	r2, #0
 800e64a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	7c1b      	ldrb	r3, [r3, #16]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d109      	bne.n	800e66a <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e65c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e660:	2101      	movs	r1, #1
 800e662:	6878      	ldr	r0, [r7, #4]
 800e664:	f002 f830 	bl	80106c8 <USBD_LL_PrepareReceive>
 800e668:	e007      	b.n	800e67a <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e670:	2340      	movs	r3, #64	@ 0x40
 800e672:	2101      	movs	r1, #1
 800e674:	6878      	ldr	r0, [r7, #4]
 800e676:	f002 f827 	bl	80106c8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e67a:	2300      	movs	r3, #0
}
 800e67c:	4618      	mov	r0, r3
 800e67e:	3710      	adds	r7, #16
 800e680:	46bd      	mov	sp, r7
 800e682:	bd80      	pop	{r7, pc}

0800e684 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e684:	b580      	push	{r7, lr}
 800e686:	b082      	sub	sp, #8
 800e688:	af00      	add	r7, sp, #0
 800e68a:	6078      	str	r0, [r7, #4]
 800e68c:	460b      	mov	r3, r1
 800e68e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e690:	2181      	movs	r1, #129	@ 0x81
 800e692:	6878      	ldr	r0, [r7, #4]
 800e694:	f001 ff4f 	bl	8010536 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	2200      	movs	r2, #0
 800e69c:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e69e:	2101      	movs	r1, #1
 800e6a0:	6878      	ldr	r0, [r7, #4]
 800e6a2:	f001 ff48 	bl	8010536 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	2200      	movs	r2, #0
 800e6aa:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e6ae:	2182      	movs	r1, #130	@ 0x82
 800e6b0:	6878      	ldr	r0, [r7, #4]
 800e6b2:	f001 ff40 	bl	8010536 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	2200      	movs	r2, #0
 800e6ba:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	2200      	movs	r2, #0
 800e6c2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d00e      	beq.n	800e6ee <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e6d6:	685b      	ldr	r3, [r3, #4]
 800e6d8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e6e0:	4618      	mov	r0, r3
 800e6e2:	f002 f869 	bl	80107b8 <USBD_static_free>
    pdev->pClassData = NULL;
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e6ee:	2300      	movs	r3, #0
}
 800e6f0:	4618      	mov	r0, r3
 800e6f2:	3708      	adds	r7, #8
 800e6f4:	46bd      	mov	sp, r7
 800e6f6:	bd80      	pop	{r7, pc}

0800e6f8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e6f8:	b580      	push	{r7, lr}
 800e6fa:	b086      	sub	sp, #24
 800e6fc:	af00      	add	r7, sp, #0
 800e6fe:	6078      	str	r0, [r7, #4]
 800e700:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e708:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e70a:	2300      	movs	r3, #0
 800e70c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e70e:	2300      	movs	r3, #0
 800e710:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e712:	2300      	movs	r3, #0
 800e714:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e716:	693b      	ldr	r3, [r7, #16]
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d101      	bne.n	800e720 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800e71c:	2303      	movs	r3, #3
 800e71e:	e0af      	b.n	800e880 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e720:	683b      	ldr	r3, [r7, #0]
 800e722:	781b      	ldrb	r3, [r3, #0]
 800e724:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d03f      	beq.n	800e7ac <USBD_CDC_Setup+0xb4>
 800e72c:	2b20      	cmp	r3, #32
 800e72e:	f040 809f 	bne.w	800e870 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e732:	683b      	ldr	r3, [r7, #0]
 800e734:	88db      	ldrh	r3, [r3, #6]
 800e736:	2b00      	cmp	r3, #0
 800e738:	d02e      	beq.n	800e798 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e73a:	683b      	ldr	r3, [r7, #0]
 800e73c:	781b      	ldrb	r3, [r3, #0]
 800e73e:	b25b      	sxtb	r3, r3
 800e740:	2b00      	cmp	r3, #0
 800e742:	da16      	bge.n	800e772 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e74a:	689b      	ldr	r3, [r3, #8]
 800e74c:	683a      	ldr	r2, [r7, #0]
 800e74e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800e750:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e752:	683a      	ldr	r2, [r7, #0]
 800e754:	88d2      	ldrh	r2, [r2, #6]
 800e756:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e758:	683b      	ldr	r3, [r7, #0]
 800e75a:	88db      	ldrh	r3, [r3, #6]
 800e75c:	2b07      	cmp	r3, #7
 800e75e:	bf28      	it	cs
 800e760:	2307      	movcs	r3, #7
 800e762:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e764:	693b      	ldr	r3, [r7, #16]
 800e766:	89fa      	ldrh	r2, [r7, #14]
 800e768:	4619      	mov	r1, r3
 800e76a:	6878      	ldr	r0, [r7, #4]
 800e76c:	f001 fa9f 	bl	800fcae <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800e770:	e085      	b.n	800e87e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800e772:	683b      	ldr	r3, [r7, #0]
 800e774:	785a      	ldrb	r2, [r3, #1]
 800e776:	693b      	ldr	r3, [r7, #16]
 800e778:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e77c:	683b      	ldr	r3, [r7, #0]
 800e77e:	88db      	ldrh	r3, [r3, #6]
 800e780:	b2da      	uxtb	r2, r3
 800e782:	693b      	ldr	r3, [r7, #16]
 800e784:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800e788:	6939      	ldr	r1, [r7, #16]
 800e78a:	683b      	ldr	r3, [r7, #0]
 800e78c:	88db      	ldrh	r3, [r3, #6]
 800e78e:	461a      	mov	r2, r3
 800e790:	6878      	ldr	r0, [r7, #4]
 800e792:	f001 fab8 	bl	800fd06 <USBD_CtlPrepareRx>
      break;
 800e796:	e072      	b.n	800e87e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e79e:	689b      	ldr	r3, [r3, #8]
 800e7a0:	683a      	ldr	r2, [r7, #0]
 800e7a2:	7850      	ldrb	r0, [r2, #1]
 800e7a4:	2200      	movs	r2, #0
 800e7a6:	6839      	ldr	r1, [r7, #0]
 800e7a8:	4798      	blx	r3
      break;
 800e7aa:	e068      	b.n	800e87e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e7ac:	683b      	ldr	r3, [r7, #0]
 800e7ae:	785b      	ldrb	r3, [r3, #1]
 800e7b0:	2b0b      	cmp	r3, #11
 800e7b2:	d852      	bhi.n	800e85a <USBD_CDC_Setup+0x162>
 800e7b4:	a201      	add	r2, pc, #4	@ (adr r2, 800e7bc <USBD_CDC_Setup+0xc4>)
 800e7b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7ba:	bf00      	nop
 800e7bc:	0800e7ed 	.word	0x0800e7ed
 800e7c0:	0800e869 	.word	0x0800e869
 800e7c4:	0800e85b 	.word	0x0800e85b
 800e7c8:	0800e85b 	.word	0x0800e85b
 800e7cc:	0800e85b 	.word	0x0800e85b
 800e7d0:	0800e85b 	.word	0x0800e85b
 800e7d4:	0800e85b 	.word	0x0800e85b
 800e7d8:	0800e85b 	.word	0x0800e85b
 800e7dc:	0800e85b 	.word	0x0800e85b
 800e7e0:	0800e85b 	.word	0x0800e85b
 800e7e4:	0800e817 	.word	0x0800e817
 800e7e8:	0800e841 	.word	0x0800e841
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e7f2:	b2db      	uxtb	r3, r3
 800e7f4:	2b03      	cmp	r3, #3
 800e7f6:	d107      	bne.n	800e808 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e7f8:	f107 030a 	add.w	r3, r7, #10
 800e7fc:	2202      	movs	r2, #2
 800e7fe:	4619      	mov	r1, r3
 800e800:	6878      	ldr	r0, [r7, #4]
 800e802:	f001 fa54 	bl	800fcae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e806:	e032      	b.n	800e86e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e808:	6839      	ldr	r1, [r7, #0]
 800e80a:	6878      	ldr	r0, [r7, #4]
 800e80c:	f001 f9de 	bl	800fbcc <USBD_CtlError>
            ret = USBD_FAIL;
 800e810:	2303      	movs	r3, #3
 800e812:	75fb      	strb	r3, [r7, #23]
          break;
 800e814:	e02b      	b.n	800e86e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e81c:	b2db      	uxtb	r3, r3
 800e81e:	2b03      	cmp	r3, #3
 800e820:	d107      	bne.n	800e832 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e822:	f107 030d 	add.w	r3, r7, #13
 800e826:	2201      	movs	r2, #1
 800e828:	4619      	mov	r1, r3
 800e82a:	6878      	ldr	r0, [r7, #4]
 800e82c:	f001 fa3f 	bl	800fcae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e830:	e01d      	b.n	800e86e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e832:	6839      	ldr	r1, [r7, #0]
 800e834:	6878      	ldr	r0, [r7, #4]
 800e836:	f001 f9c9 	bl	800fbcc <USBD_CtlError>
            ret = USBD_FAIL;
 800e83a:	2303      	movs	r3, #3
 800e83c:	75fb      	strb	r3, [r7, #23]
          break;
 800e83e:	e016      	b.n	800e86e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e846:	b2db      	uxtb	r3, r3
 800e848:	2b03      	cmp	r3, #3
 800e84a:	d00f      	beq.n	800e86c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800e84c:	6839      	ldr	r1, [r7, #0]
 800e84e:	6878      	ldr	r0, [r7, #4]
 800e850:	f001 f9bc 	bl	800fbcc <USBD_CtlError>
            ret = USBD_FAIL;
 800e854:	2303      	movs	r3, #3
 800e856:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e858:	e008      	b.n	800e86c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e85a:	6839      	ldr	r1, [r7, #0]
 800e85c:	6878      	ldr	r0, [r7, #4]
 800e85e:	f001 f9b5 	bl	800fbcc <USBD_CtlError>
          ret = USBD_FAIL;
 800e862:	2303      	movs	r3, #3
 800e864:	75fb      	strb	r3, [r7, #23]
          break;
 800e866:	e002      	b.n	800e86e <USBD_CDC_Setup+0x176>
          break;
 800e868:	bf00      	nop
 800e86a:	e008      	b.n	800e87e <USBD_CDC_Setup+0x186>
          break;
 800e86c:	bf00      	nop
      }
      break;
 800e86e:	e006      	b.n	800e87e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800e870:	6839      	ldr	r1, [r7, #0]
 800e872:	6878      	ldr	r0, [r7, #4]
 800e874:	f001 f9aa 	bl	800fbcc <USBD_CtlError>
      ret = USBD_FAIL;
 800e878:	2303      	movs	r3, #3
 800e87a:	75fb      	strb	r3, [r7, #23]
      break;
 800e87c:	bf00      	nop
  }

  return (uint8_t)ret;
 800e87e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e880:	4618      	mov	r0, r3
 800e882:	3718      	adds	r7, #24
 800e884:	46bd      	mov	sp, r7
 800e886:	bd80      	pop	{r7, pc}

0800e888 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e888:	b580      	push	{r7, lr}
 800e88a:	b084      	sub	sp, #16
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	6078      	str	r0, [r7, #4]
 800e890:	460b      	mov	r3, r1
 800e892:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e89a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d101      	bne.n	800e8aa <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e8a6:	2303      	movs	r3, #3
 800e8a8:	e04f      	b.n	800e94a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e8b0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e8b2:	78fa      	ldrb	r2, [r7, #3]
 800e8b4:	6879      	ldr	r1, [r7, #4]
 800e8b6:	4613      	mov	r3, r2
 800e8b8:	009b      	lsls	r3, r3, #2
 800e8ba:	4413      	add	r3, r2
 800e8bc:	009b      	lsls	r3, r3, #2
 800e8be:	440b      	add	r3, r1
 800e8c0:	3318      	adds	r3, #24
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d029      	beq.n	800e91c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e8c8:	78fa      	ldrb	r2, [r7, #3]
 800e8ca:	6879      	ldr	r1, [r7, #4]
 800e8cc:	4613      	mov	r3, r2
 800e8ce:	009b      	lsls	r3, r3, #2
 800e8d0:	4413      	add	r3, r2
 800e8d2:	009b      	lsls	r3, r3, #2
 800e8d4:	440b      	add	r3, r1
 800e8d6:	3318      	adds	r3, #24
 800e8d8:	681a      	ldr	r2, [r3, #0]
 800e8da:	78f9      	ldrb	r1, [r7, #3]
 800e8dc:	68f8      	ldr	r0, [r7, #12]
 800e8de:	460b      	mov	r3, r1
 800e8e0:	009b      	lsls	r3, r3, #2
 800e8e2:	440b      	add	r3, r1
 800e8e4:	00db      	lsls	r3, r3, #3
 800e8e6:	4403      	add	r3, r0
 800e8e8:	3320      	adds	r3, #32
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	fbb2 f1f3 	udiv	r1, r2, r3
 800e8f0:	fb01 f303 	mul.w	r3, r1, r3
 800e8f4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d110      	bne.n	800e91c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800e8fa:	78fa      	ldrb	r2, [r7, #3]
 800e8fc:	6879      	ldr	r1, [r7, #4]
 800e8fe:	4613      	mov	r3, r2
 800e900:	009b      	lsls	r3, r3, #2
 800e902:	4413      	add	r3, r2
 800e904:	009b      	lsls	r3, r3, #2
 800e906:	440b      	add	r3, r1
 800e908:	3318      	adds	r3, #24
 800e90a:	2200      	movs	r2, #0
 800e90c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e90e:	78f9      	ldrb	r1, [r7, #3]
 800e910:	2300      	movs	r3, #0
 800e912:	2200      	movs	r2, #0
 800e914:	6878      	ldr	r0, [r7, #4]
 800e916:	f001 feb6 	bl	8010686 <USBD_LL_Transmit>
 800e91a:	e015      	b.n	800e948 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800e91c:	68bb      	ldr	r3, [r7, #8]
 800e91e:	2200      	movs	r2, #0
 800e920:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e92a:	691b      	ldr	r3, [r3, #16]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d00b      	beq.n	800e948 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e936:	691b      	ldr	r3, [r3, #16]
 800e938:	68ba      	ldr	r2, [r7, #8]
 800e93a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800e93e:	68ba      	ldr	r2, [r7, #8]
 800e940:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800e944:	78fa      	ldrb	r2, [r7, #3]
 800e946:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e948:	2300      	movs	r3, #0
}
 800e94a:	4618      	mov	r0, r3
 800e94c:	3710      	adds	r7, #16
 800e94e:	46bd      	mov	sp, r7
 800e950:	bd80      	pop	{r7, pc}

0800e952 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e952:	b580      	push	{r7, lr}
 800e954:	b084      	sub	sp, #16
 800e956:	af00      	add	r7, sp, #0
 800e958:	6078      	str	r0, [r7, #4]
 800e95a:	460b      	mov	r3, r1
 800e95c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e964:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d101      	bne.n	800e974 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e970:	2303      	movs	r3, #3
 800e972:	e015      	b.n	800e9a0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e974:	78fb      	ldrb	r3, [r7, #3]
 800e976:	4619      	mov	r1, r3
 800e978:	6878      	ldr	r0, [r7, #4]
 800e97a:	f001 fec6 	bl	801070a <USBD_LL_GetRxDataSize>
 800e97e:	4602      	mov	r2, r0
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e98c:	68db      	ldr	r3, [r3, #12]
 800e98e:	68fa      	ldr	r2, [r7, #12]
 800e990:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800e994:	68fa      	ldr	r2, [r7, #12]
 800e996:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800e99a:	4611      	mov	r1, r2
 800e99c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e99e:	2300      	movs	r3, #0
}
 800e9a0:	4618      	mov	r0, r3
 800e9a2:	3710      	adds	r7, #16
 800e9a4:	46bd      	mov	sp, r7
 800e9a6:	bd80      	pop	{r7, pc}

0800e9a8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e9a8:	b580      	push	{r7, lr}
 800e9aa:	b084      	sub	sp, #16
 800e9ac:	af00      	add	r7, sp, #0
 800e9ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e9b6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d101      	bne.n	800e9c2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800e9be:	2303      	movs	r3, #3
 800e9c0:	e01a      	b.n	800e9f8 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d014      	beq.n	800e9f6 <USBD_CDC_EP0_RxReady+0x4e>
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800e9d2:	2bff      	cmp	r3, #255	@ 0xff
 800e9d4:	d00f      	beq.n	800e9f6 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e9dc:	689b      	ldr	r3, [r3, #8]
 800e9de:	68fa      	ldr	r2, [r7, #12]
 800e9e0:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800e9e4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e9e6:	68fa      	ldr	r2, [r7, #12]
 800e9e8:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e9ec:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	22ff      	movs	r2, #255	@ 0xff
 800e9f2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800e9f6:	2300      	movs	r3, #0
}
 800e9f8:	4618      	mov	r0, r3
 800e9fa:	3710      	adds	r7, #16
 800e9fc:	46bd      	mov	sp, r7
 800e9fe:	bd80      	pop	{r7, pc}

0800ea00 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ea00:	b480      	push	{r7}
 800ea02:	b083      	sub	sp, #12
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	2243      	movs	r2, #67	@ 0x43
 800ea0c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800ea0e:	4b03      	ldr	r3, [pc, #12]	@ (800ea1c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800ea10:	4618      	mov	r0, r3
 800ea12:	370c      	adds	r7, #12
 800ea14:	46bd      	mov	sp, r7
 800ea16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1a:	4770      	bx	lr
 800ea1c:	200000b0 	.word	0x200000b0

0800ea20 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ea20:	b480      	push	{r7}
 800ea22:	b083      	sub	sp, #12
 800ea24:	af00      	add	r7, sp, #0
 800ea26:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	2243      	movs	r2, #67	@ 0x43
 800ea2c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800ea2e:	4b03      	ldr	r3, [pc, #12]	@ (800ea3c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800ea30:	4618      	mov	r0, r3
 800ea32:	370c      	adds	r7, #12
 800ea34:	46bd      	mov	sp, r7
 800ea36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea3a:	4770      	bx	lr
 800ea3c:	2000006c 	.word	0x2000006c

0800ea40 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ea40:	b480      	push	{r7}
 800ea42:	b083      	sub	sp, #12
 800ea44:	af00      	add	r7, sp, #0
 800ea46:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	2243      	movs	r2, #67	@ 0x43
 800ea4c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800ea4e:	4b03      	ldr	r3, [pc, #12]	@ (800ea5c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800ea50:	4618      	mov	r0, r3
 800ea52:	370c      	adds	r7, #12
 800ea54:	46bd      	mov	sp, r7
 800ea56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea5a:	4770      	bx	lr
 800ea5c:	200000f4 	.word	0x200000f4

0800ea60 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ea60:	b480      	push	{r7}
 800ea62:	b083      	sub	sp, #12
 800ea64:	af00      	add	r7, sp, #0
 800ea66:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	220a      	movs	r2, #10
 800ea6c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ea6e:	4b03      	ldr	r3, [pc, #12]	@ (800ea7c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ea70:	4618      	mov	r0, r3
 800ea72:	370c      	adds	r7, #12
 800ea74:	46bd      	mov	sp, r7
 800ea76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea7a:	4770      	bx	lr
 800ea7c:	20000028 	.word	0x20000028

0800ea80 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800ea80:	b480      	push	{r7}
 800ea82:	b083      	sub	sp, #12
 800ea84:	af00      	add	r7, sp, #0
 800ea86:	6078      	str	r0, [r7, #4]
 800ea88:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ea8a:	683b      	ldr	r3, [r7, #0]
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d101      	bne.n	800ea94 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ea90:	2303      	movs	r3, #3
 800ea92:	e004      	b.n	800ea9e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	683a      	ldr	r2, [r7, #0]
 800ea98:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800ea9c:	2300      	movs	r3, #0
}
 800ea9e:	4618      	mov	r0, r3
 800eaa0:	370c      	adds	r7, #12
 800eaa2:	46bd      	mov	sp, r7
 800eaa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaa8:	4770      	bx	lr

0800eaaa <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800eaaa:	b480      	push	{r7}
 800eaac:	b087      	sub	sp, #28
 800eaae:	af00      	add	r7, sp, #0
 800eab0:	60f8      	str	r0, [r7, #12]
 800eab2:	60b9      	str	r1, [r7, #8]
 800eab4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800eabc:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800eabe:	697b      	ldr	r3, [r7, #20]
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d101      	bne.n	800eac8 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800eac4:	2303      	movs	r3, #3
 800eac6:	e008      	b.n	800eada <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800eac8:	697b      	ldr	r3, [r7, #20]
 800eaca:	68ba      	ldr	r2, [r7, #8]
 800eacc:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800ead0:	697b      	ldr	r3, [r7, #20]
 800ead2:	687a      	ldr	r2, [r7, #4]
 800ead4:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800ead8:	2300      	movs	r3, #0
}
 800eada:	4618      	mov	r0, r3
 800eadc:	371c      	adds	r7, #28
 800eade:	46bd      	mov	sp, r7
 800eae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae4:	4770      	bx	lr

0800eae6 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800eae6:	b480      	push	{r7}
 800eae8:	b085      	sub	sp, #20
 800eaea:	af00      	add	r7, sp, #0
 800eaec:	6078      	str	r0, [r7, #4]
 800eaee:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800eaf6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d101      	bne.n	800eb02 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800eafe:	2303      	movs	r3, #3
 800eb00:	e004      	b.n	800eb0c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	683a      	ldr	r2, [r7, #0]
 800eb06:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800eb0a:	2300      	movs	r3, #0
}
 800eb0c:	4618      	mov	r0, r3
 800eb0e:	3714      	adds	r7, #20
 800eb10:	46bd      	mov	sp, r7
 800eb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb16:	4770      	bx	lr

0800eb18 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800eb18:	b580      	push	{r7, lr}
 800eb1a:	b084      	sub	sp, #16
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800eb26:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d101      	bne.n	800eb36 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800eb32:	2303      	movs	r3, #3
 800eb34:	e016      	b.n	800eb64 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	7c1b      	ldrb	r3, [r3, #16]
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d109      	bne.n	800eb52 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800eb44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800eb48:	2101      	movs	r1, #1
 800eb4a:	6878      	ldr	r0, [r7, #4]
 800eb4c:	f001 fdbc 	bl	80106c8 <USBD_LL_PrepareReceive>
 800eb50:	e007      	b.n	800eb62 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800eb58:	2340      	movs	r3, #64	@ 0x40
 800eb5a:	2101      	movs	r1, #1
 800eb5c:	6878      	ldr	r0, [r7, #4]
 800eb5e:	f001 fdb3 	bl	80106c8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800eb62:	2300      	movs	r3, #0
}
 800eb64:	4618      	mov	r0, r3
 800eb66:	3710      	adds	r7, #16
 800eb68:	46bd      	mov	sp, r7
 800eb6a:	bd80      	pop	{r7, pc}

0800eb6c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800eb6c:	b580      	push	{r7, lr}
 800eb6e:	b086      	sub	sp, #24
 800eb70:	af00      	add	r7, sp, #0
 800eb72:	60f8      	str	r0, [r7, #12]
 800eb74:	60b9      	str	r1, [r7, #8]
 800eb76:	4613      	mov	r3, r2
 800eb78:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d101      	bne.n	800eb84 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800eb80:	2303      	movs	r3, #3
 800eb82:	e01f      	b.n	800ebc4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	2200      	movs	r2, #0
 800eb88:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	2200      	movs	r2, #0
 800eb90:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	2200      	movs	r2, #0
 800eb98:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800eb9c:	68bb      	ldr	r3, [r7, #8]
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d003      	beq.n	800ebaa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	68ba      	ldr	r2, [r7, #8]
 800eba6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	2201      	movs	r2, #1
 800ebae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	79fa      	ldrb	r2, [r7, #7]
 800ebb6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ebb8:	68f8      	ldr	r0, [r7, #12]
 800ebba:	f001 fc1b 	bl	80103f4 <USBD_LL_Init>
 800ebbe:	4603      	mov	r3, r0
 800ebc0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ebc2:	7dfb      	ldrb	r3, [r7, #23]
}
 800ebc4:	4618      	mov	r0, r3
 800ebc6:	3718      	adds	r7, #24
 800ebc8:	46bd      	mov	sp, r7
 800ebca:	bd80      	pop	{r7, pc}

0800ebcc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ebcc:	b580      	push	{r7, lr}
 800ebce:	b084      	sub	sp, #16
 800ebd0:	af00      	add	r7, sp, #0
 800ebd2:	6078      	str	r0, [r7, #4]
 800ebd4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ebd6:	2300      	movs	r3, #0
 800ebd8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ebda:	683b      	ldr	r3, [r7, #0]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d101      	bne.n	800ebe4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800ebe0:	2303      	movs	r3, #3
 800ebe2:	e016      	b.n	800ec12 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	683a      	ldr	r2, [r7, #0]
 800ebe8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ebf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d00b      	beq.n	800ec10 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ebfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec00:	f107 020e 	add.w	r2, r7, #14
 800ec04:	4610      	mov	r0, r2
 800ec06:	4798      	blx	r3
 800ec08:	4602      	mov	r2, r0
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800ec10:	2300      	movs	r3, #0
}
 800ec12:	4618      	mov	r0, r3
 800ec14:	3710      	adds	r7, #16
 800ec16:	46bd      	mov	sp, r7
 800ec18:	bd80      	pop	{r7, pc}

0800ec1a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ec1a:	b580      	push	{r7, lr}
 800ec1c:	b082      	sub	sp, #8
 800ec1e:	af00      	add	r7, sp, #0
 800ec20:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ec22:	6878      	ldr	r0, [r7, #4]
 800ec24:	f001 fc46 	bl	80104b4 <USBD_LL_Start>
 800ec28:	4603      	mov	r3, r0
}
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	3708      	adds	r7, #8
 800ec2e:	46bd      	mov	sp, r7
 800ec30:	bd80      	pop	{r7, pc}

0800ec32 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800ec32:	b480      	push	{r7}
 800ec34:	b083      	sub	sp, #12
 800ec36:	af00      	add	r7, sp, #0
 800ec38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ec3a:	2300      	movs	r3, #0
}
 800ec3c:	4618      	mov	r0, r3
 800ec3e:	370c      	adds	r7, #12
 800ec40:	46bd      	mov	sp, r7
 800ec42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec46:	4770      	bx	lr

0800ec48 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ec48:	b580      	push	{r7, lr}
 800ec4a:	b084      	sub	sp, #16
 800ec4c:	af00      	add	r7, sp, #0
 800ec4e:	6078      	str	r0, [r7, #4]
 800ec50:	460b      	mov	r3, r1
 800ec52:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800ec54:	2303      	movs	r3, #3
 800ec56:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d009      	beq.n	800ec76 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ec68:	681b      	ldr	r3, [r3, #0]
 800ec6a:	78fa      	ldrb	r2, [r7, #3]
 800ec6c:	4611      	mov	r1, r2
 800ec6e:	6878      	ldr	r0, [r7, #4]
 800ec70:	4798      	blx	r3
 800ec72:	4603      	mov	r3, r0
 800ec74:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800ec76:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec78:	4618      	mov	r0, r3
 800ec7a:	3710      	adds	r7, #16
 800ec7c:	46bd      	mov	sp, r7
 800ec7e:	bd80      	pop	{r7, pc}

0800ec80 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ec80:	b580      	push	{r7, lr}
 800ec82:	b082      	sub	sp, #8
 800ec84:	af00      	add	r7, sp, #0
 800ec86:	6078      	str	r0, [r7, #4]
 800ec88:	460b      	mov	r3, r1
 800ec8a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d007      	beq.n	800eca6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ec9c:	685b      	ldr	r3, [r3, #4]
 800ec9e:	78fa      	ldrb	r2, [r7, #3]
 800eca0:	4611      	mov	r1, r2
 800eca2:	6878      	ldr	r0, [r7, #4]
 800eca4:	4798      	blx	r3
  }

  return USBD_OK;
 800eca6:	2300      	movs	r3, #0
}
 800eca8:	4618      	mov	r0, r3
 800ecaa:	3708      	adds	r7, #8
 800ecac:	46bd      	mov	sp, r7
 800ecae:	bd80      	pop	{r7, pc}

0800ecb0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ecb0:	b580      	push	{r7, lr}
 800ecb2:	b084      	sub	sp, #16
 800ecb4:	af00      	add	r7, sp, #0
 800ecb6:	6078      	str	r0, [r7, #4]
 800ecb8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ecc0:	6839      	ldr	r1, [r7, #0]
 800ecc2:	4618      	mov	r0, r3
 800ecc4:	f000 ff48 	bl	800fb58 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	2201      	movs	r2, #1
 800eccc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ecd6:	461a      	mov	r2, r3
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ece4:	f003 031f 	and.w	r3, r3, #31
 800ece8:	2b02      	cmp	r3, #2
 800ecea:	d01a      	beq.n	800ed22 <USBD_LL_SetupStage+0x72>
 800ecec:	2b02      	cmp	r3, #2
 800ecee:	d822      	bhi.n	800ed36 <USBD_LL_SetupStage+0x86>
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d002      	beq.n	800ecfa <USBD_LL_SetupStage+0x4a>
 800ecf4:	2b01      	cmp	r3, #1
 800ecf6:	d00a      	beq.n	800ed0e <USBD_LL_SetupStage+0x5e>
 800ecf8:	e01d      	b.n	800ed36 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ed00:	4619      	mov	r1, r3
 800ed02:	6878      	ldr	r0, [r7, #4]
 800ed04:	f000 f9f0 	bl	800f0e8 <USBD_StdDevReq>
 800ed08:	4603      	mov	r3, r0
 800ed0a:	73fb      	strb	r3, [r7, #15]
      break;
 800ed0c:	e020      	b.n	800ed50 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ed14:	4619      	mov	r1, r3
 800ed16:	6878      	ldr	r0, [r7, #4]
 800ed18:	f000 fa54 	bl	800f1c4 <USBD_StdItfReq>
 800ed1c:	4603      	mov	r3, r0
 800ed1e:	73fb      	strb	r3, [r7, #15]
      break;
 800ed20:	e016      	b.n	800ed50 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ed28:	4619      	mov	r1, r3
 800ed2a:	6878      	ldr	r0, [r7, #4]
 800ed2c:	f000 fa93 	bl	800f256 <USBD_StdEPReq>
 800ed30:	4603      	mov	r3, r0
 800ed32:	73fb      	strb	r3, [r7, #15]
      break;
 800ed34:	e00c      	b.n	800ed50 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ed3c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ed40:	b2db      	uxtb	r3, r3
 800ed42:	4619      	mov	r1, r3
 800ed44:	6878      	ldr	r0, [r7, #4]
 800ed46:	f001 fc15 	bl	8010574 <USBD_LL_StallEP>
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	73fb      	strb	r3, [r7, #15]
      break;
 800ed4e:	bf00      	nop
  }

  return ret;
 800ed50:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed52:	4618      	mov	r0, r3
 800ed54:	3710      	adds	r7, #16
 800ed56:	46bd      	mov	sp, r7
 800ed58:	bd80      	pop	{r7, pc}

0800ed5a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ed5a:	b580      	push	{r7, lr}
 800ed5c:	b086      	sub	sp, #24
 800ed5e:	af00      	add	r7, sp, #0
 800ed60:	60f8      	str	r0, [r7, #12]
 800ed62:	460b      	mov	r3, r1
 800ed64:	607a      	str	r2, [r7, #4]
 800ed66:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ed68:	7afb      	ldrb	r3, [r7, #11]
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d138      	bne.n	800ede0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ed74:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ed7c:	2b03      	cmp	r3, #3
 800ed7e:	d14a      	bne.n	800ee16 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800ed80:	693b      	ldr	r3, [r7, #16]
 800ed82:	689a      	ldr	r2, [r3, #8]
 800ed84:	693b      	ldr	r3, [r7, #16]
 800ed86:	68db      	ldr	r3, [r3, #12]
 800ed88:	429a      	cmp	r2, r3
 800ed8a:	d913      	bls.n	800edb4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ed8c:	693b      	ldr	r3, [r7, #16]
 800ed8e:	689a      	ldr	r2, [r3, #8]
 800ed90:	693b      	ldr	r3, [r7, #16]
 800ed92:	68db      	ldr	r3, [r3, #12]
 800ed94:	1ad2      	subs	r2, r2, r3
 800ed96:	693b      	ldr	r3, [r7, #16]
 800ed98:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ed9a:	693b      	ldr	r3, [r7, #16]
 800ed9c:	68da      	ldr	r2, [r3, #12]
 800ed9e:	693b      	ldr	r3, [r7, #16]
 800eda0:	689b      	ldr	r3, [r3, #8]
 800eda2:	4293      	cmp	r3, r2
 800eda4:	bf28      	it	cs
 800eda6:	4613      	movcs	r3, r2
 800eda8:	461a      	mov	r2, r3
 800edaa:	6879      	ldr	r1, [r7, #4]
 800edac:	68f8      	ldr	r0, [r7, #12]
 800edae:	f000 ffc7 	bl	800fd40 <USBD_CtlContinueRx>
 800edb2:	e030      	b.n	800ee16 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800edba:	b2db      	uxtb	r3, r3
 800edbc:	2b03      	cmp	r3, #3
 800edbe:	d10b      	bne.n	800edd8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800edc6:	691b      	ldr	r3, [r3, #16]
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d005      	beq.n	800edd8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800edd2:	691b      	ldr	r3, [r3, #16]
 800edd4:	68f8      	ldr	r0, [r7, #12]
 800edd6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800edd8:	68f8      	ldr	r0, [r7, #12]
 800edda:	f000 ffc2 	bl	800fd62 <USBD_CtlSendStatus>
 800edde:	e01a      	b.n	800ee16 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ede0:	68fb      	ldr	r3, [r7, #12]
 800ede2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ede6:	b2db      	uxtb	r3, r3
 800ede8:	2b03      	cmp	r3, #3
 800edea:	d114      	bne.n	800ee16 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800edf2:	699b      	ldr	r3, [r3, #24]
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d00e      	beq.n	800ee16 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800edf8:	68fb      	ldr	r3, [r7, #12]
 800edfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800edfe:	699b      	ldr	r3, [r3, #24]
 800ee00:	7afa      	ldrb	r2, [r7, #11]
 800ee02:	4611      	mov	r1, r2
 800ee04:	68f8      	ldr	r0, [r7, #12]
 800ee06:	4798      	blx	r3
 800ee08:	4603      	mov	r3, r0
 800ee0a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ee0c:	7dfb      	ldrb	r3, [r7, #23]
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d001      	beq.n	800ee16 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800ee12:	7dfb      	ldrb	r3, [r7, #23]
 800ee14:	e000      	b.n	800ee18 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800ee16:	2300      	movs	r3, #0
}
 800ee18:	4618      	mov	r0, r3
 800ee1a:	3718      	adds	r7, #24
 800ee1c:	46bd      	mov	sp, r7
 800ee1e:	bd80      	pop	{r7, pc}

0800ee20 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ee20:	b580      	push	{r7, lr}
 800ee22:	b086      	sub	sp, #24
 800ee24:	af00      	add	r7, sp, #0
 800ee26:	60f8      	str	r0, [r7, #12]
 800ee28:	460b      	mov	r3, r1
 800ee2a:	607a      	str	r2, [r7, #4]
 800ee2c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ee2e:	7afb      	ldrb	r3, [r7, #11]
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d16b      	bne.n	800ef0c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	3314      	adds	r3, #20
 800ee38:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ee40:	2b02      	cmp	r3, #2
 800ee42:	d156      	bne.n	800eef2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800ee44:	693b      	ldr	r3, [r7, #16]
 800ee46:	689a      	ldr	r2, [r3, #8]
 800ee48:	693b      	ldr	r3, [r7, #16]
 800ee4a:	68db      	ldr	r3, [r3, #12]
 800ee4c:	429a      	cmp	r2, r3
 800ee4e:	d914      	bls.n	800ee7a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ee50:	693b      	ldr	r3, [r7, #16]
 800ee52:	689a      	ldr	r2, [r3, #8]
 800ee54:	693b      	ldr	r3, [r7, #16]
 800ee56:	68db      	ldr	r3, [r3, #12]
 800ee58:	1ad2      	subs	r2, r2, r3
 800ee5a:	693b      	ldr	r3, [r7, #16]
 800ee5c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ee5e:	693b      	ldr	r3, [r7, #16]
 800ee60:	689b      	ldr	r3, [r3, #8]
 800ee62:	461a      	mov	r2, r3
 800ee64:	6879      	ldr	r1, [r7, #4]
 800ee66:	68f8      	ldr	r0, [r7, #12]
 800ee68:	f000 ff3c 	bl	800fce4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	2200      	movs	r2, #0
 800ee70:	2100      	movs	r1, #0
 800ee72:	68f8      	ldr	r0, [r7, #12]
 800ee74:	f001 fc28 	bl	80106c8 <USBD_LL_PrepareReceive>
 800ee78:	e03b      	b.n	800eef2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ee7a:	693b      	ldr	r3, [r7, #16]
 800ee7c:	68da      	ldr	r2, [r3, #12]
 800ee7e:	693b      	ldr	r3, [r7, #16]
 800ee80:	689b      	ldr	r3, [r3, #8]
 800ee82:	429a      	cmp	r2, r3
 800ee84:	d11c      	bne.n	800eec0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ee86:	693b      	ldr	r3, [r7, #16]
 800ee88:	685a      	ldr	r2, [r3, #4]
 800ee8a:	693b      	ldr	r3, [r7, #16]
 800ee8c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ee8e:	429a      	cmp	r2, r3
 800ee90:	d316      	bcc.n	800eec0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ee92:	693b      	ldr	r3, [r7, #16]
 800ee94:	685a      	ldr	r2, [r3, #4]
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ee9c:	429a      	cmp	r2, r3
 800ee9e:	d20f      	bcs.n	800eec0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800eea0:	2200      	movs	r2, #0
 800eea2:	2100      	movs	r1, #0
 800eea4:	68f8      	ldr	r0, [r7, #12]
 800eea6:	f000 ff1d 	bl	800fce4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800eeaa:	68fb      	ldr	r3, [r7, #12]
 800eeac:	2200      	movs	r2, #0
 800eeae:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800eeb2:	2300      	movs	r3, #0
 800eeb4:	2200      	movs	r2, #0
 800eeb6:	2100      	movs	r1, #0
 800eeb8:	68f8      	ldr	r0, [r7, #12]
 800eeba:	f001 fc05 	bl	80106c8 <USBD_LL_PrepareReceive>
 800eebe:	e018      	b.n	800eef2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eec6:	b2db      	uxtb	r3, r3
 800eec8:	2b03      	cmp	r3, #3
 800eeca:	d10b      	bne.n	800eee4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eed2:	68db      	ldr	r3, [r3, #12]
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d005      	beq.n	800eee4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eede:	68db      	ldr	r3, [r3, #12]
 800eee0:	68f8      	ldr	r0, [r7, #12]
 800eee2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800eee4:	2180      	movs	r1, #128	@ 0x80
 800eee6:	68f8      	ldr	r0, [r7, #12]
 800eee8:	f001 fb44 	bl	8010574 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800eeec:	68f8      	ldr	r0, [r7, #12]
 800eeee:	f000 ff4b 	bl	800fd88 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800eef2:	68fb      	ldr	r3, [r7, #12]
 800eef4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800eef8:	2b01      	cmp	r3, #1
 800eefa:	d122      	bne.n	800ef42 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800eefc:	68f8      	ldr	r0, [r7, #12]
 800eefe:	f7ff fe98 	bl	800ec32 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	2200      	movs	r2, #0
 800ef06:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ef0a:	e01a      	b.n	800ef42 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef12:	b2db      	uxtb	r3, r3
 800ef14:	2b03      	cmp	r3, #3
 800ef16:	d114      	bne.n	800ef42 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef1e:	695b      	ldr	r3, [r3, #20]
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d00e      	beq.n	800ef42 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef2a:	695b      	ldr	r3, [r3, #20]
 800ef2c:	7afa      	ldrb	r2, [r7, #11]
 800ef2e:	4611      	mov	r1, r2
 800ef30:	68f8      	ldr	r0, [r7, #12]
 800ef32:	4798      	blx	r3
 800ef34:	4603      	mov	r3, r0
 800ef36:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ef38:	7dfb      	ldrb	r3, [r7, #23]
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d001      	beq.n	800ef42 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800ef3e:	7dfb      	ldrb	r3, [r7, #23]
 800ef40:	e000      	b.n	800ef44 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800ef42:	2300      	movs	r3, #0
}
 800ef44:	4618      	mov	r0, r3
 800ef46:	3718      	adds	r7, #24
 800ef48:	46bd      	mov	sp, r7
 800ef4a:	bd80      	pop	{r7, pc}

0800ef4c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ef4c:	b580      	push	{r7, lr}
 800ef4e:	b082      	sub	sp, #8
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	2201      	movs	r2, #1
 800ef58:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	2200      	movs	r2, #0
 800ef60:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	2200      	movs	r2, #0
 800ef68:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	2200      	movs	r2, #0
 800ef6e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d101      	bne.n	800ef80 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800ef7c:	2303      	movs	r3, #3
 800ef7e:	e02f      	b.n	800efe0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d00f      	beq.n	800efaa <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef90:	685b      	ldr	r3, [r3, #4]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d009      	beq.n	800efaa <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef9c:	685b      	ldr	r3, [r3, #4]
 800ef9e:	687a      	ldr	r2, [r7, #4]
 800efa0:	6852      	ldr	r2, [r2, #4]
 800efa2:	b2d2      	uxtb	r2, r2
 800efa4:	4611      	mov	r1, r2
 800efa6:	6878      	ldr	r0, [r7, #4]
 800efa8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800efaa:	2340      	movs	r3, #64	@ 0x40
 800efac:	2200      	movs	r2, #0
 800efae:	2100      	movs	r1, #0
 800efb0:	6878      	ldr	r0, [r7, #4]
 800efb2:	f001 fa9a 	bl	80104ea <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	2201      	movs	r2, #1
 800efba:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	2240      	movs	r2, #64	@ 0x40
 800efc2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800efc6:	2340      	movs	r3, #64	@ 0x40
 800efc8:	2200      	movs	r2, #0
 800efca:	2180      	movs	r1, #128	@ 0x80
 800efcc:	6878      	ldr	r0, [r7, #4]
 800efce:	f001 fa8c 	bl	80104ea <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	2201      	movs	r2, #1
 800efd6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	2240      	movs	r2, #64	@ 0x40
 800efdc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800efde:	2300      	movs	r3, #0
}
 800efe0:	4618      	mov	r0, r3
 800efe2:	3708      	adds	r7, #8
 800efe4:	46bd      	mov	sp, r7
 800efe6:	bd80      	pop	{r7, pc}

0800efe8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800efe8:	b480      	push	{r7}
 800efea:	b083      	sub	sp, #12
 800efec:	af00      	add	r7, sp, #0
 800efee:	6078      	str	r0, [r7, #4]
 800eff0:	460b      	mov	r3, r1
 800eff2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	78fa      	ldrb	r2, [r7, #3]
 800eff8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800effa:	2300      	movs	r3, #0
}
 800effc:	4618      	mov	r0, r3
 800effe:	370c      	adds	r7, #12
 800f000:	46bd      	mov	sp, r7
 800f002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f006:	4770      	bx	lr

0800f008 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f008:	b480      	push	{r7}
 800f00a:	b083      	sub	sp, #12
 800f00c:	af00      	add	r7, sp, #0
 800f00e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f016:	b2da      	uxtb	r2, r3
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	2204      	movs	r2, #4
 800f022:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800f026:	2300      	movs	r3, #0
}
 800f028:	4618      	mov	r0, r3
 800f02a:	370c      	adds	r7, #12
 800f02c:	46bd      	mov	sp, r7
 800f02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f032:	4770      	bx	lr

0800f034 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800f034:	b480      	push	{r7}
 800f036:	b083      	sub	sp, #12
 800f038:	af00      	add	r7, sp, #0
 800f03a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f042:	b2db      	uxtb	r3, r3
 800f044:	2b04      	cmp	r3, #4
 800f046:	d106      	bne.n	800f056 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800f04e:	b2da      	uxtb	r2, r3
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800f056:	2300      	movs	r3, #0
}
 800f058:	4618      	mov	r0, r3
 800f05a:	370c      	adds	r7, #12
 800f05c:	46bd      	mov	sp, r7
 800f05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f062:	4770      	bx	lr

0800f064 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800f064:	b580      	push	{r7, lr}
 800f066:	b082      	sub	sp, #8
 800f068:	af00      	add	r7, sp, #0
 800f06a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f072:	2b00      	cmp	r3, #0
 800f074:	d101      	bne.n	800f07a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800f076:	2303      	movs	r3, #3
 800f078:	e012      	b.n	800f0a0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f080:	b2db      	uxtb	r3, r3
 800f082:	2b03      	cmp	r3, #3
 800f084:	d10b      	bne.n	800f09e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f08c:	69db      	ldr	r3, [r3, #28]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d005      	beq.n	800f09e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f098:	69db      	ldr	r3, [r3, #28]
 800f09a:	6878      	ldr	r0, [r7, #4]
 800f09c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f09e:	2300      	movs	r3, #0
}
 800f0a0:	4618      	mov	r0, r3
 800f0a2:	3708      	adds	r7, #8
 800f0a4:	46bd      	mov	sp, r7
 800f0a6:	bd80      	pop	{r7, pc}

0800f0a8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f0a8:	b480      	push	{r7}
 800f0aa:	b087      	sub	sp, #28
 800f0ac:	af00      	add	r7, sp, #0
 800f0ae:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f0b4:	697b      	ldr	r3, [r7, #20]
 800f0b6:	781b      	ldrb	r3, [r3, #0]
 800f0b8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f0ba:	697b      	ldr	r3, [r7, #20]
 800f0bc:	3301      	adds	r3, #1
 800f0be:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f0c0:	697b      	ldr	r3, [r7, #20]
 800f0c2:	781b      	ldrb	r3, [r3, #0]
 800f0c4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f0c6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800f0ca:	021b      	lsls	r3, r3, #8
 800f0cc:	b21a      	sxth	r2, r3
 800f0ce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f0d2:	4313      	orrs	r3, r2
 800f0d4:	b21b      	sxth	r3, r3
 800f0d6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f0d8:	89fb      	ldrh	r3, [r7, #14]
}
 800f0da:	4618      	mov	r0, r3
 800f0dc:	371c      	adds	r7, #28
 800f0de:	46bd      	mov	sp, r7
 800f0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0e4:	4770      	bx	lr
	...

0800f0e8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f0e8:	b580      	push	{r7, lr}
 800f0ea:	b084      	sub	sp, #16
 800f0ec:	af00      	add	r7, sp, #0
 800f0ee:	6078      	str	r0, [r7, #4]
 800f0f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f0f2:	2300      	movs	r3, #0
 800f0f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f0f6:	683b      	ldr	r3, [r7, #0]
 800f0f8:	781b      	ldrb	r3, [r3, #0]
 800f0fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f0fe:	2b40      	cmp	r3, #64	@ 0x40
 800f100:	d005      	beq.n	800f10e <USBD_StdDevReq+0x26>
 800f102:	2b40      	cmp	r3, #64	@ 0x40
 800f104:	d853      	bhi.n	800f1ae <USBD_StdDevReq+0xc6>
 800f106:	2b00      	cmp	r3, #0
 800f108:	d00b      	beq.n	800f122 <USBD_StdDevReq+0x3a>
 800f10a:	2b20      	cmp	r3, #32
 800f10c:	d14f      	bne.n	800f1ae <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f114:	689b      	ldr	r3, [r3, #8]
 800f116:	6839      	ldr	r1, [r7, #0]
 800f118:	6878      	ldr	r0, [r7, #4]
 800f11a:	4798      	blx	r3
 800f11c:	4603      	mov	r3, r0
 800f11e:	73fb      	strb	r3, [r7, #15]
      break;
 800f120:	e04a      	b.n	800f1b8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f122:	683b      	ldr	r3, [r7, #0]
 800f124:	785b      	ldrb	r3, [r3, #1]
 800f126:	2b09      	cmp	r3, #9
 800f128:	d83b      	bhi.n	800f1a2 <USBD_StdDevReq+0xba>
 800f12a:	a201      	add	r2, pc, #4	@ (adr r2, 800f130 <USBD_StdDevReq+0x48>)
 800f12c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f130:	0800f185 	.word	0x0800f185
 800f134:	0800f199 	.word	0x0800f199
 800f138:	0800f1a3 	.word	0x0800f1a3
 800f13c:	0800f18f 	.word	0x0800f18f
 800f140:	0800f1a3 	.word	0x0800f1a3
 800f144:	0800f163 	.word	0x0800f163
 800f148:	0800f159 	.word	0x0800f159
 800f14c:	0800f1a3 	.word	0x0800f1a3
 800f150:	0800f17b 	.word	0x0800f17b
 800f154:	0800f16d 	.word	0x0800f16d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f158:	6839      	ldr	r1, [r7, #0]
 800f15a:	6878      	ldr	r0, [r7, #4]
 800f15c:	f000 f9de 	bl	800f51c <USBD_GetDescriptor>
          break;
 800f160:	e024      	b.n	800f1ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f162:	6839      	ldr	r1, [r7, #0]
 800f164:	6878      	ldr	r0, [r7, #4]
 800f166:	f000 fb6d 	bl	800f844 <USBD_SetAddress>
          break;
 800f16a:	e01f      	b.n	800f1ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f16c:	6839      	ldr	r1, [r7, #0]
 800f16e:	6878      	ldr	r0, [r7, #4]
 800f170:	f000 fbac 	bl	800f8cc <USBD_SetConfig>
 800f174:	4603      	mov	r3, r0
 800f176:	73fb      	strb	r3, [r7, #15]
          break;
 800f178:	e018      	b.n	800f1ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f17a:	6839      	ldr	r1, [r7, #0]
 800f17c:	6878      	ldr	r0, [r7, #4]
 800f17e:	f000 fc4b 	bl	800fa18 <USBD_GetConfig>
          break;
 800f182:	e013      	b.n	800f1ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f184:	6839      	ldr	r1, [r7, #0]
 800f186:	6878      	ldr	r0, [r7, #4]
 800f188:	f000 fc7c 	bl	800fa84 <USBD_GetStatus>
          break;
 800f18c:	e00e      	b.n	800f1ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f18e:	6839      	ldr	r1, [r7, #0]
 800f190:	6878      	ldr	r0, [r7, #4]
 800f192:	f000 fcab 	bl	800faec <USBD_SetFeature>
          break;
 800f196:	e009      	b.n	800f1ac <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f198:	6839      	ldr	r1, [r7, #0]
 800f19a:	6878      	ldr	r0, [r7, #4]
 800f19c:	f000 fcba 	bl	800fb14 <USBD_ClrFeature>
          break;
 800f1a0:	e004      	b.n	800f1ac <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800f1a2:	6839      	ldr	r1, [r7, #0]
 800f1a4:	6878      	ldr	r0, [r7, #4]
 800f1a6:	f000 fd11 	bl	800fbcc <USBD_CtlError>
          break;
 800f1aa:	bf00      	nop
      }
      break;
 800f1ac:	e004      	b.n	800f1b8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800f1ae:	6839      	ldr	r1, [r7, #0]
 800f1b0:	6878      	ldr	r0, [r7, #4]
 800f1b2:	f000 fd0b 	bl	800fbcc <USBD_CtlError>
      break;
 800f1b6:	bf00      	nop
  }

  return ret;
 800f1b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f1ba:	4618      	mov	r0, r3
 800f1bc:	3710      	adds	r7, #16
 800f1be:	46bd      	mov	sp, r7
 800f1c0:	bd80      	pop	{r7, pc}
 800f1c2:	bf00      	nop

0800f1c4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f1c4:	b580      	push	{r7, lr}
 800f1c6:	b084      	sub	sp, #16
 800f1c8:	af00      	add	r7, sp, #0
 800f1ca:	6078      	str	r0, [r7, #4]
 800f1cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f1ce:	2300      	movs	r3, #0
 800f1d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f1d2:	683b      	ldr	r3, [r7, #0]
 800f1d4:	781b      	ldrb	r3, [r3, #0]
 800f1d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f1da:	2b40      	cmp	r3, #64	@ 0x40
 800f1dc:	d005      	beq.n	800f1ea <USBD_StdItfReq+0x26>
 800f1de:	2b40      	cmp	r3, #64	@ 0x40
 800f1e0:	d82f      	bhi.n	800f242 <USBD_StdItfReq+0x7e>
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d001      	beq.n	800f1ea <USBD_StdItfReq+0x26>
 800f1e6:	2b20      	cmp	r3, #32
 800f1e8:	d12b      	bne.n	800f242 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1f0:	b2db      	uxtb	r3, r3
 800f1f2:	3b01      	subs	r3, #1
 800f1f4:	2b02      	cmp	r3, #2
 800f1f6:	d81d      	bhi.n	800f234 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f1f8:	683b      	ldr	r3, [r7, #0]
 800f1fa:	889b      	ldrh	r3, [r3, #4]
 800f1fc:	b2db      	uxtb	r3, r3
 800f1fe:	2b01      	cmp	r3, #1
 800f200:	d813      	bhi.n	800f22a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f208:	689b      	ldr	r3, [r3, #8]
 800f20a:	6839      	ldr	r1, [r7, #0]
 800f20c:	6878      	ldr	r0, [r7, #4]
 800f20e:	4798      	blx	r3
 800f210:	4603      	mov	r3, r0
 800f212:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f214:	683b      	ldr	r3, [r7, #0]
 800f216:	88db      	ldrh	r3, [r3, #6]
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d110      	bne.n	800f23e <USBD_StdItfReq+0x7a>
 800f21c:	7bfb      	ldrb	r3, [r7, #15]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d10d      	bne.n	800f23e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f222:	6878      	ldr	r0, [r7, #4]
 800f224:	f000 fd9d 	bl	800fd62 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f228:	e009      	b.n	800f23e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800f22a:	6839      	ldr	r1, [r7, #0]
 800f22c:	6878      	ldr	r0, [r7, #4]
 800f22e:	f000 fccd 	bl	800fbcc <USBD_CtlError>
          break;
 800f232:	e004      	b.n	800f23e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800f234:	6839      	ldr	r1, [r7, #0]
 800f236:	6878      	ldr	r0, [r7, #4]
 800f238:	f000 fcc8 	bl	800fbcc <USBD_CtlError>
          break;
 800f23c:	e000      	b.n	800f240 <USBD_StdItfReq+0x7c>
          break;
 800f23e:	bf00      	nop
      }
      break;
 800f240:	e004      	b.n	800f24c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800f242:	6839      	ldr	r1, [r7, #0]
 800f244:	6878      	ldr	r0, [r7, #4]
 800f246:	f000 fcc1 	bl	800fbcc <USBD_CtlError>
      break;
 800f24a:	bf00      	nop
  }

  return ret;
 800f24c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f24e:	4618      	mov	r0, r3
 800f250:	3710      	adds	r7, #16
 800f252:	46bd      	mov	sp, r7
 800f254:	bd80      	pop	{r7, pc}

0800f256 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f256:	b580      	push	{r7, lr}
 800f258:	b084      	sub	sp, #16
 800f25a:	af00      	add	r7, sp, #0
 800f25c:	6078      	str	r0, [r7, #4]
 800f25e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800f260:	2300      	movs	r3, #0
 800f262:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800f264:	683b      	ldr	r3, [r7, #0]
 800f266:	889b      	ldrh	r3, [r3, #4]
 800f268:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f26a:	683b      	ldr	r3, [r7, #0]
 800f26c:	781b      	ldrb	r3, [r3, #0]
 800f26e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f272:	2b40      	cmp	r3, #64	@ 0x40
 800f274:	d007      	beq.n	800f286 <USBD_StdEPReq+0x30>
 800f276:	2b40      	cmp	r3, #64	@ 0x40
 800f278:	f200 8145 	bhi.w	800f506 <USBD_StdEPReq+0x2b0>
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d00c      	beq.n	800f29a <USBD_StdEPReq+0x44>
 800f280:	2b20      	cmp	r3, #32
 800f282:	f040 8140 	bne.w	800f506 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f28c:	689b      	ldr	r3, [r3, #8]
 800f28e:	6839      	ldr	r1, [r7, #0]
 800f290:	6878      	ldr	r0, [r7, #4]
 800f292:	4798      	blx	r3
 800f294:	4603      	mov	r3, r0
 800f296:	73fb      	strb	r3, [r7, #15]
      break;
 800f298:	e13a      	b.n	800f510 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f29a:	683b      	ldr	r3, [r7, #0]
 800f29c:	785b      	ldrb	r3, [r3, #1]
 800f29e:	2b03      	cmp	r3, #3
 800f2a0:	d007      	beq.n	800f2b2 <USBD_StdEPReq+0x5c>
 800f2a2:	2b03      	cmp	r3, #3
 800f2a4:	f300 8129 	bgt.w	800f4fa <USBD_StdEPReq+0x2a4>
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d07f      	beq.n	800f3ac <USBD_StdEPReq+0x156>
 800f2ac:	2b01      	cmp	r3, #1
 800f2ae:	d03c      	beq.n	800f32a <USBD_StdEPReq+0xd4>
 800f2b0:	e123      	b.n	800f4fa <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f2b8:	b2db      	uxtb	r3, r3
 800f2ba:	2b02      	cmp	r3, #2
 800f2bc:	d002      	beq.n	800f2c4 <USBD_StdEPReq+0x6e>
 800f2be:	2b03      	cmp	r3, #3
 800f2c0:	d016      	beq.n	800f2f0 <USBD_StdEPReq+0x9a>
 800f2c2:	e02c      	b.n	800f31e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f2c4:	7bbb      	ldrb	r3, [r7, #14]
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d00d      	beq.n	800f2e6 <USBD_StdEPReq+0x90>
 800f2ca:	7bbb      	ldrb	r3, [r7, #14]
 800f2cc:	2b80      	cmp	r3, #128	@ 0x80
 800f2ce:	d00a      	beq.n	800f2e6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f2d0:	7bbb      	ldrb	r3, [r7, #14]
 800f2d2:	4619      	mov	r1, r3
 800f2d4:	6878      	ldr	r0, [r7, #4]
 800f2d6:	f001 f94d 	bl	8010574 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f2da:	2180      	movs	r1, #128	@ 0x80
 800f2dc:	6878      	ldr	r0, [r7, #4]
 800f2de:	f001 f949 	bl	8010574 <USBD_LL_StallEP>
 800f2e2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f2e4:	e020      	b.n	800f328 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800f2e6:	6839      	ldr	r1, [r7, #0]
 800f2e8:	6878      	ldr	r0, [r7, #4]
 800f2ea:	f000 fc6f 	bl	800fbcc <USBD_CtlError>
              break;
 800f2ee:	e01b      	b.n	800f328 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f2f0:	683b      	ldr	r3, [r7, #0]
 800f2f2:	885b      	ldrh	r3, [r3, #2]
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d10e      	bne.n	800f316 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f2f8:	7bbb      	ldrb	r3, [r7, #14]
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d00b      	beq.n	800f316 <USBD_StdEPReq+0xc0>
 800f2fe:	7bbb      	ldrb	r3, [r7, #14]
 800f300:	2b80      	cmp	r3, #128	@ 0x80
 800f302:	d008      	beq.n	800f316 <USBD_StdEPReq+0xc0>
 800f304:	683b      	ldr	r3, [r7, #0]
 800f306:	88db      	ldrh	r3, [r3, #6]
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d104      	bne.n	800f316 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f30c:	7bbb      	ldrb	r3, [r7, #14]
 800f30e:	4619      	mov	r1, r3
 800f310:	6878      	ldr	r0, [r7, #4]
 800f312:	f001 f92f 	bl	8010574 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f316:	6878      	ldr	r0, [r7, #4]
 800f318:	f000 fd23 	bl	800fd62 <USBD_CtlSendStatus>

              break;
 800f31c:	e004      	b.n	800f328 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800f31e:	6839      	ldr	r1, [r7, #0]
 800f320:	6878      	ldr	r0, [r7, #4]
 800f322:	f000 fc53 	bl	800fbcc <USBD_CtlError>
              break;
 800f326:	bf00      	nop
          }
          break;
 800f328:	e0ec      	b.n	800f504 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f330:	b2db      	uxtb	r3, r3
 800f332:	2b02      	cmp	r3, #2
 800f334:	d002      	beq.n	800f33c <USBD_StdEPReq+0xe6>
 800f336:	2b03      	cmp	r3, #3
 800f338:	d016      	beq.n	800f368 <USBD_StdEPReq+0x112>
 800f33a:	e030      	b.n	800f39e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f33c:	7bbb      	ldrb	r3, [r7, #14]
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d00d      	beq.n	800f35e <USBD_StdEPReq+0x108>
 800f342:	7bbb      	ldrb	r3, [r7, #14]
 800f344:	2b80      	cmp	r3, #128	@ 0x80
 800f346:	d00a      	beq.n	800f35e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f348:	7bbb      	ldrb	r3, [r7, #14]
 800f34a:	4619      	mov	r1, r3
 800f34c:	6878      	ldr	r0, [r7, #4]
 800f34e:	f001 f911 	bl	8010574 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f352:	2180      	movs	r1, #128	@ 0x80
 800f354:	6878      	ldr	r0, [r7, #4]
 800f356:	f001 f90d 	bl	8010574 <USBD_LL_StallEP>
 800f35a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f35c:	e025      	b.n	800f3aa <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800f35e:	6839      	ldr	r1, [r7, #0]
 800f360:	6878      	ldr	r0, [r7, #4]
 800f362:	f000 fc33 	bl	800fbcc <USBD_CtlError>
              break;
 800f366:	e020      	b.n	800f3aa <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f368:	683b      	ldr	r3, [r7, #0]
 800f36a:	885b      	ldrh	r3, [r3, #2]
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d11b      	bne.n	800f3a8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f370:	7bbb      	ldrb	r3, [r7, #14]
 800f372:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f376:	2b00      	cmp	r3, #0
 800f378:	d004      	beq.n	800f384 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f37a:	7bbb      	ldrb	r3, [r7, #14]
 800f37c:	4619      	mov	r1, r3
 800f37e:	6878      	ldr	r0, [r7, #4]
 800f380:	f001 f917 	bl	80105b2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f384:	6878      	ldr	r0, [r7, #4]
 800f386:	f000 fcec 	bl	800fd62 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f390:	689b      	ldr	r3, [r3, #8]
 800f392:	6839      	ldr	r1, [r7, #0]
 800f394:	6878      	ldr	r0, [r7, #4]
 800f396:	4798      	blx	r3
 800f398:	4603      	mov	r3, r0
 800f39a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800f39c:	e004      	b.n	800f3a8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800f39e:	6839      	ldr	r1, [r7, #0]
 800f3a0:	6878      	ldr	r0, [r7, #4]
 800f3a2:	f000 fc13 	bl	800fbcc <USBD_CtlError>
              break;
 800f3a6:	e000      	b.n	800f3aa <USBD_StdEPReq+0x154>
              break;
 800f3a8:	bf00      	nop
          }
          break;
 800f3aa:	e0ab      	b.n	800f504 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f3b2:	b2db      	uxtb	r3, r3
 800f3b4:	2b02      	cmp	r3, #2
 800f3b6:	d002      	beq.n	800f3be <USBD_StdEPReq+0x168>
 800f3b8:	2b03      	cmp	r3, #3
 800f3ba:	d032      	beq.n	800f422 <USBD_StdEPReq+0x1cc>
 800f3bc:	e097      	b.n	800f4ee <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f3be:	7bbb      	ldrb	r3, [r7, #14]
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d007      	beq.n	800f3d4 <USBD_StdEPReq+0x17e>
 800f3c4:	7bbb      	ldrb	r3, [r7, #14]
 800f3c6:	2b80      	cmp	r3, #128	@ 0x80
 800f3c8:	d004      	beq.n	800f3d4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800f3ca:	6839      	ldr	r1, [r7, #0]
 800f3cc:	6878      	ldr	r0, [r7, #4]
 800f3ce:	f000 fbfd 	bl	800fbcc <USBD_CtlError>
                break;
 800f3d2:	e091      	b.n	800f4f8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f3d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	da0b      	bge.n	800f3f4 <USBD_StdEPReq+0x19e>
 800f3dc:	7bbb      	ldrb	r3, [r7, #14]
 800f3de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f3e2:	4613      	mov	r3, r2
 800f3e4:	009b      	lsls	r3, r3, #2
 800f3e6:	4413      	add	r3, r2
 800f3e8:	009b      	lsls	r3, r3, #2
 800f3ea:	3310      	adds	r3, #16
 800f3ec:	687a      	ldr	r2, [r7, #4]
 800f3ee:	4413      	add	r3, r2
 800f3f0:	3304      	adds	r3, #4
 800f3f2:	e00b      	b.n	800f40c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f3f4:	7bbb      	ldrb	r3, [r7, #14]
 800f3f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f3fa:	4613      	mov	r3, r2
 800f3fc:	009b      	lsls	r3, r3, #2
 800f3fe:	4413      	add	r3, r2
 800f400:	009b      	lsls	r3, r3, #2
 800f402:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f406:	687a      	ldr	r2, [r7, #4]
 800f408:	4413      	add	r3, r2
 800f40a:	3304      	adds	r3, #4
 800f40c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f40e:	68bb      	ldr	r3, [r7, #8]
 800f410:	2200      	movs	r2, #0
 800f412:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f414:	68bb      	ldr	r3, [r7, #8]
 800f416:	2202      	movs	r2, #2
 800f418:	4619      	mov	r1, r3
 800f41a:	6878      	ldr	r0, [r7, #4]
 800f41c:	f000 fc47 	bl	800fcae <USBD_CtlSendData>
              break;
 800f420:	e06a      	b.n	800f4f8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f422:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f426:	2b00      	cmp	r3, #0
 800f428:	da11      	bge.n	800f44e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f42a:	7bbb      	ldrb	r3, [r7, #14]
 800f42c:	f003 020f 	and.w	r2, r3, #15
 800f430:	6879      	ldr	r1, [r7, #4]
 800f432:	4613      	mov	r3, r2
 800f434:	009b      	lsls	r3, r3, #2
 800f436:	4413      	add	r3, r2
 800f438:	009b      	lsls	r3, r3, #2
 800f43a:	440b      	add	r3, r1
 800f43c:	3324      	adds	r3, #36	@ 0x24
 800f43e:	881b      	ldrh	r3, [r3, #0]
 800f440:	2b00      	cmp	r3, #0
 800f442:	d117      	bne.n	800f474 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f444:	6839      	ldr	r1, [r7, #0]
 800f446:	6878      	ldr	r0, [r7, #4]
 800f448:	f000 fbc0 	bl	800fbcc <USBD_CtlError>
                  break;
 800f44c:	e054      	b.n	800f4f8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f44e:	7bbb      	ldrb	r3, [r7, #14]
 800f450:	f003 020f 	and.w	r2, r3, #15
 800f454:	6879      	ldr	r1, [r7, #4]
 800f456:	4613      	mov	r3, r2
 800f458:	009b      	lsls	r3, r3, #2
 800f45a:	4413      	add	r3, r2
 800f45c:	009b      	lsls	r3, r3, #2
 800f45e:	440b      	add	r3, r1
 800f460:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f464:	881b      	ldrh	r3, [r3, #0]
 800f466:	2b00      	cmp	r3, #0
 800f468:	d104      	bne.n	800f474 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f46a:	6839      	ldr	r1, [r7, #0]
 800f46c:	6878      	ldr	r0, [r7, #4]
 800f46e:	f000 fbad 	bl	800fbcc <USBD_CtlError>
                  break;
 800f472:	e041      	b.n	800f4f8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f474:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f478:	2b00      	cmp	r3, #0
 800f47a:	da0b      	bge.n	800f494 <USBD_StdEPReq+0x23e>
 800f47c:	7bbb      	ldrb	r3, [r7, #14]
 800f47e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f482:	4613      	mov	r3, r2
 800f484:	009b      	lsls	r3, r3, #2
 800f486:	4413      	add	r3, r2
 800f488:	009b      	lsls	r3, r3, #2
 800f48a:	3310      	adds	r3, #16
 800f48c:	687a      	ldr	r2, [r7, #4]
 800f48e:	4413      	add	r3, r2
 800f490:	3304      	adds	r3, #4
 800f492:	e00b      	b.n	800f4ac <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f494:	7bbb      	ldrb	r3, [r7, #14]
 800f496:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f49a:	4613      	mov	r3, r2
 800f49c:	009b      	lsls	r3, r3, #2
 800f49e:	4413      	add	r3, r2
 800f4a0:	009b      	lsls	r3, r3, #2
 800f4a2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f4a6:	687a      	ldr	r2, [r7, #4]
 800f4a8:	4413      	add	r3, r2
 800f4aa:	3304      	adds	r3, #4
 800f4ac:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f4ae:	7bbb      	ldrb	r3, [r7, #14]
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d002      	beq.n	800f4ba <USBD_StdEPReq+0x264>
 800f4b4:	7bbb      	ldrb	r3, [r7, #14]
 800f4b6:	2b80      	cmp	r3, #128	@ 0x80
 800f4b8:	d103      	bne.n	800f4c2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800f4ba:	68bb      	ldr	r3, [r7, #8]
 800f4bc:	2200      	movs	r2, #0
 800f4be:	601a      	str	r2, [r3, #0]
 800f4c0:	e00e      	b.n	800f4e0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f4c2:	7bbb      	ldrb	r3, [r7, #14]
 800f4c4:	4619      	mov	r1, r3
 800f4c6:	6878      	ldr	r0, [r7, #4]
 800f4c8:	f001 f892 	bl	80105f0 <USBD_LL_IsStallEP>
 800f4cc:	4603      	mov	r3, r0
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d003      	beq.n	800f4da <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800f4d2:	68bb      	ldr	r3, [r7, #8]
 800f4d4:	2201      	movs	r2, #1
 800f4d6:	601a      	str	r2, [r3, #0]
 800f4d8:	e002      	b.n	800f4e0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800f4da:	68bb      	ldr	r3, [r7, #8]
 800f4dc:	2200      	movs	r2, #0
 800f4de:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f4e0:	68bb      	ldr	r3, [r7, #8]
 800f4e2:	2202      	movs	r2, #2
 800f4e4:	4619      	mov	r1, r3
 800f4e6:	6878      	ldr	r0, [r7, #4]
 800f4e8:	f000 fbe1 	bl	800fcae <USBD_CtlSendData>
              break;
 800f4ec:	e004      	b.n	800f4f8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800f4ee:	6839      	ldr	r1, [r7, #0]
 800f4f0:	6878      	ldr	r0, [r7, #4]
 800f4f2:	f000 fb6b 	bl	800fbcc <USBD_CtlError>
              break;
 800f4f6:	bf00      	nop
          }
          break;
 800f4f8:	e004      	b.n	800f504 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800f4fa:	6839      	ldr	r1, [r7, #0]
 800f4fc:	6878      	ldr	r0, [r7, #4]
 800f4fe:	f000 fb65 	bl	800fbcc <USBD_CtlError>
          break;
 800f502:	bf00      	nop
      }
      break;
 800f504:	e004      	b.n	800f510 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800f506:	6839      	ldr	r1, [r7, #0]
 800f508:	6878      	ldr	r0, [r7, #4]
 800f50a:	f000 fb5f 	bl	800fbcc <USBD_CtlError>
      break;
 800f50e:	bf00      	nop
  }

  return ret;
 800f510:	7bfb      	ldrb	r3, [r7, #15]
}
 800f512:	4618      	mov	r0, r3
 800f514:	3710      	adds	r7, #16
 800f516:	46bd      	mov	sp, r7
 800f518:	bd80      	pop	{r7, pc}
	...

0800f51c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f51c:	b580      	push	{r7, lr}
 800f51e:	b084      	sub	sp, #16
 800f520:	af00      	add	r7, sp, #0
 800f522:	6078      	str	r0, [r7, #4]
 800f524:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f526:	2300      	movs	r3, #0
 800f528:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f52a:	2300      	movs	r3, #0
 800f52c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f52e:	2300      	movs	r3, #0
 800f530:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f532:	683b      	ldr	r3, [r7, #0]
 800f534:	885b      	ldrh	r3, [r3, #2]
 800f536:	0a1b      	lsrs	r3, r3, #8
 800f538:	b29b      	uxth	r3, r3
 800f53a:	3b01      	subs	r3, #1
 800f53c:	2b0e      	cmp	r3, #14
 800f53e:	f200 8152 	bhi.w	800f7e6 <USBD_GetDescriptor+0x2ca>
 800f542:	a201      	add	r2, pc, #4	@ (adr r2, 800f548 <USBD_GetDescriptor+0x2c>)
 800f544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f548:	0800f5b9 	.word	0x0800f5b9
 800f54c:	0800f5d1 	.word	0x0800f5d1
 800f550:	0800f611 	.word	0x0800f611
 800f554:	0800f7e7 	.word	0x0800f7e7
 800f558:	0800f7e7 	.word	0x0800f7e7
 800f55c:	0800f787 	.word	0x0800f787
 800f560:	0800f7b3 	.word	0x0800f7b3
 800f564:	0800f7e7 	.word	0x0800f7e7
 800f568:	0800f7e7 	.word	0x0800f7e7
 800f56c:	0800f7e7 	.word	0x0800f7e7
 800f570:	0800f7e7 	.word	0x0800f7e7
 800f574:	0800f7e7 	.word	0x0800f7e7
 800f578:	0800f7e7 	.word	0x0800f7e7
 800f57c:	0800f7e7 	.word	0x0800f7e7
 800f580:	0800f585 	.word	0x0800f585
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f58a:	69db      	ldr	r3, [r3, #28]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d00b      	beq.n	800f5a8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f596:	69db      	ldr	r3, [r3, #28]
 800f598:	687a      	ldr	r2, [r7, #4]
 800f59a:	7c12      	ldrb	r2, [r2, #16]
 800f59c:	f107 0108 	add.w	r1, r7, #8
 800f5a0:	4610      	mov	r0, r2
 800f5a2:	4798      	blx	r3
 800f5a4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f5a6:	e126      	b.n	800f7f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f5a8:	6839      	ldr	r1, [r7, #0]
 800f5aa:	6878      	ldr	r0, [r7, #4]
 800f5ac:	f000 fb0e 	bl	800fbcc <USBD_CtlError>
        err++;
 800f5b0:	7afb      	ldrb	r3, [r7, #11]
 800f5b2:	3301      	adds	r3, #1
 800f5b4:	72fb      	strb	r3, [r7, #11]
      break;
 800f5b6:	e11e      	b.n	800f7f6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	687a      	ldr	r2, [r7, #4]
 800f5c2:	7c12      	ldrb	r2, [r2, #16]
 800f5c4:	f107 0108 	add.w	r1, r7, #8
 800f5c8:	4610      	mov	r0, r2
 800f5ca:	4798      	blx	r3
 800f5cc:	60f8      	str	r0, [r7, #12]
      break;
 800f5ce:	e112      	b.n	800f7f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	7c1b      	ldrb	r3, [r3, #16]
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d10d      	bne.n	800f5f4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f5de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f5e0:	f107 0208 	add.w	r2, r7, #8
 800f5e4:	4610      	mov	r0, r2
 800f5e6:	4798      	blx	r3
 800f5e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	3301      	adds	r3, #1
 800f5ee:	2202      	movs	r2, #2
 800f5f0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f5f2:	e100      	b.n	800f7f6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f5fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f5fc:	f107 0208 	add.w	r2, r7, #8
 800f600:	4610      	mov	r0, r2
 800f602:	4798      	blx	r3
 800f604:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	3301      	adds	r3, #1
 800f60a:	2202      	movs	r2, #2
 800f60c:	701a      	strb	r2, [r3, #0]
      break;
 800f60e:	e0f2      	b.n	800f7f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f610:	683b      	ldr	r3, [r7, #0]
 800f612:	885b      	ldrh	r3, [r3, #2]
 800f614:	b2db      	uxtb	r3, r3
 800f616:	2b05      	cmp	r3, #5
 800f618:	f200 80ac 	bhi.w	800f774 <USBD_GetDescriptor+0x258>
 800f61c:	a201      	add	r2, pc, #4	@ (adr r2, 800f624 <USBD_GetDescriptor+0x108>)
 800f61e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f622:	bf00      	nop
 800f624:	0800f63d 	.word	0x0800f63d
 800f628:	0800f671 	.word	0x0800f671
 800f62c:	0800f6a5 	.word	0x0800f6a5
 800f630:	0800f6d9 	.word	0x0800f6d9
 800f634:	0800f70d 	.word	0x0800f70d
 800f638:	0800f741 	.word	0x0800f741
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f642:	685b      	ldr	r3, [r3, #4]
 800f644:	2b00      	cmp	r3, #0
 800f646:	d00b      	beq.n	800f660 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f64e:	685b      	ldr	r3, [r3, #4]
 800f650:	687a      	ldr	r2, [r7, #4]
 800f652:	7c12      	ldrb	r2, [r2, #16]
 800f654:	f107 0108 	add.w	r1, r7, #8
 800f658:	4610      	mov	r0, r2
 800f65a:	4798      	blx	r3
 800f65c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f65e:	e091      	b.n	800f784 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f660:	6839      	ldr	r1, [r7, #0]
 800f662:	6878      	ldr	r0, [r7, #4]
 800f664:	f000 fab2 	bl	800fbcc <USBD_CtlError>
            err++;
 800f668:	7afb      	ldrb	r3, [r7, #11]
 800f66a:	3301      	adds	r3, #1
 800f66c:	72fb      	strb	r3, [r7, #11]
          break;
 800f66e:	e089      	b.n	800f784 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f676:	689b      	ldr	r3, [r3, #8]
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d00b      	beq.n	800f694 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f682:	689b      	ldr	r3, [r3, #8]
 800f684:	687a      	ldr	r2, [r7, #4]
 800f686:	7c12      	ldrb	r2, [r2, #16]
 800f688:	f107 0108 	add.w	r1, r7, #8
 800f68c:	4610      	mov	r0, r2
 800f68e:	4798      	blx	r3
 800f690:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f692:	e077      	b.n	800f784 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f694:	6839      	ldr	r1, [r7, #0]
 800f696:	6878      	ldr	r0, [r7, #4]
 800f698:	f000 fa98 	bl	800fbcc <USBD_CtlError>
            err++;
 800f69c:	7afb      	ldrb	r3, [r7, #11]
 800f69e:	3301      	adds	r3, #1
 800f6a0:	72fb      	strb	r3, [r7, #11]
          break;
 800f6a2:	e06f      	b.n	800f784 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6aa:	68db      	ldr	r3, [r3, #12]
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d00b      	beq.n	800f6c8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6b6:	68db      	ldr	r3, [r3, #12]
 800f6b8:	687a      	ldr	r2, [r7, #4]
 800f6ba:	7c12      	ldrb	r2, [r2, #16]
 800f6bc:	f107 0108 	add.w	r1, r7, #8
 800f6c0:	4610      	mov	r0, r2
 800f6c2:	4798      	blx	r3
 800f6c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f6c6:	e05d      	b.n	800f784 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f6c8:	6839      	ldr	r1, [r7, #0]
 800f6ca:	6878      	ldr	r0, [r7, #4]
 800f6cc:	f000 fa7e 	bl	800fbcc <USBD_CtlError>
            err++;
 800f6d0:	7afb      	ldrb	r3, [r7, #11]
 800f6d2:	3301      	adds	r3, #1
 800f6d4:	72fb      	strb	r3, [r7, #11]
          break;
 800f6d6:	e055      	b.n	800f784 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6de:	691b      	ldr	r3, [r3, #16]
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d00b      	beq.n	800f6fc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6ea:	691b      	ldr	r3, [r3, #16]
 800f6ec:	687a      	ldr	r2, [r7, #4]
 800f6ee:	7c12      	ldrb	r2, [r2, #16]
 800f6f0:	f107 0108 	add.w	r1, r7, #8
 800f6f4:	4610      	mov	r0, r2
 800f6f6:	4798      	blx	r3
 800f6f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f6fa:	e043      	b.n	800f784 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f6fc:	6839      	ldr	r1, [r7, #0]
 800f6fe:	6878      	ldr	r0, [r7, #4]
 800f700:	f000 fa64 	bl	800fbcc <USBD_CtlError>
            err++;
 800f704:	7afb      	ldrb	r3, [r7, #11]
 800f706:	3301      	adds	r3, #1
 800f708:	72fb      	strb	r3, [r7, #11]
          break;
 800f70a:	e03b      	b.n	800f784 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f712:	695b      	ldr	r3, [r3, #20]
 800f714:	2b00      	cmp	r3, #0
 800f716:	d00b      	beq.n	800f730 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f71e:	695b      	ldr	r3, [r3, #20]
 800f720:	687a      	ldr	r2, [r7, #4]
 800f722:	7c12      	ldrb	r2, [r2, #16]
 800f724:	f107 0108 	add.w	r1, r7, #8
 800f728:	4610      	mov	r0, r2
 800f72a:	4798      	blx	r3
 800f72c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f72e:	e029      	b.n	800f784 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f730:	6839      	ldr	r1, [r7, #0]
 800f732:	6878      	ldr	r0, [r7, #4]
 800f734:	f000 fa4a 	bl	800fbcc <USBD_CtlError>
            err++;
 800f738:	7afb      	ldrb	r3, [r7, #11]
 800f73a:	3301      	adds	r3, #1
 800f73c:	72fb      	strb	r3, [r7, #11]
          break;
 800f73e:	e021      	b.n	800f784 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f746:	699b      	ldr	r3, [r3, #24]
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d00b      	beq.n	800f764 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f752:	699b      	ldr	r3, [r3, #24]
 800f754:	687a      	ldr	r2, [r7, #4]
 800f756:	7c12      	ldrb	r2, [r2, #16]
 800f758:	f107 0108 	add.w	r1, r7, #8
 800f75c:	4610      	mov	r0, r2
 800f75e:	4798      	blx	r3
 800f760:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f762:	e00f      	b.n	800f784 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f764:	6839      	ldr	r1, [r7, #0]
 800f766:	6878      	ldr	r0, [r7, #4]
 800f768:	f000 fa30 	bl	800fbcc <USBD_CtlError>
            err++;
 800f76c:	7afb      	ldrb	r3, [r7, #11]
 800f76e:	3301      	adds	r3, #1
 800f770:	72fb      	strb	r3, [r7, #11]
          break;
 800f772:	e007      	b.n	800f784 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f774:	6839      	ldr	r1, [r7, #0]
 800f776:	6878      	ldr	r0, [r7, #4]
 800f778:	f000 fa28 	bl	800fbcc <USBD_CtlError>
          err++;
 800f77c:	7afb      	ldrb	r3, [r7, #11]
 800f77e:	3301      	adds	r3, #1
 800f780:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800f782:	bf00      	nop
      }
      break;
 800f784:	e037      	b.n	800f7f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	7c1b      	ldrb	r3, [r3, #16]
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d109      	bne.n	800f7a2 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f794:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f796:	f107 0208 	add.w	r2, r7, #8
 800f79a:	4610      	mov	r0, r2
 800f79c:	4798      	blx	r3
 800f79e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f7a0:	e029      	b.n	800f7f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f7a2:	6839      	ldr	r1, [r7, #0]
 800f7a4:	6878      	ldr	r0, [r7, #4]
 800f7a6:	f000 fa11 	bl	800fbcc <USBD_CtlError>
        err++;
 800f7aa:	7afb      	ldrb	r3, [r7, #11]
 800f7ac:	3301      	adds	r3, #1
 800f7ae:	72fb      	strb	r3, [r7, #11]
      break;
 800f7b0:	e021      	b.n	800f7f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	7c1b      	ldrb	r3, [r3, #16]
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d10d      	bne.n	800f7d6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f7c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f7c2:	f107 0208 	add.w	r2, r7, #8
 800f7c6:	4610      	mov	r0, r2
 800f7c8:	4798      	blx	r3
 800f7ca:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	3301      	adds	r3, #1
 800f7d0:	2207      	movs	r2, #7
 800f7d2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f7d4:	e00f      	b.n	800f7f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f7d6:	6839      	ldr	r1, [r7, #0]
 800f7d8:	6878      	ldr	r0, [r7, #4]
 800f7da:	f000 f9f7 	bl	800fbcc <USBD_CtlError>
        err++;
 800f7de:	7afb      	ldrb	r3, [r7, #11]
 800f7e0:	3301      	adds	r3, #1
 800f7e2:	72fb      	strb	r3, [r7, #11]
      break;
 800f7e4:	e007      	b.n	800f7f6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800f7e6:	6839      	ldr	r1, [r7, #0]
 800f7e8:	6878      	ldr	r0, [r7, #4]
 800f7ea:	f000 f9ef 	bl	800fbcc <USBD_CtlError>
      err++;
 800f7ee:	7afb      	ldrb	r3, [r7, #11]
 800f7f0:	3301      	adds	r3, #1
 800f7f2:	72fb      	strb	r3, [r7, #11]
      break;
 800f7f4:	bf00      	nop
  }

  if (err != 0U)
 800f7f6:	7afb      	ldrb	r3, [r7, #11]
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d11e      	bne.n	800f83a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800f7fc:	683b      	ldr	r3, [r7, #0]
 800f7fe:	88db      	ldrh	r3, [r3, #6]
 800f800:	2b00      	cmp	r3, #0
 800f802:	d016      	beq.n	800f832 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800f804:	893b      	ldrh	r3, [r7, #8]
 800f806:	2b00      	cmp	r3, #0
 800f808:	d00e      	beq.n	800f828 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800f80a:	683b      	ldr	r3, [r7, #0]
 800f80c:	88da      	ldrh	r2, [r3, #6]
 800f80e:	893b      	ldrh	r3, [r7, #8]
 800f810:	4293      	cmp	r3, r2
 800f812:	bf28      	it	cs
 800f814:	4613      	movcs	r3, r2
 800f816:	b29b      	uxth	r3, r3
 800f818:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f81a:	893b      	ldrh	r3, [r7, #8]
 800f81c:	461a      	mov	r2, r3
 800f81e:	68f9      	ldr	r1, [r7, #12]
 800f820:	6878      	ldr	r0, [r7, #4]
 800f822:	f000 fa44 	bl	800fcae <USBD_CtlSendData>
 800f826:	e009      	b.n	800f83c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f828:	6839      	ldr	r1, [r7, #0]
 800f82a:	6878      	ldr	r0, [r7, #4]
 800f82c:	f000 f9ce 	bl	800fbcc <USBD_CtlError>
 800f830:	e004      	b.n	800f83c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f832:	6878      	ldr	r0, [r7, #4]
 800f834:	f000 fa95 	bl	800fd62 <USBD_CtlSendStatus>
 800f838:	e000      	b.n	800f83c <USBD_GetDescriptor+0x320>
    return;
 800f83a:	bf00      	nop
  }
}
 800f83c:	3710      	adds	r7, #16
 800f83e:	46bd      	mov	sp, r7
 800f840:	bd80      	pop	{r7, pc}
 800f842:	bf00      	nop

0800f844 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f844:	b580      	push	{r7, lr}
 800f846:	b084      	sub	sp, #16
 800f848:	af00      	add	r7, sp, #0
 800f84a:	6078      	str	r0, [r7, #4]
 800f84c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f84e:	683b      	ldr	r3, [r7, #0]
 800f850:	889b      	ldrh	r3, [r3, #4]
 800f852:	2b00      	cmp	r3, #0
 800f854:	d131      	bne.n	800f8ba <USBD_SetAddress+0x76>
 800f856:	683b      	ldr	r3, [r7, #0]
 800f858:	88db      	ldrh	r3, [r3, #6]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d12d      	bne.n	800f8ba <USBD_SetAddress+0x76>
 800f85e:	683b      	ldr	r3, [r7, #0]
 800f860:	885b      	ldrh	r3, [r3, #2]
 800f862:	2b7f      	cmp	r3, #127	@ 0x7f
 800f864:	d829      	bhi.n	800f8ba <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f866:	683b      	ldr	r3, [r7, #0]
 800f868:	885b      	ldrh	r3, [r3, #2]
 800f86a:	b2db      	uxtb	r3, r3
 800f86c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f870:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f878:	b2db      	uxtb	r3, r3
 800f87a:	2b03      	cmp	r3, #3
 800f87c:	d104      	bne.n	800f888 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f87e:	6839      	ldr	r1, [r7, #0]
 800f880:	6878      	ldr	r0, [r7, #4]
 800f882:	f000 f9a3 	bl	800fbcc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f886:	e01d      	b.n	800f8c4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	7bfa      	ldrb	r2, [r7, #15]
 800f88c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f890:	7bfb      	ldrb	r3, [r7, #15]
 800f892:	4619      	mov	r1, r3
 800f894:	6878      	ldr	r0, [r7, #4]
 800f896:	f000 fed7 	bl	8010648 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f89a:	6878      	ldr	r0, [r7, #4]
 800f89c:	f000 fa61 	bl	800fd62 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f8a0:	7bfb      	ldrb	r3, [r7, #15]
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d004      	beq.n	800f8b0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	2202      	movs	r2, #2
 800f8aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f8ae:	e009      	b.n	800f8c4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	2201      	movs	r2, #1
 800f8b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f8b8:	e004      	b.n	800f8c4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f8ba:	6839      	ldr	r1, [r7, #0]
 800f8bc:	6878      	ldr	r0, [r7, #4]
 800f8be:	f000 f985 	bl	800fbcc <USBD_CtlError>
  }
}
 800f8c2:	bf00      	nop
 800f8c4:	bf00      	nop
 800f8c6:	3710      	adds	r7, #16
 800f8c8:	46bd      	mov	sp, r7
 800f8ca:	bd80      	pop	{r7, pc}

0800f8cc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	b084      	sub	sp, #16
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	6078      	str	r0, [r7, #4]
 800f8d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f8d6:	2300      	movs	r3, #0
 800f8d8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f8da:	683b      	ldr	r3, [r7, #0]
 800f8dc:	885b      	ldrh	r3, [r3, #2]
 800f8de:	b2da      	uxtb	r2, r3
 800f8e0:	4b4c      	ldr	r3, [pc, #304]	@ (800fa14 <USBD_SetConfig+0x148>)
 800f8e2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f8e4:	4b4b      	ldr	r3, [pc, #300]	@ (800fa14 <USBD_SetConfig+0x148>)
 800f8e6:	781b      	ldrb	r3, [r3, #0]
 800f8e8:	2b01      	cmp	r3, #1
 800f8ea:	d905      	bls.n	800f8f8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f8ec:	6839      	ldr	r1, [r7, #0]
 800f8ee:	6878      	ldr	r0, [r7, #4]
 800f8f0:	f000 f96c 	bl	800fbcc <USBD_CtlError>
    return USBD_FAIL;
 800f8f4:	2303      	movs	r3, #3
 800f8f6:	e088      	b.n	800fa0a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f8fe:	b2db      	uxtb	r3, r3
 800f900:	2b02      	cmp	r3, #2
 800f902:	d002      	beq.n	800f90a <USBD_SetConfig+0x3e>
 800f904:	2b03      	cmp	r3, #3
 800f906:	d025      	beq.n	800f954 <USBD_SetConfig+0x88>
 800f908:	e071      	b.n	800f9ee <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f90a:	4b42      	ldr	r3, [pc, #264]	@ (800fa14 <USBD_SetConfig+0x148>)
 800f90c:	781b      	ldrb	r3, [r3, #0]
 800f90e:	2b00      	cmp	r3, #0
 800f910:	d01c      	beq.n	800f94c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800f912:	4b40      	ldr	r3, [pc, #256]	@ (800fa14 <USBD_SetConfig+0x148>)
 800f914:	781b      	ldrb	r3, [r3, #0]
 800f916:	461a      	mov	r2, r3
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f91c:	4b3d      	ldr	r3, [pc, #244]	@ (800fa14 <USBD_SetConfig+0x148>)
 800f91e:	781b      	ldrb	r3, [r3, #0]
 800f920:	4619      	mov	r1, r3
 800f922:	6878      	ldr	r0, [r7, #4]
 800f924:	f7ff f990 	bl	800ec48 <USBD_SetClassConfig>
 800f928:	4603      	mov	r3, r0
 800f92a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f92c:	7bfb      	ldrb	r3, [r7, #15]
 800f92e:	2b00      	cmp	r3, #0
 800f930:	d004      	beq.n	800f93c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800f932:	6839      	ldr	r1, [r7, #0]
 800f934:	6878      	ldr	r0, [r7, #4]
 800f936:	f000 f949 	bl	800fbcc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f93a:	e065      	b.n	800fa08 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f93c:	6878      	ldr	r0, [r7, #4]
 800f93e:	f000 fa10 	bl	800fd62 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	2203      	movs	r2, #3
 800f946:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f94a:	e05d      	b.n	800fa08 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f94c:	6878      	ldr	r0, [r7, #4]
 800f94e:	f000 fa08 	bl	800fd62 <USBD_CtlSendStatus>
      break;
 800f952:	e059      	b.n	800fa08 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f954:	4b2f      	ldr	r3, [pc, #188]	@ (800fa14 <USBD_SetConfig+0x148>)
 800f956:	781b      	ldrb	r3, [r3, #0]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d112      	bne.n	800f982 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	2202      	movs	r2, #2
 800f960:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800f964:	4b2b      	ldr	r3, [pc, #172]	@ (800fa14 <USBD_SetConfig+0x148>)
 800f966:	781b      	ldrb	r3, [r3, #0]
 800f968:	461a      	mov	r2, r3
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f96e:	4b29      	ldr	r3, [pc, #164]	@ (800fa14 <USBD_SetConfig+0x148>)
 800f970:	781b      	ldrb	r3, [r3, #0]
 800f972:	4619      	mov	r1, r3
 800f974:	6878      	ldr	r0, [r7, #4]
 800f976:	f7ff f983 	bl	800ec80 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f97a:	6878      	ldr	r0, [r7, #4]
 800f97c:	f000 f9f1 	bl	800fd62 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f980:	e042      	b.n	800fa08 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800f982:	4b24      	ldr	r3, [pc, #144]	@ (800fa14 <USBD_SetConfig+0x148>)
 800f984:	781b      	ldrb	r3, [r3, #0]
 800f986:	461a      	mov	r2, r3
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	685b      	ldr	r3, [r3, #4]
 800f98c:	429a      	cmp	r2, r3
 800f98e:	d02a      	beq.n	800f9e6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	685b      	ldr	r3, [r3, #4]
 800f994:	b2db      	uxtb	r3, r3
 800f996:	4619      	mov	r1, r3
 800f998:	6878      	ldr	r0, [r7, #4]
 800f99a:	f7ff f971 	bl	800ec80 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f99e:	4b1d      	ldr	r3, [pc, #116]	@ (800fa14 <USBD_SetConfig+0x148>)
 800f9a0:	781b      	ldrb	r3, [r3, #0]
 800f9a2:	461a      	mov	r2, r3
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f9a8:	4b1a      	ldr	r3, [pc, #104]	@ (800fa14 <USBD_SetConfig+0x148>)
 800f9aa:	781b      	ldrb	r3, [r3, #0]
 800f9ac:	4619      	mov	r1, r3
 800f9ae:	6878      	ldr	r0, [r7, #4]
 800f9b0:	f7ff f94a 	bl	800ec48 <USBD_SetClassConfig>
 800f9b4:	4603      	mov	r3, r0
 800f9b6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f9b8:	7bfb      	ldrb	r3, [r7, #15]
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d00f      	beq.n	800f9de <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800f9be:	6839      	ldr	r1, [r7, #0]
 800f9c0:	6878      	ldr	r0, [r7, #4]
 800f9c2:	f000 f903 	bl	800fbcc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	685b      	ldr	r3, [r3, #4]
 800f9ca:	b2db      	uxtb	r3, r3
 800f9cc:	4619      	mov	r1, r3
 800f9ce:	6878      	ldr	r0, [r7, #4]
 800f9d0:	f7ff f956 	bl	800ec80 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	2202      	movs	r2, #2
 800f9d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f9dc:	e014      	b.n	800fa08 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f9de:	6878      	ldr	r0, [r7, #4]
 800f9e0:	f000 f9bf 	bl	800fd62 <USBD_CtlSendStatus>
      break;
 800f9e4:	e010      	b.n	800fa08 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f9e6:	6878      	ldr	r0, [r7, #4]
 800f9e8:	f000 f9bb 	bl	800fd62 <USBD_CtlSendStatus>
      break;
 800f9ec:	e00c      	b.n	800fa08 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800f9ee:	6839      	ldr	r1, [r7, #0]
 800f9f0:	6878      	ldr	r0, [r7, #4]
 800f9f2:	f000 f8eb 	bl	800fbcc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f9f6:	4b07      	ldr	r3, [pc, #28]	@ (800fa14 <USBD_SetConfig+0x148>)
 800f9f8:	781b      	ldrb	r3, [r3, #0]
 800f9fa:	4619      	mov	r1, r3
 800f9fc:	6878      	ldr	r0, [r7, #4]
 800f9fe:	f7ff f93f 	bl	800ec80 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800fa02:	2303      	movs	r3, #3
 800fa04:	73fb      	strb	r3, [r7, #15]
      break;
 800fa06:	bf00      	nop
  }

  return ret;
 800fa08:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa0a:	4618      	mov	r0, r3
 800fa0c:	3710      	adds	r7, #16
 800fa0e:	46bd      	mov	sp, r7
 800fa10:	bd80      	pop	{r7, pc}
 800fa12:	bf00      	nop
 800fa14:	200026dd 	.word	0x200026dd

0800fa18 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa18:	b580      	push	{r7, lr}
 800fa1a:	b082      	sub	sp, #8
 800fa1c:	af00      	add	r7, sp, #0
 800fa1e:	6078      	str	r0, [r7, #4]
 800fa20:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800fa22:	683b      	ldr	r3, [r7, #0]
 800fa24:	88db      	ldrh	r3, [r3, #6]
 800fa26:	2b01      	cmp	r3, #1
 800fa28:	d004      	beq.n	800fa34 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800fa2a:	6839      	ldr	r1, [r7, #0]
 800fa2c:	6878      	ldr	r0, [r7, #4]
 800fa2e:	f000 f8cd 	bl	800fbcc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800fa32:	e023      	b.n	800fa7c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fa3a:	b2db      	uxtb	r3, r3
 800fa3c:	2b02      	cmp	r3, #2
 800fa3e:	dc02      	bgt.n	800fa46 <USBD_GetConfig+0x2e>
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	dc03      	bgt.n	800fa4c <USBD_GetConfig+0x34>
 800fa44:	e015      	b.n	800fa72 <USBD_GetConfig+0x5a>
 800fa46:	2b03      	cmp	r3, #3
 800fa48:	d00b      	beq.n	800fa62 <USBD_GetConfig+0x4a>
 800fa4a:	e012      	b.n	800fa72 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	2200      	movs	r2, #0
 800fa50:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	3308      	adds	r3, #8
 800fa56:	2201      	movs	r2, #1
 800fa58:	4619      	mov	r1, r3
 800fa5a:	6878      	ldr	r0, [r7, #4]
 800fa5c:	f000 f927 	bl	800fcae <USBD_CtlSendData>
        break;
 800fa60:	e00c      	b.n	800fa7c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	3304      	adds	r3, #4
 800fa66:	2201      	movs	r2, #1
 800fa68:	4619      	mov	r1, r3
 800fa6a:	6878      	ldr	r0, [r7, #4]
 800fa6c:	f000 f91f 	bl	800fcae <USBD_CtlSendData>
        break;
 800fa70:	e004      	b.n	800fa7c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800fa72:	6839      	ldr	r1, [r7, #0]
 800fa74:	6878      	ldr	r0, [r7, #4]
 800fa76:	f000 f8a9 	bl	800fbcc <USBD_CtlError>
        break;
 800fa7a:	bf00      	nop
}
 800fa7c:	bf00      	nop
 800fa7e:	3708      	adds	r7, #8
 800fa80:	46bd      	mov	sp, r7
 800fa82:	bd80      	pop	{r7, pc}

0800fa84 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa84:	b580      	push	{r7, lr}
 800fa86:	b082      	sub	sp, #8
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	6078      	str	r0, [r7, #4]
 800fa8c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fa94:	b2db      	uxtb	r3, r3
 800fa96:	3b01      	subs	r3, #1
 800fa98:	2b02      	cmp	r3, #2
 800fa9a:	d81e      	bhi.n	800fada <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800fa9c:	683b      	ldr	r3, [r7, #0]
 800fa9e:	88db      	ldrh	r3, [r3, #6]
 800faa0:	2b02      	cmp	r3, #2
 800faa2:	d004      	beq.n	800faae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800faa4:	6839      	ldr	r1, [r7, #0]
 800faa6:	6878      	ldr	r0, [r7, #4]
 800faa8:	f000 f890 	bl	800fbcc <USBD_CtlError>
        break;
 800faac:	e01a      	b.n	800fae4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	2201      	movs	r2, #1
 800fab2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800faba:	2b00      	cmp	r3, #0
 800fabc:	d005      	beq.n	800faca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	68db      	ldr	r3, [r3, #12]
 800fac2:	f043 0202 	orr.w	r2, r3, #2
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	330c      	adds	r3, #12
 800face:	2202      	movs	r2, #2
 800fad0:	4619      	mov	r1, r3
 800fad2:	6878      	ldr	r0, [r7, #4]
 800fad4:	f000 f8eb 	bl	800fcae <USBD_CtlSendData>
      break;
 800fad8:	e004      	b.n	800fae4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800fada:	6839      	ldr	r1, [r7, #0]
 800fadc:	6878      	ldr	r0, [r7, #4]
 800fade:	f000 f875 	bl	800fbcc <USBD_CtlError>
      break;
 800fae2:	bf00      	nop
  }
}
 800fae4:	bf00      	nop
 800fae6:	3708      	adds	r7, #8
 800fae8:	46bd      	mov	sp, r7
 800faea:	bd80      	pop	{r7, pc}

0800faec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b082      	sub	sp, #8
 800faf0:	af00      	add	r7, sp, #0
 800faf2:	6078      	str	r0, [r7, #4]
 800faf4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800faf6:	683b      	ldr	r3, [r7, #0]
 800faf8:	885b      	ldrh	r3, [r3, #2]
 800fafa:	2b01      	cmp	r3, #1
 800fafc:	d106      	bne.n	800fb0c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	2201      	movs	r2, #1
 800fb02:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800fb06:	6878      	ldr	r0, [r7, #4]
 800fb08:	f000 f92b 	bl	800fd62 <USBD_CtlSendStatus>
  }
}
 800fb0c:	bf00      	nop
 800fb0e:	3708      	adds	r7, #8
 800fb10:	46bd      	mov	sp, r7
 800fb12:	bd80      	pop	{r7, pc}

0800fb14 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb14:	b580      	push	{r7, lr}
 800fb16:	b082      	sub	sp, #8
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	6078      	str	r0, [r7, #4]
 800fb1c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fb24:	b2db      	uxtb	r3, r3
 800fb26:	3b01      	subs	r3, #1
 800fb28:	2b02      	cmp	r3, #2
 800fb2a:	d80b      	bhi.n	800fb44 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fb2c:	683b      	ldr	r3, [r7, #0]
 800fb2e:	885b      	ldrh	r3, [r3, #2]
 800fb30:	2b01      	cmp	r3, #1
 800fb32:	d10c      	bne.n	800fb4e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	2200      	movs	r2, #0
 800fb38:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800fb3c:	6878      	ldr	r0, [r7, #4]
 800fb3e:	f000 f910 	bl	800fd62 <USBD_CtlSendStatus>
      }
      break;
 800fb42:	e004      	b.n	800fb4e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800fb44:	6839      	ldr	r1, [r7, #0]
 800fb46:	6878      	ldr	r0, [r7, #4]
 800fb48:	f000 f840 	bl	800fbcc <USBD_CtlError>
      break;
 800fb4c:	e000      	b.n	800fb50 <USBD_ClrFeature+0x3c>
      break;
 800fb4e:	bf00      	nop
  }
}
 800fb50:	bf00      	nop
 800fb52:	3708      	adds	r7, #8
 800fb54:	46bd      	mov	sp, r7
 800fb56:	bd80      	pop	{r7, pc}

0800fb58 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800fb58:	b580      	push	{r7, lr}
 800fb5a:	b084      	sub	sp, #16
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]
 800fb60:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800fb62:	683b      	ldr	r3, [r7, #0]
 800fb64:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800fb66:	68fb      	ldr	r3, [r7, #12]
 800fb68:	781a      	ldrb	r2, [r3, #0]
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	3301      	adds	r3, #1
 800fb72:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	781a      	ldrb	r2, [r3, #0]
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	3301      	adds	r3, #1
 800fb80:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800fb82:	68f8      	ldr	r0, [r7, #12]
 800fb84:	f7ff fa90 	bl	800f0a8 <SWAPBYTE>
 800fb88:	4603      	mov	r3, r0
 800fb8a:	461a      	mov	r2, r3
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	3301      	adds	r3, #1
 800fb94:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fb96:	68fb      	ldr	r3, [r7, #12]
 800fb98:	3301      	adds	r3, #1
 800fb9a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800fb9c:	68f8      	ldr	r0, [r7, #12]
 800fb9e:	f7ff fa83 	bl	800f0a8 <SWAPBYTE>
 800fba2:	4603      	mov	r3, r0
 800fba4:	461a      	mov	r2, r3
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	3301      	adds	r3, #1
 800fbae:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	3301      	adds	r3, #1
 800fbb4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800fbb6:	68f8      	ldr	r0, [r7, #12]
 800fbb8:	f7ff fa76 	bl	800f0a8 <SWAPBYTE>
 800fbbc:	4603      	mov	r3, r0
 800fbbe:	461a      	mov	r2, r3
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	80da      	strh	r2, [r3, #6]
}
 800fbc4:	bf00      	nop
 800fbc6:	3710      	adds	r7, #16
 800fbc8:	46bd      	mov	sp, r7
 800fbca:	bd80      	pop	{r7, pc}

0800fbcc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fbcc:	b580      	push	{r7, lr}
 800fbce:	b082      	sub	sp, #8
 800fbd0:	af00      	add	r7, sp, #0
 800fbd2:	6078      	str	r0, [r7, #4]
 800fbd4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fbd6:	2180      	movs	r1, #128	@ 0x80
 800fbd8:	6878      	ldr	r0, [r7, #4]
 800fbda:	f000 fccb 	bl	8010574 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fbde:	2100      	movs	r1, #0
 800fbe0:	6878      	ldr	r0, [r7, #4]
 800fbe2:	f000 fcc7 	bl	8010574 <USBD_LL_StallEP>
}
 800fbe6:	bf00      	nop
 800fbe8:	3708      	adds	r7, #8
 800fbea:	46bd      	mov	sp, r7
 800fbec:	bd80      	pop	{r7, pc}

0800fbee <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800fbee:	b580      	push	{r7, lr}
 800fbf0:	b086      	sub	sp, #24
 800fbf2:	af00      	add	r7, sp, #0
 800fbf4:	60f8      	str	r0, [r7, #12]
 800fbf6:	60b9      	str	r1, [r7, #8]
 800fbf8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800fbfa:	2300      	movs	r3, #0
 800fbfc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d036      	beq.n	800fc72 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800fc08:	6938      	ldr	r0, [r7, #16]
 800fc0a:	f000 f836 	bl	800fc7a <USBD_GetLen>
 800fc0e:	4603      	mov	r3, r0
 800fc10:	3301      	adds	r3, #1
 800fc12:	b29b      	uxth	r3, r3
 800fc14:	005b      	lsls	r3, r3, #1
 800fc16:	b29a      	uxth	r2, r3
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800fc1c:	7dfb      	ldrb	r3, [r7, #23]
 800fc1e:	68ba      	ldr	r2, [r7, #8]
 800fc20:	4413      	add	r3, r2
 800fc22:	687a      	ldr	r2, [r7, #4]
 800fc24:	7812      	ldrb	r2, [r2, #0]
 800fc26:	701a      	strb	r2, [r3, #0]
  idx++;
 800fc28:	7dfb      	ldrb	r3, [r7, #23]
 800fc2a:	3301      	adds	r3, #1
 800fc2c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800fc2e:	7dfb      	ldrb	r3, [r7, #23]
 800fc30:	68ba      	ldr	r2, [r7, #8]
 800fc32:	4413      	add	r3, r2
 800fc34:	2203      	movs	r2, #3
 800fc36:	701a      	strb	r2, [r3, #0]
  idx++;
 800fc38:	7dfb      	ldrb	r3, [r7, #23]
 800fc3a:	3301      	adds	r3, #1
 800fc3c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800fc3e:	e013      	b.n	800fc68 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800fc40:	7dfb      	ldrb	r3, [r7, #23]
 800fc42:	68ba      	ldr	r2, [r7, #8]
 800fc44:	4413      	add	r3, r2
 800fc46:	693a      	ldr	r2, [r7, #16]
 800fc48:	7812      	ldrb	r2, [r2, #0]
 800fc4a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800fc4c:	693b      	ldr	r3, [r7, #16]
 800fc4e:	3301      	adds	r3, #1
 800fc50:	613b      	str	r3, [r7, #16]
    idx++;
 800fc52:	7dfb      	ldrb	r3, [r7, #23]
 800fc54:	3301      	adds	r3, #1
 800fc56:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800fc58:	7dfb      	ldrb	r3, [r7, #23]
 800fc5a:	68ba      	ldr	r2, [r7, #8]
 800fc5c:	4413      	add	r3, r2
 800fc5e:	2200      	movs	r2, #0
 800fc60:	701a      	strb	r2, [r3, #0]
    idx++;
 800fc62:	7dfb      	ldrb	r3, [r7, #23]
 800fc64:	3301      	adds	r3, #1
 800fc66:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800fc68:	693b      	ldr	r3, [r7, #16]
 800fc6a:	781b      	ldrb	r3, [r3, #0]
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d1e7      	bne.n	800fc40 <USBD_GetString+0x52>
 800fc70:	e000      	b.n	800fc74 <USBD_GetString+0x86>
    return;
 800fc72:	bf00      	nop
  }
}
 800fc74:	3718      	adds	r7, #24
 800fc76:	46bd      	mov	sp, r7
 800fc78:	bd80      	pop	{r7, pc}

0800fc7a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800fc7a:	b480      	push	{r7}
 800fc7c:	b085      	sub	sp, #20
 800fc7e:	af00      	add	r7, sp, #0
 800fc80:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800fc82:	2300      	movs	r3, #0
 800fc84:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800fc8a:	e005      	b.n	800fc98 <USBD_GetLen+0x1e>
  {
    len++;
 800fc8c:	7bfb      	ldrb	r3, [r7, #15]
 800fc8e:	3301      	adds	r3, #1
 800fc90:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800fc92:	68bb      	ldr	r3, [r7, #8]
 800fc94:	3301      	adds	r3, #1
 800fc96:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800fc98:	68bb      	ldr	r3, [r7, #8]
 800fc9a:	781b      	ldrb	r3, [r3, #0]
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d1f5      	bne.n	800fc8c <USBD_GetLen+0x12>
  }

  return len;
 800fca0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fca2:	4618      	mov	r0, r3
 800fca4:	3714      	adds	r7, #20
 800fca6:	46bd      	mov	sp, r7
 800fca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcac:	4770      	bx	lr

0800fcae <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800fcae:	b580      	push	{r7, lr}
 800fcb0:	b084      	sub	sp, #16
 800fcb2:	af00      	add	r7, sp, #0
 800fcb4:	60f8      	str	r0, [r7, #12]
 800fcb6:	60b9      	str	r1, [r7, #8]
 800fcb8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fcba:	68fb      	ldr	r3, [r7, #12]
 800fcbc:	2202      	movs	r2, #2
 800fcbe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	687a      	ldr	r2, [r7, #4]
 800fcc6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800fcc8:	68fb      	ldr	r3, [r7, #12]
 800fcca:	687a      	ldr	r2, [r7, #4]
 800fccc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	68ba      	ldr	r2, [r7, #8]
 800fcd2:	2100      	movs	r1, #0
 800fcd4:	68f8      	ldr	r0, [r7, #12]
 800fcd6:	f000 fcd6 	bl	8010686 <USBD_LL_Transmit>

  return USBD_OK;
 800fcda:	2300      	movs	r3, #0
}
 800fcdc:	4618      	mov	r0, r3
 800fcde:	3710      	adds	r7, #16
 800fce0:	46bd      	mov	sp, r7
 800fce2:	bd80      	pop	{r7, pc}

0800fce4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800fce4:	b580      	push	{r7, lr}
 800fce6:	b084      	sub	sp, #16
 800fce8:	af00      	add	r7, sp, #0
 800fcea:	60f8      	str	r0, [r7, #12]
 800fcec:	60b9      	str	r1, [r7, #8]
 800fcee:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	68ba      	ldr	r2, [r7, #8]
 800fcf4:	2100      	movs	r1, #0
 800fcf6:	68f8      	ldr	r0, [r7, #12]
 800fcf8:	f000 fcc5 	bl	8010686 <USBD_LL_Transmit>

  return USBD_OK;
 800fcfc:	2300      	movs	r3, #0
}
 800fcfe:	4618      	mov	r0, r3
 800fd00:	3710      	adds	r7, #16
 800fd02:	46bd      	mov	sp, r7
 800fd04:	bd80      	pop	{r7, pc}

0800fd06 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800fd06:	b580      	push	{r7, lr}
 800fd08:	b084      	sub	sp, #16
 800fd0a:	af00      	add	r7, sp, #0
 800fd0c:	60f8      	str	r0, [r7, #12]
 800fd0e:	60b9      	str	r1, [r7, #8]
 800fd10:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800fd12:	68fb      	ldr	r3, [r7, #12]
 800fd14:	2203      	movs	r2, #3
 800fd16:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800fd1a:	68fb      	ldr	r3, [r7, #12]
 800fd1c:	687a      	ldr	r2, [r7, #4]
 800fd1e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	687a      	ldr	r2, [r7, #4]
 800fd26:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	68ba      	ldr	r2, [r7, #8]
 800fd2e:	2100      	movs	r1, #0
 800fd30:	68f8      	ldr	r0, [r7, #12]
 800fd32:	f000 fcc9 	bl	80106c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fd36:	2300      	movs	r3, #0
}
 800fd38:	4618      	mov	r0, r3
 800fd3a:	3710      	adds	r7, #16
 800fd3c:	46bd      	mov	sp, r7
 800fd3e:	bd80      	pop	{r7, pc}

0800fd40 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800fd40:	b580      	push	{r7, lr}
 800fd42:	b084      	sub	sp, #16
 800fd44:	af00      	add	r7, sp, #0
 800fd46:	60f8      	str	r0, [r7, #12]
 800fd48:	60b9      	str	r1, [r7, #8]
 800fd4a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	68ba      	ldr	r2, [r7, #8]
 800fd50:	2100      	movs	r1, #0
 800fd52:	68f8      	ldr	r0, [r7, #12]
 800fd54:	f000 fcb8 	bl	80106c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fd58:	2300      	movs	r3, #0
}
 800fd5a:	4618      	mov	r0, r3
 800fd5c:	3710      	adds	r7, #16
 800fd5e:	46bd      	mov	sp, r7
 800fd60:	bd80      	pop	{r7, pc}

0800fd62 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800fd62:	b580      	push	{r7, lr}
 800fd64:	b082      	sub	sp, #8
 800fd66:	af00      	add	r7, sp, #0
 800fd68:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	2204      	movs	r2, #4
 800fd6e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800fd72:	2300      	movs	r3, #0
 800fd74:	2200      	movs	r2, #0
 800fd76:	2100      	movs	r1, #0
 800fd78:	6878      	ldr	r0, [r7, #4]
 800fd7a:	f000 fc84 	bl	8010686 <USBD_LL_Transmit>

  return USBD_OK;
 800fd7e:	2300      	movs	r3, #0
}
 800fd80:	4618      	mov	r0, r3
 800fd82:	3708      	adds	r7, #8
 800fd84:	46bd      	mov	sp, r7
 800fd86:	bd80      	pop	{r7, pc}

0800fd88 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b082      	sub	sp, #8
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	2205      	movs	r2, #5
 800fd94:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fd98:	2300      	movs	r3, #0
 800fd9a:	2200      	movs	r2, #0
 800fd9c:	2100      	movs	r1, #0
 800fd9e:	6878      	ldr	r0, [r7, #4]
 800fda0:	f000 fc92 	bl	80106c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fda4:	2300      	movs	r3, #0
}
 800fda6:	4618      	mov	r0, r3
 800fda8:	3708      	adds	r7, #8
 800fdaa:	46bd      	mov	sp, r7
 800fdac:	bd80      	pop	{r7, pc}
	...

0800fdb0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800fdb0:	b480      	push	{r7}
 800fdb2:	b087      	sub	sp, #28
 800fdb4:	af00      	add	r7, sp, #0
 800fdb6:	60f8      	str	r0, [r7, #12]
 800fdb8:	60b9      	str	r1, [r7, #8]
 800fdba:	4613      	mov	r3, r2
 800fdbc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800fdbe:	2301      	movs	r3, #1
 800fdc0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800fdc2:	2300      	movs	r3, #0
 800fdc4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800fdc6:	4b1f      	ldr	r3, [pc, #124]	@ (800fe44 <FATFS_LinkDriverEx+0x94>)
 800fdc8:	7a5b      	ldrb	r3, [r3, #9]
 800fdca:	b2db      	uxtb	r3, r3
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d131      	bne.n	800fe34 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800fdd0:	4b1c      	ldr	r3, [pc, #112]	@ (800fe44 <FATFS_LinkDriverEx+0x94>)
 800fdd2:	7a5b      	ldrb	r3, [r3, #9]
 800fdd4:	b2db      	uxtb	r3, r3
 800fdd6:	461a      	mov	r2, r3
 800fdd8:	4b1a      	ldr	r3, [pc, #104]	@ (800fe44 <FATFS_LinkDriverEx+0x94>)
 800fdda:	2100      	movs	r1, #0
 800fddc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800fdde:	4b19      	ldr	r3, [pc, #100]	@ (800fe44 <FATFS_LinkDriverEx+0x94>)
 800fde0:	7a5b      	ldrb	r3, [r3, #9]
 800fde2:	b2db      	uxtb	r3, r3
 800fde4:	4a17      	ldr	r2, [pc, #92]	@ (800fe44 <FATFS_LinkDriverEx+0x94>)
 800fde6:	009b      	lsls	r3, r3, #2
 800fde8:	4413      	add	r3, r2
 800fdea:	68fa      	ldr	r2, [r7, #12]
 800fdec:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800fdee:	4b15      	ldr	r3, [pc, #84]	@ (800fe44 <FATFS_LinkDriverEx+0x94>)
 800fdf0:	7a5b      	ldrb	r3, [r3, #9]
 800fdf2:	b2db      	uxtb	r3, r3
 800fdf4:	461a      	mov	r2, r3
 800fdf6:	4b13      	ldr	r3, [pc, #76]	@ (800fe44 <FATFS_LinkDriverEx+0x94>)
 800fdf8:	4413      	add	r3, r2
 800fdfa:	79fa      	ldrb	r2, [r7, #7]
 800fdfc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800fdfe:	4b11      	ldr	r3, [pc, #68]	@ (800fe44 <FATFS_LinkDriverEx+0x94>)
 800fe00:	7a5b      	ldrb	r3, [r3, #9]
 800fe02:	b2db      	uxtb	r3, r3
 800fe04:	1c5a      	adds	r2, r3, #1
 800fe06:	b2d1      	uxtb	r1, r2
 800fe08:	4a0e      	ldr	r2, [pc, #56]	@ (800fe44 <FATFS_LinkDriverEx+0x94>)
 800fe0a:	7251      	strb	r1, [r2, #9]
 800fe0c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800fe0e:	7dbb      	ldrb	r3, [r7, #22]
 800fe10:	3330      	adds	r3, #48	@ 0x30
 800fe12:	b2da      	uxtb	r2, r3
 800fe14:	68bb      	ldr	r3, [r7, #8]
 800fe16:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800fe18:	68bb      	ldr	r3, [r7, #8]
 800fe1a:	3301      	adds	r3, #1
 800fe1c:	223a      	movs	r2, #58	@ 0x3a
 800fe1e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800fe20:	68bb      	ldr	r3, [r7, #8]
 800fe22:	3302      	adds	r3, #2
 800fe24:	222f      	movs	r2, #47	@ 0x2f
 800fe26:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800fe28:	68bb      	ldr	r3, [r7, #8]
 800fe2a:	3303      	adds	r3, #3
 800fe2c:	2200      	movs	r2, #0
 800fe2e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800fe30:	2300      	movs	r3, #0
 800fe32:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800fe34:	7dfb      	ldrb	r3, [r7, #23]
}
 800fe36:	4618      	mov	r0, r3
 800fe38:	371c      	adds	r7, #28
 800fe3a:	46bd      	mov	sp, r7
 800fe3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe40:	4770      	bx	lr
 800fe42:	bf00      	nop
 800fe44:	200026e0 	.word	0x200026e0

0800fe48 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800fe48:	b580      	push	{r7, lr}
 800fe4a:	b082      	sub	sp, #8
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	6078      	str	r0, [r7, #4]
 800fe50:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800fe52:	2200      	movs	r2, #0
 800fe54:	6839      	ldr	r1, [r7, #0]
 800fe56:	6878      	ldr	r0, [r7, #4]
 800fe58:	f7ff ffaa 	bl	800fdb0 <FATFS_LinkDriverEx>
 800fe5c:	4603      	mov	r3, r0
}
 800fe5e:	4618      	mov	r0, r3
 800fe60:	3708      	adds	r7, #8
 800fe62:	46bd      	mov	sp, r7
 800fe64:	bd80      	pop	{r7, pc}
	...

0800fe68 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800fe68:	b580      	push	{r7, lr}
 800fe6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800fe6c:	2200      	movs	r2, #0
 800fe6e:	4912      	ldr	r1, [pc, #72]	@ (800feb8 <MX_USB_Device_Init+0x50>)
 800fe70:	4812      	ldr	r0, [pc, #72]	@ (800febc <MX_USB_Device_Init+0x54>)
 800fe72:	f7fe fe7b 	bl	800eb6c <USBD_Init>
 800fe76:	4603      	mov	r3, r0
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d001      	beq.n	800fe80 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800fe7c:	f7f2 fdf2 	bl	8002a64 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800fe80:	490f      	ldr	r1, [pc, #60]	@ (800fec0 <MX_USB_Device_Init+0x58>)
 800fe82:	480e      	ldr	r0, [pc, #56]	@ (800febc <MX_USB_Device_Init+0x54>)
 800fe84:	f7fe fea2 	bl	800ebcc <USBD_RegisterClass>
 800fe88:	4603      	mov	r3, r0
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d001      	beq.n	800fe92 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800fe8e:	f7f2 fde9 	bl	8002a64 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800fe92:	490c      	ldr	r1, [pc, #48]	@ (800fec4 <MX_USB_Device_Init+0x5c>)
 800fe94:	4809      	ldr	r0, [pc, #36]	@ (800febc <MX_USB_Device_Init+0x54>)
 800fe96:	f7fe fdf3 	bl	800ea80 <USBD_CDC_RegisterInterface>
 800fe9a:	4603      	mov	r3, r0
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	d001      	beq.n	800fea4 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800fea0:	f7f2 fde0 	bl	8002a64 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800fea4:	4805      	ldr	r0, [pc, #20]	@ (800febc <MX_USB_Device_Init+0x54>)
 800fea6:	f7fe feb8 	bl	800ec1a <USBD_Start>
 800feaa:	4603      	mov	r3, r0
 800feac:	2b00      	cmp	r3, #0
 800feae:	d001      	beq.n	800feb4 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800feb0:	f7f2 fdd8 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800feb4:	bf00      	nop
 800feb6:	bd80      	pop	{r7, pc}
 800feb8:	2000014c 	.word	0x2000014c
 800febc:	200026ec 	.word	0x200026ec
 800fec0:	20000034 	.word	0x20000034
 800fec4:	20000138 	.word	0x20000138

0800fec8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800fec8:	b580      	push	{r7, lr}
 800feca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800fecc:	2200      	movs	r2, #0
 800fece:	4905      	ldr	r1, [pc, #20]	@ (800fee4 <CDC_Init_FS+0x1c>)
 800fed0:	4805      	ldr	r0, [pc, #20]	@ (800fee8 <CDC_Init_FS+0x20>)
 800fed2:	f7fe fdea 	bl	800eaaa <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800fed6:	4905      	ldr	r1, [pc, #20]	@ (800feec <CDC_Init_FS+0x24>)
 800fed8:	4803      	ldr	r0, [pc, #12]	@ (800fee8 <CDC_Init_FS+0x20>)
 800feda:	f7fe fe04 	bl	800eae6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800fede:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800fee0:	4618      	mov	r0, r3
 800fee2:	bd80      	pop	{r7, pc}
 800fee4:	20002dbc 	.word	0x20002dbc
 800fee8:	200026ec 	.word	0x200026ec
 800feec:	200029bc 	.word	0x200029bc

0800fef0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800fef0:	b480      	push	{r7}
 800fef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800fef4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800fef6:	4618      	mov	r0, r3
 800fef8:	46bd      	mov	sp, r7
 800fefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fefe:	4770      	bx	lr

0800ff00 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ff00:	b480      	push	{r7}
 800ff02:	b083      	sub	sp, #12
 800ff04:	af00      	add	r7, sp, #0
 800ff06:	4603      	mov	r3, r0
 800ff08:	6039      	str	r1, [r7, #0]
 800ff0a:	71fb      	strb	r3, [r7, #7]
 800ff0c:	4613      	mov	r3, r2
 800ff0e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ff10:	79fb      	ldrb	r3, [r7, #7]
 800ff12:	2b23      	cmp	r3, #35	@ 0x23
 800ff14:	d84a      	bhi.n	800ffac <CDC_Control_FS+0xac>
 800ff16:	a201      	add	r2, pc, #4	@ (adr r2, 800ff1c <CDC_Control_FS+0x1c>)
 800ff18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff1c:	0800ffad 	.word	0x0800ffad
 800ff20:	0800ffad 	.word	0x0800ffad
 800ff24:	0800ffad 	.word	0x0800ffad
 800ff28:	0800ffad 	.word	0x0800ffad
 800ff2c:	0800ffad 	.word	0x0800ffad
 800ff30:	0800ffad 	.word	0x0800ffad
 800ff34:	0800ffad 	.word	0x0800ffad
 800ff38:	0800ffad 	.word	0x0800ffad
 800ff3c:	0800ffad 	.word	0x0800ffad
 800ff40:	0800ffad 	.word	0x0800ffad
 800ff44:	0800ffad 	.word	0x0800ffad
 800ff48:	0800ffad 	.word	0x0800ffad
 800ff4c:	0800ffad 	.word	0x0800ffad
 800ff50:	0800ffad 	.word	0x0800ffad
 800ff54:	0800ffad 	.word	0x0800ffad
 800ff58:	0800ffad 	.word	0x0800ffad
 800ff5c:	0800ffad 	.word	0x0800ffad
 800ff60:	0800ffad 	.word	0x0800ffad
 800ff64:	0800ffad 	.word	0x0800ffad
 800ff68:	0800ffad 	.word	0x0800ffad
 800ff6c:	0800ffad 	.word	0x0800ffad
 800ff70:	0800ffad 	.word	0x0800ffad
 800ff74:	0800ffad 	.word	0x0800ffad
 800ff78:	0800ffad 	.word	0x0800ffad
 800ff7c:	0800ffad 	.word	0x0800ffad
 800ff80:	0800ffad 	.word	0x0800ffad
 800ff84:	0800ffad 	.word	0x0800ffad
 800ff88:	0800ffad 	.word	0x0800ffad
 800ff8c:	0800ffad 	.word	0x0800ffad
 800ff90:	0800ffad 	.word	0x0800ffad
 800ff94:	0800ffad 	.word	0x0800ffad
 800ff98:	0800ffad 	.word	0x0800ffad
 800ff9c:	0800ffad 	.word	0x0800ffad
 800ffa0:	0800ffad 	.word	0x0800ffad
 800ffa4:	0800ffad 	.word	0x0800ffad
 800ffa8:	0800ffad 	.word	0x0800ffad
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ffac:	bf00      	nop
  }

  return (USBD_OK);
 800ffae:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ffb0:	4618      	mov	r0, r3
 800ffb2:	370c      	adds	r7, #12
 800ffb4:	46bd      	mov	sp, r7
 800ffb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffba:	4770      	bx	lr

0800ffbc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ffbc:	b580      	push	{r7, lr}
 800ffbe:	b082      	sub	sp, #8
 800ffc0:	af00      	add	r7, sp, #0
 800ffc2:	6078      	str	r0, [r7, #4]
 800ffc4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ffc6:	6879      	ldr	r1, [r7, #4]
 800ffc8:	4805      	ldr	r0, [pc, #20]	@ (800ffe0 <CDC_Receive_FS+0x24>)
 800ffca:	f7fe fd8c 	bl	800eae6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ffce:	4804      	ldr	r0, [pc, #16]	@ (800ffe0 <CDC_Receive_FS+0x24>)
 800ffd0:	f7fe fda2 	bl	800eb18 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ffd4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ffd6:	4618      	mov	r0, r3
 800ffd8:	3708      	adds	r7, #8
 800ffda:	46bd      	mov	sp, r7
 800ffdc:	bd80      	pop	{r7, pc}
 800ffde:	bf00      	nop
 800ffe0:	200026ec 	.word	0x200026ec

0800ffe4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ffe4:	b480      	push	{r7}
 800ffe6:	b087      	sub	sp, #28
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	60f8      	str	r0, [r7, #12]
 800ffec:	60b9      	str	r1, [r7, #8]
 800ffee:	4613      	mov	r3, r2
 800fff0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800fff2:	2300      	movs	r3, #0
 800fff4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800fff6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fffa:	4618      	mov	r0, r3
 800fffc:	371c      	adds	r7, #28
 800fffe:	46bd      	mov	sp, r7
 8010000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010004:	4770      	bx	lr
	...

08010008 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010008:	b480      	push	{r7}
 801000a:	b083      	sub	sp, #12
 801000c:	af00      	add	r7, sp, #0
 801000e:	4603      	mov	r3, r0
 8010010:	6039      	str	r1, [r7, #0]
 8010012:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8010014:	683b      	ldr	r3, [r7, #0]
 8010016:	2212      	movs	r2, #18
 8010018:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 801001a:	4b03      	ldr	r3, [pc, #12]	@ (8010028 <USBD_CDC_DeviceDescriptor+0x20>)
}
 801001c:	4618      	mov	r0, r3
 801001e:	370c      	adds	r7, #12
 8010020:	46bd      	mov	sp, r7
 8010022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010026:	4770      	bx	lr
 8010028:	2000016c 	.word	0x2000016c

0801002c <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801002c:	b480      	push	{r7}
 801002e:	b083      	sub	sp, #12
 8010030:	af00      	add	r7, sp, #0
 8010032:	4603      	mov	r3, r0
 8010034:	6039      	str	r1, [r7, #0]
 8010036:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010038:	683b      	ldr	r3, [r7, #0]
 801003a:	2204      	movs	r2, #4
 801003c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801003e:	4b03      	ldr	r3, [pc, #12]	@ (801004c <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8010040:	4618      	mov	r0, r3
 8010042:	370c      	adds	r7, #12
 8010044:	46bd      	mov	sp, r7
 8010046:	f85d 7b04 	ldr.w	r7, [sp], #4
 801004a:	4770      	bx	lr
 801004c:	20000180 	.word	0x20000180

08010050 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010050:	b580      	push	{r7, lr}
 8010052:	b082      	sub	sp, #8
 8010054:	af00      	add	r7, sp, #0
 8010056:	4603      	mov	r3, r0
 8010058:	6039      	str	r1, [r7, #0]
 801005a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801005c:	79fb      	ldrb	r3, [r7, #7]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d105      	bne.n	801006e <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8010062:	683a      	ldr	r2, [r7, #0]
 8010064:	4907      	ldr	r1, [pc, #28]	@ (8010084 <USBD_CDC_ProductStrDescriptor+0x34>)
 8010066:	4808      	ldr	r0, [pc, #32]	@ (8010088 <USBD_CDC_ProductStrDescriptor+0x38>)
 8010068:	f7ff fdc1 	bl	800fbee <USBD_GetString>
 801006c:	e004      	b.n	8010078 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801006e:	683a      	ldr	r2, [r7, #0]
 8010070:	4904      	ldr	r1, [pc, #16]	@ (8010084 <USBD_CDC_ProductStrDescriptor+0x34>)
 8010072:	4805      	ldr	r0, [pc, #20]	@ (8010088 <USBD_CDC_ProductStrDescriptor+0x38>)
 8010074:	f7ff fdbb 	bl	800fbee <USBD_GetString>
  }
  return USBD_StrDesc;
 8010078:	4b02      	ldr	r3, [pc, #8]	@ (8010084 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 801007a:	4618      	mov	r0, r3
 801007c:	3708      	adds	r7, #8
 801007e:	46bd      	mov	sp, r7
 8010080:	bd80      	pop	{r7, pc}
 8010082:	bf00      	nop
 8010084:	200031bc 	.word	0x200031bc
 8010088:	080135e0 	.word	0x080135e0

0801008c <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801008c:	b580      	push	{r7, lr}
 801008e:	b082      	sub	sp, #8
 8010090:	af00      	add	r7, sp, #0
 8010092:	4603      	mov	r3, r0
 8010094:	6039      	str	r1, [r7, #0]
 8010096:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010098:	683a      	ldr	r2, [r7, #0]
 801009a:	4904      	ldr	r1, [pc, #16]	@ (80100ac <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 801009c:	4804      	ldr	r0, [pc, #16]	@ (80100b0 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 801009e:	f7ff fda6 	bl	800fbee <USBD_GetString>
  return USBD_StrDesc;
 80100a2:	4b02      	ldr	r3, [pc, #8]	@ (80100ac <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 80100a4:	4618      	mov	r0, r3
 80100a6:	3708      	adds	r7, #8
 80100a8:	46bd      	mov	sp, r7
 80100aa:	bd80      	pop	{r7, pc}
 80100ac:	200031bc 	.word	0x200031bc
 80100b0:	080135f8 	.word	0x080135f8

080100b4 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80100b4:	b580      	push	{r7, lr}
 80100b6:	b082      	sub	sp, #8
 80100b8:	af00      	add	r7, sp, #0
 80100ba:	4603      	mov	r3, r0
 80100bc:	6039      	str	r1, [r7, #0]
 80100be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80100c0:	683b      	ldr	r3, [r7, #0]
 80100c2:	221a      	movs	r2, #26
 80100c4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80100c6:	f000 f843 	bl	8010150 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80100ca:	4b02      	ldr	r3, [pc, #8]	@ (80100d4 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 80100cc:	4618      	mov	r0, r3
 80100ce:	3708      	adds	r7, #8
 80100d0:	46bd      	mov	sp, r7
 80100d2:	bd80      	pop	{r7, pc}
 80100d4:	20000184 	.word	0x20000184

080100d8 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80100d8:	b580      	push	{r7, lr}
 80100da:	b082      	sub	sp, #8
 80100dc:	af00      	add	r7, sp, #0
 80100de:	4603      	mov	r3, r0
 80100e0:	6039      	str	r1, [r7, #0]
 80100e2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80100e4:	79fb      	ldrb	r3, [r7, #7]
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d105      	bne.n	80100f6 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80100ea:	683a      	ldr	r2, [r7, #0]
 80100ec:	4907      	ldr	r1, [pc, #28]	@ (801010c <USBD_CDC_ConfigStrDescriptor+0x34>)
 80100ee:	4808      	ldr	r0, [pc, #32]	@ (8010110 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80100f0:	f7ff fd7d 	bl	800fbee <USBD_GetString>
 80100f4:	e004      	b.n	8010100 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80100f6:	683a      	ldr	r2, [r7, #0]
 80100f8:	4904      	ldr	r1, [pc, #16]	@ (801010c <USBD_CDC_ConfigStrDescriptor+0x34>)
 80100fa:	4805      	ldr	r0, [pc, #20]	@ (8010110 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80100fc:	f7ff fd77 	bl	800fbee <USBD_GetString>
  }
  return USBD_StrDesc;
 8010100:	4b02      	ldr	r3, [pc, #8]	@ (801010c <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8010102:	4618      	mov	r0, r3
 8010104:	3708      	adds	r7, #8
 8010106:	46bd      	mov	sp, r7
 8010108:	bd80      	pop	{r7, pc}
 801010a:	bf00      	nop
 801010c:	200031bc 	.word	0x200031bc
 8010110:	0801360c 	.word	0x0801360c

08010114 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010114:	b580      	push	{r7, lr}
 8010116:	b082      	sub	sp, #8
 8010118:	af00      	add	r7, sp, #0
 801011a:	4603      	mov	r3, r0
 801011c:	6039      	str	r1, [r7, #0]
 801011e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010120:	79fb      	ldrb	r3, [r7, #7]
 8010122:	2b00      	cmp	r3, #0
 8010124:	d105      	bne.n	8010132 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8010126:	683a      	ldr	r2, [r7, #0]
 8010128:	4907      	ldr	r1, [pc, #28]	@ (8010148 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801012a:	4808      	ldr	r0, [pc, #32]	@ (801014c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 801012c:	f7ff fd5f 	bl	800fbee <USBD_GetString>
 8010130:	e004      	b.n	801013c <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8010132:	683a      	ldr	r2, [r7, #0]
 8010134:	4904      	ldr	r1, [pc, #16]	@ (8010148 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8010136:	4805      	ldr	r0, [pc, #20]	@ (801014c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8010138:	f7ff fd59 	bl	800fbee <USBD_GetString>
  }
  return USBD_StrDesc;
 801013c:	4b02      	ldr	r3, [pc, #8]	@ (8010148 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 801013e:	4618      	mov	r0, r3
 8010140:	3708      	adds	r7, #8
 8010142:	46bd      	mov	sp, r7
 8010144:	bd80      	pop	{r7, pc}
 8010146:	bf00      	nop
 8010148:	200031bc 	.word	0x200031bc
 801014c:	08013618 	.word	0x08013618

08010150 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010150:	b580      	push	{r7, lr}
 8010152:	b084      	sub	sp, #16
 8010154:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010156:	4b0f      	ldr	r3, [pc, #60]	@ (8010194 <Get_SerialNum+0x44>)
 8010158:	681b      	ldr	r3, [r3, #0]
 801015a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801015c:	4b0e      	ldr	r3, [pc, #56]	@ (8010198 <Get_SerialNum+0x48>)
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010162:	4b0e      	ldr	r3, [pc, #56]	@ (801019c <Get_SerialNum+0x4c>)
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010168:	68fa      	ldr	r2, [r7, #12]
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	4413      	add	r3, r2
 801016e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	2b00      	cmp	r3, #0
 8010174:	d009      	beq.n	801018a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8010176:	2208      	movs	r2, #8
 8010178:	4909      	ldr	r1, [pc, #36]	@ (80101a0 <Get_SerialNum+0x50>)
 801017a:	68f8      	ldr	r0, [r7, #12]
 801017c:	f000 f814 	bl	80101a8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010180:	2204      	movs	r2, #4
 8010182:	4908      	ldr	r1, [pc, #32]	@ (80101a4 <Get_SerialNum+0x54>)
 8010184:	68b8      	ldr	r0, [r7, #8]
 8010186:	f000 f80f 	bl	80101a8 <IntToUnicode>
  }
}
 801018a:	bf00      	nop
 801018c:	3710      	adds	r7, #16
 801018e:	46bd      	mov	sp, r7
 8010190:	bd80      	pop	{r7, pc}
 8010192:	bf00      	nop
 8010194:	1fff7590 	.word	0x1fff7590
 8010198:	1fff7594 	.word	0x1fff7594
 801019c:	1fff7598 	.word	0x1fff7598
 80101a0:	20000186 	.word	0x20000186
 80101a4:	20000196 	.word	0x20000196

080101a8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80101a8:	b480      	push	{r7}
 80101aa:	b087      	sub	sp, #28
 80101ac:	af00      	add	r7, sp, #0
 80101ae:	60f8      	str	r0, [r7, #12]
 80101b0:	60b9      	str	r1, [r7, #8]
 80101b2:	4613      	mov	r3, r2
 80101b4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80101b6:	2300      	movs	r3, #0
 80101b8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80101ba:	2300      	movs	r3, #0
 80101bc:	75fb      	strb	r3, [r7, #23]
 80101be:	e027      	b.n	8010210 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	0f1b      	lsrs	r3, r3, #28
 80101c4:	2b09      	cmp	r3, #9
 80101c6:	d80b      	bhi.n	80101e0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	0f1b      	lsrs	r3, r3, #28
 80101cc:	b2da      	uxtb	r2, r3
 80101ce:	7dfb      	ldrb	r3, [r7, #23]
 80101d0:	005b      	lsls	r3, r3, #1
 80101d2:	4619      	mov	r1, r3
 80101d4:	68bb      	ldr	r3, [r7, #8]
 80101d6:	440b      	add	r3, r1
 80101d8:	3230      	adds	r2, #48	@ 0x30
 80101da:	b2d2      	uxtb	r2, r2
 80101dc:	701a      	strb	r2, [r3, #0]
 80101de:	e00a      	b.n	80101f6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80101e0:	68fb      	ldr	r3, [r7, #12]
 80101e2:	0f1b      	lsrs	r3, r3, #28
 80101e4:	b2da      	uxtb	r2, r3
 80101e6:	7dfb      	ldrb	r3, [r7, #23]
 80101e8:	005b      	lsls	r3, r3, #1
 80101ea:	4619      	mov	r1, r3
 80101ec:	68bb      	ldr	r3, [r7, #8]
 80101ee:	440b      	add	r3, r1
 80101f0:	3237      	adds	r2, #55	@ 0x37
 80101f2:	b2d2      	uxtb	r2, r2
 80101f4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80101f6:	68fb      	ldr	r3, [r7, #12]
 80101f8:	011b      	lsls	r3, r3, #4
 80101fa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80101fc:	7dfb      	ldrb	r3, [r7, #23]
 80101fe:	005b      	lsls	r3, r3, #1
 8010200:	3301      	adds	r3, #1
 8010202:	68ba      	ldr	r2, [r7, #8]
 8010204:	4413      	add	r3, r2
 8010206:	2200      	movs	r2, #0
 8010208:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801020a:	7dfb      	ldrb	r3, [r7, #23]
 801020c:	3301      	adds	r3, #1
 801020e:	75fb      	strb	r3, [r7, #23]
 8010210:	7dfa      	ldrb	r2, [r7, #23]
 8010212:	79fb      	ldrb	r3, [r7, #7]
 8010214:	429a      	cmp	r2, r3
 8010216:	d3d3      	bcc.n	80101c0 <IntToUnicode+0x18>
  }
}
 8010218:	bf00      	nop
 801021a:	bf00      	nop
 801021c:	371c      	adds	r7, #28
 801021e:	46bd      	mov	sp, r7
 8010220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010224:	4770      	bx	lr
	...

08010228 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010228:	b580      	push	{r7, lr}
 801022a:	b094      	sub	sp, #80	@ 0x50
 801022c:	af00      	add	r7, sp, #0
 801022e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8010230:	f107 030c 	add.w	r3, r7, #12
 8010234:	2244      	movs	r2, #68	@ 0x44
 8010236:	2100      	movs	r1, #0
 8010238:	4618      	mov	r0, r3
 801023a:	f001 f890 	bl	801135e <memset>
  if(pcdHandle->Instance==USB)
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	4a15      	ldr	r2, [pc, #84]	@ (8010298 <HAL_PCD_MspInit+0x70>)
 8010244:	4293      	cmp	r3, r2
 8010246:	d123      	bne.n	8010290 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8010248:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801024c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 801024e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8010252:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8010254:	f107 030c 	add.w	r3, r7, #12
 8010258:	4618      	mov	r0, r3
 801025a:	f7fa fad7 	bl	800a80c <HAL_RCCEx_PeriphCLKConfig>
 801025e:	4603      	mov	r3, r0
 8010260:	2b00      	cmp	r3, #0
 8010262:	d001      	beq.n	8010268 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8010264:	f7f2 fbfe 	bl	8002a64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8010268:	4b0c      	ldr	r3, [pc, #48]	@ (801029c <HAL_PCD_MspInit+0x74>)
 801026a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801026c:	4a0b      	ldr	r2, [pc, #44]	@ (801029c <HAL_PCD_MspInit+0x74>)
 801026e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8010272:	6593      	str	r3, [r2, #88]	@ 0x58
 8010274:	4b09      	ldr	r3, [pc, #36]	@ (801029c <HAL_PCD_MspInit+0x74>)
 8010276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010278:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801027c:	60bb      	str	r3, [r7, #8]
 801027e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8010280:	2200      	movs	r2, #0
 8010282:	2100      	movs	r1, #0
 8010284:	2014      	movs	r0, #20
 8010286:	f7f6 f900 	bl	800648a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 801028a:	2014      	movs	r0, #20
 801028c:	f7f6 f917 	bl	80064be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8010290:	bf00      	nop
 8010292:	3750      	adds	r7, #80	@ 0x50
 8010294:	46bd      	mov	sp, r7
 8010296:	bd80      	pop	{r7, pc}
 8010298:	40005c00 	.word	0x40005c00
 801029c:	40021000 	.word	0x40021000

080102a0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80102a0:	b580      	push	{r7, lr}
 80102a2:	b082      	sub	sp, #8
 80102a4:	af00      	add	r7, sp, #0
 80102a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80102b4:	4619      	mov	r1, r3
 80102b6:	4610      	mov	r0, r2
 80102b8:	f7fe fcfa 	bl	800ecb0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 80102bc:	bf00      	nop
 80102be:	3708      	adds	r7, #8
 80102c0:	46bd      	mov	sp, r7
 80102c2:	bd80      	pop	{r7, pc}

080102c4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80102c4:	b580      	push	{r7, lr}
 80102c6:	b082      	sub	sp, #8
 80102c8:	af00      	add	r7, sp, #0
 80102ca:	6078      	str	r0, [r7, #4]
 80102cc:	460b      	mov	r3, r1
 80102ce:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80102d6:	78fa      	ldrb	r2, [r7, #3]
 80102d8:	6879      	ldr	r1, [r7, #4]
 80102da:	4613      	mov	r3, r2
 80102dc:	009b      	lsls	r3, r3, #2
 80102de:	4413      	add	r3, r2
 80102e0:	00db      	lsls	r3, r3, #3
 80102e2:	440b      	add	r3, r1
 80102e4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80102e8:	681a      	ldr	r2, [r3, #0]
 80102ea:	78fb      	ldrb	r3, [r7, #3]
 80102ec:	4619      	mov	r1, r3
 80102ee:	f7fe fd34 	bl	800ed5a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 80102f2:	bf00      	nop
 80102f4:	3708      	adds	r7, #8
 80102f6:	46bd      	mov	sp, r7
 80102f8:	bd80      	pop	{r7, pc}

080102fa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80102fa:	b580      	push	{r7, lr}
 80102fc:	b082      	sub	sp, #8
 80102fe:	af00      	add	r7, sp, #0
 8010300:	6078      	str	r0, [r7, #4]
 8010302:	460b      	mov	r3, r1
 8010304:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 801030c:	78fa      	ldrb	r2, [r7, #3]
 801030e:	6879      	ldr	r1, [r7, #4]
 8010310:	4613      	mov	r3, r2
 8010312:	009b      	lsls	r3, r3, #2
 8010314:	4413      	add	r3, r2
 8010316:	00db      	lsls	r3, r3, #3
 8010318:	440b      	add	r3, r1
 801031a:	3324      	adds	r3, #36	@ 0x24
 801031c:	681a      	ldr	r2, [r3, #0]
 801031e:	78fb      	ldrb	r3, [r7, #3]
 8010320:	4619      	mov	r1, r3
 8010322:	f7fe fd7d 	bl	800ee20 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8010326:	bf00      	nop
 8010328:	3708      	adds	r7, #8
 801032a:	46bd      	mov	sp, r7
 801032c:	bd80      	pop	{r7, pc}

0801032e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801032e:	b580      	push	{r7, lr}
 8010330:	b082      	sub	sp, #8
 8010332:	af00      	add	r7, sp, #0
 8010334:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801033c:	4618      	mov	r0, r3
 801033e:	f7fe fe91 	bl	800f064 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8010342:	bf00      	nop
 8010344:	3708      	adds	r7, #8
 8010346:	46bd      	mov	sp, r7
 8010348:	bd80      	pop	{r7, pc}

0801034a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801034a:	b580      	push	{r7, lr}
 801034c:	b084      	sub	sp, #16
 801034e:	af00      	add	r7, sp, #0
 8010350:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010352:	2301      	movs	r3, #1
 8010354:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	795b      	ldrb	r3, [r3, #5]
 801035a:	2b02      	cmp	r3, #2
 801035c:	d001      	beq.n	8010362 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 801035e:	f7f2 fb81 	bl	8002a64 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010368:	7bfa      	ldrb	r2, [r7, #15]
 801036a:	4611      	mov	r1, r2
 801036c:	4618      	mov	r0, r3
 801036e:	f7fe fe3b 	bl	800efe8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010378:	4618      	mov	r0, r3
 801037a:	f7fe fde7 	bl	800ef4c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 801037e:	bf00      	nop
 8010380:	3710      	adds	r7, #16
 8010382:	46bd      	mov	sp, r7
 8010384:	bd80      	pop	{r7, pc}
	...

08010388 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010388:	b580      	push	{r7, lr}
 801038a:	b082      	sub	sp, #8
 801038c:	af00      	add	r7, sp, #0
 801038e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010396:	4618      	mov	r0, r3
 8010398:	f7fe fe36 	bl	800f008 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	7a5b      	ldrb	r3, [r3, #9]
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d005      	beq.n	80103b0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80103a4:	4b04      	ldr	r3, [pc, #16]	@ (80103b8 <HAL_PCD_SuspendCallback+0x30>)
 80103a6:	691b      	ldr	r3, [r3, #16]
 80103a8:	4a03      	ldr	r2, [pc, #12]	@ (80103b8 <HAL_PCD_SuspendCallback+0x30>)
 80103aa:	f043 0306 	orr.w	r3, r3, #6
 80103ae:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 80103b0:	bf00      	nop
 80103b2:	3708      	adds	r7, #8
 80103b4:	46bd      	mov	sp, r7
 80103b6:	bd80      	pop	{r7, pc}
 80103b8:	e000ed00 	.word	0xe000ed00

080103bc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80103bc:	b580      	push	{r7, lr}
 80103be:	b082      	sub	sp, #8
 80103c0:	af00      	add	r7, sp, #0
 80103c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	7a5b      	ldrb	r3, [r3, #9]
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d007      	beq.n	80103dc <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80103cc:	4b08      	ldr	r3, [pc, #32]	@ (80103f0 <HAL_PCD_ResumeCallback+0x34>)
 80103ce:	691b      	ldr	r3, [r3, #16]
 80103d0:	4a07      	ldr	r2, [pc, #28]	@ (80103f0 <HAL_PCD_ResumeCallback+0x34>)
 80103d2:	f023 0306 	bic.w	r3, r3, #6
 80103d6:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80103d8:	f000 f9f8 	bl	80107cc <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80103e2:	4618      	mov	r0, r3
 80103e4:	f7fe fe26 	bl	800f034 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 80103e8:	bf00      	nop
 80103ea:	3708      	adds	r7, #8
 80103ec:	46bd      	mov	sp, r7
 80103ee:	bd80      	pop	{r7, pc}
 80103f0:	e000ed00 	.word	0xe000ed00

080103f4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80103f4:	b580      	push	{r7, lr}
 80103f6:	b082      	sub	sp, #8
 80103f8:	af00      	add	r7, sp, #0
 80103fa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 80103fc:	4a2b      	ldr	r2, [pc, #172]	@ (80104ac <USBD_LL_Init+0xb8>)
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	4a29      	ldr	r2, [pc, #164]	@ (80104ac <USBD_LL_Init+0xb8>)
 8010408:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 801040c:	4b27      	ldr	r3, [pc, #156]	@ (80104ac <USBD_LL_Init+0xb8>)
 801040e:	4a28      	ldr	r2, [pc, #160]	@ (80104b0 <USBD_LL_Init+0xbc>)
 8010410:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8010412:	4b26      	ldr	r3, [pc, #152]	@ (80104ac <USBD_LL_Init+0xb8>)
 8010414:	2208      	movs	r2, #8
 8010416:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8010418:	4b24      	ldr	r3, [pc, #144]	@ (80104ac <USBD_LL_Init+0xb8>)
 801041a:	2202      	movs	r2, #2
 801041c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801041e:	4b23      	ldr	r3, [pc, #140]	@ (80104ac <USBD_LL_Init+0xb8>)
 8010420:	2202      	movs	r2, #2
 8010422:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8010424:	4b21      	ldr	r3, [pc, #132]	@ (80104ac <USBD_LL_Init+0xb8>)
 8010426:	2200      	movs	r2, #0
 8010428:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 801042a:	4b20      	ldr	r3, [pc, #128]	@ (80104ac <USBD_LL_Init+0xb8>)
 801042c:	2200      	movs	r2, #0
 801042e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8010430:	4b1e      	ldr	r3, [pc, #120]	@ (80104ac <USBD_LL_Init+0xb8>)
 8010432:	2200      	movs	r2, #0
 8010434:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8010436:	4b1d      	ldr	r3, [pc, #116]	@ (80104ac <USBD_LL_Init+0xb8>)
 8010438:	2200      	movs	r2, #0
 801043a:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 801043c:	481b      	ldr	r0, [pc, #108]	@ (80104ac <USBD_LL_Init+0xb8>)
 801043e:	f7f7 ff02 	bl	8008246 <HAL_PCD_Init>
 8010442:	4603      	mov	r3, r0
 8010444:	2b00      	cmp	r3, #0
 8010446:	d001      	beq.n	801044c <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8010448:	f7f2 fb0c 	bl	8002a64 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010452:	2318      	movs	r3, #24
 8010454:	2200      	movs	r2, #0
 8010456:	2100      	movs	r1, #0
 8010458:	f7f9 fb89 	bl	8009b6e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010462:	2358      	movs	r3, #88	@ 0x58
 8010464:	2200      	movs	r2, #0
 8010466:	2180      	movs	r1, #128	@ 0x80
 8010468:	f7f9 fb81 	bl	8009b6e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010472:	23c0      	movs	r3, #192	@ 0xc0
 8010474:	2200      	movs	r2, #0
 8010476:	2181      	movs	r1, #129	@ 0x81
 8010478:	f7f9 fb79 	bl	8009b6e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010482:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8010486:	2200      	movs	r2, #0
 8010488:	2101      	movs	r1, #1
 801048a:	f7f9 fb70 	bl	8009b6e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010494:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010498:	2200      	movs	r2, #0
 801049a:	2182      	movs	r1, #130	@ 0x82
 801049c:	f7f9 fb67 	bl	8009b6e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80104a0:	2300      	movs	r3, #0
}
 80104a2:	4618      	mov	r0, r3
 80104a4:	3708      	adds	r7, #8
 80104a6:	46bd      	mov	sp, r7
 80104a8:	bd80      	pop	{r7, pc}
 80104aa:	bf00      	nop
 80104ac:	200033bc 	.word	0x200033bc
 80104b0:	40005c00 	.word	0x40005c00

080104b4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80104b4:	b580      	push	{r7, lr}
 80104b6:	b084      	sub	sp, #16
 80104b8:	af00      	add	r7, sp, #0
 80104ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80104bc:	2300      	movs	r3, #0
 80104be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80104c0:	2300      	movs	r3, #0
 80104c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80104ca:	4618      	mov	r0, r3
 80104cc:	f7f7 ff89 	bl	80083e2 <HAL_PCD_Start>
 80104d0:	4603      	mov	r3, r0
 80104d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80104d4:	7bfb      	ldrb	r3, [r7, #15]
 80104d6:	4618      	mov	r0, r3
 80104d8:	f000 f97e 	bl	80107d8 <USBD_Get_USB_Status>
 80104dc:	4603      	mov	r3, r0
 80104de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80104e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80104e2:	4618      	mov	r0, r3
 80104e4:	3710      	adds	r7, #16
 80104e6:	46bd      	mov	sp, r7
 80104e8:	bd80      	pop	{r7, pc}

080104ea <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80104ea:	b580      	push	{r7, lr}
 80104ec:	b084      	sub	sp, #16
 80104ee:	af00      	add	r7, sp, #0
 80104f0:	6078      	str	r0, [r7, #4]
 80104f2:	4608      	mov	r0, r1
 80104f4:	4611      	mov	r1, r2
 80104f6:	461a      	mov	r2, r3
 80104f8:	4603      	mov	r3, r0
 80104fa:	70fb      	strb	r3, [r7, #3]
 80104fc:	460b      	mov	r3, r1
 80104fe:	70bb      	strb	r3, [r7, #2]
 8010500:	4613      	mov	r3, r2
 8010502:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010504:	2300      	movs	r3, #0
 8010506:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010508:	2300      	movs	r3, #0
 801050a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010512:	78bb      	ldrb	r3, [r7, #2]
 8010514:	883a      	ldrh	r2, [r7, #0]
 8010516:	78f9      	ldrb	r1, [r7, #3]
 8010518:	f7f8 f8d0 	bl	80086bc <HAL_PCD_EP_Open>
 801051c:	4603      	mov	r3, r0
 801051e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010520:	7bfb      	ldrb	r3, [r7, #15]
 8010522:	4618      	mov	r0, r3
 8010524:	f000 f958 	bl	80107d8 <USBD_Get_USB_Status>
 8010528:	4603      	mov	r3, r0
 801052a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801052c:	7bbb      	ldrb	r3, [r7, #14]
}
 801052e:	4618      	mov	r0, r3
 8010530:	3710      	adds	r7, #16
 8010532:	46bd      	mov	sp, r7
 8010534:	bd80      	pop	{r7, pc}

08010536 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010536:	b580      	push	{r7, lr}
 8010538:	b084      	sub	sp, #16
 801053a:	af00      	add	r7, sp, #0
 801053c:	6078      	str	r0, [r7, #4]
 801053e:	460b      	mov	r3, r1
 8010540:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010542:	2300      	movs	r3, #0
 8010544:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010546:	2300      	movs	r3, #0
 8010548:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010550:	78fa      	ldrb	r2, [r7, #3]
 8010552:	4611      	mov	r1, r2
 8010554:	4618      	mov	r0, r3
 8010556:	f7f8 f910 	bl	800877a <HAL_PCD_EP_Close>
 801055a:	4603      	mov	r3, r0
 801055c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801055e:	7bfb      	ldrb	r3, [r7, #15]
 8010560:	4618      	mov	r0, r3
 8010562:	f000 f939 	bl	80107d8 <USBD_Get_USB_Status>
 8010566:	4603      	mov	r3, r0
 8010568:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801056a:	7bbb      	ldrb	r3, [r7, #14]
}
 801056c:	4618      	mov	r0, r3
 801056e:	3710      	adds	r7, #16
 8010570:	46bd      	mov	sp, r7
 8010572:	bd80      	pop	{r7, pc}

08010574 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010574:	b580      	push	{r7, lr}
 8010576:	b084      	sub	sp, #16
 8010578:	af00      	add	r7, sp, #0
 801057a:	6078      	str	r0, [r7, #4]
 801057c:	460b      	mov	r3, r1
 801057e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010580:	2300      	movs	r3, #0
 8010582:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010584:	2300      	movs	r3, #0
 8010586:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801058e:	78fa      	ldrb	r2, [r7, #3]
 8010590:	4611      	mov	r1, r2
 8010592:	4618      	mov	r0, r3
 8010594:	f7f8 f9b9 	bl	800890a <HAL_PCD_EP_SetStall>
 8010598:	4603      	mov	r3, r0
 801059a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801059c:	7bfb      	ldrb	r3, [r7, #15]
 801059e:	4618      	mov	r0, r3
 80105a0:	f000 f91a 	bl	80107d8 <USBD_Get_USB_Status>
 80105a4:	4603      	mov	r3, r0
 80105a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80105a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80105aa:	4618      	mov	r0, r3
 80105ac:	3710      	adds	r7, #16
 80105ae:	46bd      	mov	sp, r7
 80105b0:	bd80      	pop	{r7, pc}

080105b2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80105b2:	b580      	push	{r7, lr}
 80105b4:	b084      	sub	sp, #16
 80105b6:	af00      	add	r7, sp, #0
 80105b8:	6078      	str	r0, [r7, #4]
 80105ba:	460b      	mov	r3, r1
 80105bc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80105be:	2300      	movs	r3, #0
 80105c0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80105c2:	2300      	movs	r3, #0
 80105c4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80105cc:	78fa      	ldrb	r2, [r7, #3]
 80105ce:	4611      	mov	r1, r2
 80105d0:	4618      	mov	r0, r3
 80105d2:	f7f8 f9ec 	bl	80089ae <HAL_PCD_EP_ClrStall>
 80105d6:	4603      	mov	r3, r0
 80105d8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80105da:	7bfb      	ldrb	r3, [r7, #15]
 80105dc:	4618      	mov	r0, r3
 80105de:	f000 f8fb 	bl	80107d8 <USBD_Get_USB_Status>
 80105e2:	4603      	mov	r3, r0
 80105e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80105e6:	7bbb      	ldrb	r3, [r7, #14]
}
 80105e8:	4618      	mov	r0, r3
 80105ea:	3710      	adds	r7, #16
 80105ec:	46bd      	mov	sp, r7
 80105ee:	bd80      	pop	{r7, pc}

080105f0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80105f0:	b480      	push	{r7}
 80105f2:	b085      	sub	sp, #20
 80105f4:	af00      	add	r7, sp, #0
 80105f6:	6078      	str	r0, [r7, #4]
 80105f8:	460b      	mov	r3, r1
 80105fa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010602:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010604:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010608:	2b00      	cmp	r3, #0
 801060a:	da0b      	bge.n	8010624 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801060c:	78fb      	ldrb	r3, [r7, #3]
 801060e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010612:	68f9      	ldr	r1, [r7, #12]
 8010614:	4613      	mov	r3, r2
 8010616:	009b      	lsls	r3, r3, #2
 8010618:	4413      	add	r3, r2
 801061a:	00db      	lsls	r3, r3, #3
 801061c:	440b      	add	r3, r1
 801061e:	3312      	adds	r3, #18
 8010620:	781b      	ldrb	r3, [r3, #0]
 8010622:	e00b      	b.n	801063c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010624:	78fb      	ldrb	r3, [r7, #3]
 8010626:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801062a:	68f9      	ldr	r1, [r7, #12]
 801062c:	4613      	mov	r3, r2
 801062e:	009b      	lsls	r3, r3, #2
 8010630:	4413      	add	r3, r2
 8010632:	00db      	lsls	r3, r3, #3
 8010634:	440b      	add	r3, r1
 8010636:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 801063a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801063c:	4618      	mov	r0, r3
 801063e:	3714      	adds	r7, #20
 8010640:	46bd      	mov	sp, r7
 8010642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010646:	4770      	bx	lr

08010648 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010648:	b580      	push	{r7, lr}
 801064a:	b084      	sub	sp, #16
 801064c:	af00      	add	r7, sp, #0
 801064e:	6078      	str	r0, [r7, #4]
 8010650:	460b      	mov	r3, r1
 8010652:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010654:	2300      	movs	r3, #0
 8010656:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010658:	2300      	movs	r3, #0
 801065a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010662:	78fa      	ldrb	r2, [r7, #3]
 8010664:	4611      	mov	r1, r2
 8010666:	4618      	mov	r0, r3
 8010668:	f7f8 f804 	bl	8008674 <HAL_PCD_SetAddress>
 801066c:	4603      	mov	r3, r0
 801066e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010670:	7bfb      	ldrb	r3, [r7, #15]
 8010672:	4618      	mov	r0, r3
 8010674:	f000 f8b0 	bl	80107d8 <USBD_Get_USB_Status>
 8010678:	4603      	mov	r3, r0
 801067a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801067c:	7bbb      	ldrb	r3, [r7, #14]
}
 801067e:	4618      	mov	r0, r3
 8010680:	3710      	adds	r7, #16
 8010682:	46bd      	mov	sp, r7
 8010684:	bd80      	pop	{r7, pc}

08010686 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010686:	b580      	push	{r7, lr}
 8010688:	b086      	sub	sp, #24
 801068a:	af00      	add	r7, sp, #0
 801068c:	60f8      	str	r0, [r7, #12]
 801068e:	607a      	str	r2, [r7, #4]
 8010690:	603b      	str	r3, [r7, #0]
 8010692:	460b      	mov	r3, r1
 8010694:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010696:	2300      	movs	r3, #0
 8010698:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801069a:	2300      	movs	r3, #0
 801069c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80106a4:	7af9      	ldrb	r1, [r7, #11]
 80106a6:	683b      	ldr	r3, [r7, #0]
 80106a8:	687a      	ldr	r2, [r7, #4]
 80106aa:	f7f8 f8f7 	bl	800889c <HAL_PCD_EP_Transmit>
 80106ae:	4603      	mov	r3, r0
 80106b0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80106b2:	7dfb      	ldrb	r3, [r7, #23]
 80106b4:	4618      	mov	r0, r3
 80106b6:	f000 f88f 	bl	80107d8 <USBD_Get_USB_Status>
 80106ba:	4603      	mov	r3, r0
 80106bc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80106be:	7dbb      	ldrb	r3, [r7, #22]
}
 80106c0:	4618      	mov	r0, r3
 80106c2:	3718      	adds	r7, #24
 80106c4:	46bd      	mov	sp, r7
 80106c6:	bd80      	pop	{r7, pc}

080106c8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80106c8:	b580      	push	{r7, lr}
 80106ca:	b086      	sub	sp, #24
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	60f8      	str	r0, [r7, #12]
 80106d0:	607a      	str	r2, [r7, #4]
 80106d2:	603b      	str	r3, [r7, #0]
 80106d4:	460b      	mov	r3, r1
 80106d6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80106d8:	2300      	movs	r3, #0
 80106da:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80106dc:	2300      	movs	r3, #0
 80106de:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80106e0:	68fb      	ldr	r3, [r7, #12]
 80106e2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80106e6:	7af9      	ldrb	r1, [r7, #11]
 80106e8:	683b      	ldr	r3, [r7, #0]
 80106ea:	687a      	ldr	r2, [r7, #4]
 80106ec:	f7f8 f88d 	bl	800880a <HAL_PCD_EP_Receive>
 80106f0:	4603      	mov	r3, r0
 80106f2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80106f4:	7dfb      	ldrb	r3, [r7, #23]
 80106f6:	4618      	mov	r0, r3
 80106f8:	f000 f86e 	bl	80107d8 <USBD_Get_USB_Status>
 80106fc:	4603      	mov	r3, r0
 80106fe:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010700:	7dbb      	ldrb	r3, [r7, #22]
}
 8010702:	4618      	mov	r0, r3
 8010704:	3718      	adds	r7, #24
 8010706:	46bd      	mov	sp, r7
 8010708:	bd80      	pop	{r7, pc}

0801070a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801070a:	b580      	push	{r7, lr}
 801070c:	b082      	sub	sp, #8
 801070e:	af00      	add	r7, sp, #0
 8010710:	6078      	str	r0, [r7, #4]
 8010712:	460b      	mov	r3, r1
 8010714:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801071c:	78fa      	ldrb	r2, [r7, #3]
 801071e:	4611      	mov	r1, r2
 8010720:	4618      	mov	r0, r3
 8010722:	f7f8 f8a3 	bl	800886c <HAL_PCD_EP_GetRxCount>
 8010726:	4603      	mov	r3, r0
}
 8010728:	4618      	mov	r0, r3
 801072a:	3708      	adds	r7, #8
 801072c:	46bd      	mov	sp, r7
 801072e:	bd80      	pop	{r7, pc}

08010730 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010730:	b580      	push	{r7, lr}
 8010732:	b082      	sub	sp, #8
 8010734:	af00      	add	r7, sp, #0
 8010736:	6078      	str	r0, [r7, #4]
 8010738:	460b      	mov	r3, r1
 801073a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 801073c:	78fb      	ldrb	r3, [r7, #3]
 801073e:	2b00      	cmp	r3, #0
 8010740:	d002      	beq.n	8010748 <HAL_PCDEx_LPM_Callback+0x18>
 8010742:	2b01      	cmp	r3, #1
 8010744:	d013      	beq.n	801076e <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8010746:	e023      	b.n	8010790 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	7a5b      	ldrb	r3, [r3, #9]
 801074c:	2b00      	cmp	r3, #0
 801074e:	d007      	beq.n	8010760 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8010750:	f000 f83c 	bl	80107cc <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010754:	4b10      	ldr	r3, [pc, #64]	@ (8010798 <HAL_PCDEx_LPM_Callback+0x68>)
 8010756:	691b      	ldr	r3, [r3, #16]
 8010758:	4a0f      	ldr	r2, [pc, #60]	@ (8010798 <HAL_PCDEx_LPM_Callback+0x68>)
 801075a:	f023 0306 	bic.w	r3, r3, #6
 801075e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010766:	4618      	mov	r0, r3
 8010768:	f7fe fc64 	bl	800f034 <USBD_LL_Resume>
    break;
 801076c:	e010      	b.n	8010790 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010774:	4618      	mov	r0, r3
 8010776:	f7fe fc47 	bl	800f008 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	7a5b      	ldrb	r3, [r3, #9]
 801077e:	2b00      	cmp	r3, #0
 8010780:	d005      	beq.n	801078e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010782:	4b05      	ldr	r3, [pc, #20]	@ (8010798 <HAL_PCDEx_LPM_Callback+0x68>)
 8010784:	691b      	ldr	r3, [r3, #16]
 8010786:	4a04      	ldr	r2, [pc, #16]	@ (8010798 <HAL_PCDEx_LPM_Callback+0x68>)
 8010788:	f043 0306 	orr.w	r3, r3, #6
 801078c:	6113      	str	r3, [r2, #16]
    break;
 801078e:	bf00      	nop
}
 8010790:	bf00      	nop
 8010792:	3708      	adds	r7, #8
 8010794:	46bd      	mov	sp, r7
 8010796:	bd80      	pop	{r7, pc}
 8010798:	e000ed00 	.word	0xe000ed00

0801079c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801079c:	b480      	push	{r7}
 801079e:	b083      	sub	sp, #12
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80107a4:	4b03      	ldr	r3, [pc, #12]	@ (80107b4 <USBD_static_malloc+0x18>)
}
 80107a6:	4618      	mov	r0, r3
 80107a8:	370c      	adds	r7, #12
 80107aa:	46bd      	mov	sp, r7
 80107ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107b0:	4770      	bx	lr
 80107b2:	bf00      	nop
 80107b4:	20003698 	.word	0x20003698

080107b8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80107b8:	b480      	push	{r7}
 80107ba:	b083      	sub	sp, #12
 80107bc:	af00      	add	r7, sp, #0
 80107be:	6078      	str	r0, [r7, #4]

}
 80107c0:	bf00      	nop
 80107c2:	370c      	adds	r7, #12
 80107c4:	46bd      	mov	sp, r7
 80107c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ca:	4770      	bx	lr

080107cc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80107cc:	b580      	push	{r7, lr}
 80107ce:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80107d0:	f7f1 fea4 	bl	800251c <SystemClock_Config>
}
 80107d4:	bf00      	nop
 80107d6:	bd80      	pop	{r7, pc}

080107d8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80107d8:	b480      	push	{r7}
 80107da:	b085      	sub	sp, #20
 80107dc:	af00      	add	r7, sp, #0
 80107de:	4603      	mov	r3, r0
 80107e0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80107e2:	2300      	movs	r3, #0
 80107e4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80107e6:	79fb      	ldrb	r3, [r7, #7]
 80107e8:	2b03      	cmp	r3, #3
 80107ea:	d817      	bhi.n	801081c <USBD_Get_USB_Status+0x44>
 80107ec:	a201      	add	r2, pc, #4	@ (adr r2, 80107f4 <USBD_Get_USB_Status+0x1c>)
 80107ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107f2:	bf00      	nop
 80107f4:	08010805 	.word	0x08010805
 80107f8:	0801080b 	.word	0x0801080b
 80107fc:	08010811 	.word	0x08010811
 8010800:	08010817 	.word	0x08010817
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010804:	2300      	movs	r3, #0
 8010806:	73fb      	strb	r3, [r7, #15]
    break;
 8010808:	e00b      	b.n	8010822 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801080a:	2303      	movs	r3, #3
 801080c:	73fb      	strb	r3, [r7, #15]
    break;
 801080e:	e008      	b.n	8010822 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010810:	2301      	movs	r3, #1
 8010812:	73fb      	strb	r3, [r7, #15]
    break;
 8010814:	e005      	b.n	8010822 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010816:	2303      	movs	r3, #3
 8010818:	73fb      	strb	r3, [r7, #15]
    break;
 801081a:	e002      	b.n	8010822 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801081c:	2303      	movs	r3, #3
 801081e:	73fb      	strb	r3, [r7, #15]
    break;
 8010820:	bf00      	nop
  }
  return usb_status;
 8010822:	7bfb      	ldrb	r3, [r7, #15]
}
 8010824:	4618      	mov	r0, r3
 8010826:	3714      	adds	r7, #20
 8010828:	46bd      	mov	sp, r7
 801082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801082e:	4770      	bx	lr

08010830 <__cvt>:
 8010830:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010834:	ec57 6b10 	vmov	r6, r7, d0
 8010838:	2f00      	cmp	r7, #0
 801083a:	460c      	mov	r4, r1
 801083c:	4619      	mov	r1, r3
 801083e:	463b      	mov	r3, r7
 8010840:	bfbb      	ittet	lt
 8010842:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010846:	461f      	movlt	r7, r3
 8010848:	2300      	movge	r3, #0
 801084a:	232d      	movlt	r3, #45	@ 0x2d
 801084c:	700b      	strb	r3, [r1, #0]
 801084e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010850:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010854:	4691      	mov	r9, r2
 8010856:	f023 0820 	bic.w	r8, r3, #32
 801085a:	bfbc      	itt	lt
 801085c:	4632      	movlt	r2, r6
 801085e:	4616      	movlt	r6, r2
 8010860:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010864:	d005      	beq.n	8010872 <__cvt+0x42>
 8010866:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801086a:	d100      	bne.n	801086e <__cvt+0x3e>
 801086c:	3401      	adds	r4, #1
 801086e:	2102      	movs	r1, #2
 8010870:	e000      	b.n	8010874 <__cvt+0x44>
 8010872:	2103      	movs	r1, #3
 8010874:	ab03      	add	r3, sp, #12
 8010876:	9301      	str	r3, [sp, #4]
 8010878:	ab02      	add	r3, sp, #8
 801087a:	9300      	str	r3, [sp, #0]
 801087c:	ec47 6b10 	vmov	d0, r6, r7
 8010880:	4653      	mov	r3, sl
 8010882:	4622      	mov	r2, r4
 8010884:	f000 fe84 	bl	8011590 <_dtoa_r>
 8010888:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801088c:	4605      	mov	r5, r0
 801088e:	d119      	bne.n	80108c4 <__cvt+0x94>
 8010890:	f019 0f01 	tst.w	r9, #1
 8010894:	d00e      	beq.n	80108b4 <__cvt+0x84>
 8010896:	eb00 0904 	add.w	r9, r0, r4
 801089a:	2200      	movs	r2, #0
 801089c:	2300      	movs	r3, #0
 801089e:	4630      	mov	r0, r6
 80108a0:	4639      	mov	r1, r7
 80108a2:	f7f0 f939 	bl	8000b18 <__aeabi_dcmpeq>
 80108a6:	b108      	cbz	r0, 80108ac <__cvt+0x7c>
 80108a8:	f8cd 900c 	str.w	r9, [sp, #12]
 80108ac:	2230      	movs	r2, #48	@ 0x30
 80108ae:	9b03      	ldr	r3, [sp, #12]
 80108b0:	454b      	cmp	r3, r9
 80108b2:	d31e      	bcc.n	80108f2 <__cvt+0xc2>
 80108b4:	9b03      	ldr	r3, [sp, #12]
 80108b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80108b8:	1b5b      	subs	r3, r3, r5
 80108ba:	4628      	mov	r0, r5
 80108bc:	6013      	str	r3, [r2, #0]
 80108be:	b004      	add	sp, #16
 80108c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80108c8:	eb00 0904 	add.w	r9, r0, r4
 80108cc:	d1e5      	bne.n	801089a <__cvt+0x6a>
 80108ce:	7803      	ldrb	r3, [r0, #0]
 80108d0:	2b30      	cmp	r3, #48	@ 0x30
 80108d2:	d10a      	bne.n	80108ea <__cvt+0xba>
 80108d4:	2200      	movs	r2, #0
 80108d6:	2300      	movs	r3, #0
 80108d8:	4630      	mov	r0, r6
 80108da:	4639      	mov	r1, r7
 80108dc:	f7f0 f91c 	bl	8000b18 <__aeabi_dcmpeq>
 80108e0:	b918      	cbnz	r0, 80108ea <__cvt+0xba>
 80108e2:	f1c4 0401 	rsb	r4, r4, #1
 80108e6:	f8ca 4000 	str.w	r4, [sl]
 80108ea:	f8da 3000 	ldr.w	r3, [sl]
 80108ee:	4499      	add	r9, r3
 80108f0:	e7d3      	b.n	801089a <__cvt+0x6a>
 80108f2:	1c59      	adds	r1, r3, #1
 80108f4:	9103      	str	r1, [sp, #12]
 80108f6:	701a      	strb	r2, [r3, #0]
 80108f8:	e7d9      	b.n	80108ae <__cvt+0x7e>

080108fa <__exponent>:
 80108fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80108fc:	2900      	cmp	r1, #0
 80108fe:	bfba      	itte	lt
 8010900:	4249      	neglt	r1, r1
 8010902:	232d      	movlt	r3, #45	@ 0x2d
 8010904:	232b      	movge	r3, #43	@ 0x2b
 8010906:	2909      	cmp	r1, #9
 8010908:	7002      	strb	r2, [r0, #0]
 801090a:	7043      	strb	r3, [r0, #1]
 801090c:	dd29      	ble.n	8010962 <__exponent+0x68>
 801090e:	f10d 0307 	add.w	r3, sp, #7
 8010912:	461d      	mov	r5, r3
 8010914:	270a      	movs	r7, #10
 8010916:	461a      	mov	r2, r3
 8010918:	fbb1 f6f7 	udiv	r6, r1, r7
 801091c:	fb07 1416 	mls	r4, r7, r6, r1
 8010920:	3430      	adds	r4, #48	@ 0x30
 8010922:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010926:	460c      	mov	r4, r1
 8010928:	2c63      	cmp	r4, #99	@ 0x63
 801092a:	f103 33ff 	add.w	r3, r3, #4294967295
 801092e:	4631      	mov	r1, r6
 8010930:	dcf1      	bgt.n	8010916 <__exponent+0x1c>
 8010932:	3130      	adds	r1, #48	@ 0x30
 8010934:	1e94      	subs	r4, r2, #2
 8010936:	f803 1c01 	strb.w	r1, [r3, #-1]
 801093a:	1c41      	adds	r1, r0, #1
 801093c:	4623      	mov	r3, r4
 801093e:	42ab      	cmp	r3, r5
 8010940:	d30a      	bcc.n	8010958 <__exponent+0x5e>
 8010942:	f10d 0309 	add.w	r3, sp, #9
 8010946:	1a9b      	subs	r3, r3, r2
 8010948:	42ac      	cmp	r4, r5
 801094a:	bf88      	it	hi
 801094c:	2300      	movhi	r3, #0
 801094e:	3302      	adds	r3, #2
 8010950:	4403      	add	r3, r0
 8010952:	1a18      	subs	r0, r3, r0
 8010954:	b003      	add	sp, #12
 8010956:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010958:	f813 6b01 	ldrb.w	r6, [r3], #1
 801095c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010960:	e7ed      	b.n	801093e <__exponent+0x44>
 8010962:	2330      	movs	r3, #48	@ 0x30
 8010964:	3130      	adds	r1, #48	@ 0x30
 8010966:	7083      	strb	r3, [r0, #2]
 8010968:	70c1      	strb	r1, [r0, #3]
 801096a:	1d03      	adds	r3, r0, #4
 801096c:	e7f1      	b.n	8010952 <__exponent+0x58>
	...

08010970 <_printf_float>:
 8010970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010974:	b08d      	sub	sp, #52	@ 0x34
 8010976:	460c      	mov	r4, r1
 8010978:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801097c:	4616      	mov	r6, r2
 801097e:	461f      	mov	r7, r3
 8010980:	4605      	mov	r5, r0
 8010982:	f000 fcf5 	bl	8011370 <_localeconv_r>
 8010986:	6803      	ldr	r3, [r0, #0]
 8010988:	9304      	str	r3, [sp, #16]
 801098a:	4618      	mov	r0, r3
 801098c:	f7ef fc98 	bl	80002c0 <strlen>
 8010990:	2300      	movs	r3, #0
 8010992:	930a      	str	r3, [sp, #40]	@ 0x28
 8010994:	f8d8 3000 	ldr.w	r3, [r8]
 8010998:	9005      	str	r0, [sp, #20]
 801099a:	3307      	adds	r3, #7
 801099c:	f023 0307 	bic.w	r3, r3, #7
 80109a0:	f103 0208 	add.w	r2, r3, #8
 80109a4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80109a8:	f8d4 b000 	ldr.w	fp, [r4]
 80109ac:	f8c8 2000 	str.w	r2, [r8]
 80109b0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80109b4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80109b8:	9307      	str	r3, [sp, #28]
 80109ba:	f8cd 8018 	str.w	r8, [sp, #24]
 80109be:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80109c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80109c6:	4b9c      	ldr	r3, [pc, #624]	@ (8010c38 <_printf_float+0x2c8>)
 80109c8:	f04f 32ff 	mov.w	r2, #4294967295
 80109cc:	f7f0 f8d6 	bl	8000b7c <__aeabi_dcmpun>
 80109d0:	bb70      	cbnz	r0, 8010a30 <_printf_float+0xc0>
 80109d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80109d6:	4b98      	ldr	r3, [pc, #608]	@ (8010c38 <_printf_float+0x2c8>)
 80109d8:	f04f 32ff 	mov.w	r2, #4294967295
 80109dc:	f7f0 f8b0 	bl	8000b40 <__aeabi_dcmple>
 80109e0:	bb30      	cbnz	r0, 8010a30 <_printf_float+0xc0>
 80109e2:	2200      	movs	r2, #0
 80109e4:	2300      	movs	r3, #0
 80109e6:	4640      	mov	r0, r8
 80109e8:	4649      	mov	r1, r9
 80109ea:	f7f0 f89f 	bl	8000b2c <__aeabi_dcmplt>
 80109ee:	b110      	cbz	r0, 80109f6 <_printf_float+0x86>
 80109f0:	232d      	movs	r3, #45	@ 0x2d
 80109f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80109f6:	4a91      	ldr	r2, [pc, #580]	@ (8010c3c <_printf_float+0x2cc>)
 80109f8:	4b91      	ldr	r3, [pc, #580]	@ (8010c40 <_printf_float+0x2d0>)
 80109fa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80109fe:	bf8c      	ite	hi
 8010a00:	4690      	movhi	r8, r2
 8010a02:	4698      	movls	r8, r3
 8010a04:	2303      	movs	r3, #3
 8010a06:	6123      	str	r3, [r4, #16]
 8010a08:	f02b 0304 	bic.w	r3, fp, #4
 8010a0c:	6023      	str	r3, [r4, #0]
 8010a0e:	f04f 0900 	mov.w	r9, #0
 8010a12:	9700      	str	r7, [sp, #0]
 8010a14:	4633      	mov	r3, r6
 8010a16:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010a18:	4621      	mov	r1, r4
 8010a1a:	4628      	mov	r0, r5
 8010a1c:	f000 f9d2 	bl	8010dc4 <_printf_common>
 8010a20:	3001      	adds	r0, #1
 8010a22:	f040 808d 	bne.w	8010b40 <_printf_float+0x1d0>
 8010a26:	f04f 30ff 	mov.w	r0, #4294967295
 8010a2a:	b00d      	add	sp, #52	@ 0x34
 8010a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a30:	4642      	mov	r2, r8
 8010a32:	464b      	mov	r3, r9
 8010a34:	4640      	mov	r0, r8
 8010a36:	4649      	mov	r1, r9
 8010a38:	f7f0 f8a0 	bl	8000b7c <__aeabi_dcmpun>
 8010a3c:	b140      	cbz	r0, 8010a50 <_printf_float+0xe0>
 8010a3e:	464b      	mov	r3, r9
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	bfbc      	itt	lt
 8010a44:	232d      	movlt	r3, #45	@ 0x2d
 8010a46:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8010a4a:	4a7e      	ldr	r2, [pc, #504]	@ (8010c44 <_printf_float+0x2d4>)
 8010a4c:	4b7e      	ldr	r3, [pc, #504]	@ (8010c48 <_printf_float+0x2d8>)
 8010a4e:	e7d4      	b.n	80109fa <_printf_float+0x8a>
 8010a50:	6863      	ldr	r3, [r4, #4]
 8010a52:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8010a56:	9206      	str	r2, [sp, #24]
 8010a58:	1c5a      	adds	r2, r3, #1
 8010a5a:	d13b      	bne.n	8010ad4 <_printf_float+0x164>
 8010a5c:	2306      	movs	r3, #6
 8010a5e:	6063      	str	r3, [r4, #4]
 8010a60:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010a64:	2300      	movs	r3, #0
 8010a66:	6022      	str	r2, [r4, #0]
 8010a68:	9303      	str	r3, [sp, #12]
 8010a6a:	ab0a      	add	r3, sp, #40	@ 0x28
 8010a6c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010a70:	ab09      	add	r3, sp, #36	@ 0x24
 8010a72:	9300      	str	r3, [sp, #0]
 8010a74:	6861      	ldr	r1, [r4, #4]
 8010a76:	ec49 8b10 	vmov	d0, r8, r9
 8010a7a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010a7e:	4628      	mov	r0, r5
 8010a80:	f7ff fed6 	bl	8010830 <__cvt>
 8010a84:	9b06      	ldr	r3, [sp, #24]
 8010a86:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010a88:	2b47      	cmp	r3, #71	@ 0x47
 8010a8a:	4680      	mov	r8, r0
 8010a8c:	d129      	bne.n	8010ae2 <_printf_float+0x172>
 8010a8e:	1cc8      	adds	r0, r1, #3
 8010a90:	db02      	blt.n	8010a98 <_printf_float+0x128>
 8010a92:	6863      	ldr	r3, [r4, #4]
 8010a94:	4299      	cmp	r1, r3
 8010a96:	dd41      	ble.n	8010b1c <_printf_float+0x1ac>
 8010a98:	f1aa 0a02 	sub.w	sl, sl, #2
 8010a9c:	fa5f fa8a 	uxtb.w	sl, sl
 8010aa0:	3901      	subs	r1, #1
 8010aa2:	4652      	mov	r2, sl
 8010aa4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010aa8:	9109      	str	r1, [sp, #36]	@ 0x24
 8010aaa:	f7ff ff26 	bl	80108fa <__exponent>
 8010aae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010ab0:	1813      	adds	r3, r2, r0
 8010ab2:	2a01      	cmp	r2, #1
 8010ab4:	4681      	mov	r9, r0
 8010ab6:	6123      	str	r3, [r4, #16]
 8010ab8:	dc02      	bgt.n	8010ac0 <_printf_float+0x150>
 8010aba:	6822      	ldr	r2, [r4, #0]
 8010abc:	07d2      	lsls	r2, r2, #31
 8010abe:	d501      	bpl.n	8010ac4 <_printf_float+0x154>
 8010ac0:	3301      	adds	r3, #1
 8010ac2:	6123      	str	r3, [r4, #16]
 8010ac4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d0a2      	beq.n	8010a12 <_printf_float+0xa2>
 8010acc:	232d      	movs	r3, #45	@ 0x2d
 8010ace:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010ad2:	e79e      	b.n	8010a12 <_printf_float+0xa2>
 8010ad4:	9a06      	ldr	r2, [sp, #24]
 8010ad6:	2a47      	cmp	r2, #71	@ 0x47
 8010ad8:	d1c2      	bne.n	8010a60 <_printf_float+0xf0>
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d1c0      	bne.n	8010a60 <_printf_float+0xf0>
 8010ade:	2301      	movs	r3, #1
 8010ae0:	e7bd      	b.n	8010a5e <_printf_float+0xee>
 8010ae2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010ae6:	d9db      	bls.n	8010aa0 <_printf_float+0x130>
 8010ae8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010aec:	d118      	bne.n	8010b20 <_printf_float+0x1b0>
 8010aee:	2900      	cmp	r1, #0
 8010af0:	6863      	ldr	r3, [r4, #4]
 8010af2:	dd0b      	ble.n	8010b0c <_printf_float+0x19c>
 8010af4:	6121      	str	r1, [r4, #16]
 8010af6:	b913      	cbnz	r3, 8010afe <_printf_float+0x18e>
 8010af8:	6822      	ldr	r2, [r4, #0]
 8010afa:	07d0      	lsls	r0, r2, #31
 8010afc:	d502      	bpl.n	8010b04 <_printf_float+0x194>
 8010afe:	3301      	adds	r3, #1
 8010b00:	440b      	add	r3, r1
 8010b02:	6123      	str	r3, [r4, #16]
 8010b04:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010b06:	f04f 0900 	mov.w	r9, #0
 8010b0a:	e7db      	b.n	8010ac4 <_printf_float+0x154>
 8010b0c:	b913      	cbnz	r3, 8010b14 <_printf_float+0x1a4>
 8010b0e:	6822      	ldr	r2, [r4, #0]
 8010b10:	07d2      	lsls	r2, r2, #31
 8010b12:	d501      	bpl.n	8010b18 <_printf_float+0x1a8>
 8010b14:	3302      	adds	r3, #2
 8010b16:	e7f4      	b.n	8010b02 <_printf_float+0x192>
 8010b18:	2301      	movs	r3, #1
 8010b1a:	e7f2      	b.n	8010b02 <_printf_float+0x192>
 8010b1c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010b20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b22:	4299      	cmp	r1, r3
 8010b24:	db05      	blt.n	8010b32 <_printf_float+0x1c2>
 8010b26:	6823      	ldr	r3, [r4, #0]
 8010b28:	6121      	str	r1, [r4, #16]
 8010b2a:	07d8      	lsls	r0, r3, #31
 8010b2c:	d5ea      	bpl.n	8010b04 <_printf_float+0x194>
 8010b2e:	1c4b      	adds	r3, r1, #1
 8010b30:	e7e7      	b.n	8010b02 <_printf_float+0x192>
 8010b32:	2900      	cmp	r1, #0
 8010b34:	bfd4      	ite	le
 8010b36:	f1c1 0202 	rsble	r2, r1, #2
 8010b3a:	2201      	movgt	r2, #1
 8010b3c:	4413      	add	r3, r2
 8010b3e:	e7e0      	b.n	8010b02 <_printf_float+0x192>
 8010b40:	6823      	ldr	r3, [r4, #0]
 8010b42:	055a      	lsls	r2, r3, #21
 8010b44:	d407      	bmi.n	8010b56 <_printf_float+0x1e6>
 8010b46:	6923      	ldr	r3, [r4, #16]
 8010b48:	4642      	mov	r2, r8
 8010b4a:	4631      	mov	r1, r6
 8010b4c:	4628      	mov	r0, r5
 8010b4e:	47b8      	blx	r7
 8010b50:	3001      	adds	r0, #1
 8010b52:	d12b      	bne.n	8010bac <_printf_float+0x23c>
 8010b54:	e767      	b.n	8010a26 <_printf_float+0xb6>
 8010b56:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010b5a:	f240 80dd 	bls.w	8010d18 <_printf_float+0x3a8>
 8010b5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010b62:	2200      	movs	r2, #0
 8010b64:	2300      	movs	r3, #0
 8010b66:	f7ef ffd7 	bl	8000b18 <__aeabi_dcmpeq>
 8010b6a:	2800      	cmp	r0, #0
 8010b6c:	d033      	beq.n	8010bd6 <_printf_float+0x266>
 8010b6e:	4a37      	ldr	r2, [pc, #220]	@ (8010c4c <_printf_float+0x2dc>)
 8010b70:	2301      	movs	r3, #1
 8010b72:	4631      	mov	r1, r6
 8010b74:	4628      	mov	r0, r5
 8010b76:	47b8      	blx	r7
 8010b78:	3001      	adds	r0, #1
 8010b7a:	f43f af54 	beq.w	8010a26 <_printf_float+0xb6>
 8010b7e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010b82:	4543      	cmp	r3, r8
 8010b84:	db02      	blt.n	8010b8c <_printf_float+0x21c>
 8010b86:	6823      	ldr	r3, [r4, #0]
 8010b88:	07d8      	lsls	r0, r3, #31
 8010b8a:	d50f      	bpl.n	8010bac <_printf_float+0x23c>
 8010b8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010b90:	4631      	mov	r1, r6
 8010b92:	4628      	mov	r0, r5
 8010b94:	47b8      	blx	r7
 8010b96:	3001      	adds	r0, #1
 8010b98:	f43f af45 	beq.w	8010a26 <_printf_float+0xb6>
 8010b9c:	f04f 0900 	mov.w	r9, #0
 8010ba0:	f108 38ff 	add.w	r8, r8, #4294967295
 8010ba4:	f104 0a1a 	add.w	sl, r4, #26
 8010ba8:	45c8      	cmp	r8, r9
 8010baa:	dc09      	bgt.n	8010bc0 <_printf_float+0x250>
 8010bac:	6823      	ldr	r3, [r4, #0]
 8010bae:	079b      	lsls	r3, r3, #30
 8010bb0:	f100 8103 	bmi.w	8010dba <_printf_float+0x44a>
 8010bb4:	68e0      	ldr	r0, [r4, #12]
 8010bb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010bb8:	4298      	cmp	r0, r3
 8010bba:	bfb8      	it	lt
 8010bbc:	4618      	movlt	r0, r3
 8010bbe:	e734      	b.n	8010a2a <_printf_float+0xba>
 8010bc0:	2301      	movs	r3, #1
 8010bc2:	4652      	mov	r2, sl
 8010bc4:	4631      	mov	r1, r6
 8010bc6:	4628      	mov	r0, r5
 8010bc8:	47b8      	blx	r7
 8010bca:	3001      	adds	r0, #1
 8010bcc:	f43f af2b 	beq.w	8010a26 <_printf_float+0xb6>
 8010bd0:	f109 0901 	add.w	r9, r9, #1
 8010bd4:	e7e8      	b.n	8010ba8 <_printf_float+0x238>
 8010bd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010bd8:	2b00      	cmp	r3, #0
 8010bda:	dc39      	bgt.n	8010c50 <_printf_float+0x2e0>
 8010bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8010c4c <_printf_float+0x2dc>)
 8010bde:	2301      	movs	r3, #1
 8010be0:	4631      	mov	r1, r6
 8010be2:	4628      	mov	r0, r5
 8010be4:	47b8      	blx	r7
 8010be6:	3001      	adds	r0, #1
 8010be8:	f43f af1d 	beq.w	8010a26 <_printf_float+0xb6>
 8010bec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010bf0:	ea59 0303 	orrs.w	r3, r9, r3
 8010bf4:	d102      	bne.n	8010bfc <_printf_float+0x28c>
 8010bf6:	6823      	ldr	r3, [r4, #0]
 8010bf8:	07d9      	lsls	r1, r3, #31
 8010bfa:	d5d7      	bpl.n	8010bac <_printf_float+0x23c>
 8010bfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010c00:	4631      	mov	r1, r6
 8010c02:	4628      	mov	r0, r5
 8010c04:	47b8      	blx	r7
 8010c06:	3001      	adds	r0, #1
 8010c08:	f43f af0d 	beq.w	8010a26 <_printf_float+0xb6>
 8010c0c:	f04f 0a00 	mov.w	sl, #0
 8010c10:	f104 0b1a 	add.w	fp, r4, #26
 8010c14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c16:	425b      	negs	r3, r3
 8010c18:	4553      	cmp	r3, sl
 8010c1a:	dc01      	bgt.n	8010c20 <_printf_float+0x2b0>
 8010c1c:	464b      	mov	r3, r9
 8010c1e:	e793      	b.n	8010b48 <_printf_float+0x1d8>
 8010c20:	2301      	movs	r3, #1
 8010c22:	465a      	mov	r2, fp
 8010c24:	4631      	mov	r1, r6
 8010c26:	4628      	mov	r0, r5
 8010c28:	47b8      	blx	r7
 8010c2a:	3001      	adds	r0, #1
 8010c2c:	f43f aefb 	beq.w	8010a26 <_printf_float+0xb6>
 8010c30:	f10a 0a01 	add.w	sl, sl, #1
 8010c34:	e7ee      	b.n	8010c14 <_printf_float+0x2a4>
 8010c36:	bf00      	nop
 8010c38:	7fefffff 	.word	0x7fefffff
 8010c3c:	08015148 	.word	0x08015148
 8010c40:	08015144 	.word	0x08015144
 8010c44:	08015150 	.word	0x08015150
 8010c48:	0801514c 	.word	0x0801514c
 8010c4c:	08015154 	.word	0x08015154
 8010c50:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010c52:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010c56:	4553      	cmp	r3, sl
 8010c58:	bfa8      	it	ge
 8010c5a:	4653      	movge	r3, sl
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	4699      	mov	r9, r3
 8010c60:	dc36      	bgt.n	8010cd0 <_printf_float+0x360>
 8010c62:	f04f 0b00 	mov.w	fp, #0
 8010c66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010c6a:	f104 021a 	add.w	r2, r4, #26
 8010c6e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010c70:	9306      	str	r3, [sp, #24]
 8010c72:	eba3 0309 	sub.w	r3, r3, r9
 8010c76:	455b      	cmp	r3, fp
 8010c78:	dc31      	bgt.n	8010cde <_printf_float+0x36e>
 8010c7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c7c:	459a      	cmp	sl, r3
 8010c7e:	dc3a      	bgt.n	8010cf6 <_printf_float+0x386>
 8010c80:	6823      	ldr	r3, [r4, #0]
 8010c82:	07da      	lsls	r2, r3, #31
 8010c84:	d437      	bmi.n	8010cf6 <_printf_float+0x386>
 8010c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c88:	ebaa 0903 	sub.w	r9, sl, r3
 8010c8c:	9b06      	ldr	r3, [sp, #24]
 8010c8e:	ebaa 0303 	sub.w	r3, sl, r3
 8010c92:	4599      	cmp	r9, r3
 8010c94:	bfa8      	it	ge
 8010c96:	4699      	movge	r9, r3
 8010c98:	f1b9 0f00 	cmp.w	r9, #0
 8010c9c:	dc33      	bgt.n	8010d06 <_printf_float+0x396>
 8010c9e:	f04f 0800 	mov.w	r8, #0
 8010ca2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010ca6:	f104 0b1a 	add.w	fp, r4, #26
 8010caa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cac:	ebaa 0303 	sub.w	r3, sl, r3
 8010cb0:	eba3 0309 	sub.w	r3, r3, r9
 8010cb4:	4543      	cmp	r3, r8
 8010cb6:	f77f af79 	ble.w	8010bac <_printf_float+0x23c>
 8010cba:	2301      	movs	r3, #1
 8010cbc:	465a      	mov	r2, fp
 8010cbe:	4631      	mov	r1, r6
 8010cc0:	4628      	mov	r0, r5
 8010cc2:	47b8      	blx	r7
 8010cc4:	3001      	adds	r0, #1
 8010cc6:	f43f aeae 	beq.w	8010a26 <_printf_float+0xb6>
 8010cca:	f108 0801 	add.w	r8, r8, #1
 8010cce:	e7ec      	b.n	8010caa <_printf_float+0x33a>
 8010cd0:	4642      	mov	r2, r8
 8010cd2:	4631      	mov	r1, r6
 8010cd4:	4628      	mov	r0, r5
 8010cd6:	47b8      	blx	r7
 8010cd8:	3001      	adds	r0, #1
 8010cda:	d1c2      	bne.n	8010c62 <_printf_float+0x2f2>
 8010cdc:	e6a3      	b.n	8010a26 <_printf_float+0xb6>
 8010cde:	2301      	movs	r3, #1
 8010ce0:	4631      	mov	r1, r6
 8010ce2:	4628      	mov	r0, r5
 8010ce4:	9206      	str	r2, [sp, #24]
 8010ce6:	47b8      	blx	r7
 8010ce8:	3001      	adds	r0, #1
 8010cea:	f43f ae9c 	beq.w	8010a26 <_printf_float+0xb6>
 8010cee:	9a06      	ldr	r2, [sp, #24]
 8010cf0:	f10b 0b01 	add.w	fp, fp, #1
 8010cf4:	e7bb      	b.n	8010c6e <_printf_float+0x2fe>
 8010cf6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010cfa:	4631      	mov	r1, r6
 8010cfc:	4628      	mov	r0, r5
 8010cfe:	47b8      	blx	r7
 8010d00:	3001      	adds	r0, #1
 8010d02:	d1c0      	bne.n	8010c86 <_printf_float+0x316>
 8010d04:	e68f      	b.n	8010a26 <_printf_float+0xb6>
 8010d06:	9a06      	ldr	r2, [sp, #24]
 8010d08:	464b      	mov	r3, r9
 8010d0a:	4442      	add	r2, r8
 8010d0c:	4631      	mov	r1, r6
 8010d0e:	4628      	mov	r0, r5
 8010d10:	47b8      	blx	r7
 8010d12:	3001      	adds	r0, #1
 8010d14:	d1c3      	bne.n	8010c9e <_printf_float+0x32e>
 8010d16:	e686      	b.n	8010a26 <_printf_float+0xb6>
 8010d18:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010d1c:	f1ba 0f01 	cmp.w	sl, #1
 8010d20:	dc01      	bgt.n	8010d26 <_printf_float+0x3b6>
 8010d22:	07db      	lsls	r3, r3, #31
 8010d24:	d536      	bpl.n	8010d94 <_printf_float+0x424>
 8010d26:	2301      	movs	r3, #1
 8010d28:	4642      	mov	r2, r8
 8010d2a:	4631      	mov	r1, r6
 8010d2c:	4628      	mov	r0, r5
 8010d2e:	47b8      	blx	r7
 8010d30:	3001      	adds	r0, #1
 8010d32:	f43f ae78 	beq.w	8010a26 <_printf_float+0xb6>
 8010d36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d3a:	4631      	mov	r1, r6
 8010d3c:	4628      	mov	r0, r5
 8010d3e:	47b8      	blx	r7
 8010d40:	3001      	adds	r0, #1
 8010d42:	f43f ae70 	beq.w	8010a26 <_printf_float+0xb6>
 8010d46:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010d4a:	2200      	movs	r2, #0
 8010d4c:	2300      	movs	r3, #0
 8010d4e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010d52:	f7ef fee1 	bl	8000b18 <__aeabi_dcmpeq>
 8010d56:	b9c0      	cbnz	r0, 8010d8a <_printf_float+0x41a>
 8010d58:	4653      	mov	r3, sl
 8010d5a:	f108 0201 	add.w	r2, r8, #1
 8010d5e:	4631      	mov	r1, r6
 8010d60:	4628      	mov	r0, r5
 8010d62:	47b8      	blx	r7
 8010d64:	3001      	adds	r0, #1
 8010d66:	d10c      	bne.n	8010d82 <_printf_float+0x412>
 8010d68:	e65d      	b.n	8010a26 <_printf_float+0xb6>
 8010d6a:	2301      	movs	r3, #1
 8010d6c:	465a      	mov	r2, fp
 8010d6e:	4631      	mov	r1, r6
 8010d70:	4628      	mov	r0, r5
 8010d72:	47b8      	blx	r7
 8010d74:	3001      	adds	r0, #1
 8010d76:	f43f ae56 	beq.w	8010a26 <_printf_float+0xb6>
 8010d7a:	f108 0801 	add.w	r8, r8, #1
 8010d7e:	45d0      	cmp	r8, sl
 8010d80:	dbf3      	blt.n	8010d6a <_printf_float+0x3fa>
 8010d82:	464b      	mov	r3, r9
 8010d84:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010d88:	e6df      	b.n	8010b4a <_printf_float+0x1da>
 8010d8a:	f04f 0800 	mov.w	r8, #0
 8010d8e:	f104 0b1a 	add.w	fp, r4, #26
 8010d92:	e7f4      	b.n	8010d7e <_printf_float+0x40e>
 8010d94:	2301      	movs	r3, #1
 8010d96:	4642      	mov	r2, r8
 8010d98:	e7e1      	b.n	8010d5e <_printf_float+0x3ee>
 8010d9a:	2301      	movs	r3, #1
 8010d9c:	464a      	mov	r2, r9
 8010d9e:	4631      	mov	r1, r6
 8010da0:	4628      	mov	r0, r5
 8010da2:	47b8      	blx	r7
 8010da4:	3001      	adds	r0, #1
 8010da6:	f43f ae3e 	beq.w	8010a26 <_printf_float+0xb6>
 8010daa:	f108 0801 	add.w	r8, r8, #1
 8010dae:	68e3      	ldr	r3, [r4, #12]
 8010db0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010db2:	1a5b      	subs	r3, r3, r1
 8010db4:	4543      	cmp	r3, r8
 8010db6:	dcf0      	bgt.n	8010d9a <_printf_float+0x42a>
 8010db8:	e6fc      	b.n	8010bb4 <_printf_float+0x244>
 8010dba:	f04f 0800 	mov.w	r8, #0
 8010dbe:	f104 0919 	add.w	r9, r4, #25
 8010dc2:	e7f4      	b.n	8010dae <_printf_float+0x43e>

08010dc4 <_printf_common>:
 8010dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010dc8:	4616      	mov	r6, r2
 8010dca:	4698      	mov	r8, r3
 8010dcc:	688a      	ldr	r2, [r1, #8]
 8010dce:	690b      	ldr	r3, [r1, #16]
 8010dd0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010dd4:	4293      	cmp	r3, r2
 8010dd6:	bfb8      	it	lt
 8010dd8:	4613      	movlt	r3, r2
 8010dda:	6033      	str	r3, [r6, #0]
 8010ddc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010de0:	4607      	mov	r7, r0
 8010de2:	460c      	mov	r4, r1
 8010de4:	b10a      	cbz	r2, 8010dea <_printf_common+0x26>
 8010de6:	3301      	adds	r3, #1
 8010de8:	6033      	str	r3, [r6, #0]
 8010dea:	6823      	ldr	r3, [r4, #0]
 8010dec:	0699      	lsls	r1, r3, #26
 8010dee:	bf42      	ittt	mi
 8010df0:	6833      	ldrmi	r3, [r6, #0]
 8010df2:	3302      	addmi	r3, #2
 8010df4:	6033      	strmi	r3, [r6, #0]
 8010df6:	6825      	ldr	r5, [r4, #0]
 8010df8:	f015 0506 	ands.w	r5, r5, #6
 8010dfc:	d106      	bne.n	8010e0c <_printf_common+0x48>
 8010dfe:	f104 0a19 	add.w	sl, r4, #25
 8010e02:	68e3      	ldr	r3, [r4, #12]
 8010e04:	6832      	ldr	r2, [r6, #0]
 8010e06:	1a9b      	subs	r3, r3, r2
 8010e08:	42ab      	cmp	r3, r5
 8010e0a:	dc26      	bgt.n	8010e5a <_printf_common+0x96>
 8010e0c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010e10:	6822      	ldr	r2, [r4, #0]
 8010e12:	3b00      	subs	r3, #0
 8010e14:	bf18      	it	ne
 8010e16:	2301      	movne	r3, #1
 8010e18:	0692      	lsls	r2, r2, #26
 8010e1a:	d42b      	bmi.n	8010e74 <_printf_common+0xb0>
 8010e1c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010e20:	4641      	mov	r1, r8
 8010e22:	4638      	mov	r0, r7
 8010e24:	47c8      	blx	r9
 8010e26:	3001      	adds	r0, #1
 8010e28:	d01e      	beq.n	8010e68 <_printf_common+0xa4>
 8010e2a:	6823      	ldr	r3, [r4, #0]
 8010e2c:	6922      	ldr	r2, [r4, #16]
 8010e2e:	f003 0306 	and.w	r3, r3, #6
 8010e32:	2b04      	cmp	r3, #4
 8010e34:	bf02      	ittt	eq
 8010e36:	68e5      	ldreq	r5, [r4, #12]
 8010e38:	6833      	ldreq	r3, [r6, #0]
 8010e3a:	1aed      	subeq	r5, r5, r3
 8010e3c:	68a3      	ldr	r3, [r4, #8]
 8010e3e:	bf0c      	ite	eq
 8010e40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010e44:	2500      	movne	r5, #0
 8010e46:	4293      	cmp	r3, r2
 8010e48:	bfc4      	itt	gt
 8010e4a:	1a9b      	subgt	r3, r3, r2
 8010e4c:	18ed      	addgt	r5, r5, r3
 8010e4e:	2600      	movs	r6, #0
 8010e50:	341a      	adds	r4, #26
 8010e52:	42b5      	cmp	r5, r6
 8010e54:	d11a      	bne.n	8010e8c <_printf_common+0xc8>
 8010e56:	2000      	movs	r0, #0
 8010e58:	e008      	b.n	8010e6c <_printf_common+0xa8>
 8010e5a:	2301      	movs	r3, #1
 8010e5c:	4652      	mov	r2, sl
 8010e5e:	4641      	mov	r1, r8
 8010e60:	4638      	mov	r0, r7
 8010e62:	47c8      	blx	r9
 8010e64:	3001      	adds	r0, #1
 8010e66:	d103      	bne.n	8010e70 <_printf_common+0xac>
 8010e68:	f04f 30ff 	mov.w	r0, #4294967295
 8010e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e70:	3501      	adds	r5, #1
 8010e72:	e7c6      	b.n	8010e02 <_printf_common+0x3e>
 8010e74:	18e1      	adds	r1, r4, r3
 8010e76:	1c5a      	adds	r2, r3, #1
 8010e78:	2030      	movs	r0, #48	@ 0x30
 8010e7a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010e7e:	4422      	add	r2, r4
 8010e80:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010e84:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010e88:	3302      	adds	r3, #2
 8010e8a:	e7c7      	b.n	8010e1c <_printf_common+0x58>
 8010e8c:	2301      	movs	r3, #1
 8010e8e:	4622      	mov	r2, r4
 8010e90:	4641      	mov	r1, r8
 8010e92:	4638      	mov	r0, r7
 8010e94:	47c8      	blx	r9
 8010e96:	3001      	adds	r0, #1
 8010e98:	d0e6      	beq.n	8010e68 <_printf_common+0xa4>
 8010e9a:	3601      	adds	r6, #1
 8010e9c:	e7d9      	b.n	8010e52 <_printf_common+0x8e>
	...

08010ea0 <_printf_i>:
 8010ea0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010ea4:	7e0f      	ldrb	r7, [r1, #24]
 8010ea6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010ea8:	2f78      	cmp	r7, #120	@ 0x78
 8010eaa:	4691      	mov	r9, r2
 8010eac:	4680      	mov	r8, r0
 8010eae:	460c      	mov	r4, r1
 8010eb0:	469a      	mov	sl, r3
 8010eb2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010eb6:	d807      	bhi.n	8010ec8 <_printf_i+0x28>
 8010eb8:	2f62      	cmp	r7, #98	@ 0x62
 8010eba:	d80a      	bhi.n	8010ed2 <_printf_i+0x32>
 8010ebc:	2f00      	cmp	r7, #0
 8010ebe:	f000 80d1 	beq.w	8011064 <_printf_i+0x1c4>
 8010ec2:	2f58      	cmp	r7, #88	@ 0x58
 8010ec4:	f000 80b8 	beq.w	8011038 <_printf_i+0x198>
 8010ec8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010ecc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010ed0:	e03a      	b.n	8010f48 <_printf_i+0xa8>
 8010ed2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010ed6:	2b15      	cmp	r3, #21
 8010ed8:	d8f6      	bhi.n	8010ec8 <_printf_i+0x28>
 8010eda:	a101      	add	r1, pc, #4	@ (adr r1, 8010ee0 <_printf_i+0x40>)
 8010edc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010ee0:	08010f39 	.word	0x08010f39
 8010ee4:	08010f4d 	.word	0x08010f4d
 8010ee8:	08010ec9 	.word	0x08010ec9
 8010eec:	08010ec9 	.word	0x08010ec9
 8010ef0:	08010ec9 	.word	0x08010ec9
 8010ef4:	08010ec9 	.word	0x08010ec9
 8010ef8:	08010f4d 	.word	0x08010f4d
 8010efc:	08010ec9 	.word	0x08010ec9
 8010f00:	08010ec9 	.word	0x08010ec9
 8010f04:	08010ec9 	.word	0x08010ec9
 8010f08:	08010ec9 	.word	0x08010ec9
 8010f0c:	0801104b 	.word	0x0801104b
 8010f10:	08010f77 	.word	0x08010f77
 8010f14:	08011005 	.word	0x08011005
 8010f18:	08010ec9 	.word	0x08010ec9
 8010f1c:	08010ec9 	.word	0x08010ec9
 8010f20:	0801106d 	.word	0x0801106d
 8010f24:	08010ec9 	.word	0x08010ec9
 8010f28:	08010f77 	.word	0x08010f77
 8010f2c:	08010ec9 	.word	0x08010ec9
 8010f30:	08010ec9 	.word	0x08010ec9
 8010f34:	0801100d 	.word	0x0801100d
 8010f38:	6833      	ldr	r3, [r6, #0]
 8010f3a:	1d1a      	adds	r2, r3, #4
 8010f3c:	681b      	ldr	r3, [r3, #0]
 8010f3e:	6032      	str	r2, [r6, #0]
 8010f40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010f44:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010f48:	2301      	movs	r3, #1
 8010f4a:	e09c      	b.n	8011086 <_printf_i+0x1e6>
 8010f4c:	6833      	ldr	r3, [r6, #0]
 8010f4e:	6820      	ldr	r0, [r4, #0]
 8010f50:	1d19      	adds	r1, r3, #4
 8010f52:	6031      	str	r1, [r6, #0]
 8010f54:	0606      	lsls	r6, r0, #24
 8010f56:	d501      	bpl.n	8010f5c <_printf_i+0xbc>
 8010f58:	681d      	ldr	r5, [r3, #0]
 8010f5a:	e003      	b.n	8010f64 <_printf_i+0xc4>
 8010f5c:	0645      	lsls	r5, r0, #25
 8010f5e:	d5fb      	bpl.n	8010f58 <_printf_i+0xb8>
 8010f60:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010f64:	2d00      	cmp	r5, #0
 8010f66:	da03      	bge.n	8010f70 <_printf_i+0xd0>
 8010f68:	232d      	movs	r3, #45	@ 0x2d
 8010f6a:	426d      	negs	r5, r5
 8010f6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010f70:	4858      	ldr	r0, [pc, #352]	@ (80110d4 <_printf_i+0x234>)
 8010f72:	230a      	movs	r3, #10
 8010f74:	e011      	b.n	8010f9a <_printf_i+0xfa>
 8010f76:	6821      	ldr	r1, [r4, #0]
 8010f78:	6833      	ldr	r3, [r6, #0]
 8010f7a:	0608      	lsls	r0, r1, #24
 8010f7c:	f853 5b04 	ldr.w	r5, [r3], #4
 8010f80:	d402      	bmi.n	8010f88 <_printf_i+0xe8>
 8010f82:	0649      	lsls	r1, r1, #25
 8010f84:	bf48      	it	mi
 8010f86:	b2ad      	uxthmi	r5, r5
 8010f88:	2f6f      	cmp	r7, #111	@ 0x6f
 8010f8a:	4852      	ldr	r0, [pc, #328]	@ (80110d4 <_printf_i+0x234>)
 8010f8c:	6033      	str	r3, [r6, #0]
 8010f8e:	bf14      	ite	ne
 8010f90:	230a      	movne	r3, #10
 8010f92:	2308      	moveq	r3, #8
 8010f94:	2100      	movs	r1, #0
 8010f96:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010f9a:	6866      	ldr	r6, [r4, #4]
 8010f9c:	60a6      	str	r6, [r4, #8]
 8010f9e:	2e00      	cmp	r6, #0
 8010fa0:	db05      	blt.n	8010fae <_printf_i+0x10e>
 8010fa2:	6821      	ldr	r1, [r4, #0]
 8010fa4:	432e      	orrs	r6, r5
 8010fa6:	f021 0104 	bic.w	r1, r1, #4
 8010faa:	6021      	str	r1, [r4, #0]
 8010fac:	d04b      	beq.n	8011046 <_printf_i+0x1a6>
 8010fae:	4616      	mov	r6, r2
 8010fb0:	fbb5 f1f3 	udiv	r1, r5, r3
 8010fb4:	fb03 5711 	mls	r7, r3, r1, r5
 8010fb8:	5dc7      	ldrb	r7, [r0, r7]
 8010fba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010fbe:	462f      	mov	r7, r5
 8010fc0:	42bb      	cmp	r3, r7
 8010fc2:	460d      	mov	r5, r1
 8010fc4:	d9f4      	bls.n	8010fb0 <_printf_i+0x110>
 8010fc6:	2b08      	cmp	r3, #8
 8010fc8:	d10b      	bne.n	8010fe2 <_printf_i+0x142>
 8010fca:	6823      	ldr	r3, [r4, #0]
 8010fcc:	07df      	lsls	r7, r3, #31
 8010fce:	d508      	bpl.n	8010fe2 <_printf_i+0x142>
 8010fd0:	6923      	ldr	r3, [r4, #16]
 8010fd2:	6861      	ldr	r1, [r4, #4]
 8010fd4:	4299      	cmp	r1, r3
 8010fd6:	bfde      	ittt	le
 8010fd8:	2330      	movle	r3, #48	@ 0x30
 8010fda:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010fde:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010fe2:	1b92      	subs	r2, r2, r6
 8010fe4:	6122      	str	r2, [r4, #16]
 8010fe6:	f8cd a000 	str.w	sl, [sp]
 8010fea:	464b      	mov	r3, r9
 8010fec:	aa03      	add	r2, sp, #12
 8010fee:	4621      	mov	r1, r4
 8010ff0:	4640      	mov	r0, r8
 8010ff2:	f7ff fee7 	bl	8010dc4 <_printf_common>
 8010ff6:	3001      	adds	r0, #1
 8010ff8:	d14a      	bne.n	8011090 <_printf_i+0x1f0>
 8010ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8010ffe:	b004      	add	sp, #16
 8011000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011004:	6823      	ldr	r3, [r4, #0]
 8011006:	f043 0320 	orr.w	r3, r3, #32
 801100a:	6023      	str	r3, [r4, #0]
 801100c:	4832      	ldr	r0, [pc, #200]	@ (80110d8 <_printf_i+0x238>)
 801100e:	2778      	movs	r7, #120	@ 0x78
 8011010:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011014:	6823      	ldr	r3, [r4, #0]
 8011016:	6831      	ldr	r1, [r6, #0]
 8011018:	061f      	lsls	r7, r3, #24
 801101a:	f851 5b04 	ldr.w	r5, [r1], #4
 801101e:	d402      	bmi.n	8011026 <_printf_i+0x186>
 8011020:	065f      	lsls	r7, r3, #25
 8011022:	bf48      	it	mi
 8011024:	b2ad      	uxthmi	r5, r5
 8011026:	6031      	str	r1, [r6, #0]
 8011028:	07d9      	lsls	r1, r3, #31
 801102a:	bf44      	itt	mi
 801102c:	f043 0320 	orrmi.w	r3, r3, #32
 8011030:	6023      	strmi	r3, [r4, #0]
 8011032:	b11d      	cbz	r5, 801103c <_printf_i+0x19c>
 8011034:	2310      	movs	r3, #16
 8011036:	e7ad      	b.n	8010f94 <_printf_i+0xf4>
 8011038:	4826      	ldr	r0, [pc, #152]	@ (80110d4 <_printf_i+0x234>)
 801103a:	e7e9      	b.n	8011010 <_printf_i+0x170>
 801103c:	6823      	ldr	r3, [r4, #0]
 801103e:	f023 0320 	bic.w	r3, r3, #32
 8011042:	6023      	str	r3, [r4, #0]
 8011044:	e7f6      	b.n	8011034 <_printf_i+0x194>
 8011046:	4616      	mov	r6, r2
 8011048:	e7bd      	b.n	8010fc6 <_printf_i+0x126>
 801104a:	6833      	ldr	r3, [r6, #0]
 801104c:	6825      	ldr	r5, [r4, #0]
 801104e:	6961      	ldr	r1, [r4, #20]
 8011050:	1d18      	adds	r0, r3, #4
 8011052:	6030      	str	r0, [r6, #0]
 8011054:	062e      	lsls	r6, r5, #24
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	d501      	bpl.n	801105e <_printf_i+0x1be>
 801105a:	6019      	str	r1, [r3, #0]
 801105c:	e002      	b.n	8011064 <_printf_i+0x1c4>
 801105e:	0668      	lsls	r0, r5, #25
 8011060:	d5fb      	bpl.n	801105a <_printf_i+0x1ba>
 8011062:	8019      	strh	r1, [r3, #0]
 8011064:	2300      	movs	r3, #0
 8011066:	6123      	str	r3, [r4, #16]
 8011068:	4616      	mov	r6, r2
 801106a:	e7bc      	b.n	8010fe6 <_printf_i+0x146>
 801106c:	6833      	ldr	r3, [r6, #0]
 801106e:	1d1a      	adds	r2, r3, #4
 8011070:	6032      	str	r2, [r6, #0]
 8011072:	681e      	ldr	r6, [r3, #0]
 8011074:	6862      	ldr	r2, [r4, #4]
 8011076:	2100      	movs	r1, #0
 8011078:	4630      	mov	r0, r6
 801107a:	f7ef f8d1 	bl	8000220 <memchr>
 801107e:	b108      	cbz	r0, 8011084 <_printf_i+0x1e4>
 8011080:	1b80      	subs	r0, r0, r6
 8011082:	6060      	str	r0, [r4, #4]
 8011084:	6863      	ldr	r3, [r4, #4]
 8011086:	6123      	str	r3, [r4, #16]
 8011088:	2300      	movs	r3, #0
 801108a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801108e:	e7aa      	b.n	8010fe6 <_printf_i+0x146>
 8011090:	6923      	ldr	r3, [r4, #16]
 8011092:	4632      	mov	r2, r6
 8011094:	4649      	mov	r1, r9
 8011096:	4640      	mov	r0, r8
 8011098:	47d0      	blx	sl
 801109a:	3001      	adds	r0, #1
 801109c:	d0ad      	beq.n	8010ffa <_printf_i+0x15a>
 801109e:	6823      	ldr	r3, [r4, #0]
 80110a0:	079b      	lsls	r3, r3, #30
 80110a2:	d413      	bmi.n	80110cc <_printf_i+0x22c>
 80110a4:	68e0      	ldr	r0, [r4, #12]
 80110a6:	9b03      	ldr	r3, [sp, #12]
 80110a8:	4298      	cmp	r0, r3
 80110aa:	bfb8      	it	lt
 80110ac:	4618      	movlt	r0, r3
 80110ae:	e7a6      	b.n	8010ffe <_printf_i+0x15e>
 80110b0:	2301      	movs	r3, #1
 80110b2:	4632      	mov	r2, r6
 80110b4:	4649      	mov	r1, r9
 80110b6:	4640      	mov	r0, r8
 80110b8:	47d0      	blx	sl
 80110ba:	3001      	adds	r0, #1
 80110bc:	d09d      	beq.n	8010ffa <_printf_i+0x15a>
 80110be:	3501      	adds	r5, #1
 80110c0:	68e3      	ldr	r3, [r4, #12]
 80110c2:	9903      	ldr	r1, [sp, #12]
 80110c4:	1a5b      	subs	r3, r3, r1
 80110c6:	42ab      	cmp	r3, r5
 80110c8:	dcf2      	bgt.n	80110b0 <_printf_i+0x210>
 80110ca:	e7eb      	b.n	80110a4 <_printf_i+0x204>
 80110cc:	2500      	movs	r5, #0
 80110ce:	f104 0619 	add.w	r6, r4, #25
 80110d2:	e7f5      	b.n	80110c0 <_printf_i+0x220>
 80110d4:	08015156 	.word	0x08015156
 80110d8:	08015167 	.word	0x08015167

080110dc <std>:
 80110dc:	2300      	movs	r3, #0
 80110de:	b510      	push	{r4, lr}
 80110e0:	4604      	mov	r4, r0
 80110e2:	e9c0 3300 	strd	r3, r3, [r0]
 80110e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80110ea:	6083      	str	r3, [r0, #8]
 80110ec:	8181      	strh	r1, [r0, #12]
 80110ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80110f0:	81c2      	strh	r2, [r0, #14]
 80110f2:	6183      	str	r3, [r0, #24]
 80110f4:	4619      	mov	r1, r3
 80110f6:	2208      	movs	r2, #8
 80110f8:	305c      	adds	r0, #92	@ 0x5c
 80110fa:	f000 f930 	bl	801135e <memset>
 80110fe:	4b0d      	ldr	r3, [pc, #52]	@ (8011134 <std+0x58>)
 8011100:	6263      	str	r3, [r4, #36]	@ 0x24
 8011102:	4b0d      	ldr	r3, [pc, #52]	@ (8011138 <std+0x5c>)
 8011104:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011106:	4b0d      	ldr	r3, [pc, #52]	@ (801113c <std+0x60>)
 8011108:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801110a:	4b0d      	ldr	r3, [pc, #52]	@ (8011140 <std+0x64>)
 801110c:	6323      	str	r3, [r4, #48]	@ 0x30
 801110e:	4b0d      	ldr	r3, [pc, #52]	@ (8011144 <std+0x68>)
 8011110:	6224      	str	r4, [r4, #32]
 8011112:	429c      	cmp	r4, r3
 8011114:	d006      	beq.n	8011124 <std+0x48>
 8011116:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801111a:	4294      	cmp	r4, r2
 801111c:	d002      	beq.n	8011124 <std+0x48>
 801111e:	33d0      	adds	r3, #208	@ 0xd0
 8011120:	429c      	cmp	r4, r3
 8011122:	d105      	bne.n	8011130 <std+0x54>
 8011124:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801112c:	f000 b994 	b.w	8011458 <__retarget_lock_init_recursive>
 8011130:	bd10      	pop	{r4, pc}
 8011132:	bf00      	nop
 8011134:	080112a5 	.word	0x080112a5
 8011138:	080112c7 	.word	0x080112c7
 801113c:	080112ff 	.word	0x080112ff
 8011140:	08011323 	.word	0x08011323
 8011144:	200038b8 	.word	0x200038b8

08011148 <stdio_exit_handler>:
 8011148:	4a02      	ldr	r2, [pc, #8]	@ (8011154 <stdio_exit_handler+0xc>)
 801114a:	4903      	ldr	r1, [pc, #12]	@ (8011158 <stdio_exit_handler+0x10>)
 801114c:	4803      	ldr	r0, [pc, #12]	@ (801115c <stdio_exit_handler+0x14>)
 801114e:	f000 b869 	b.w	8011224 <_fwalk_sglue>
 8011152:	bf00      	nop
 8011154:	200001a0 	.word	0x200001a0
 8011158:	08012ddd 	.word	0x08012ddd
 801115c:	200001b0 	.word	0x200001b0

08011160 <cleanup_stdio>:
 8011160:	6841      	ldr	r1, [r0, #4]
 8011162:	4b0c      	ldr	r3, [pc, #48]	@ (8011194 <cleanup_stdio+0x34>)
 8011164:	4299      	cmp	r1, r3
 8011166:	b510      	push	{r4, lr}
 8011168:	4604      	mov	r4, r0
 801116a:	d001      	beq.n	8011170 <cleanup_stdio+0x10>
 801116c:	f001 fe36 	bl	8012ddc <_fflush_r>
 8011170:	68a1      	ldr	r1, [r4, #8]
 8011172:	4b09      	ldr	r3, [pc, #36]	@ (8011198 <cleanup_stdio+0x38>)
 8011174:	4299      	cmp	r1, r3
 8011176:	d002      	beq.n	801117e <cleanup_stdio+0x1e>
 8011178:	4620      	mov	r0, r4
 801117a:	f001 fe2f 	bl	8012ddc <_fflush_r>
 801117e:	68e1      	ldr	r1, [r4, #12]
 8011180:	4b06      	ldr	r3, [pc, #24]	@ (801119c <cleanup_stdio+0x3c>)
 8011182:	4299      	cmp	r1, r3
 8011184:	d004      	beq.n	8011190 <cleanup_stdio+0x30>
 8011186:	4620      	mov	r0, r4
 8011188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801118c:	f001 be26 	b.w	8012ddc <_fflush_r>
 8011190:	bd10      	pop	{r4, pc}
 8011192:	bf00      	nop
 8011194:	200038b8 	.word	0x200038b8
 8011198:	20003920 	.word	0x20003920
 801119c:	20003988 	.word	0x20003988

080111a0 <global_stdio_init.part.0>:
 80111a0:	b510      	push	{r4, lr}
 80111a2:	4b0b      	ldr	r3, [pc, #44]	@ (80111d0 <global_stdio_init.part.0+0x30>)
 80111a4:	4c0b      	ldr	r4, [pc, #44]	@ (80111d4 <global_stdio_init.part.0+0x34>)
 80111a6:	4a0c      	ldr	r2, [pc, #48]	@ (80111d8 <global_stdio_init.part.0+0x38>)
 80111a8:	601a      	str	r2, [r3, #0]
 80111aa:	4620      	mov	r0, r4
 80111ac:	2200      	movs	r2, #0
 80111ae:	2104      	movs	r1, #4
 80111b0:	f7ff ff94 	bl	80110dc <std>
 80111b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80111b8:	2201      	movs	r2, #1
 80111ba:	2109      	movs	r1, #9
 80111bc:	f7ff ff8e 	bl	80110dc <std>
 80111c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80111c4:	2202      	movs	r2, #2
 80111c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80111ca:	2112      	movs	r1, #18
 80111cc:	f7ff bf86 	b.w	80110dc <std>
 80111d0:	200039f0 	.word	0x200039f0
 80111d4:	200038b8 	.word	0x200038b8
 80111d8:	08011149 	.word	0x08011149

080111dc <__sfp_lock_acquire>:
 80111dc:	4801      	ldr	r0, [pc, #4]	@ (80111e4 <__sfp_lock_acquire+0x8>)
 80111de:	f000 b93c 	b.w	801145a <__retarget_lock_acquire_recursive>
 80111e2:	bf00      	nop
 80111e4:	200039f9 	.word	0x200039f9

080111e8 <__sfp_lock_release>:
 80111e8:	4801      	ldr	r0, [pc, #4]	@ (80111f0 <__sfp_lock_release+0x8>)
 80111ea:	f000 b937 	b.w	801145c <__retarget_lock_release_recursive>
 80111ee:	bf00      	nop
 80111f0:	200039f9 	.word	0x200039f9

080111f4 <__sinit>:
 80111f4:	b510      	push	{r4, lr}
 80111f6:	4604      	mov	r4, r0
 80111f8:	f7ff fff0 	bl	80111dc <__sfp_lock_acquire>
 80111fc:	6a23      	ldr	r3, [r4, #32]
 80111fe:	b11b      	cbz	r3, 8011208 <__sinit+0x14>
 8011200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011204:	f7ff bff0 	b.w	80111e8 <__sfp_lock_release>
 8011208:	4b04      	ldr	r3, [pc, #16]	@ (801121c <__sinit+0x28>)
 801120a:	6223      	str	r3, [r4, #32]
 801120c:	4b04      	ldr	r3, [pc, #16]	@ (8011220 <__sinit+0x2c>)
 801120e:	681b      	ldr	r3, [r3, #0]
 8011210:	2b00      	cmp	r3, #0
 8011212:	d1f5      	bne.n	8011200 <__sinit+0xc>
 8011214:	f7ff ffc4 	bl	80111a0 <global_stdio_init.part.0>
 8011218:	e7f2      	b.n	8011200 <__sinit+0xc>
 801121a:	bf00      	nop
 801121c:	08011161 	.word	0x08011161
 8011220:	200039f0 	.word	0x200039f0

08011224 <_fwalk_sglue>:
 8011224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011228:	4607      	mov	r7, r0
 801122a:	4688      	mov	r8, r1
 801122c:	4614      	mov	r4, r2
 801122e:	2600      	movs	r6, #0
 8011230:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011234:	f1b9 0901 	subs.w	r9, r9, #1
 8011238:	d505      	bpl.n	8011246 <_fwalk_sglue+0x22>
 801123a:	6824      	ldr	r4, [r4, #0]
 801123c:	2c00      	cmp	r4, #0
 801123e:	d1f7      	bne.n	8011230 <_fwalk_sglue+0xc>
 8011240:	4630      	mov	r0, r6
 8011242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011246:	89ab      	ldrh	r3, [r5, #12]
 8011248:	2b01      	cmp	r3, #1
 801124a:	d907      	bls.n	801125c <_fwalk_sglue+0x38>
 801124c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011250:	3301      	adds	r3, #1
 8011252:	d003      	beq.n	801125c <_fwalk_sglue+0x38>
 8011254:	4629      	mov	r1, r5
 8011256:	4638      	mov	r0, r7
 8011258:	47c0      	blx	r8
 801125a:	4306      	orrs	r6, r0
 801125c:	3568      	adds	r5, #104	@ 0x68
 801125e:	e7e9      	b.n	8011234 <_fwalk_sglue+0x10>

08011260 <siprintf>:
 8011260:	b40e      	push	{r1, r2, r3}
 8011262:	b510      	push	{r4, lr}
 8011264:	b09d      	sub	sp, #116	@ 0x74
 8011266:	ab1f      	add	r3, sp, #124	@ 0x7c
 8011268:	9002      	str	r0, [sp, #8]
 801126a:	9006      	str	r0, [sp, #24]
 801126c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011270:	480a      	ldr	r0, [pc, #40]	@ (801129c <siprintf+0x3c>)
 8011272:	9107      	str	r1, [sp, #28]
 8011274:	9104      	str	r1, [sp, #16]
 8011276:	490a      	ldr	r1, [pc, #40]	@ (80112a0 <siprintf+0x40>)
 8011278:	f853 2b04 	ldr.w	r2, [r3], #4
 801127c:	9105      	str	r1, [sp, #20]
 801127e:	2400      	movs	r4, #0
 8011280:	a902      	add	r1, sp, #8
 8011282:	6800      	ldr	r0, [r0, #0]
 8011284:	9301      	str	r3, [sp, #4]
 8011286:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011288:	f001 fc28 	bl	8012adc <_svfiprintf_r>
 801128c:	9b02      	ldr	r3, [sp, #8]
 801128e:	701c      	strb	r4, [r3, #0]
 8011290:	b01d      	add	sp, #116	@ 0x74
 8011292:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011296:	b003      	add	sp, #12
 8011298:	4770      	bx	lr
 801129a:	bf00      	nop
 801129c:	200001ac 	.word	0x200001ac
 80112a0:	ffff0208 	.word	0xffff0208

080112a4 <__sread>:
 80112a4:	b510      	push	{r4, lr}
 80112a6:	460c      	mov	r4, r1
 80112a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80112ac:	f000 f886 	bl	80113bc <_read_r>
 80112b0:	2800      	cmp	r0, #0
 80112b2:	bfab      	itete	ge
 80112b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80112b6:	89a3      	ldrhlt	r3, [r4, #12]
 80112b8:	181b      	addge	r3, r3, r0
 80112ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80112be:	bfac      	ite	ge
 80112c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80112c2:	81a3      	strhlt	r3, [r4, #12]
 80112c4:	bd10      	pop	{r4, pc}

080112c6 <__swrite>:
 80112c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112ca:	461f      	mov	r7, r3
 80112cc:	898b      	ldrh	r3, [r1, #12]
 80112ce:	05db      	lsls	r3, r3, #23
 80112d0:	4605      	mov	r5, r0
 80112d2:	460c      	mov	r4, r1
 80112d4:	4616      	mov	r6, r2
 80112d6:	d505      	bpl.n	80112e4 <__swrite+0x1e>
 80112d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80112dc:	2302      	movs	r3, #2
 80112de:	2200      	movs	r2, #0
 80112e0:	f000 f85a 	bl	8011398 <_lseek_r>
 80112e4:	89a3      	ldrh	r3, [r4, #12]
 80112e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80112ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80112ee:	81a3      	strh	r3, [r4, #12]
 80112f0:	4632      	mov	r2, r6
 80112f2:	463b      	mov	r3, r7
 80112f4:	4628      	mov	r0, r5
 80112f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80112fa:	f000 b871 	b.w	80113e0 <_write_r>

080112fe <__sseek>:
 80112fe:	b510      	push	{r4, lr}
 8011300:	460c      	mov	r4, r1
 8011302:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011306:	f000 f847 	bl	8011398 <_lseek_r>
 801130a:	1c43      	adds	r3, r0, #1
 801130c:	89a3      	ldrh	r3, [r4, #12]
 801130e:	bf15      	itete	ne
 8011310:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011312:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011316:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801131a:	81a3      	strheq	r3, [r4, #12]
 801131c:	bf18      	it	ne
 801131e:	81a3      	strhne	r3, [r4, #12]
 8011320:	bd10      	pop	{r4, pc}

08011322 <__sclose>:
 8011322:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011326:	f000 b827 	b.w	8011378 <_close_r>

0801132a <memmove>:
 801132a:	4288      	cmp	r0, r1
 801132c:	b510      	push	{r4, lr}
 801132e:	eb01 0402 	add.w	r4, r1, r2
 8011332:	d902      	bls.n	801133a <memmove+0x10>
 8011334:	4284      	cmp	r4, r0
 8011336:	4623      	mov	r3, r4
 8011338:	d807      	bhi.n	801134a <memmove+0x20>
 801133a:	1e43      	subs	r3, r0, #1
 801133c:	42a1      	cmp	r1, r4
 801133e:	d008      	beq.n	8011352 <memmove+0x28>
 8011340:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011344:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011348:	e7f8      	b.n	801133c <memmove+0x12>
 801134a:	4402      	add	r2, r0
 801134c:	4601      	mov	r1, r0
 801134e:	428a      	cmp	r2, r1
 8011350:	d100      	bne.n	8011354 <memmove+0x2a>
 8011352:	bd10      	pop	{r4, pc}
 8011354:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011358:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801135c:	e7f7      	b.n	801134e <memmove+0x24>

0801135e <memset>:
 801135e:	4402      	add	r2, r0
 8011360:	4603      	mov	r3, r0
 8011362:	4293      	cmp	r3, r2
 8011364:	d100      	bne.n	8011368 <memset+0xa>
 8011366:	4770      	bx	lr
 8011368:	f803 1b01 	strb.w	r1, [r3], #1
 801136c:	e7f9      	b.n	8011362 <memset+0x4>
	...

08011370 <_localeconv_r>:
 8011370:	4800      	ldr	r0, [pc, #0]	@ (8011374 <_localeconv_r+0x4>)
 8011372:	4770      	bx	lr
 8011374:	200002ec 	.word	0x200002ec

08011378 <_close_r>:
 8011378:	b538      	push	{r3, r4, r5, lr}
 801137a:	4d06      	ldr	r5, [pc, #24]	@ (8011394 <_close_r+0x1c>)
 801137c:	2300      	movs	r3, #0
 801137e:	4604      	mov	r4, r0
 8011380:	4608      	mov	r0, r1
 8011382:	602b      	str	r3, [r5, #0]
 8011384:	f7f1 fe9e 	bl	80030c4 <_close>
 8011388:	1c43      	adds	r3, r0, #1
 801138a:	d102      	bne.n	8011392 <_close_r+0x1a>
 801138c:	682b      	ldr	r3, [r5, #0]
 801138e:	b103      	cbz	r3, 8011392 <_close_r+0x1a>
 8011390:	6023      	str	r3, [r4, #0]
 8011392:	bd38      	pop	{r3, r4, r5, pc}
 8011394:	200039f4 	.word	0x200039f4

08011398 <_lseek_r>:
 8011398:	b538      	push	{r3, r4, r5, lr}
 801139a:	4d07      	ldr	r5, [pc, #28]	@ (80113b8 <_lseek_r+0x20>)
 801139c:	4604      	mov	r4, r0
 801139e:	4608      	mov	r0, r1
 80113a0:	4611      	mov	r1, r2
 80113a2:	2200      	movs	r2, #0
 80113a4:	602a      	str	r2, [r5, #0]
 80113a6:	461a      	mov	r2, r3
 80113a8:	f7f1 feb3 	bl	8003112 <_lseek>
 80113ac:	1c43      	adds	r3, r0, #1
 80113ae:	d102      	bne.n	80113b6 <_lseek_r+0x1e>
 80113b0:	682b      	ldr	r3, [r5, #0]
 80113b2:	b103      	cbz	r3, 80113b6 <_lseek_r+0x1e>
 80113b4:	6023      	str	r3, [r4, #0]
 80113b6:	bd38      	pop	{r3, r4, r5, pc}
 80113b8:	200039f4 	.word	0x200039f4

080113bc <_read_r>:
 80113bc:	b538      	push	{r3, r4, r5, lr}
 80113be:	4d07      	ldr	r5, [pc, #28]	@ (80113dc <_read_r+0x20>)
 80113c0:	4604      	mov	r4, r0
 80113c2:	4608      	mov	r0, r1
 80113c4:	4611      	mov	r1, r2
 80113c6:	2200      	movs	r2, #0
 80113c8:	602a      	str	r2, [r5, #0]
 80113ca:	461a      	mov	r2, r3
 80113cc:	f7f1 fe41 	bl	8003052 <_read>
 80113d0:	1c43      	adds	r3, r0, #1
 80113d2:	d102      	bne.n	80113da <_read_r+0x1e>
 80113d4:	682b      	ldr	r3, [r5, #0]
 80113d6:	b103      	cbz	r3, 80113da <_read_r+0x1e>
 80113d8:	6023      	str	r3, [r4, #0]
 80113da:	bd38      	pop	{r3, r4, r5, pc}
 80113dc:	200039f4 	.word	0x200039f4

080113e0 <_write_r>:
 80113e0:	b538      	push	{r3, r4, r5, lr}
 80113e2:	4d07      	ldr	r5, [pc, #28]	@ (8011400 <_write_r+0x20>)
 80113e4:	4604      	mov	r4, r0
 80113e6:	4608      	mov	r0, r1
 80113e8:	4611      	mov	r1, r2
 80113ea:	2200      	movs	r2, #0
 80113ec:	602a      	str	r2, [r5, #0]
 80113ee:	461a      	mov	r2, r3
 80113f0:	f7f1 fe4c 	bl	800308c <_write>
 80113f4:	1c43      	adds	r3, r0, #1
 80113f6:	d102      	bne.n	80113fe <_write_r+0x1e>
 80113f8:	682b      	ldr	r3, [r5, #0]
 80113fa:	b103      	cbz	r3, 80113fe <_write_r+0x1e>
 80113fc:	6023      	str	r3, [r4, #0]
 80113fe:	bd38      	pop	{r3, r4, r5, pc}
 8011400:	200039f4 	.word	0x200039f4

08011404 <__errno>:
 8011404:	4b01      	ldr	r3, [pc, #4]	@ (801140c <__errno+0x8>)
 8011406:	6818      	ldr	r0, [r3, #0]
 8011408:	4770      	bx	lr
 801140a:	bf00      	nop
 801140c:	200001ac 	.word	0x200001ac

08011410 <__libc_init_array>:
 8011410:	b570      	push	{r4, r5, r6, lr}
 8011412:	4d0d      	ldr	r5, [pc, #52]	@ (8011448 <__libc_init_array+0x38>)
 8011414:	4c0d      	ldr	r4, [pc, #52]	@ (801144c <__libc_init_array+0x3c>)
 8011416:	1b64      	subs	r4, r4, r5
 8011418:	10a4      	asrs	r4, r4, #2
 801141a:	2600      	movs	r6, #0
 801141c:	42a6      	cmp	r6, r4
 801141e:	d109      	bne.n	8011434 <__libc_init_array+0x24>
 8011420:	4d0b      	ldr	r5, [pc, #44]	@ (8011450 <__libc_init_array+0x40>)
 8011422:	4c0c      	ldr	r4, [pc, #48]	@ (8011454 <__libc_init_array+0x44>)
 8011424:	f002 f850 	bl	80134c8 <_init>
 8011428:	1b64      	subs	r4, r4, r5
 801142a:	10a4      	asrs	r4, r4, #2
 801142c:	2600      	movs	r6, #0
 801142e:	42a6      	cmp	r6, r4
 8011430:	d105      	bne.n	801143e <__libc_init_array+0x2e>
 8011432:	bd70      	pop	{r4, r5, r6, pc}
 8011434:	f855 3b04 	ldr.w	r3, [r5], #4
 8011438:	4798      	blx	r3
 801143a:	3601      	adds	r6, #1
 801143c:	e7ee      	b.n	801141c <__libc_init_array+0xc>
 801143e:	f855 3b04 	ldr.w	r3, [r5], #4
 8011442:	4798      	blx	r3
 8011444:	3601      	adds	r6, #1
 8011446:	e7f2      	b.n	801142e <__libc_init_array+0x1e>
 8011448:	080154c4 	.word	0x080154c4
 801144c:	080154c4 	.word	0x080154c4
 8011450:	080154c4 	.word	0x080154c4
 8011454:	080154c8 	.word	0x080154c8

08011458 <__retarget_lock_init_recursive>:
 8011458:	4770      	bx	lr

0801145a <__retarget_lock_acquire_recursive>:
 801145a:	4770      	bx	lr

0801145c <__retarget_lock_release_recursive>:
 801145c:	4770      	bx	lr

0801145e <memcpy>:
 801145e:	440a      	add	r2, r1
 8011460:	4291      	cmp	r1, r2
 8011462:	f100 33ff 	add.w	r3, r0, #4294967295
 8011466:	d100      	bne.n	801146a <memcpy+0xc>
 8011468:	4770      	bx	lr
 801146a:	b510      	push	{r4, lr}
 801146c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011470:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011474:	4291      	cmp	r1, r2
 8011476:	d1f9      	bne.n	801146c <memcpy+0xe>
 8011478:	bd10      	pop	{r4, pc}

0801147a <quorem>:
 801147a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801147e:	6903      	ldr	r3, [r0, #16]
 8011480:	690c      	ldr	r4, [r1, #16]
 8011482:	42a3      	cmp	r3, r4
 8011484:	4607      	mov	r7, r0
 8011486:	db7e      	blt.n	8011586 <quorem+0x10c>
 8011488:	3c01      	subs	r4, #1
 801148a:	f101 0814 	add.w	r8, r1, #20
 801148e:	00a3      	lsls	r3, r4, #2
 8011490:	f100 0514 	add.w	r5, r0, #20
 8011494:	9300      	str	r3, [sp, #0]
 8011496:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801149a:	9301      	str	r3, [sp, #4]
 801149c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80114a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80114a4:	3301      	adds	r3, #1
 80114a6:	429a      	cmp	r2, r3
 80114a8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80114ac:	fbb2 f6f3 	udiv	r6, r2, r3
 80114b0:	d32e      	bcc.n	8011510 <quorem+0x96>
 80114b2:	f04f 0a00 	mov.w	sl, #0
 80114b6:	46c4      	mov	ip, r8
 80114b8:	46ae      	mov	lr, r5
 80114ba:	46d3      	mov	fp, sl
 80114bc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80114c0:	b298      	uxth	r0, r3
 80114c2:	fb06 a000 	mla	r0, r6, r0, sl
 80114c6:	0c02      	lsrs	r2, r0, #16
 80114c8:	0c1b      	lsrs	r3, r3, #16
 80114ca:	fb06 2303 	mla	r3, r6, r3, r2
 80114ce:	f8de 2000 	ldr.w	r2, [lr]
 80114d2:	b280      	uxth	r0, r0
 80114d4:	b292      	uxth	r2, r2
 80114d6:	1a12      	subs	r2, r2, r0
 80114d8:	445a      	add	r2, fp
 80114da:	f8de 0000 	ldr.w	r0, [lr]
 80114de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80114e2:	b29b      	uxth	r3, r3
 80114e4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80114e8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80114ec:	b292      	uxth	r2, r2
 80114ee:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80114f2:	45e1      	cmp	r9, ip
 80114f4:	f84e 2b04 	str.w	r2, [lr], #4
 80114f8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80114fc:	d2de      	bcs.n	80114bc <quorem+0x42>
 80114fe:	9b00      	ldr	r3, [sp, #0]
 8011500:	58eb      	ldr	r3, [r5, r3]
 8011502:	b92b      	cbnz	r3, 8011510 <quorem+0x96>
 8011504:	9b01      	ldr	r3, [sp, #4]
 8011506:	3b04      	subs	r3, #4
 8011508:	429d      	cmp	r5, r3
 801150a:	461a      	mov	r2, r3
 801150c:	d32f      	bcc.n	801156e <quorem+0xf4>
 801150e:	613c      	str	r4, [r7, #16]
 8011510:	4638      	mov	r0, r7
 8011512:	f001 f97f 	bl	8012814 <__mcmp>
 8011516:	2800      	cmp	r0, #0
 8011518:	db25      	blt.n	8011566 <quorem+0xec>
 801151a:	4629      	mov	r1, r5
 801151c:	2000      	movs	r0, #0
 801151e:	f858 2b04 	ldr.w	r2, [r8], #4
 8011522:	f8d1 c000 	ldr.w	ip, [r1]
 8011526:	fa1f fe82 	uxth.w	lr, r2
 801152a:	fa1f f38c 	uxth.w	r3, ip
 801152e:	eba3 030e 	sub.w	r3, r3, lr
 8011532:	4403      	add	r3, r0
 8011534:	0c12      	lsrs	r2, r2, #16
 8011536:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801153a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801153e:	b29b      	uxth	r3, r3
 8011540:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011544:	45c1      	cmp	r9, r8
 8011546:	f841 3b04 	str.w	r3, [r1], #4
 801154a:	ea4f 4022 	mov.w	r0, r2, asr #16
 801154e:	d2e6      	bcs.n	801151e <quorem+0xa4>
 8011550:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011554:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011558:	b922      	cbnz	r2, 8011564 <quorem+0xea>
 801155a:	3b04      	subs	r3, #4
 801155c:	429d      	cmp	r5, r3
 801155e:	461a      	mov	r2, r3
 8011560:	d30b      	bcc.n	801157a <quorem+0x100>
 8011562:	613c      	str	r4, [r7, #16]
 8011564:	3601      	adds	r6, #1
 8011566:	4630      	mov	r0, r6
 8011568:	b003      	add	sp, #12
 801156a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801156e:	6812      	ldr	r2, [r2, #0]
 8011570:	3b04      	subs	r3, #4
 8011572:	2a00      	cmp	r2, #0
 8011574:	d1cb      	bne.n	801150e <quorem+0x94>
 8011576:	3c01      	subs	r4, #1
 8011578:	e7c6      	b.n	8011508 <quorem+0x8e>
 801157a:	6812      	ldr	r2, [r2, #0]
 801157c:	3b04      	subs	r3, #4
 801157e:	2a00      	cmp	r2, #0
 8011580:	d1ef      	bne.n	8011562 <quorem+0xe8>
 8011582:	3c01      	subs	r4, #1
 8011584:	e7ea      	b.n	801155c <quorem+0xe2>
 8011586:	2000      	movs	r0, #0
 8011588:	e7ee      	b.n	8011568 <quorem+0xee>
 801158a:	0000      	movs	r0, r0
 801158c:	0000      	movs	r0, r0
	...

08011590 <_dtoa_r>:
 8011590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011594:	69c7      	ldr	r7, [r0, #28]
 8011596:	b097      	sub	sp, #92	@ 0x5c
 8011598:	ed8d 0b04 	vstr	d0, [sp, #16]
 801159c:	ec55 4b10 	vmov	r4, r5, d0
 80115a0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80115a2:	9107      	str	r1, [sp, #28]
 80115a4:	4681      	mov	r9, r0
 80115a6:	920c      	str	r2, [sp, #48]	@ 0x30
 80115a8:	9311      	str	r3, [sp, #68]	@ 0x44
 80115aa:	b97f      	cbnz	r7, 80115cc <_dtoa_r+0x3c>
 80115ac:	2010      	movs	r0, #16
 80115ae:	f000 fe09 	bl	80121c4 <malloc>
 80115b2:	4602      	mov	r2, r0
 80115b4:	f8c9 001c 	str.w	r0, [r9, #28]
 80115b8:	b920      	cbnz	r0, 80115c4 <_dtoa_r+0x34>
 80115ba:	4ba9      	ldr	r3, [pc, #676]	@ (8011860 <_dtoa_r+0x2d0>)
 80115bc:	21ef      	movs	r1, #239	@ 0xef
 80115be:	48a9      	ldr	r0, [pc, #676]	@ (8011864 <_dtoa_r+0x2d4>)
 80115c0:	f001 fc44 	bl	8012e4c <__assert_func>
 80115c4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80115c8:	6007      	str	r7, [r0, #0]
 80115ca:	60c7      	str	r7, [r0, #12]
 80115cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80115d0:	6819      	ldr	r1, [r3, #0]
 80115d2:	b159      	cbz	r1, 80115ec <_dtoa_r+0x5c>
 80115d4:	685a      	ldr	r2, [r3, #4]
 80115d6:	604a      	str	r2, [r1, #4]
 80115d8:	2301      	movs	r3, #1
 80115da:	4093      	lsls	r3, r2
 80115dc:	608b      	str	r3, [r1, #8]
 80115de:	4648      	mov	r0, r9
 80115e0:	f000 fee6 	bl	80123b0 <_Bfree>
 80115e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80115e8:	2200      	movs	r2, #0
 80115ea:	601a      	str	r2, [r3, #0]
 80115ec:	1e2b      	subs	r3, r5, #0
 80115ee:	bfb9      	ittee	lt
 80115f0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80115f4:	9305      	strlt	r3, [sp, #20]
 80115f6:	2300      	movge	r3, #0
 80115f8:	6033      	strge	r3, [r6, #0]
 80115fa:	9f05      	ldr	r7, [sp, #20]
 80115fc:	4b9a      	ldr	r3, [pc, #616]	@ (8011868 <_dtoa_r+0x2d8>)
 80115fe:	bfbc      	itt	lt
 8011600:	2201      	movlt	r2, #1
 8011602:	6032      	strlt	r2, [r6, #0]
 8011604:	43bb      	bics	r3, r7
 8011606:	d112      	bne.n	801162e <_dtoa_r+0x9e>
 8011608:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801160a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801160e:	6013      	str	r3, [r2, #0]
 8011610:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011614:	4323      	orrs	r3, r4
 8011616:	f000 855a 	beq.w	80120ce <_dtoa_r+0xb3e>
 801161a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801161c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801187c <_dtoa_r+0x2ec>
 8011620:	2b00      	cmp	r3, #0
 8011622:	f000 855c 	beq.w	80120de <_dtoa_r+0xb4e>
 8011626:	f10a 0303 	add.w	r3, sl, #3
 801162a:	f000 bd56 	b.w	80120da <_dtoa_r+0xb4a>
 801162e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8011632:	2200      	movs	r2, #0
 8011634:	ec51 0b17 	vmov	r0, r1, d7
 8011638:	2300      	movs	r3, #0
 801163a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801163e:	f7ef fa6b 	bl	8000b18 <__aeabi_dcmpeq>
 8011642:	4680      	mov	r8, r0
 8011644:	b158      	cbz	r0, 801165e <_dtoa_r+0xce>
 8011646:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011648:	2301      	movs	r3, #1
 801164a:	6013      	str	r3, [r2, #0]
 801164c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801164e:	b113      	cbz	r3, 8011656 <_dtoa_r+0xc6>
 8011650:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011652:	4b86      	ldr	r3, [pc, #536]	@ (801186c <_dtoa_r+0x2dc>)
 8011654:	6013      	str	r3, [r2, #0]
 8011656:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8011880 <_dtoa_r+0x2f0>
 801165a:	f000 bd40 	b.w	80120de <_dtoa_r+0xb4e>
 801165e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011662:	aa14      	add	r2, sp, #80	@ 0x50
 8011664:	a915      	add	r1, sp, #84	@ 0x54
 8011666:	4648      	mov	r0, r9
 8011668:	f001 f984 	bl	8012974 <__d2b>
 801166c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011670:	9002      	str	r0, [sp, #8]
 8011672:	2e00      	cmp	r6, #0
 8011674:	d078      	beq.n	8011768 <_dtoa_r+0x1d8>
 8011676:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011678:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801167c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011680:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011684:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011688:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801168c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011690:	4619      	mov	r1, r3
 8011692:	2200      	movs	r2, #0
 8011694:	4b76      	ldr	r3, [pc, #472]	@ (8011870 <_dtoa_r+0x2e0>)
 8011696:	f7ee fe1f 	bl	80002d8 <__aeabi_dsub>
 801169a:	a36b      	add	r3, pc, #428	@ (adr r3, 8011848 <_dtoa_r+0x2b8>)
 801169c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116a0:	f7ee ffd2 	bl	8000648 <__aeabi_dmul>
 80116a4:	a36a      	add	r3, pc, #424	@ (adr r3, 8011850 <_dtoa_r+0x2c0>)
 80116a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116aa:	f7ee fe17 	bl	80002dc <__adddf3>
 80116ae:	4604      	mov	r4, r0
 80116b0:	4630      	mov	r0, r6
 80116b2:	460d      	mov	r5, r1
 80116b4:	f7ee ff5e 	bl	8000574 <__aeabi_i2d>
 80116b8:	a367      	add	r3, pc, #412	@ (adr r3, 8011858 <_dtoa_r+0x2c8>)
 80116ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116be:	f7ee ffc3 	bl	8000648 <__aeabi_dmul>
 80116c2:	4602      	mov	r2, r0
 80116c4:	460b      	mov	r3, r1
 80116c6:	4620      	mov	r0, r4
 80116c8:	4629      	mov	r1, r5
 80116ca:	f7ee fe07 	bl	80002dc <__adddf3>
 80116ce:	4604      	mov	r4, r0
 80116d0:	460d      	mov	r5, r1
 80116d2:	f7ef fa69 	bl	8000ba8 <__aeabi_d2iz>
 80116d6:	2200      	movs	r2, #0
 80116d8:	4607      	mov	r7, r0
 80116da:	2300      	movs	r3, #0
 80116dc:	4620      	mov	r0, r4
 80116de:	4629      	mov	r1, r5
 80116e0:	f7ef fa24 	bl	8000b2c <__aeabi_dcmplt>
 80116e4:	b140      	cbz	r0, 80116f8 <_dtoa_r+0x168>
 80116e6:	4638      	mov	r0, r7
 80116e8:	f7ee ff44 	bl	8000574 <__aeabi_i2d>
 80116ec:	4622      	mov	r2, r4
 80116ee:	462b      	mov	r3, r5
 80116f0:	f7ef fa12 	bl	8000b18 <__aeabi_dcmpeq>
 80116f4:	b900      	cbnz	r0, 80116f8 <_dtoa_r+0x168>
 80116f6:	3f01      	subs	r7, #1
 80116f8:	2f16      	cmp	r7, #22
 80116fa:	d852      	bhi.n	80117a2 <_dtoa_r+0x212>
 80116fc:	4b5d      	ldr	r3, [pc, #372]	@ (8011874 <_dtoa_r+0x2e4>)
 80116fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011706:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801170a:	f7ef fa0f 	bl	8000b2c <__aeabi_dcmplt>
 801170e:	2800      	cmp	r0, #0
 8011710:	d049      	beq.n	80117a6 <_dtoa_r+0x216>
 8011712:	3f01      	subs	r7, #1
 8011714:	2300      	movs	r3, #0
 8011716:	9310      	str	r3, [sp, #64]	@ 0x40
 8011718:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801171a:	1b9b      	subs	r3, r3, r6
 801171c:	1e5a      	subs	r2, r3, #1
 801171e:	bf45      	ittet	mi
 8011720:	f1c3 0301 	rsbmi	r3, r3, #1
 8011724:	9300      	strmi	r3, [sp, #0]
 8011726:	2300      	movpl	r3, #0
 8011728:	2300      	movmi	r3, #0
 801172a:	9206      	str	r2, [sp, #24]
 801172c:	bf54      	ite	pl
 801172e:	9300      	strpl	r3, [sp, #0]
 8011730:	9306      	strmi	r3, [sp, #24]
 8011732:	2f00      	cmp	r7, #0
 8011734:	db39      	blt.n	80117aa <_dtoa_r+0x21a>
 8011736:	9b06      	ldr	r3, [sp, #24]
 8011738:	970d      	str	r7, [sp, #52]	@ 0x34
 801173a:	443b      	add	r3, r7
 801173c:	9306      	str	r3, [sp, #24]
 801173e:	2300      	movs	r3, #0
 8011740:	9308      	str	r3, [sp, #32]
 8011742:	9b07      	ldr	r3, [sp, #28]
 8011744:	2b09      	cmp	r3, #9
 8011746:	d863      	bhi.n	8011810 <_dtoa_r+0x280>
 8011748:	2b05      	cmp	r3, #5
 801174a:	bfc4      	itt	gt
 801174c:	3b04      	subgt	r3, #4
 801174e:	9307      	strgt	r3, [sp, #28]
 8011750:	9b07      	ldr	r3, [sp, #28]
 8011752:	f1a3 0302 	sub.w	r3, r3, #2
 8011756:	bfcc      	ite	gt
 8011758:	2400      	movgt	r4, #0
 801175a:	2401      	movle	r4, #1
 801175c:	2b03      	cmp	r3, #3
 801175e:	d863      	bhi.n	8011828 <_dtoa_r+0x298>
 8011760:	e8df f003 	tbb	[pc, r3]
 8011764:	2b375452 	.word	0x2b375452
 8011768:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801176c:	441e      	add	r6, r3
 801176e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8011772:	2b20      	cmp	r3, #32
 8011774:	bfc1      	itttt	gt
 8011776:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801177a:	409f      	lslgt	r7, r3
 801177c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011780:	fa24 f303 	lsrgt.w	r3, r4, r3
 8011784:	bfd6      	itet	le
 8011786:	f1c3 0320 	rsble	r3, r3, #32
 801178a:	ea47 0003 	orrgt.w	r0, r7, r3
 801178e:	fa04 f003 	lslle.w	r0, r4, r3
 8011792:	f7ee fedf 	bl	8000554 <__aeabi_ui2d>
 8011796:	2201      	movs	r2, #1
 8011798:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801179c:	3e01      	subs	r6, #1
 801179e:	9212      	str	r2, [sp, #72]	@ 0x48
 80117a0:	e776      	b.n	8011690 <_dtoa_r+0x100>
 80117a2:	2301      	movs	r3, #1
 80117a4:	e7b7      	b.n	8011716 <_dtoa_r+0x186>
 80117a6:	9010      	str	r0, [sp, #64]	@ 0x40
 80117a8:	e7b6      	b.n	8011718 <_dtoa_r+0x188>
 80117aa:	9b00      	ldr	r3, [sp, #0]
 80117ac:	1bdb      	subs	r3, r3, r7
 80117ae:	9300      	str	r3, [sp, #0]
 80117b0:	427b      	negs	r3, r7
 80117b2:	9308      	str	r3, [sp, #32]
 80117b4:	2300      	movs	r3, #0
 80117b6:	930d      	str	r3, [sp, #52]	@ 0x34
 80117b8:	e7c3      	b.n	8011742 <_dtoa_r+0x1b2>
 80117ba:	2301      	movs	r3, #1
 80117bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80117be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80117c0:	eb07 0b03 	add.w	fp, r7, r3
 80117c4:	f10b 0301 	add.w	r3, fp, #1
 80117c8:	2b01      	cmp	r3, #1
 80117ca:	9303      	str	r3, [sp, #12]
 80117cc:	bfb8      	it	lt
 80117ce:	2301      	movlt	r3, #1
 80117d0:	e006      	b.n	80117e0 <_dtoa_r+0x250>
 80117d2:	2301      	movs	r3, #1
 80117d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80117d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80117d8:	2b00      	cmp	r3, #0
 80117da:	dd28      	ble.n	801182e <_dtoa_r+0x29e>
 80117dc:	469b      	mov	fp, r3
 80117de:	9303      	str	r3, [sp, #12]
 80117e0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80117e4:	2100      	movs	r1, #0
 80117e6:	2204      	movs	r2, #4
 80117e8:	f102 0514 	add.w	r5, r2, #20
 80117ec:	429d      	cmp	r5, r3
 80117ee:	d926      	bls.n	801183e <_dtoa_r+0x2ae>
 80117f0:	6041      	str	r1, [r0, #4]
 80117f2:	4648      	mov	r0, r9
 80117f4:	f000 fd9c 	bl	8012330 <_Balloc>
 80117f8:	4682      	mov	sl, r0
 80117fa:	2800      	cmp	r0, #0
 80117fc:	d142      	bne.n	8011884 <_dtoa_r+0x2f4>
 80117fe:	4b1e      	ldr	r3, [pc, #120]	@ (8011878 <_dtoa_r+0x2e8>)
 8011800:	4602      	mov	r2, r0
 8011802:	f240 11af 	movw	r1, #431	@ 0x1af
 8011806:	e6da      	b.n	80115be <_dtoa_r+0x2e>
 8011808:	2300      	movs	r3, #0
 801180a:	e7e3      	b.n	80117d4 <_dtoa_r+0x244>
 801180c:	2300      	movs	r3, #0
 801180e:	e7d5      	b.n	80117bc <_dtoa_r+0x22c>
 8011810:	2401      	movs	r4, #1
 8011812:	2300      	movs	r3, #0
 8011814:	9307      	str	r3, [sp, #28]
 8011816:	9409      	str	r4, [sp, #36]	@ 0x24
 8011818:	f04f 3bff 	mov.w	fp, #4294967295
 801181c:	2200      	movs	r2, #0
 801181e:	f8cd b00c 	str.w	fp, [sp, #12]
 8011822:	2312      	movs	r3, #18
 8011824:	920c      	str	r2, [sp, #48]	@ 0x30
 8011826:	e7db      	b.n	80117e0 <_dtoa_r+0x250>
 8011828:	2301      	movs	r3, #1
 801182a:	9309      	str	r3, [sp, #36]	@ 0x24
 801182c:	e7f4      	b.n	8011818 <_dtoa_r+0x288>
 801182e:	f04f 0b01 	mov.w	fp, #1
 8011832:	f8cd b00c 	str.w	fp, [sp, #12]
 8011836:	465b      	mov	r3, fp
 8011838:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801183c:	e7d0      	b.n	80117e0 <_dtoa_r+0x250>
 801183e:	3101      	adds	r1, #1
 8011840:	0052      	lsls	r2, r2, #1
 8011842:	e7d1      	b.n	80117e8 <_dtoa_r+0x258>
 8011844:	f3af 8000 	nop.w
 8011848:	636f4361 	.word	0x636f4361
 801184c:	3fd287a7 	.word	0x3fd287a7
 8011850:	8b60c8b3 	.word	0x8b60c8b3
 8011854:	3fc68a28 	.word	0x3fc68a28
 8011858:	509f79fb 	.word	0x509f79fb
 801185c:	3fd34413 	.word	0x3fd34413
 8011860:	08015185 	.word	0x08015185
 8011864:	0801519c 	.word	0x0801519c
 8011868:	7ff00000 	.word	0x7ff00000
 801186c:	08015155 	.word	0x08015155
 8011870:	3ff80000 	.word	0x3ff80000
 8011874:	080152f0 	.word	0x080152f0
 8011878:	080151f4 	.word	0x080151f4
 801187c:	08015181 	.word	0x08015181
 8011880:	08015154 	.word	0x08015154
 8011884:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011888:	6018      	str	r0, [r3, #0]
 801188a:	9b03      	ldr	r3, [sp, #12]
 801188c:	2b0e      	cmp	r3, #14
 801188e:	f200 80a1 	bhi.w	80119d4 <_dtoa_r+0x444>
 8011892:	2c00      	cmp	r4, #0
 8011894:	f000 809e 	beq.w	80119d4 <_dtoa_r+0x444>
 8011898:	2f00      	cmp	r7, #0
 801189a:	dd33      	ble.n	8011904 <_dtoa_r+0x374>
 801189c:	4b9c      	ldr	r3, [pc, #624]	@ (8011b10 <_dtoa_r+0x580>)
 801189e:	f007 020f 	and.w	r2, r7, #15
 80118a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80118a6:	ed93 7b00 	vldr	d7, [r3]
 80118aa:	05f8      	lsls	r0, r7, #23
 80118ac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80118b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80118b4:	d516      	bpl.n	80118e4 <_dtoa_r+0x354>
 80118b6:	4b97      	ldr	r3, [pc, #604]	@ (8011b14 <_dtoa_r+0x584>)
 80118b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80118bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80118c0:	f7ee ffec 	bl	800089c <__aeabi_ddiv>
 80118c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80118c8:	f004 040f 	and.w	r4, r4, #15
 80118cc:	2603      	movs	r6, #3
 80118ce:	4d91      	ldr	r5, [pc, #580]	@ (8011b14 <_dtoa_r+0x584>)
 80118d0:	b954      	cbnz	r4, 80118e8 <_dtoa_r+0x358>
 80118d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80118d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80118da:	f7ee ffdf 	bl	800089c <__aeabi_ddiv>
 80118de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80118e2:	e028      	b.n	8011936 <_dtoa_r+0x3a6>
 80118e4:	2602      	movs	r6, #2
 80118e6:	e7f2      	b.n	80118ce <_dtoa_r+0x33e>
 80118e8:	07e1      	lsls	r1, r4, #31
 80118ea:	d508      	bpl.n	80118fe <_dtoa_r+0x36e>
 80118ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80118f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80118f4:	f7ee fea8 	bl	8000648 <__aeabi_dmul>
 80118f8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80118fc:	3601      	adds	r6, #1
 80118fe:	1064      	asrs	r4, r4, #1
 8011900:	3508      	adds	r5, #8
 8011902:	e7e5      	b.n	80118d0 <_dtoa_r+0x340>
 8011904:	f000 80af 	beq.w	8011a66 <_dtoa_r+0x4d6>
 8011908:	427c      	negs	r4, r7
 801190a:	4b81      	ldr	r3, [pc, #516]	@ (8011b10 <_dtoa_r+0x580>)
 801190c:	4d81      	ldr	r5, [pc, #516]	@ (8011b14 <_dtoa_r+0x584>)
 801190e:	f004 020f 	and.w	r2, r4, #15
 8011912:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011916:	e9d3 2300 	ldrd	r2, r3, [r3]
 801191a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801191e:	f7ee fe93 	bl	8000648 <__aeabi_dmul>
 8011922:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011926:	1124      	asrs	r4, r4, #4
 8011928:	2300      	movs	r3, #0
 801192a:	2602      	movs	r6, #2
 801192c:	2c00      	cmp	r4, #0
 801192e:	f040 808f 	bne.w	8011a50 <_dtoa_r+0x4c0>
 8011932:	2b00      	cmp	r3, #0
 8011934:	d1d3      	bne.n	80118de <_dtoa_r+0x34e>
 8011936:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011938:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801193c:	2b00      	cmp	r3, #0
 801193e:	f000 8094 	beq.w	8011a6a <_dtoa_r+0x4da>
 8011942:	4b75      	ldr	r3, [pc, #468]	@ (8011b18 <_dtoa_r+0x588>)
 8011944:	2200      	movs	r2, #0
 8011946:	4620      	mov	r0, r4
 8011948:	4629      	mov	r1, r5
 801194a:	f7ef f8ef 	bl	8000b2c <__aeabi_dcmplt>
 801194e:	2800      	cmp	r0, #0
 8011950:	f000 808b 	beq.w	8011a6a <_dtoa_r+0x4da>
 8011954:	9b03      	ldr	r3, [sp, #12]
 8011956:	2b00      	cmp	r3, #0
 8011958:	f000 8087 	beq.w	8011a6a <_dtoa_r+0x4da>
 801195c:	f1bb 0f00 	cmp.w	fp, #0
 8011960:	dd34      	ble.n	80119cc <_dtoa_r+0x43c>
 8011962:	4620      	mov	r0, r4
 8011964:	4b6d      	ldr	r3, [pc, #436]	@ (8011b1c <_dtoa_r+0x58c>)
 8011966:	2200      	movs	r2, #0
 8011968:	4629      	mov	r1, r5
 801196a:	f7ee fe6d 	bl	8000648 <__aeabi_dmul>
 801196e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011972:	f107 38ff 	add.w	r8, r7, #4294967295
 8011976:	3601      	adds	r6, #1
 8011978:	465c      	mov	r4, fp
 801197a:	4630      	mov	r0, r6
 801197c:	f7ee fdfa 	bl	8000574 <__aeabi_i2d>
 8011980:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011984:	f7ee fe60 	bl	8000648 <__aeabi_dmul>
 8011988:	4b65      	ldr	r3, [pc, #404]	@ (8011b20 <_dtoa_r+0x590>)
 801198a:	2200      	movs	r2, #0
 801198c:	f7ee fca6 	bl	80002dc <__adddf3>
 8011990:	4605      	mov	r5, r0
 8011992:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011996:	2c00      	cmp	r4, #0
 8011998:	d16a      	bne.n	8011a70 <_dtoa_r+0x4e0>
 801199a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801199e:	4b61      	ldr	r3, [pc, #388]	@ (8011b24 <_dtoa_r+0x594>)
 80119a0:	2200      	movs	r2, #0
 80119a2:	f7ee fc99 	bl	80002d8 <__aeabi_dsub>
 80119a6:	4602      	mov	r2, r0
 80119a8:	460b      	mov	r3, r1
 80119aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80119ae:	462a      	mov	r2, r5
 80119b0:	4633      	mov	r3, r6
 80119b2:	f7ef f8d9 	bl	8000b68 <__aeabi_dcmpgt>
 80119b6:	2800      	cmp	r0, #0
 80119b8:	f040 8298 	bne.w	8011eec <_dtoa_r+0x95c>
 80119bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80119c0:	462a      	mov	r2, r5
 80119c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80119c6:	f7ef f8b1 	bl	8000b2c <__aeabi_dcmplt>
 80119ca:	bb38      	cbnz	r0, 8011a1c <_dtoa_r+0x48c>
 80119cc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80119d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80119d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	f2c0 8157 	blt.w	8011c8a <_dtoa_r+0x6fa>
 80119dc:	2f0e      	cmp	r7, #14
 80119de:	f300 8154 	bgt.w	8011c8a <_dtoa_r+0x6fa>
 80119e2:	4b4b      	ldr	r3, [pc, #300]	@ (8011b10 <_dtoa_r+0x580>)
 80119e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80119e8:	ed93 7b00 	vldr	d7, [r3]
 80119ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	ed8d 7b00 	vstr	d7, [sp]
 80119f4:	f280 80e5 	bge.w	8011bc2 <_dtoa_r+0x632>
 80119f8:	9b03      	ldr	r3, [sp, #12]
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	f300 80e1 	bgt.w	8011bc2 <_dtoa_r+0x632>
 8011a00:	d10c      	bne.n	8011a1c <_dtoa_r+0x48c>
 8011a02:	4b48      	ldr	r3, [pc, #288]	@ (8011b24 <_dtoa_r+0x594>)
 8011a04:	2200      	movs	r2, #0
 8011a06:	ec51 0b17 	vmov	r0, r1, d7
 8011a0a:	f7ee fe1d 	bl	8000648 <__aeabi_dmul>
 8011a0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011a12:	f7ef f89f 	bl	8000b54 <__aeabi_dcmpge>
 8011a16:	2800      	cmp	r0, #0
 8011a18:	f000 8266 	beq.w	8011ee8 <_dtoa_r+0x958>
 8011a1c:	2400      	movs	r4, #0
 8011a1e:	4625      	mov	r5, r4
 8011a20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011a22:	4656      	mov	r6, sl
 8011a24:	ea6f 0803 	mvn.w	r8, r3
 8011a28:	2700      	movs	r7, #0
 8011a2a:	4621      	mov	r1, r4
 8011a2c:	4648      	mov	r0, r9
 8011a2e:	f000 fcbf 	bl	80123b0 <_Bfree>
 8011a32:	2d00      	cmp	r5, #0
 8011a34:	f000 80bd 	beq.w	8011bb2 <_dtoa_r+0x622>
 8011a38:	b12f      	cbz	r7, 8011a46 <_dtoa_r+0x4b6>
 8011a3a:	42af      	cmp	r7, r5
 8011a3c:	d003      	beq.n	8011a46 <_dtoa_r+0x4b6>
 8011a3e:	4639      	mov	r1, r7
 8011a40:	4648      	mov	r0, r9
 8011a42:	f000 fcb5 	bl	80123b0 <_Bfree>
 8011a46:	4629      	mov	r1, r5
 8011a48:	4648      	mov	r0, r9
 8011a4a:	f000 fcb1 	bl	80123b0 <_Bfree>
 8011a4e:	e0b0      	b.n	8011bb2 <_dtoa_r+0x622>
 8011a50:	07e2      	lsls	r2, r4, #31
 8011a52:	d505      	bpl.n	8011a60 <_dtoa_r+0x4d0>
 8011a54:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011a58:	f7ee fdf6 	bl	8000648 <__aeabi_dmul>
 8011a5c:	3601      	adds	r6, #1
 8011a5e:	2301      	movs	r3, #1
 8011a60:	1064      	asrs	r4, r4, #1
 8011a62:	3508      	adds	r5, #8
 8011a64:	e762      	b.n	801192c <_dtoa_r+0x39c>
 8011a66:	2602      	movs	r6, #2
 8011a68:	e765      	b.n	8011936 <_dtoa_r+0x3a6>
 8011a6a:	9c03      	ldr	r4, [sp, #12]
 8011a6c:	46b8      	mov	r8, r7
 8011a6e:	e784      	b.n	801197a <_dtoa_r+0x3ea>
 8011a70:	4b27      	ldr	r3, [pc, #156]	@ (8011b10 <_dtoa_r+0x580>)
 8011a72:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011a74:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011a78:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011a7c:	4454      	add	r4, sl
 8011a7e:	2900      	cmp	r1, #0
 8011a80:	d054      	beq.n	8011b2c <_dtoa_r+0x59c>
 8011a82:	4929      	ldr	r1, [pc, #164]	@ (8011b28 <_dtoa_r+0x598>)
 8011a84:	2000      	movs	r0, #0
 8011a86:	f7ee ff09 	bl	800089c <__aeabi_ddiv>
 8011a8a:	4633      	mov	r3, r6
 8011a8c:	462a      	mov	r2, r5
 8011a8e:	f7ee fc23 	bl	80002d8 <__aeabi_dsub>
 8011a92:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011a96:	4656      	mov	r6, sl
 8011a98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011a9c:	f7ef f884 	bl	8000ba8 <__aeabi_d2iz>
 8011aa0:	4605      	mov	r5, r0
 8011aa2:	f7ee fd67 	bl	8000574 <__aeabi_i2d>
 8011aa6:	4602      	mov	r2, r0
 8011aa8:	460b      	mov	r3, r1
 8011aaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011aae:	f7ee fc13 	bl	80002d8 <__aeabi_dsub>
 8011ab2:	3530      	adds	r5, #48	@ 0x30
 8011ab4:	4602      	mov	r2, r0
 8011ab6:	460b      	mov	r3, r1
 8011ab8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011abc:	f806 5b01 	strb.w	r5, [r6], #1
 8011ac0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011ac4:	f7ef f832 	bl	8000b2c <__aeabi_dcmplt>
 8011ac8:	2800      	cmp	r0, #0
 8011aca:	d172      	bne.n	8011bb2 <_dtoa_r+0x622>
 8011acc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011ad0:	4911      	ldr	r1, [pc, #68]	@ (8011b18 <_dtoa_r+0x588>)
 8011ad2:	2000      	movs	r0, #0
 8011ad4:	f7ee fc00 	bl	80002d8 <__aeabi_dsub>
 8011ad8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011adc:	f7ef f826 	bl	8000b2c <__aeabi_dcmplt>
 8011ae0:	2800      	cmp	r0, #0
 8011ae2:	f040 80b4 	bne.w	8011c4e <_dtoa_r+0x6be>
 8011ae6:	42a6      	cmp	r6, r4
 8011ae8:	f43f af70 	beq.w	80119cc <_dtoa_r+0x43c>
 8011aec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011af0:	4b0a      	ldr	r3, [pc, #40]	@ (8011b1c <_dtoa_r+0x58c>)
 8011af2:	2200      	movs	r2, #0
 8011af4:	f7ee fda8 	bl	8000648 <__aeabi_dmul>
 8011af8:	4b08      	ldr	r3, [pc, #32]	@ (8011b1c <_dtoa_r+0x58c>)
 8011afa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011afe:	2200      	movs	r2, #0
 8011b00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011b04:	f7ee fda0 	bl	8000648 <__aeabi_dmul>
 8011b08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011b0c:	e7c4      	b.n	8011a98 <_dtoa_r+0x508>
 8011b0e:	bf00      	nop
 8011b10:	080152f0 	.word	0x080152f0
 8011b14:	080152c8 	.word	0x080152c8
 8011b18:	3ff00000 	.word	0x3ff00000
 8011b1c:	40240000 	.word	0x40240000
 8011b20:	401c0000 	.word	0x401c0000
 8011b24:	40140000 	.word	0x40140000
 8011b28:	3fe00000 	.word	0x3fe00000
 8011b2c:	4631      	mov	r1, r6
 8011b2e:	4628      	mov	r0, r5
 8011b30:	f7ee fd8a 	bl	8000648 <__aeabi_dmul>
 8011b34:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011b38:	9413      	str	r4, [sp, #76]	@ 0x4c
 8011b3a:	4656      	mov	r6, sl
 8011b3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011b40:	f7ef f832 	bl	8000ba8 <__aeabi_d2iz>
 8011b44:	4605      	mov	r5, r0
 8011b46:	f7ee fd15 	bl	8000574 <__aeabi_i2d>
 8011b4a:	4602      	mov	r2, r0
 8011b4c:	460b      	mov	r3, r1
 8011b4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011b52:	f7ee fbc1 	bl	80002d8 <__aeabi_dsub>
 8011b56:	3530      	adds	r5, #48	@ 0x30
 8011b58:	f806 5b01 	strb.w	r5, [r6], #1
 8011b5c:	4602      	mov	r2, r0
 8011b5e:	460b      	mov	r3, r1
 8011b60:	42a6      	cmp	r6, r4
 8011b62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011b66:	f04f 0200 	mov.w	r2, #0
 8011b6a:	d124      	bne.n	8011bb6 <_dtoa_r+0x626>
 8011b6c:	4baf      	ldr	r3, [pc, #700]	@ (8011e2c <_dtoa_r+0x89c>)
 8011b6e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011b72:	f7ee fbb3 	bl	80002dc <__adddf3>
 8011b76:	4602      	mov	r2, r0
 8011b78:	460b      	mov	r3, r1
 8011b7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011b7e:	f7ee fff3 	bl	8000b68 <__aeabi_dcmpgt>
 8011b82:	2800      	cmp	r0, #0
 8011b84:	d163      	bne.n	8011c4e <_dtoa_r+0x6be>
 8011b86:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011b8a:	49a8      	ldr	r1, [pc, #672]	@ (8011e2c <_dtoa_r+0x89c>)
 8011b8c:	2000      	movs	r0, #0
 8011b8e:	f7ee fba3 	bl	80002d8 <__aeabi_dsub>
 8011b92:	4602      	mov	r2, r0
 8011b94:	460b      	mov	r3, r1
 8011b96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011b9a:	f7ee ffc7 	bl	8000b2c <__aeabi_dcmplt>
 8011b9e:	2800      	cmp	r0, #0
 8011ba0:	f43f af14 	beq.w	80119cc <_dtoa_r+0x43c>
 8011ba4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8011ba6:	1e73      	subs	r3, r6, #1
 8011ba8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011baa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011bae:	2b30      	cmp	r3, #48	@ 0x30
 8011bb0:	d0f8      	beq.n	8011ba4 <_dtoa_r+0x614>
 8011bb2:	4647      	mov	r7, r8
 8011bb4:	e03b      	b.n	8011c2e <_dtoa_r+0x69e>
 8011bb6:	4b9e      	ldr	r3, [pc, #632]	@ (8011e30 <_dtoa_r+0x8a0>)
 8011bb8:	f7ee fd46 	bl	8000648 <__aeabi_dmul>
 8011bbc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011bc0:	e7bc      	b.n	8011b3c <_dtoa_r+0x5ac>
 8011bc2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011bc6:	4656      	mov	r6, sl
 8011bc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011bcc:	4620      	mov	r0, r4
 8011bce:	4629      	mov	r1, r5
 8011bd0:	f7ee fe64 	bl	800089c <__aeabi_ddiv>
 8011bd4:	f7ee ffe8 	bl	8000ba8 <__aeabi_d2iz>
 8011bd8:	4680      	mov	r8, r0
 8011bda:	f7ee fccb 	bl	8000574 <__aeabi_i2d>
 8011bde:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011be2:	f7ee fd31 	bl	8000648 <__aeabi_dmul>
 8011be6:	4602      	mov	r2, r0
 8011be8:	460b      	mov	r3, r1
 8011bea:	4620      	mov	r0, r4
 8011bec:	4629      	mov	r1, r5
 8011bee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8011bf2:	f7ee fb71 	bl	80002d8 <__aeabi_dsub>
 8011bf6:	f806 4b01 	strb.w	r4, [r6], #1
 8011bfa:	9d03      	ldr	r5, [sp, #12]
 8011bfc:	eba6 040a 	sub.w	r4, r6, sl
 8011c00:	42a5      	cmp	r5, r4
 8011c02:	4602      	mov	r2, r0
 8011c04:	460b      	mov	r3, r1
 8011c06:	d133      	bne.n	8011c70 <_dtoa_r+0x6e0>
 8011c08:	f7ee fb68 	bl	80002dc <__adddf3>
 8011c0c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011c10:	4604      	mov	r4, r0
 8011c12:	460d      	mov	r5, r1
 8011c14:	f7ee ffa8 	bl	8000b68 <__aeabi_dcmpgt>
 8011c18:	b9c0      	cbnz	r0, 8011c4c <_dtoa_r+0x6bc>
 8011c1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011c1e:	4620      	mov	r0, r4
 8011c20:	4629      	mov	r1, r5
 8011c22:	f7ee ff79 	bl	8000b18 <__aeabi_dcmpeq>
 8011c26:	b110      	cbz	r0, 8011c2e <_dtoa_r+0x69e>
 8011c28:	f018 0f01 	tst.w	r8, #1
 8011c2c:	d10e      	bne.n	8011c4c <_dtoa_r+0x6bc>
 8011c2e:	9902      	ldr	r1, [sp, #8]
 8011c30:	4648      	mov	r0, r9
 8011c32:	f000 fbbd 	bl	80123b0 <_Bfree>
 8011c36:	2300      	movs	r3, #0
 8011c38:	7033      	strb	r3, [r6, #0]
 8011c3a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011c3c:	3701      	adds	r7, #1
 8011c3e:	601f      	str	r7, [r3, #0]
 8011c40:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	f000 824b 	beq.w	80120de <_dtoa_r+0xb4e>
 8011c48:	601e      	str	r6, [r3, #0]
 8011c4a:	e248      	b.n	80120de <_dtoa_r+0xb4e>
 8011c4c:	46b8      	mov	r8, r7
 8011c4e:	4633      	mov	r3, r6
 8011c50:	461e      	mov	r6, r3
 8011c52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011c56:	2a39      	cmp	r2, #57	@ 0x39
 8011c58:	d106      	bne.n	8011c68 <_dtoa_r+0x6d8>
 8011c5a:	459a      	cmp	sl, r3
 8011c5c:	d1f8      	bne.n	8011c50 <_dtoa_r+0x6c0>
 8011c5e:	2230      	movs	r2, #48	@ 0x30
 8011c60:	f108 0801 	add.w	r8, r8, #1
 8011c64:	f88a 2000 	strb.w	r2, [sl]
 8011c68:	781a      	ldrb	r2, [r3, #0]
 8011c6a:	3201      	adds	r2, #1
 8011c6c:	701a      	strb	r2, [r3, #0]
 8011c6e:	e7a0      	b.n	8011bb2 <_dtoa_r+0x622>
 8011c70:	4b6f      	ldr	r3, [pc, #444]	@ (8011e30 <_dtoa_r+0x8a0>)
 8011c72:	2200      	movs	r2, #0
 8011c74:	f7ee fce8 	bl	8000648 <__aeabi_dmul>
 8011c78:	2200      	movs	r2, #0
 8011c7a:	2300      	movs	r3, #0
 8011c7c:	4604      	mov	r4, r0
 8011c7e:	460d      	mov	r5, r1
 8011c80:	f7ee ff4a 	bl	8000b18 <__aeabi_dcmpeq>
 8011c84:	2800      	cmp	r0, #0
 8011c86:	d09f      	beq.n	8011bc8 <_dtoa_r+0x638>
 8011c88:	e7d1      	b.n	8011c2e <_dtoa_r+0x69e>
 8011c8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011c8c:	2a00      	cmp	r2, #0
 8011c8e:	f000 80ea 	beq.w	8011e66 <_dtoa_r+0x8d6>
 8011c92:	9a07      	ldr	r2, [sp, #28]
 8011c94:	2a01      	cmp	r2, #1
 8011c96:	f300 80cd 	bgt.w	8011e34 <_dtoa_r+0x8a4>
 8011c9a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011c9c:	2a00      	cmp	r2, #0
 8011c9e:	f000 80c1 	beq.w	8011e24 <_dtoa_r+0x894>
 8011ca2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8011ca6:	9c08      	ldr	r4, [sp, #32]
 8011ca8:	9e00      	ldr	r6, [sp, #0]
 8011caa:	9a00      	ldr	r2, [sp, #0]
 8011cac:	441a      	add	r2, r3
 8011cae:	9200      	str	r2, [sp, #0]
 8011cb0:	9a06      	ldr	r2, [sp, #24]
 8011cb2:	2101      	movs	r1, #1
 8011cb4:	441a      	add	r2, r3
 8011cb6:	4648      	mov	r0, r9
 8011cb8:	9206      	str	r2, [sp, #24]
 8011cba:	f000 fc2d 	bl	8012518 <__i2b>
 8011cbe:	4605      	mov	r5, r0
 8011cc0:	b166      	cbz	r6, 8011cdc <_dtoa_r+0x74c>
 8011cc2:	9b06      	ldr	r3, [sp, #24]
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	dd09      	ble.n	8011cdc <_dtoa_r+0x74c>
 8011cc8:	42b3      	cmp	r3, r6
 8011cca:	9a00      	ldr	r2, [sp, #0]
 8011ccc:	bfa8      	it	ge
 8011cce:	4633      	movge	r3, r6
 8011cd0:	1ad2      	subs	r2, r2, r3
 8011cd2:	9200      	str	r2, [sp, #0]
 8011cd4:	9a06      	ldr	r2, [sp, #24]
 8011cd6:	1af6      	subs	r6, r6, r3
 8011cd8:	1ad3      	subs	r3, r2, r3
 8011cda:	9306      	str	r3, [sp, #24]
 8011cdc:	9b08      	ldr	r3, [sp, #32]
 8011cde:	b30b      	cbz	r3, 8011d24 <_dtoa_r+0x794>
 8011ce0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	f000 80c6 	beq.w	8011e74 <_dtoa_r+0x8e4>
 8011ce8:	2c00      	cmp	r4, #0
 8011cea:	f000 80c0 	beq.w	8011e6e <_dtoa_r+0x8de>
 8011cee:	4629      	mov	r1, r5
 8011cf0:	4622      	mov	r2, r4
 8011cf2:	4648      	mov	r0, r9
 8011cf4:	f000 fcc8 	bl	8012688 <__pow5mult>
 8011cf8:	9a02      	ldr	r2, [sp, #8]
 8011cfa:	4601      	mov	r1, r0
 8011cfc:	4605      	mov	r5, r0
 8011cfe:	4648      	mov	r0, r9
 8011d00:	f000 fc20 	bl	8012544 <__multiply>
 8011d04:	9902      	ldr	r1, [sp, #8]
 8011d06:	4680      	mov	r8, r0
 8011d08:	4648      	mov	r0, r9
 8011d0a:	f000 fb51 	bl	80123b0 <_Bfree>
 8011d0e:	9b08      	ldr	r3, [sp, #32]
 8011d10:	1b1b      	subs	r3, r3, r4
 8011d12:	9308      	str	r3, [sp, #32]
 8011d14:	f000 80b1 	beq.w	8011e7a <_dtoa_r+0x8ea>
 8011d18:	9a08      	ldr	r2, [sp, #32]
 8011d1a:	4641      	mov	r1, r8
 8011d1c:	4648      	mov	r0, r9
 8011d1e:	f000 fcb3 	bl	8012688 <__pow5mult>
 8011d22:	9002      	str	r0, [sp, #8]
 8011d24:	2101      	movs	r1, #1
 8011d26:	4648      	mov	r0, r9
 8011d28:	f000 fbf6 	bl	8012518 <__i2b>
 8011d2c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011d2e:	4604      	mov	r4, r0
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	f000 81d8 	beq.w	80120e6 <_dtoa_r+0xb56>
 8011d36:	461a      	mov	r2, r3
 8011d38:	4601      	mov	r1, r0
 8011d3a:	4648      	mov	r0, r9
 8011d3c:	f000 fca4 	bl	8012688 <__pow5mult>
 8011d40:	9b07      	ldr	r3, [sp, #28]
 8011d42:	2b01      	cmp	r3, #1
 8011d44:	4604      	mov	r4, r0
 8011d46:	f300 809f 	bgt.w	8011e88 <_dtoa_r+0x8f8>
 8011d4a:	9b04      	ldr	r3, [sp, #16]
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	f040 8097 	bne.w	8011e80 <_dtoa_r+0x8f0>
 8011d52:	9b05      	ldr	r3, [sp, #20]
 8011d54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	f040 8093 	bne.w	8011e84 <_dtoa_r+0x8f4>
 8011d5e:	9b05      	ldr	r3, [sp, #20]
 8011d60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011d64:	0d1b      	lsrs	r3, r3, #20
 8011d66:	051b      	lsls	r3, r3, #20
 8011d68:	b133      	cbz	r3, 8011d78 <_dtoa_r+0x7e8>
 8011d6a:	9b00      	ldr	r3, [sp, #0]
 8011d6c:	3301      	adds	r3, #1
 8011d6e:	9300      	str	r3, [sp, #0]
 8011d70:	9b06      	ldr	r3, [sp, #24]
 8011d72:	3301      	adds	r3, #1
 8011d74:	9306      	str	r3, [sp, #24]
 8011d76:	2301      	movs	r3, #1
 8011d78:	9308      	str	r3, [sp, #32]
 8011d7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	f000 81b8 	beq.w	80120f2 <_dtoa_r+0xb62>
 8011d82:	6923      	ldr	r3, [r4, #16]
 8011d84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011d88:	6918      	ldr	r0, [r3, #16]
 8011d8a:	f000 fb79 	bl	8012480 <__hi0bits>
 8011d8e:	f1c0 0020 	rsb	r0, r0, #32
 8011d92:	9b06      	ldr	r3, [sp, #24]
 8011d94:	4418      	add	r0, r3
 8011d96:	f010 001f 	ands.w	r0, r0, #31
 8011d9a:	f000 8082 	beq.w	8011ea2 <_dtoa_r+0x912>
 8011d9e:	f1c0 0320 	rsb	r3, r0, #32
 8011da2:	2b04      	cmp	r3, #4
 8011da4:	dd73      	ble.n	8011e8e <_dtoa_r+0x8fe>
 8011da6:	9b00      	ldr	r3, [sp, #0]
 8011da8:	f1c0 001c 	rsb	r0, r0, #28
 8011dac:	4403      	add	r3, r0
 8011dae:	9300      	str	r3, [sp, #0]
 8011db0:	9b06      	ldr	r3, [sp, #24]
 8011db2:	4403      	add	r3, r0
 8011db4:	4406      	add	r6, r0
 8011db6:	9306      	str	r3, [sp, #24]
 8011db8:	9b00      	ldr	r3, [sp, #0]
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	dd05      	ble.n	8011dca <_dtoa_r+0x83a>
 8011dbe:	9902      	ldr	r1, [sp, #8]
 8011dc0:	461a      	mov	r2, r3
 8011dc2:	4648      	mov	r0, r9
 8011dc4:	f000 fcba 	bl	801273c <__lshift>
 8011dc8:	9002      	str	r0, [sp, #8]
 8011dca:	9b06      	ldr	r3, [sp, #24]
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	dd05      	ble.n	8011ddc <_dtoa_r+0x84c>
 8011dd0:	4621      	mov	r1, r4
 8011dd2:	461a      	mov	r2, r3
 8011dd4:	4648      	mov	r0, r9
 8011dd6:	f000 fcb1 	bl	801273c <__lshift>
 8011dda:	4604      	mov	r4, r0
 8011ddc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d061      	beq.n	8011ea6 <_dtoa_r+0x916>
 8011de2:	9802      	ldr	r0, [sp, #8]
 8011de4:	4621      	mov	r1, r4
 8011de6:	f000 fd15 	bl	8012814 <__mcmp>
 8011dea:	2800      	cmp	r0, #0
 8011dec:	da5b      	bge.n	8011ea6 <_dtoa_r+0x916>
 8011dee:	2300      	movs	r3, #0
 8011df0:	9902      	ldr	r1, [sp, #8]
 8011df2:	220a      	movs	r2, #10
 8011df4:	4648      	mov	r0, r9
 8011df6:	f000 fafd 	bl	80123f4 <__multadd>
 8011dfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011dfc:	9002      	str	r0, [sp, #8]
 8011dfe:	f107 38ff 	add.w	r8, r7, #4294967295
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	f000 8177 	beq.w	80120f6 <_dtoa_r+0xb66>
 8011e08:	4629      	mov	r1, r5
 8011e0a:	2300      	movs	r3, #0
 8011e0c:	220a      	movs	r2, #10
 8011e0e:	4648      	mov	r0, r9
 8011e10:	f000 faf0 	bl	80123f4 <__multadd>
 8011e14:	f1bb 0f00 	cmp.w	fp, #0
 8011e18:	4605      	mov	r5, r0
 8011e1a:	dc6f      	bgt.n	8011efc <_dtoa_r+0x96c>
 8011e1c:	9b07      	ldr	r3, [sp, #28]
 8011e1e:	2b02      	cmp	r3, #2
 8011e20:	dc49      	bgt.n	8011eb6 <_dtoa_r+0x926>
 8011e22:	e06b      	b.n	8011efc <_dtoa_r+0x96c>
 8011e24:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011e26:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011e2a:	e73c      	b.n	8011ca6 <_dtoa_r+0x716>
 8011e2c:	3fe00000 	.word	0x3fe00000
 8011e30:	40240000 	.word	0x40240000
 8011e34:	9b03      	ldr	r3, [sp, #12]
 8011e36:	1e5c      	subs	r4, r3, #1
 8011e38:	9b08      	ldr	r3, [sp, #32]
 8011e3a:	42a3      	cmp	r3, r4
 8011e3c:	db09      	blt.n	8011e52 <_dtoa_r+0x8c2>
 8011e3e:	1b1c      	subs	r4, r3, r4
 8011e40:	9b03      	ldr	r3, [sp, #12]
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	f6bf af30 	bge.w	8011ca8 <_dtoa_r+0x718>
 8011e48:	9b00      	ldr	r3, [sp, #0]
 8011e4a:	9a03      	ldr	r2, [sp, #12]
 8011e4c:	1a9e      	subs	r6, r3, r2
 8011e4e:	2300      	movs	r3, #0
 8011e50:	e72b      	b.n	8011caa <_dtoa_r+0x71a>
 8011e52:	9b08      	ldr	r3, [sp, #32]
 8011e54:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011e56:	9408      	str	r4, [sp, #32]
 8011e58:	1ae3      	subs	r3, r4, r3
 8011e5a:	441a      	add	r2, r3
 8011e5c:	9e00      	ldr	r6, [sp, #0]
 8011e5e:	9b03      	ldr	r3, [sp, #12]
 8011e60:	920d      	str	r2, [sp, #52]	@ 0x34
 8011e62:	2400      	movs	r4, #0
 8011e64:	e721      	b.n	8011caa <_dtoa_r+0x71a>
 8011e66:	9c08      	ldr	r4, [sp, #32]
 8011e68:	9e00      	ldr	r6, [sp, #0]
 8011e6a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8011e6c:	e728      	b.n	8011cc0 <_dtoa_r+0x730>
 8011e6e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8011e72:	e751      	b.n	8011d18 <_dtoa_r+0x788>
 8011e74:	9a08      	ldr	r2, [sp, #32]
 8011e76:	9902      	ldr	r1, [sp, #8]
 8011e78:	e750      	b.n	8011d1c <_dtoa_r+0x78c>
 8011e7a:	f8cd 8008 	str.w	r8, [sp, #8]
 8011e7e:	e751      	b.n	8011d24 <_dtoa_r+0x794>
 8011e80:	2300      	movs	r3, #0
 8011e82:	e779      	b.n	8011d78 <_dtoa_r+0x7e8>
 8011e84:	9b04      	ldr	r3, [sp, #16]
 8011e86:	e777      	b.n	8011d78 <_dtoa_r+0x7e8>
 8011e88:	2300      	movs	r3, #0
 8011e8a:	9308      	str	r3, [sp, #32]
 8011e8c:	e779      	b.n	8011d82 <_dtoa_r+0x7f2>
 8011e8e:	d093      	beq.n	8011db8 <_dtoa_r+0x828>
 8011e90:	9a00      	ldr	r2, [sp, #0]
 8011e92:	331c      	adds	r3, #28
 8011e94:	441a      	add	r2, r3
 8011e96:	9200      	str	r2, [sp, #0]
 8011e98:	9a06      	ldr	r2, [sp, #24]
 8011e9a:	441a      	add	r2, r3
 8011e9c:	441e      	add	r6, r3
 8011e9e:	9206      	str	r2, [sp, #24]
 8011ea0:	e78a      	b.n	8011db8 <_dtoa_r+0x828>
 8011ea2:	4603      	mov	r3, r0
 8011ea4:	e7f4      	b.n	8011e90 <_dtoa_r+0x900>
 8011ea6:	9b03      	ldr	r3, [sp, #12]
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	46b8      	mov	r8, r7
 8011eac:	dc20      	bgt.n	8011ef0 <_dtoa_r+0x960>
 8011eae:	469b      	mov	fp, r3
 8011eb0:	9b07      	ldr	r3, [sp, #28]
 8011eb2:	2b02      	cmp	r3, #2
 8011eb4:	dd1e      	ble.n	8011ef4 <_dtoa_r+0x964>
 8011eb6:	f1bb 0f00 	cmp.w	fp, #0
 8011eba:	f47f adb1 	bne.w	8011a20 <_dtoa_r+0x490>
 8011ebe:	4621      	mov	r1, r4
 8011ec0:	465b      	mov	r3, fp
 8011ec2:	2205      	movs	r2, #5
 8011ec4:	4648      	mov	r0, r9
 8011ec6:	f000 fa95 	bl	80123f4 <__multadd>
 8011eca:	4601      	mov	r1, r0
 8011ecc:	4604      	mov	r4, r0
 8011ece:	9802      	ldr	r0, [sp, #8]
 8011ed0:	f000 fca0 	bl	8012814 <__mcmp>
 8011ed4:	2800      	cmp	r0, #0
 8011ed6:	f77f ada3 	ble.w	8011a20 <_dtoa_r+0x490>
 8011eda:	4656      	mov	r6, sl
 8011edc:	2331      	movs	r3, #49	@ 0x31
 8011ede:	f806 3b01 	strb.w	r3, [r6], #1
 8011ee2:	f108 0801 	add.w	r8, r8, #1
 8011ee6:	e59f      	b.n	8011a28 <_dtoa_r+0x498>
 8011ee8:	9c03      	ldr	r4, [sp, #12]
 8011eea:	46b8      	mov	r8, r7
 8011eec:	4625      	mov	r5, r4
 8011eee:	e7f4      	b.n	8011eda <_dtoa_r+0x94a>
 8011ef0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8011ef4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	f000 8101 	beq.w	80120fe <_dtoa_r+0xb6e>
 8011efc:	2e00      	cmp	r6, #0
 8011efe:	dd05      	ble.n	8011f0c <_dtoa_r+0x97c>
 8011f00:	4629      	mov	r1, r5
 8011f02:	4632      	mov	r2, r6
 8011f04:	4648      	mov	r0, r9
 8011f06:	f000 fc19 	bl	801273c <__lshift>
 8011f0a:	4605      	mov	r5, r0
 8011f0c:	9b08      	ldr	r3, [sp, #32]
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	d05c      	beq.n	8011fcc <_dtoa_r+0xa3c>
 8011f12:	6869      	ldr	r1, [r5, #4]
 8011f14:	4648      	mov	r0, r9
 8011f16:	f000 fa0b 	bl	8012330 <_Balloc>
 8011f1a:	4606      	mov	r6, r0
 8011f1c:	b928      	cbnz	r0, 8011f2a <_dtoa_r+0x99a>
 8011f1e:	4b82      	ldr	r3, [pc, #520]	@ (8012128 <_dtoa_r+0xb98>)
 8011f20:	4602      	mov	r2, r0
 8011f22:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011f26:	f7ff bb4a 	b.w	80115be <_dtoa_r+0x2e>
 8011f2a:	692a      	ldr	r2, [r5, #16]
 8011f2c:	3202      	adds	r2, #2
 8011f2e:	0092      	lsls	r2, r2, #2
 8011f30:	f105 010c 	add.w	r1, r5, #12
 8011f34:	300c      	adds	r0, #12
 8011f36:	f7ff fa92 	bl	801145e <memcpy>
 8011f3a:	2201      	movs	r2, #1
 8011f3c:	4631      	mov	r1, r6
 8011f3e:	4648      	mov	r0, r9
 8011f40:	f000 fbfc 	bl	801273c <__lshift>
 8011f44:	f10a 0301 	add.w	r3, sl, #1
 8011f48:	9300      	str	r3, [sp, #0]
 8011f4a:	eb0a 030b 	add.w	r3, sl, fp
 8011f4e:	9308      	str	r3, [sp, #32]
 8011f50:	9b04      	ldr	r3, [sp, #16]
 8011f52:	f003 0301 	and.w	r3, r3, #1
 8011f56:	462f      	mov	r7, r5
 8011f58:	9306      	str	r3, [sp, #24]
 8011f5a:	4605      	mov	r5, r0
 8011f5c:	9b00      	ldr	r3, [sp, #0]
 8011f5e:	9802      	ldr	r0, [sp, #8]
 8011f60:	4621      	mov	r1, r4
 8011f62:	f103 3bff 	add.w	fp, r3, #4294967295
 8011f66:	f7ff fa88 	bl	801147a <quorem>
 8011f6a:	4603      	mov	r3, r0
 8011f6c:	3330      	adds	r3, #48	@ 0x30
 8011f6e:	9003      	str	r0, [sp, #12]
 8011f70:	4639      	mov	r1, r7
 8011f72:	9802      	ldr	r0, [sp, #8]
 8011f74:	9309      	str	r3, [sp, #36]	@ 0x24
 8011f76:	f000 fc4d 	bl	8012814 <__mcmp>
 8011f7a:	462a      	mov	r2, r5
 8011f7c:	9004      	str	r0, [sp, #16]
 8011f7e:	4621      	mov	r1, r4
 8011f80:	4648      	mov	r0, r9
 8011f82:	f000 fc63 	bl	801284c <__mdiff>
 8011f86:	68c2      	ldr	r2, [r0, #12]
 8011f88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f8a:	4606      	mov	r6, r0
 8011f8c:	bb02      	cbnz	r2, 8011fd0 <_dtoa_r+0xa40>
 8011f8e:	4601      	mov	r1, r0
 8011f90:	9802      	ldr	r0, [sp, #8]
 8011f92:	f000 fc3f 	bl	8012814 <__mcmp>
 8011f96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f98:	4602      	mov	r2, r0
 8011f9a:	4631      	mov	r1, r6
 8011f9c:	4648      	mov	r0, r9
 8011f9e:	920c      	str	r2, [sp, #48]	@ 0x30
 8011fa0:	9309      	str	r3, [sp, #36]	@ 0x24
 8011fa2:	f000 fa05 	bl	80123b0 <_Bfree>
 8011fa6:	9b07      	ldr	r3, [sp, #28]
 8011fa8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011faa:	9e00      	ldr	r6, [sp, #0]
 8011fac:	ea42 0103 	orr.w	r1, r2, r3
 8011fb0:	9b06      	ldr	r3, [sp, #24]
 8011fb2:	4319      	orrs	r1, r3
 8011fb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011fb6:	d10d      	bne.n	8011fd4 <_dtoa_r+0xa44>
 8011fb8:	2b39      	cmp	r3, #57	@ 0x39
 8011fba:	d027      	beq.n	801200c <_dtoa_r+0xa7c>
 8011fbc:	9a04      	ldr	r2, [sp, #16]
 8011fbe:	2a00      	cmp	r2, #0
 8011fc0:	dd01      	ble.n	8011fc6 <_dtoa_r+0xa36>
 8011fc2:	9b03      	ldr	r3, [sp, #12]
 8011fc4:	3331      	adds	r3, #49	@ 0x31
 8011fc6:	f88b 3000 	strb.w	r3, [fp]
 8011fca:	e52e      	b.n	8011a2a <_dtoa_r+0x49a>
 8011fcc:	4628      	mov	r0, r5
 8011fce:	e7b9      	b.n	8011f44 <_dtoa_r+0x9b4>
 8011fd0:	2201      	movs	r2, #1
 8011fd2:	e7e2      	b.n	8011f9a <_dtoa_r+0xa0a>
 8011fd4:	9904      	ldr	r1, [sp, #16]
 8011fd6:	2900      	cmp	r1, #0
 8011fd8:	db04      	blt.n	8011fe4 <_dtoa_r+0xa54>
 8011fda:	9807      	ldr	r0, [sp, #28]
 8011fdc:	4301      	orrs	r1, r0
 8011fde:	9806      	ldr	r0, [sp, #24]
 8011fe0:	4301      	orrs	r1, r0
 8011fe2:	d120      	bne.n	8012026 <_dtoa_r+0xa96>
 8011fe4:	2a00      	cmp	r2, #0
 8011fe6:	ddee      	ble.n	8011fc6 <_dtoa_r+0xa36>
 8011fe8:	9902      	ldr	r1, [sp, #8]
 8011fea:	9300      	str	r3, [sp, #0]
 8011fec:	2201      	movs	r2, #1
 8011fee:	4648      	mov	r0, r9
 8011ff0:	f000 fba4 	bl	801273c <__lshift>
 8011ff4:	4621      	mov	r1, r4
 8011ff6:	9002      	str	r0, [sp, #8]
 8011ff8:	f000 fc0c 	bl	8012814 <__mcmp>
 8011ffc:	2800      	cmp	r0, #0
 8011ffe:	9b00      	ldr	r3, [sp, #0]
 8012000:	dc02      	bgt.n	8012008 <_dtoa_r+0xa78>
 8012002:	d1e0      	bne.n	8011fc6 <_dtoa_r+0xa36>
 8012004:	07da      	lsls	r2, r3, #31
 8012006:	d5de      	bpl.n	8011fc6 <_dtoa_r+0xa36>
 8012008:	2b39      	cmp	r3, #57	@ 0x39
 801200a:	d1da      	bne.n	8011fc2 <_dtoa_r+0xa32>
 801200c:	2339      	movs	r3, #57	@ 0x39
 801200e:	f88b 3000 	strb.w	r3, [fp]
 8012012:	4633      	mov	r3, r6
 8012014:	461e      	mov	r6, r3
 8012016:	3b01      	subs	r3, #1
 8012018:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801201c:	2a39      	cmp	r2, #57	@ 0x39
 801201e:	d04e      	beq.n	80120be <_dtoa_r+0xb2e>
 8012020:	3201      	adds	r2, #1
 8012022:	701a      	strb	r2, [r3, #0]
 8012024:	e501      	b.n	8011a2a <_dtoa_r+0x49a>
 8012026:	2a00      	cmp	r2, #0
 8012028:	dd03      	ble.n	8012032 <_dtoa_r+0xaa2>
 801202a:	2b39      	cmp	r3, #57	@ 0x39
 801202c:	d0ee      	beq.n	801200c <_dtoa_r+0xa7c>
 801202e:	3301      	adds	r3, #1
 8012030:	e7c9      	b.n	8011fc6 <_dtoa_r+0xa36>
 8012032:	9a00      	ldr	r2, [sp, #0]
 8012034:	9908      	ldr	r1, [sp, #32]
 8012036:	f802 3c01 	strb.w	r3, [r2, #-1]
 801203a:	428a      	cmp	r2, r1
 801203c:	d028      	beq.n	8012090 <_dtoa_r+0xb00>
 801203e:	9902      	ldr	r1, [sp, #8]
 8012040:	2300      	movs	r3, #0
 8012042:	220a      	movs	r2, #10
 8012044:	4648      	mov	r0, r9
 8012046:	f000 f9d5 	bl	80123f4 <__multadd>
 801204a:	42af      	cmp	r7, r5
 801204c:	9002      	str	r0, [sp, #8]
 801204e:	f04f 0300 	mov.w	r3, #0
 8012052:	f04f 020a 	mov.w	r2, #10
 8012056:	4639      	mov	r1, r7
 8012058:	4648      	mov	r0, r9
 801205a:	d107      	bne.n	801206c <_dtoa_r+0xadc>
 801205c:	f000 f9ca 	bl	80123f4 <__multadd>
 8012060:	4607      	mov	r7, r0
 8012062:	4605      	mov	r5, r0
 8012064:	9b00      	ldr	r3, [sp, #0]
 8012066:	3301      	adds	r3, #1
 8012068:	9300      	str	r3, [sp, #0]
 801206a:	e777      	b.n	8011f5c <_dtoa_r+0x9cc>
 801206c:	f000 f9c2 	bl	80123f4 <__multadd>
 8012070:	4629      	mov	r1, r5
 8012072:	4607      	mov	r7, r0
 8012074:	2300      	movs	r3, #0
 8012076:	220a      	movs	r2, #10
 8012078:	4648      	mov	r0, r9
 801207a:	f000 f9bb 	bl	80123f4 <__multadd>
 801207e:	4605      	mov	r5, r0
 8012080:	e7f0      	b.n	8012064 <_dtoa_r+0xad4>
 8012082:	f1bb 0f00 	cmp.w	fp, #0
 8012086:	bfcc      	ite	gt
 8012088:	465e      	movgt	r6, fp
 801208a:	2601      	movle	r6, #1
 801208c:	4456      	add	r6, sl
 801208e:	2700      	movs	r7, #0
 8012090:	9902      	ldr	r1, [sp, #8]
 8012092:	9300      	str	r3, [sp, #0]
 8012094:	2201      	movs	r2, #1
 8012096:	4648      	mov	r0, r9
 8012098:	f000 fb50 	bl	801273c <__lshift>
 801209c:	4621      	mov	r1, r4
 801209e:	9002      	str	r0, [sp, #8]
 80120a0:	f000 fbb8 	bl	8012814 <__mcmp>
 80120a4:	2800      	cmp	r0, #0
 80120a6:	dcb4      	bgt.n	8012012 <_dtoa_r+0xa82>
 80120a8:	d102      	bne.n	80120b0 <_dtoa_r+0xb20>
 80120aa:	9b00      	ldr	r3, [sp, #0]
 80120ac:	07db      	lsls	r3, r3, #31
 80120ae:	d4b0      	bmi.n	8012012 <_dtoa_r+0xa82>
 80120b0:	4633      	mov	r3, r6
 80120b2:	461e      	mov	r6, r3
 80120b4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80120b8:	2a30      	cmp	r2, #48	@ 0x30
 80120ba:	d0fa      	beq.n	80120b2 <_dtoa_r+0xb22>
 80120bc:	e4b5      	b.n	8011a2a <_dtoa_r+0x49a>
 80120be:	459a      	cmp	sl, r3
 80120c0:	d1a8      	bne.n	8012014 <_dtoa_r+0xa84>
 80120c2:	2331      	movs	r3, #49	@ 0x31
 80120c4:	f108 0801 	add.w	r8, r8, #1
 80120c8:	f88a 3000 	strb.w	r3, [sl]
 80120cc:	e4ad      	b.n	8011a2a <_dtoa_r+0x49a>
 80120ce:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80120d0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801212c <_dtoa_r+0xb9c>
 80120d4:	b11b      	cbz	r3, 80120de <_dtoa_r+0xb4e>
 80120d6:	f10a 0308 	add.w	r3, sl, #8
 80120da:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80120dc:	6013      	str	r3, [r2, #0]
 80120de:	4650      	mov	r0, sl
 80120e0:	b017      	add	sp, #92	@ 0x5c
 80120e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120e6:	9b07      	ldr	r3, [sp, #28]
 80120e8:	2b01      	cmp	r3, #1
 80120ea:	f77f ae2e 	ble.w	8011d4a <_dtoa_r+0x7ba>
 80120ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80120f0:	9308      	str	r3, [sp, #32]
 80120f2:	2001      	movs	r0, #1
 80120f4:	e64d      	b.n	8011d92 <_dtoa_r+0x802>
 80120f6:	f1bb 0f00 	cmp.w	fp, #0
 80120fa:	f77f aed9 	ble.w	8011eb0 <_dtoa_r+0x920>
 80120fe:	4656      	mov	r6, sl
 8012100:	9802      	ldr	r0, [sp, #8]
 8012102:	4621      	mov	r1, r4
 8012104:	f7ff f9b9 	bl	801147a <quorem>
 8012108:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801210c:	f806 3b01 	strb.w	r3, [r6], #1
 8012110:	eba6 020a 	sub.w	r2, r6, sl
 8012114:	4593      	cmp	fp, r2
 8012116:	ddb4      	ble.n	8012082 <_dtoa_r+0xaf2>
 8012118:	9902      	ldr	r1, [sp, #8]
 801211a:	2300      	movs	r3, #0
 801211c:	220a      	movs	r2, #10
 801211e:	4648      	mov	r0, r9
 8012120:	f000 f968 	bl	80123f4 <__multadd>
 8012124:	9002      	str	r0, [sp, #8]
 8012126:	e7eb      	b.n	8012100 <_dtoa_r+0xb70>
 8012128:	080151f4 	.word	0x080151f4
 801212c:	08015178 	.word	0x08015178

08012130 <_free_r>:
 8012130:	b538      	push	{r3, r4, r5, lr}
 8012132:	4605      	mov	r5, r0
 8012134:	2900      	cmp	r1, #0
 8012136:	d041      	beq.n	80121bc <_free_r+0x8c>
 8012138:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801213c:	1f0c      	subs	r4, r1, #4
 801213e:	2b00      	cmp	r3, #0
 8012140:	bfb8      	it	lt
 8012142:	18e4      	addlt	r4, r4, r3
 8012144:	f000 f8e8 	bl	8012318 <__malloc_lock>
 8012148:	4a1d      	ldr	r2, [pc, #116]	@ (80121c0 <_free_r+0x90>)
 801214a:	6813      	ldr	r3, [r2, #0]
 801214c:	b933      	cbnz	r3, 801215c <_free_r+0x2c>
 801214e:	6063      	str	r3, [r4, #4]
 8012150:	6014      	str	r4, [r2, #0]
 8012152:	4628      	mov	r0, r5
 8012154:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012158:	f000 b8e4 	b.w	8012324 <__malloc_unlock>
 801215c:	42a3      	cmp	r3, r4
 801215e:	d908      	bls.n	8012172 <_free_r+0x42>
 8012160:	6820      	ldr	r0, [r4, #0]
 8012162:	1821      	adds	r1, r4, r0
 8012164:	428b      	cmp	r3, r1
 8012166:	bf01      	itttt	eq
 8012168:	6819      	ldreq	r1, [r3, #0]
 801216a:	685b      	ldreq	r3, [r3, #4]
 801216c:	1809      	addeq	r1, r1, r0
 801216e:	6021      	streq	r1, [r4, #0]
 8012170:	e7ed      	b.n	801214e <_free_r+0x1e>
 8012172:	461a      	mov	r2, r3
 8012174:	685b      	ldr	r3, [r3, #4]
 8012176:	b10b      	cbz	r3, 801217c <_free_r+0x4c>
 8012178:	42a3      	cmp	r3, r4
 801217a:	d9fa      	bls.n	8012172 <_free_r+0x42>
 801217c:	6811      	ldr	r1, [r2, #0]
 801217e:	1850      	adds	r0, r2, r1
 8012180:	42a0      	cmp	r0, r4
 8012182:	d10b      	bne.n	801219c <_free_r+0x6c>
 8012184:	6820      	ldr	r0, [r4, #0]
 8012186:	4401      	add	r1, r0
 8012188:	1850      	adds	r0, r2, r1
 801218a:	4283      	cmp	r3, r0
 801218c:	6011      	str	r1, [r2, #0]
 801218e:	d1e0      	bne.n	8012152 <_free_r+0x22>
 8012190:	6818      	ldr	r0, [r3, #0]
 8012192:	685b      	ldr	r3, [r3, #4]
 8012194:	6053      	str	r3, [r2, #4]
 8012196:	4408      	add	r0, r1
 8012198:	6010      	str	r0, [r2, #0]
 801219a:	e7da      	b.n	8012152 <_free_r+0x22>
 801219c:	d902      	bls.n	80121a4 <_free_r+0x74>
 801219e:	230c      	movs	r3, #12
 80121a0:	602b      	str	r3, [r5, #0]
 80121a2:	e7d6      	b.n	8012152 <_free_r+0x22>
 80121a4:	6820      	ldr	r0, [r4, #0]
 80121a6:	1821      	adds	r1, r4, r0
 80121a8:	428b      	cmp	r3, r1
 80121aa:	bf04      	itt	eq
 80121ac:	6819      	ldreq	r1, [r3, #0]
 80121ae:	685b      	ldreq	r3, [r3, #4]
 80121b0:	6063      	str	r3, [r4, #4]
 80121b2:	bf04      	itt	eq
 80121b4:	1809      	addeq	r1, r1, r0
 80121b6:	6021      	streq	r1, [r4, #0]
 80121b8:	6054      	str	r4, [r2, #4]
 80121ba:	e7ca      	b.n	8012152 <_free_r+0x22>
 80121bc:	bd38      	pop	{r3, r4, r5, pc}
 80121be:	bf00      	nop
 80121c0:	20003a00 	.word	0x20003a00

080121c4 <malloc>:
 80121c4:	4b02      	ldr	r3, [pc, #8]	@ (80121d0 <malloc+0xc>)
 80121c6:	4601      	mov	r1, r0
 80121c8:	6818      	ldr	r0, [r3, #0]
 80121ca:	f000 b825 	b.w	8012218 <_malloc_r>
 80121ce:	bf00      	nop
 80121d0:	200001ac 	.word	0x200001ac

080121d4 <sbrk_aligned>:
 80121d4:	b570      	push	{r4, r5, r6, lr}
 80121d6:	4e0f      	ldr	r6, [pc, #60]	@ (8012214 <sbrk_aligned+0x40>)
 80121d8:	460c      	mov	r4, r1
 80121da:	6831      	ldr	r1, [r6, #0]
 80121dc:	4605      	mov	r5, r0
 80121de:	b911      	cbnz	r1, 80121e6 <sbrk_aligned+0x12>
 80121e0:	f000 fe24 	bl	8012e2c <_sbrk_r>
 80121e4:	6030      	str	r0, [r6, #0]
 80121e6:	4621      	mov	r1, r4
 80121e8:	4628      	mov	r0, r5
 80121ea:	f000 fe1f 	bl	8012e2c <_sbrk_r>
 80121ee:	1c43      	adds	r3, r0, #1
 80121f0:	d103      	bne.n	80121fa <sbrk_aligned+0x26>
 80121f2:	f04f 34ff 	mov.w	r4, #4294967295
 80121f6:	4620      	mov	r0, r4
 80121f8:	bd70      	pop	{r4, r5, r6, pc}
 80121fa:	1cc4      	adds	r4, r0, #3
 80121fc:	f024 0403 	bic.w	r4, r4, #3
 8012200:	42a0      	cmp	r0, r4
 8012202:	d0f8      	beq.n	80121f6 <sbrk_aligned+0x22>
 8012204:	1a21      	subs	r1, r4, r0
 8012206:	4628      	mov	r0, r5
 8012208:	f000 fe10 	bl	8012e2c <_sbrk_r>
 801220c:	3001      	adds	r0, #1
 801220e:	d1f2      	bne.n	80121f6 <sbrk_aligned+0x22>
 8012210:	e7ef      	b.n	80121f2 <sbrk_aligned+0x1e>
 8012212:	bf00      	nop
 8012214:	200039fc 	.word	0x200039fc

08012218 <_malloc_r>:
 8012218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801221c:	1ccd      	adds	r5, r1, #3
 801221e:	f025 0503 	bic.w	r5, r5, #3
 8012222:	3508      	adds	r5, #8
 8012224:	2d0c      	cmp	r5, #12
 8012226:	bf38      	it	cc
 8012228:	250c      	movcc	r5, #12
 801222a:	2d00      	cmp	r5, #0
 801222c:	4606      	mov	r6, r0
 801222e:	db01      	blt.n	8012234 <_malloc_r+0x1c>
 8012230:	42a9      	cmp	r1, r5
 8012232:	d904      	bls.n	801223e <_malloc_r+0x26>
 8012234:	230c      	movs	r3, #12
 8012236:	6033      	str	r3, [r6, #0]
 8012238:	2000      	movs	r0, #0
 801223a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801223e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012314 <_malloc_r+0xfc>
 8012242:	f000 f869 	bl	8012318 <__malloc_lock>
 8012246:	f8d8 3000 	ldr.w	r3, [r8]
 801224a:	461c      	mov	r4, r3
 801224c:	bb44      	cbnz	r4, 80122a0 <_malloc_r+0x88>
 801224e:	4629      	mov	r1, r5
 8012250:	4630      	mov	r0, r6
 8012252:	f7ff ffbf 	bl	80121d4 <sbrk_aligned>
 8012256:	1c43      	adds	r3, r0, #1
 8012258:	4604      	mov	r4, r0
 801225a:	d158      	bne.n	801230e <_malloc_r+0xf6>
 801225c:	f8d8 4000 	ldr.w	r4, [r8]
 8012260:	4627      	mov	r7, r4
 8012262:	2f00      	cmp	r7, #0
 8012264:	d143      	bne.n	80122ee <_malloc_r+0xd6>
 8012266:	2c00      	cmp	r4, #0
 8012268:	d04b      	beq.n	8012302 <_malloc_r+0xea>
 801226a:	6823      	ldr	r3, [r4, #0]
 801226c:	4639      	mov	r1, r7
 801226e:	4630      	mov	r0, r6
 8012270:	eb04 0903 	add.w	r9, r4, r3
 8012274:	f000 fdda 	bl	8012e2c <_sbrk_r>
 8012278:	4581      	cmp	r9, r0
 801227a:	d142      	bne.n	8012302 <_malloc_r+0xea>
 801227c:	6821      	ldr	r1, [r4, #0]
 801227e:	1a6d      	subs	r5, r5, r1
 8012280:	4629      	mov	r1, r5
 8012282:	4630      	mov	r0, r6
 8012284:	f7ff ffa6 	bl	80121d4 <sbrk_aligned>
 8012288:	3001      	adds	r0, #1
 801228a:	d03a      	beq.n	8012302 <_malloc_r+0xea>
 801228c:	6823      	ldr	r3, [r4, #0]
 801228e:	442b      	add	r3, r5
 8012290:	6023      	str	r3, [r4, #0]
 8012292:	f8d8 3000 	ldr.w	r3, [r8]
 8012296:	685a      	ldr	r2, [r3, #4]
 8012298:	bb62      	cbnz	r2, 80122f4 <_malloc_r+0xdc>
 801229a:	f8c8 7000 	str.w	r7, [r8]
 801229e:	e00f      	b.n	80122c0 <_malloc_r+0xa8>
 80122a0:	6822      	ldr	r2, [r4, #0]
 80122a2:	1b52      	subs	r2, r2, r5
 80122a4:	d420      	bmi.n	80122e8 <_malloc_r+0xd0>
 80122a6:	2a0b      	cmp	r2, #11
 80122a8:	d917      	bls.n	80122da <_malloc_r+0xc2>
 80122aa:	1961      	adds	r1, r4, r5
 80122ac:	42a3      	cmp	r3, r4
 80122ae:	6025      	str	r5, [r4, #0]
 80122b0:	bf18      	it	ne
 80122b2:	6059      	strne	r1, [r3, #4]
 80122b4:	6863      	ldr	r3, [r4, #4]
 80122b6:	bf08      	it	eq
 80122b8:	f8c8 1000 	streq.w	r1, [r8]
 80122bc:	5162      	str	r2, [r4, r5]
 80122be:	604b      	str	r3, [r1, #4]
 80122c0:	4630      	mov	r0, r6
 80122c2:	f000 f82f 	bl	8012324 <__malloc_unlock>
 80122c6:	f104 000b 	add.w	r0, r4, #11
 80122ca:	1d23      	adds	r3, r4, #4
 80122cc:	f020 0007 	bic.w	r0, r0, #7
 80122d0:	1ac2      	subs	r2, r0, r3
 80122d2:	bf1c      	itt	ne
 80122d4:	1a1b      	subne	r3, r3, r0
 80122d6:	50a3      	strne	r3, [r4, r2]
 80122d8:	e7af      	b.n	801223a <_malloc_r+0x22>
 80122da:	6862      	ldr	r2, [r4, #4]
 80122dc:	42a3      	cmp	r3, r4
 80122de:	bf0c      	ite	eq
 80122e0:	f8c8 2000 	streq.w	r2, [r8]
 80122e4:	605a      	strne	r2, [r3, #4]
 80122e6:	e7eb      	b.n	80122c0 <_malloc_r+0xa8>
 80122e8:	4623      	mov	r3, r4
 80122ea:	6864      	ldr	r4, [r4, #4]
 80122ec:	e7ae      	b.n	801224c <_malloc_r+0x34>
 80122ee:	463c      	mov	r4, r7
 80122f0:	687f      	ldr	r7, [r7, #4]
 80122f2:	e7b6      	b.n	8012262 <_malloc_r+0x4a>
 80122f4:	461a      	mov	r2, r3
 80122f6:	685b      	ldr	r3, [r3, #4]
 80122f8:	42a3      	cmp	r3, r4
 80122fa:	d1fb      	bne.n	80122f4 <_malloc_r+0xdc>
 80122fc:	2300      	movs	r3, #0
 80122fe:	6053      	str	r3, [r2, #4]
 8012300:	e7de      	b.n	80122c0 <_malloc_r+0xa8>
 8012302:	230c      	movs	r3, #12
 8012304:	6033      	str	r3, [r6, #0]
 8012306:	4630      	mov	r0, r6
 8012308:	f000 f80c 	bl	8012324 <__malloc_unlock>
 801230c:	e794      	b.n	8012238 <_malloc_r+0x20>
 801230e:	6005      	str	r5, [r0, #0]
 8012310:	e7d6      	b.n	80122c0 <_malloc_r+0xa8>
 8012312:	bf00      	nop
 8012314:	20003a00 	.word	0x20003a00

08012318 <__malloc_lock>:
 8012318:	4801      	ldr	r0, [pc, #4]	@ (8012320 <__malloc_lock+0x8>)
 801231a:	f7ff b89e 	b.w	801145a <__retarget_lock_acquire_recursive>
 801231e:	bf00      	nop
 8012320:	200039f8 	.word	0x200039f8

08012324 <__malloc_unlock>:
 8012324:	4801      	ldr	r0, [pc, #4]	@ (801232c <__malloc_unlock+0x8>)
 8012326:	f7ff b899 	b.w	801145c <__retarget_lock_release_recursive>
 801232a:	bf00      	nop
 801232c:	200039f8 	.word	0x200039f8

08012330 <_Balloc>:
 8012330:	b570      	push	{r4, r5, r6, lr}
 8012332:	69c6      	ldr	r6, [r0, #28]
 8012334:	4604      	mov	r4, r0
 8012336:	460d      	mov	r5, r1
 8012338:	b976      	cbnz	r6, 8012358 <_Balloc+0x28>
 801233a:	2010      	movs	r0, #16
 801233c:	f7ff ff42 	bl	80121c4 <malloc>
 8012340:	4602      	mov	r2, r0
 8012342:	61e0      	str	r0, [r4, #28]
 8012344:	b920      	cbnz	r0, 8012350 <_Balloc+0x20>
 8012346:	4b18      	ldr	r3, [pc, #96]	@ (80123a8 <_Balloc+0x78>)
 8012348:	4818      	ldr	r0, [pc, #96]	@ (80123ac <_Balloc+0x7c>)
 801234a:	216b      	movs	r1, #107	@ 0x6b
 801234c:	f000 fd7e 	bl	8012e4c <__assert_func>
 8012350:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012354:	6006      	str	r6, [r0, #0]
 8012356:	60c6      	str	r6, [r0, #12]
 8012358:	69e6      	ldr	r6, [r4, #28]
 801235a:	68f3      	ldr	r3, [r6, #12]
 801235c:	b183      	cbz	r3, 8012380 <_Balloc+0x50>
 801235e:	69e3      	ldr	r3, [r4, #28]
 8012360:	68db      	ldr	r3, [r3, #12]
 8012362:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012366:	b9b8      	cbnz	r0, 8012398 <_Balloc+0x68>
 8012368:	2101      	movs	r1, #1
 801236a:	fa01 f605 	lsl.w	r6, r1, r5
 801236e:	1d72      	adds	r2, r6, #5
 8012370:	0092      	lsls	r2, r2, #2
 8012372:	4620      	mov	r0, r4
 8012374:	f000 fd88 	bl	8012e88 <_calloc_r>
 8012378:	b160      	cbz	r0, 8012394 <_Balloc+0x64>
 801237a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801237e:	e00e      	b.n	801239e <_Balloc+0x6e>
 8012380:	2221      	movs	r2, #33	@ 0x21
 8012382:	2104      	movs	r1, #4
 8012384:	4620      	mov	r0, r4
 8012386:	f000 fd7f 	bl	8012e88 <_calloc_r>
 801238a:	69e3      	ldr	r3, [r4, #28]
 801238c:	60f0      	str	r0, [r6, #12]
 801238e:	68db      	ldr	r3, [r3, #12]
 8012390:	2b00      	cmp	r3, #0
 8012392:	d1e4      	bne.n	801235e <_Balloc+0x2e>
 8012394:	2000      	movs	r0, #0
 8012396:	bd70      	pop	{r4, r5, r6, pc}
 8012398:	6802      	ldr	r2, [r0, #0]
 801239a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801239e:	2300      	movs	r3, #0
 80123a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80123a4:	e7f7      	b.n	8012396 <_Balloc+0x66>
 80123a6:	bf00      	nop
 80123a8:	08015185 	.word	0x08015185
 80123ac:	08015205 	.word	0x08015205

080123b0 <_Bfree>:
 80123b0:	b570      	push	{r4, r5, r6, lr}
 80123b2:	69c6      	ldr	r6, [r0, #28]
 80123b4:	4605      	mov	r5, r0
 80123b6:	460c      	mov	r4, r1
 80123b8:	b976      	cbnz	r6, 80123d8 <_Bfree+0x28>
 80123ba:	2010      	movs	r0, #16
 80123bc:	f7ff ff02 	bl	80121c4 <malloc>
 80123c0:	4602      	mov	r2, r0
 80123c2:	61e8      	str	r0, [r5, #28]
 80123c4:	b920      	cbnz	r0, 80123d0 <_Bfree+0x20>
 80123c6:	4b09      	ldr	r3, [pc, #36]	@ (80123ec <_Bfree+0x3c>)
 80123c8:	4809      	ldr	r0, [pc, #36]	@ (80123f0 <_Bfree+0x40>)
 80123ca:	218f      	movs	r1, #143	@ 0x8f
 80123cc:	f000 fd3e 	bl	8012e4c <__assert_func>
 80123d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80123d4:	6006      	str	r6, [r0, #0]
 80123d6:	60c6      	str	r6, [r0, #12]
 80123d8:	b13c      	cbz	r4, 80123ea <_Bfree+0x3a>
 80123da:	69eb      	ldr	r3, [r5, #28]
 80123dc:	6862      	ldr	r2, [r4, #4]
 80123de:	68db      	ldr	r3, [r3, #12]
 80123e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80123e4:	6021      	str	r1, [r4, #0]
 80123e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80123ea:	bd70      	pop	{r4, r5, r6, pc}
 80123ec:	08015185 	.word	0x08015185
 80123f0:	08015205 	.word	0x08015205

080123f4 <__multadd>:
 80123f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80123f8:	690d      	ldr	r5, [r1, #16]
 80123fa:	4607      	mov	r7, r0
 80123fc:	460c      	mov	r4, r1
 80123fe:	461e      	mov	r6, r3
 8012400:	f101 0c14 	add.w	ip, r1, #20
 8012404:	2000      	movs	r0, #0
 8012406:	f8dc 3000 	ldr.w	r3, [ip]
 801240a:	b299      	uxth	r1, r3
 801240c:	fb02 6101 	mla	r1, r2, r1, r6
 8012410:	0c1e      	lsrs	r6, r3, #16
 8012412:	0c0b      	lsrs	r3, r1, #16
 8012414:	fb02 3306 	mla	r3, r2, r6, r3
 8012418:	b289      	uxth	r1, r1
 801241a:	3001      	adds	r0, #1
 801241c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012420:	4285      	cmp	r5, r0
 8012422:	f84c 1b04 	str.w	r1, [ip], #4
 8012426:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801242a:	dcec      	bgt.n	8012406 <__multadd+0x12>
 801242c:	b30e      	cbz	r6, 8012472 <__multadd+0x7e>
 801242e:	68a3      	ldr	r3, [r4, #8]
 8012430:	42ab      	cmp	r3, r5
 8012432:	dc19      	bgt.n	8012468 <__multadd+0x74>
 8012434:	6861      	ldr	r1, [r4, #4]
 8012436:	4638      	mov	r0, r7
 8012438:	3101      	adds	r1, #1
 801243a:	f7ff ff79 	bl	8012330 <_Balloc>
 801243e:	4680      	mov	r8, r0
 8012440:	b928      	cbnz	r0, 801244e <__multadd+0x5a>
 8012442:	4602      	mov	r2, r0
 8012444:	4b0c      	ldr	r3, [pc, #48]	@ (8012478 <__multadd+0x84>)
 8012446:	480d      	ldr	r0, [pc, #52]	@ (801247c <__multadd+0x88>)
 8012448:	21ba      	movs	r1, #186	@ 0xba
 801244a:	f000 fcff 	bl	8012e4c <__assert_func>
 801244e:	6922      	ldr	r2, [r4, #16]
 8012450:	3202      	adds	r2, #2
 8012452:	f104 010c 	add.w	r1, r4, #12
 8012456:	0092      	lsls	r2, r2, #2
 8012458:	300c      	adds	r0, #12
 801245a:	f7ff f800 	bl	801145e <memcpy>
 801245e:	4621      	mov	r1, r4
 8012460:	4638      	mov	r0, r7
 8012462:	f7ff ffa5 	bl	80123b0 <_Bfree>
 8012466:	4644      	mov	r4, r8
 8012468:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801246c:	3501      	adds	r5, #1
 801246e:	615e      	str	r6, [r3, #20]
 8012470:	6125      	str	r5, [r4, #16]
 8012472:	4620      	mov	r0, r4
 8012474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012478:	080151f4 	.word	0x080151f4
 801247c:	08015205 	.word	0x08015205

08012480 <__hi0bits>:
 8012480:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012484:	4603      	mov	r3, r0
 8012486:	bf36      	itet	cc
 8012488:	0403      	lslcc	r3, r0, #16
 801248a:	2000      	movcs	r0, #0
 801248c:	2010      	movcc	r0, #16
 801248e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012492:	bf3c      	itt	cc
 8012494:	021b      	lslcc	r3, r3, #8
 8012496:	3008      	addcc	r0, #8
 8012498:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801249c:	bf3c      	itt	cc
 801249e:	011b      	lslcc	r3, r3, #4
 80124a0:	3004      	addcc	r0, #4
 80124a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80124a6:	bf3c      	itt	cc
 80124a8:	009b      	lslcc	r3, r3, #2
 80124aa:	3002      	addcc	r0, #2
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	db05      	blt.n	80124bc <__hi0bits+0x3c>
 80124b0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80124b4:	f100 0001 	add.w	r0, r0, #1
 80124b8:	bf08      	it	eq
 80124ba:	2020      	moveq	r0, #32
 80124bc:	4770      	bx	lr

080124be <__lo0bits>:
 80124be:	6803      	ldr	r3, [r0, #0]
 80124c0:	4602      	mov	r2, r0
 80124c2:	f013 0007 	ands.w	r0, r3, #7
 80124c6:	d00b      	beq.n	80124e0 <__lo0bits+0x22>
 80124c8:	07d9      	lsls	r1, r3, #31
 80124ca:	d421      	bmi.n	8012510 <__lo0bits+0x52>
 80124cc:	0798      	lsls	r0, r3, #30
 80124ce:	bf49      	itett	mi
 80124d0:	085b      	lsrmi	r3, r3, #1
 80124d2:	089b      	lsrpl	r3, r3, #2
 80124d4:	2001      	movmi	r0, #1
 80124d6:	6013      	strmi	r3, [r2, #0]
 80124d8:	bf5c      	itt	pl
 80124da:	6013      	strpl	r3, [r2, #0]
 80124dc:	2002      	movpl	r0, #2
 80124de:	4770      	bx	lr
 80124e0:	b299      	uxth	r1, r3
 80124e2:	b909      	cbnz	r1, 80124e8 <__lo0bits+0x2a>
 80124e4:	0c1b      	lsrs	r3, r3, #16
 80124e6:	2010      	movs	r0, #16
 80124e8:	b2d9      	uxtb	r1, r3
 80124ea:	b909      	cbnz	r1, 80124f0 <__lo0bits+0x32>
 80124ec:	3008      	adds	r0, #8
 80124ee:	0a1b      	lsrs	r3, r3, #8
 80124f0:	0719      	lsls	r1, r3, #28
 80124f2:	bf04      	itt	eq
 80124f4:	091b      	lsreq	r3, r3, #4
 80124f6:	3004      	addeq	r0, #4
 80124f8:	0799      	lsls	r1, r3, #30
 80124fa:	bf04      	itt	eq
 80124fc:	089b      	lsreq	r3, r3, #2
 80124fe:	3002      	addeq	r0, #2
 8012500:	07d9      	lsls	r1, r3, #31
 8012502:	d403      	bmi.n	801250c <__lo0bits+0x4e>
 8012504:	085b      	lsrs	r3, r3, #1
 8012506:	f100 0001 	add.w	r0, r0, #1
 801250a:	d003      	beq.n	8012514 <__lo0bits+0x56>
 801250c:	6013      	str	r3, [r2, #0]
 801250e:	4770      	bx	lr
 8012510:	2000      	movs	r0, #0
 8012512:	4770      	bx	lr
 8012514:	2020      	movs	r0, #32
 8012516:	4770      	bx	lr

08012518 <__i2b>:
 8012518:	b510      	push	{r4, lr}
 801251a:	460c      	mov	r4, r1
 801251c:	2101      	movs	r1, #1
 801251e:	f7ff ff07 	bl	8012330 <_Balloc>
 8012522:	4602      	mov	r2, r0
 8012524:	b928      	cbnz	r0, 8012532 <__i2b+0x1a>
 8012526:	4b05      	ldr	r3, [pc, #20]	@ (801253c <__i2b+0x24>)
 8012528:	4805      	ldr	r0, [pc, #20]	@ (8012540 <__i2b+0x28>)
 801252a:	f240 1145 	movw	r1, #325	@ 0x145
 801252e:	f000 fc8d 	bl	8012e4c <__assert_func>
 8012532:	2301      	movs	r3, #1
 8012534:	6144      	str	r4, [r0, #20]
 8012536:	6103      	str	r3, [r0, #16]
 8012538:	bd10      	pop	{r4, pc}
 801253a:	bf00      	nop
 801253c:	080151f4 	.word	0x080151f4
 8012540:	08015205 	.word	0x08015205

08012544 <__multiply>:
 8012544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012548:	4617      	mov	r7, r2
 801254a:	690a      	ldr	r2, [r1, #16]
 801254c:	693b      	ldr	r3, [r7, #16]
 801254e:	429a      	cmp	r2, r3
 8012550:	bfa8      	it	ge
 8012552:	463b      	movge	r3, r7
 8012554:	4689      	mov	r9, r1
 8012556:	bfa4      	itt	ge
 8012558:	460f      	movge	r7, r1
 801255a:	4699      	movge	r9, r3
 801255c:	693d      	ldr	r5, [r7, #16]
 801255e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012562:	68bb      	ldr	r3, [r7, #8]
 8012564:	6879      	ldr	r1, [r7, #4]
 8012566:	eb05 060a 	add.w	r6, r5, sl
 801256a:	42b3      	cmp	r3, r6
 801256c:	b085      	sub	sp, #20
 801256e:	bfb8      	it	lt
 8012570:	3101      	addlt	r1, #1
 8012572:	f7ff fedd 	bl	8012330 <_Balloc>
 8012576:	b930      	cbnz	r0, 8012586 <__multiply+0x42>
 8012578:	4602      	mov	r2, r0
 801257a:	4b41      	ldr	r3, [pc, #260]	@ (8012680 <__multiply+0x13c>)
 801257c:	4841      	ldr	r0, [pc, #260]	@ (8012684 <__multiply+0x140>)
 801257e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8012582:	f000 fc63 	bl	8012e4c <__assert_func>
 8012586:	f100 0414 	add.w	r4, r0, #20
 801258a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801258e:	4623      	mov	r3, r4
 8012590:	2200      	movs	r2, #0
 8012592:	4573      	cmp	r3, lr
 8012594:	d320      	bcc.n	80125d8 <__multiply+0x94>
 8012596:	f107 0814 	add.w	r8, r7, #20
 801259a:	f109 0114 	add.w	r1, r9, #20
 801259e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80125a2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80125a6:	9302      	str	r3, [sp, #8]
 80125a8:	1beb      	subs	r3, r5, r7
 80125aa:	3b15      	subs	r3, #21
 80125ac:	f023 0303 	bic.w	r3, r3, #3
 80125b0:	3304      	adds	r3, #4
 80125b2:	3715      	adds	r7, #21
 80125b4:	42bd      	cmp	r5, r7
 80125b6:	bf38      	it	cc
 80125b8:	2304      	movcc	r3, #4
 80125ba:	9301      	str	r3, [sp, #4]
 80125bc:	9b02      	ldr	r3, [sp, #8]
 80125be:	9103      	str	r1, [sp, #12]
 80125c0:	428b      	cmp	r3, r1
 80125c2:	d80c      	bhi.n	80125de <__multiply+0x9a>
 80125c4:	2e00      	cmp	r6, #0
 80125c6:	dd03      	ble.n	80125d0 <__multiply+0x8c>
 80125c8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d055      	beq.n	801267c <__multiply+0x138>
 80125d0:	6106      	str	r6, [r0, #16]
 80125d2:	b005      	add	sp, #20
 80125d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125d8:	f843 2b04 	str.w	r2, [r3], #4
 80125dc:	e7d9      	b.n	8012592 <__multiply+0x4e>
 80125de:	f8b1 a000 	ldrh.w	sl, [r1]
 80125e2:	f1ba 0f00 	cmp.w	sl, #0
 80125e6:	d01f      	beq.n	8012628 <__multiply+0xe4>
 80125e8:	46c4      	mov	ip, r8
 80125ea:	46a1      	mov	r9, r4
 80125ec:	2700      	movs	r7, #0
 80125ee:	f85c 2b04 	ldr.w	r2, [ip], #4
 80125f2:	f8d9 3000 	ldr.w	r3, [r9]
 80125f6:	fa1f fb82 	uxth.w	fp, r2
 80125fa:	b29b      	uxth	r3, r3
 80125fc:	fb0a 330b 	mla	r3, sl, fp, r3
 8012600:	443b      	add	r3, r7
 8012602:	f8d9 7000 	ldr.w	r7, [r9]
 8012606:	0c12      	lsrs	r2, r2, #16
 8012608:	0c3f      	lsrs	r7, r7, #16
 801260a:	fb0a 7202 	mla	r2, sl, r2, r7
 801260e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8012612:	b29b      	uxth	r3, r3
 8012614:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012618:	4565      	cmp	r5, ip
 801261a:	f849 3b04 	str.w	r3, [r9], #4
 801261e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8012622:	d8e4      	bhi.n	80125ee <__multiply+0xaa>
 8012624:	9b01      	ldr	r3, [sp, #4]
 8012626:	50e7      	str	r7, [r4, r3]
 8012628:	9b03      	ldr	r3, [sp, #12]
 801262a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801262e:	3104      	adds	r1, #4
 8012630:	f1b9 0f00 	cmp.w	r9, #0
 8012634:	d020      	beq.n	8012678 <__multiply+0x134>
 8012636:	6823      	ldr	r3, [r4, #0]
 8012638:	4647      	mov	r7, r8
 801263a:	46a4      	mov	ip, r4
 801263c:	f04f 0a00 	mov.w	sl, #0
 8012640:	f8b7 b000 	ldrh.w	fp, [r7]
 8012644:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012648:	fb09 220b 	mla	r2, r9, fp, r2
 801264c:	4452      	add	r2, sl
 801264e:	b29b      	uxth	r3, r3
 8012650:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012654:	f84c 3b04 	str.w	r3, [ip], #4
 8012658:	f857 3b04 	ldr.w	r3, [r7], #4
 801265c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012660:	f8bc 3000 	ldrh.w	r3, [ip]
 8012664:	fb09 330a 	mla	r3, r9, sl, r3
 8012668:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801266c:	42bd      	cmp	r5, r7
 801266e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012672:	d8e5      	bhi.n	8012640 <__multiply+0xfc>
 8012674:	9a01      	ldr	r2, [sp, #4]
 8012676:	50a3      	str	r3, [r4, r2]
 8012678:	3404      	adds	r4, #4
 801267a:	e79f      	b.n	80125bc <__multiply+0x78>
 801267c:	3e01      	subs	r6, #1
 801267e:	e7a1      	b.n	80125c4 <__multiply+0x80>
 8012680:	080151f4 	.word	0x080151f4
 8012684:	08015205 	.word	0x08015205

08012688 <__pow5mult>:
 8012688:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801268c:	4615      	mov	r5, r2
 801268e:	f012 0203 	ands.w	r2, r2, #3
 8012692:	4607      	mov	r7, r0
 8012694:	460e      	mov	r6, r1
 8012696:	d007      	beq.n	80126a8 <__pow5mult+0x20>
 8012698:	4c25      	ldr	r4, [pc, #148]	@ (8012730 <__pow5mult+0xa8>)
 801269a:	3a01      	subs	r2, #1
 801269c:	2300      	movs	r3, #0
 801269e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80126a2:	f7ff fea7 	bl	80123f4 <__multadd>
 80126a6:	4606      	mov	r6, r0
 80126a8:	10ad      	asrs	r5, r5, #2
 80126aa:	d03d      	beq.n	8012728 <__pow5mult+0xa0>
 80126ac:	69fc      	ldr	r4, [r7, #28]
 80126ae:	b97c      	cbnz	r4, 80126d0 <__pow5mult+0x48>
 80126b0:	2010      	movs	r0, #16
 80126b2:	f7ff fd87 	bl	80121c4 <malloc>
 80126b6:	4602      	mov	r2, r0
 80126b8:	61f8      	str	r0, [r7, #28]
 80126ba:	b928      	cbnz	r0, 80126c8 <__pow5mult+0x40>
 80126bc:	4b1d      	ldr	r3, [pc, #116]	@ (8012734 <__pow5mult+0xac>)
 80126be:	481e      	ldr	r0, [pc, #120]	@ (8012738 <__pow5mult+0xb0>)
 80126c0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80126c4:	f000 fbc2 	bl	8012e4c <__assert_func>
 80126c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80126cc:	6004      	str	r4, [r0, #0]
 80126ce:	60c4      	str	r4, [r0, #12]
 80126d0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80126d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80126d8:	b94c      	cbnz	r4, 80126ee <__pow5mult+0x66>
 80126da:	f240 2171 	movw	r1, #625	@ 0x271
 80126de:	4638      	mov	r0, r7
 80126e0:	f7ff ff1a 	bl	8012518 <__i2b>
 80126e4:	2300      	movs	r3, #0
 80126e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80126ea:	4604      	mov	r4, r0
 80126ec:	6003      	str	r3, [r0, #0]
 80126ee:	f04f 0900 	mov.w	r9, #0
 80126f2:	07eb      	lsls	r3, r5, #31
 80126f4:	d50a      	bpl.n	801270c <__pow5mult+0x84>
 80126f6:	4631      	mov	r1, r6
 80126f8:	4622      	mov	r2, r4
 80126fa:	4638      	mov	r0, r7
 80126fc:	f7ff ff22 	bl	8012544 <__multiply>
 8012700:	4631      	mov	r1, r6
 8012702:	4680      	mov	r8, r0
 8012704:	4638      	mov	r0, r7
 8012706:	f7ff fe53 	bl	80123b0 <_Bfree>
 801270a:	4646      	mov	r6, r8
 801270c:	106d      	asrs	r5, r5, #1
 801270e:	d00b      	beq.n	8012728 <__pow5mult+0xa0>
 8012710:	6820      	ldr	r0, [r4, #0]
 8012712:	b938      	cbnz	r0, 8012724 <__pow5mult+0x9c>
 8012714:	4622      	mov	r2, r4
 8012716:	4621      	mov	r1, r4
 8012718:	4638      	mov	r0, r7
 801271a:	f7ff ff13 	bl	8012544 <__multiply>
 801271e:	6020      	str	r0, [r4, #0]
 8012720:	f8c0 9000 	str.w	r9, [r0]
 8012724:	4604      	mov	r4, r0
 8012726:	e7e4      	b.n	80126f2 <__pow5mult+0x6a>
 8012728:	4630      	mov	r0, r6
 801272a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801272e:	bf00      	nop
 8012730:	080152b8 	.word	0x080152b8
 8012734:	08015185 	.word	0x08015185
 8012738:	08015205 	.word	0x08015205

0801273c <__lshift>:
 801273c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012740:	460c      	mov	r4, r1
 8012742:	6849      	ldr	r1, [r1, #4]
 8012744:	6923      	ldr	r3, [r4, #16]
 8012746:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801274a:	68a3      	ldr	r3, [r4, #8]
 801274c:	4607      	mov	r7, r0
 801274e:	4691      	mov	r9, r2
 8012750:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012754:	f108 0601 	add.w	r6, r8, #1
 8012758:	42b3      	cmp	r3, r6
 801275a:	db0b      	blt.n	8012774 <__lshift+0x38>
 801275c:	4638      	mov	r0, r7
 801275e:	f7ff fde7 	bl	8012330 <_Balloc>
 8012762:	4605      	mov	r5, r0
 8012764:	b948      	cbnz	r0, 801277a <__lshift+0x3e>
 8012766:	4602      	mov	r2, r0
 8012768:	4b28      	ldr	r3, [pc, #160]	@ (801280c <__lshift+0xd0>)
 801276a:	4829      	ldr	r0, [pc, #164]	@ (8012810 <__lshift+0xd4>)
 801276c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012770:	f000 fb6c 	bl	8012e4c <__assert_func>
 8012774:	3101      	adds	r1, #1
 8012776:	005b      	lsls	r3, r3, #1
 8012778:	e7ee      	b.n	8012758 <__lshift+0x1c>
 801277a:	2300      	movs	r3, #0
 801277c:	f100 0114 	add.w	r1, r0, #20
 8012780:	f100 0210 	add.w	r2, r0, #16
 8012784:	4618      	mov	r0, r3
 8012786:	4553      	cmp	r3, sl
 8012788:	db33      	blt.n	80127f2 <__lshift+0xb6>
 801278a:	6920      	ldr	r0, [r4, #16]
 801278c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012790:	f104 0314 	add.w	r3, r4, #20
 8012794:	f019 091f 	ands.w	r9, r9, #31
 8012798:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801279c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80127a0:	d02b      	beq.n	80127fa <__lshift+0xbe>
 80127a2:	f1c9 0e20 	rsb	lr, r9, #32
 80127a6:	468a      	mov	sl, r1
 80127a8:	2200      	movs	r2, #0
 80127aa:	6818      	ldr	r0, [r3, #0]
 80127ac:	fa00 f009 	lsl.w	r0, r0, r9
 80127b0:	4310      	orrs	r0, r2
 80127b2:	f84a 0b04 	str.w	r0, [sl], #4
 80127b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80127ba:	459c      	cmp	ip, r3
 80127bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80127c0:	d8f3      	bhi.n	80127aa <__lshift+0x6e>
 80127c2:	ebac 0304 	sub.w	r3, ip, r4
 80127c6:	3b15      	subs	r3, #21
 80127c8:	f023 0303 	bic.w	r3, r3, #3
 80127cc:	3304      	adds	r3, #4
 80127ce:	f104 0015 	add.w	r0, r4, #21
 80127d2:	4560      	cmp	r0, ip
 80127d4:	bf88      	it	hi
 80127d6:	2304      	movhi	r3, #4
 80127d8:	50ca      	str	r2, [r1, r3]
 80127da:	b10a      	cbz	r2, 80127e0 <__lshift+0xa4>
 80127dc:	f108 0602 	add.w	r6, r8, #2
 80127e0:	3e01      	subs	r6, #1
 80127e2:	4638      	mov	r0, r7
 80127e4:	612e      	str	r6, [r5, #16]
 80127e6:	4621      	mov	r1, r4
 80127e8:	f7ff fde2 	bl	80123b0 <_Bfree>
 80127ec:	4628      	mov	r0, r5
 80127ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80127f6:	3301      	adds	r3, #1
 80127f8:	e7c5      	b.n	8012786 <__lshift+0x4a>
 80127fa:	3904      	subs	r1, #4
 80127fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8012800:	f841 2f04 	str.w	r2, [r1, #4]!
 8012804:	459c      	cmp	ip, r3
 8012806:	d8f9      	bhi.n	80127fc <__lshift+0xc0>
 8012808:	e7ea      	b.n	80127e0 <__lshift+0xa4>
 801280a:	bf00      	nop
 801280c:	080151f4 	.word	0x080151f4
 8012810:	08015205 	.word	0x08015205

08012814 <__mcmp>:
 8012814:	690a      	ldr	r2, [r1, #16]
 8012816:	4603      	mov	r3, r0
 8012818:	6900      	ldr	r0, [r0, #16]
 801281a:	1a80      	subs	r0, r0, r2
 801281c:	b530      	push	{r4, r5, lr}
 801281e:	d10e      	bne.n	801283e <__mcmp+0x2a>
 8012820:	3314      	adds	r3, #20
 8012822:	3114      	adds	r1, #20
 8012824:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012828:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801282c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012830:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012834:	4295      	cmp	r5, r2
 8012836:	d003      	beq.n	8012840 <__mcmp+0x2c>
 8012838:	d205      	bcs.n	8012846 <__mcmp+0x32>
 801283a:	f04f 30ff 	mov.w	r0, #4294967295
 801283e:	bd30      	pop	{r4, r5, pc}
 8012840:	42a3      	cmp	r3, r4
 8012842:	d3f3      	bcc.n	801282c <__mcmp+0x18>
 8012844:	e7fb      	b.n	801283e <__mcmp+0x2a>
 8012846:	2001      	movs	r0, #1
 8012848:	e7f9      	b.n	801283e <__mcmp+0x2a>
	...

0801284c <__mdiff>:
 801284c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012850:	4689      	mov	r9, r1
 8012852:	4606      	mov	r6, r0
 8012854:	4611      	mov	r1, r2
 8012856:	4648      	mov	r0, r9
 8012858:	4614      	mov	r4, r2
 801285a:	f7ff ffdb 	bl	8012814 <__mcmp>
 801285e:	1e05      	subs	r5, r0, #0
 8012860:	d112      	bne.n	8012888 <__mdiff+0x3c>
 8012862:	4629      	mov	r1, r5
 8012864:	4630      	mov	r0, r6
 8012866:	f7ff fd63 	bl	8012330 <_Balloc>
 801286a:	4602      	mov	r2, r0
 801286c:	b928      	cbnz	r0, 801287a <__mdiff+0x2e>
 801286e:	4b3f      	ldr	r3, [pc, #252]	@ (801296c <__mdiff+0x120>)
 8012870:	f240 2137 	movw	r1, #567	@ 0x237
 8012874:	483e      	ldr	r0, [pc, #248]	@ (8012970 <__mdiff+0x124>)
 8012876:	f000 fae9 	bl	8012e4c <__assert_func>
 801287a:	2301      	movs	r3, #1
 801287c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012880:	4610      	mov	r0, r2
 8012882:	b003      	add	sp, #12
 8012884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012888:	bfbc      	itt	lt
 801288a:	464b      	movlt	r3, r9
 801288c:	46a1      	movlt	r9, r4
 801288e:	4630      	mov	r0, r6
 8012890:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012894:	bfba      	itte	lt
 8012896:	461c      	movlt	r4, r3
 8012898:	2501      	movlt	r5, #1
 801289a:	2500      	movge	r5, #0
 801289c:	f7ff fd48 	bl	8012330 <_Balloc>
 80128a0:	4602      	mov	r2, r0
 80128a2:	b918      	cbnz	r0, 80128ac <__mdiff+0x60>
 80128a4:	4b31      	ldr	r3, [pc, #196]	@ (801296c <__mdiff+0x120>)
 80128a6:	f240 2145 	movw	r1, #581	@ 0x245
 80128aa:	e7e3      	b.n	8012874 <__mdiff+0x28>
 80128ac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80128b0:	6926      	ldr	r6, [r4, #16]
 80128b2:	60c5      	str	r5, [r0, #12]
 80128b4:	f109 0310 	add.w	r3, r9, #16
 80128b8:	f109 0514 	add.w	r5, r9, #20
 80128bc:	f104 0e14 	add.w	lr, r4, #20
 80128c0:	f100 0b14 	add.w	fp, r0, #20
 80128c4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80128c8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80128cc:	9301      	str	r3, [sp, #4]
 80128ce:	46d9      	mov	r9, fp
 80128d0:	f04f 0c00 	mov.w	ip, #0
 80128d4:	9b01      	ldr	r3, [sp, #4]
 80128d6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80128da:	f853 af04 	ldr.w	sl, [r3, #4]!
 80128de:	9301      	str	r3, [sp, #4]
 80128e0:	fa1f f38a 	uxth.w	r3, sl
 80128e4:	4619      	mov	r1, r3
 80128e6:	b283      	uxth	r3, r0
 80128e8:	1acb      	subs	r3, r1, r3
 80128ea:	0c00      	lsrs	r0, r0, #16
 80128ec:	4463      	add	r3, ip
 80128ee:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80128f2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80128f6:	b29b      	uxth	r3, r3
 80128f8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80128fc:	4576      	cmp	r6, lr
 80128fe:	f849 3b04 	str.w	r3, [r9], #4
 8012902:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012906:	d8e5      	bhi.n	80128d4 <__mdiff+0x88>
 8012908:	1b33      	subs	r3, r6, r4
 801290a:	3b15      	subs	r3, #21
 801290c:	f023 0303 	bic.w	r3, r3, #3
 8012910:	3415      	adds	r4, #21
 8012912:	3304      	adds	r3, #4
 8012914:	42a6      	cmp	r6, r4
 8012916:	bf38      	it	cc
 8012918:	2304      	movcc	r3, #4
 801291a:	441d      	add	r5, r3
 801291c:	445b      	add	r3, fp
 801291e:	461e      	mov	r6, r3
 8012920:	462c      	mov	r4, r5
 8012922:	4544      	cmp	r4, r8
 8012924:	d30e      	bcc.n	8012944 <__mdiff+0xf8>
 8012926:	f108 0103 	add.w	r1, r8, #3
 801292a:	1b49      	subs	r1, r1, r5
 801292c:	f021 0103 	bic.w	r1, r1, #3
 8012930:	3d03      	subs	r5, #3
 8012932:	45a8      	cmp	r8, r5
 8012934:	bf38      	it	cc
 8012936:	2100      	movcc	r1, #0
 8012938:	440b      	add	r3, r1
 801293a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801293e:	b191      	cbz	r1, 8012966 <__mdiff+0x11a>
 8012940:	6117      	str	r7, [r2, #16]
 8012942:	e79d      	b.n	8012880 <__mdiff+0x34>
 8012944:	f854 1b04 	ldr.w	r1, [r4], #4
 8012948:	46e6      	mov	lr, ip
 801294a:	0c08      	lsrs	r0, r1, #16
 801294c:	fa1c fc81 	uxtah	ip, ip, r1
 8012950:	4471      	add	r1, lr
 8012952:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012956:	b289      	uxth	r1, r1
 8012958:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801295c:	f846 1b04 	str.w	r1, [r6], #4
 8012960:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012964:	e7dd      	b.n	8012922 <__mdiff+0xd6>
 8012966:	3f01      	subs	r7, #1
 8012968:	e7e7      	b.n	801293a <__mdiff+0xee>
 801296a:	bf00      	nop
 801296c:	080151f4 	.word	0x080151f4
 8012970:	08015205 	.word	0x08015205

08012974 <__d2b>:
 8012974:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012978:	460f      	mov	r7, r1
 801297a:	2101      	movs	r1, #1
 801297c:	ec59 8b10 	vmov	r8, r9, d0
 8012980:	4616      	mov	r6, r2
 8012982:	f7ff fcd5 	bl	8012330 <_Balloc>
 8012986:	4604      	mov	r4, r0
 8012988:	b930      	cbnz	r0, 8012998 <__d2b+0x24>
 801298a:	4602      	mov	r2, r0
 801298c:	4b23      	ldr	r3, [pc, #140]	@ (8012a1c <__d2b+0xa8>)
 801298e:	4824      	ldr	r0, [pc, #144]	@ (8012a20 <__d2b+0xac>)
 8012990:	f240 310f 	movw	r1, #783	@ 0x30f
 8012994:	f000 fa5a 	bl	8012e4c <__assert_func>
 8012998:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801299c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80129a0:	b10d      	cbz	r5, 80129a6 <__d2b+0x32>
 80129a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80129a6:	9301      	str	r3, [sp, #4]
 80129a8:	f1b8 0300 	subs.w	r3, r8, #0
 80129ac:	d023      	beq.n	80129f6 <__d2b+0x82>
 80129ae:	4668      	mov	r0, sp
 80129b0:	9300      	str	r3, [sp, #0]
 80129b2:	f7ff fd84 	bl	80124be <__lo0bits>
 80129b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80129ba:	b1d0      	cbz	r0, 80129f2 <__d2b+0x7e>
 80129bc:	f1c0 0320 	rsb	r3, r0, #32
 80129c0:	fa02 f303 	lsl.w	r3, r2, r3
 80129c4:	430b      	orrs	r3, r1
 80129c6:	40c2      	lsrs	r2, r0
 80129c8:	6163      	str	r3, [r4, #20]
 80129ca:	9201      	str	r2, [sp, #4]
 80129cc:	9b01      	ldr	r3, [sp, #4]
 80129ce:	61a3      	str	r3, [r4, #24]
 80129d0:	2b00      	cmp	r3, #0
 80129d2:	bf0c      	ite	eq
 80129d4:	2201      	moveq	r2, #1
 80129d6:	2202      	movne	r2, #2
 80129d8:	6122      	str	r2, [r4, #16]
 80129da:	b1a5      	cbz	r5, 8012a06 <__d2b+0x92>
 80129dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80129e0:	4405      	add	r5, r0
 80129e2:	603d      	str	r5, [r7, #0]
 80129e4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80129e8:	6030      	str	r0, [r6, #0]
 80129ea:	4620      	mov	r0, r4
 80129ec:	b003      	add	sp, #12
 80129ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80129f2:	6161      	str	r1, [r4, #20]
 80129f4:	e7ea      	b.n	80129cc <__d2b+0x58>
 80129f6:	a801      	add	r0, sp, #4
 80129f8:	f7ff fd61 	bl	80124be <__lo0bits>
 80129fc:	9b01      	ldr	r3, [sp, #4]
 80129fe:	6163      	str	r3, [r4, #20]
 8012a00:	3020      	adds	r0, #32
 8012a02:	2201      	movs	r2, #1
 8012a04:	e7e8      	b.n	80129d8 <__d2b+0x64>
 8012a06:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012a0a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012a0e:	6038      	str	r0, [r7, #0]
 8012a10:	6918      	ldr	r0, [r3, #16]
 8012a12:	f7ff fd35 	bl	8012480 <__hi0bits>
 8012a16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012a1a:	e7e5      	b.n	80129e8 <__d2b+0x74>
 8012a1c:	080151f4 	.word	0x080151f4
 8012a20:	08015205 	.word	0x08015205

08012a24 <__ssputs_r>:
 8012a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012a28:	688e      	ldr	r6, [r1, #8]
 8012a2a:	461f      	mov	r7, r3
 8012a2c:	42be      	cmp	r6, r7
 8012a2e:	680b      	ldr	r3, [r1, #0]
 8012a30:	4682      	mov	sl, r0
 8012a32:	460c      	mov	r4, r1
 8012a34:	4690      	mov	r8, r2
 8012a36:	d82d      	bhi.n	8012a94 <__ssputs_r+0x70>
 8012a38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012a3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012a40:	d026      	beq.n	8012a90 <__ssputs_r+0x6c>
 8012a42:	6965      	ldr	r5, [r4, #20]
 8012a44:	6909      	ldr	r1, [r1, #16]
 8012a46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012a4a:	eba3 0901 	sub.w	r9, r3, r1
 8012a4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012a52:	1c7b      	adds	r3, r7, #1
 8012a54:	444b      	add	r3, r9
 8012a56:	106d      	asrs	r5, r5, #1
 8012a58:	429d      	cmp	r5, r3
 8012a5a:	bf38      	it	cc
 8012a5c:	461d      	movcc	r5, r3
 8012a5e:	0553      	lsls	r3, r2, #21
 8012a60:	d527      	bpl.n	8012ab2 <__ssputs_r+0x8e>
 8012a62:	4629      	mov	r1, r5
 8012a64:	f7ff fbd8 	bl	8012218 <_malloc_r>
 8012a68:	4606      	mov	r6, r0
 8012a6a:	b360      	cbz	r0, 8012ac6 <__ssputs_r+0xa2>
 8012a6c:	6921      	ldr	r1, [r4, #16]
 8012a6e:	464a      	mov	r2, r9
 8012a70:	f7fe fcf5 	bl	801145e <memcpy>
 8012a74:	89a3      	ldrh	r3, [r4, #12]
 8012a76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012a7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012a7e:	81a3      	strh	r3, [r4, #12]
 8012a80:	6126      	str	r6, [r4, #16]
 8012a82:	6165      	str	r5, [r4, #20]
 8012a84:	444e      	add	r6, r9
 8012a86:	eba5 0509 	sub.w	r5, r5, r9
 8012a8a:	6026      	str	r6, [r4, #0]
 8012a8c:	60a5      	str	r5, [r4, #8]
 8012a8e:	463e      	mov	r6, r7
 8012a90:	42be      	cmp	r6, r7
 8012a92:	d900      	bls.n	8012a96 <__ssputs_r+0x72>
 8012a94:	463e      	mov	r6, r7
 8012a96:	6820      	ldr	r0, [r4, #0]
 8012a98:	4632      	mov	r2, r6
 8012a9a:	4641      	mov	r1, r8
 8012a9c:	f7fe fc45 	bl	801132a <memmove>
 8012aa0:	68a3      	ldr	r3, [r4, #8]
 8012aa2:	1b9b      	subs	r3, r3, r6
 8012aa4:	60a3      	str	r3, [r4, #8]
 8012aa6:	6823      	ldr	r3, [r4, #0]
 8012aa8:	4433      	add	r3, r6
 8012aaa:	6023      	str	r3, [r4, #0]
 8012aac:	2000      	movs	r0, #0
 8012aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ab2:	462a      	mov	r2, r5
 8012ab4:	f000 fa0e 	bl	8012ed4 <_realloc_r>
 8012ab8:	4606      	mov	r6, r0
 8012aba:	2800      	cmp	r0, #0
 8012abc:	d1e0      	bne.n	8012a80 <__ssputs_r+0x5c>
 8012abe:	6921      	ldr	r1, [r4, #16]
 8012ac0:	4650      	mov	r0, sl
 8012ac2:	f7ff fb35 	bl	8012130 <_free_r>
 8012ac6:	230c      	movs	r3, #12
 8012ac8:	f8ca 3000 	str.w	r3, [sl]
 8012acc:	89a3      	ldrh	r3, [r4, #12]
 8012ace:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012ad2:	81a3      	strh	r3, [r4, #12]
 8012ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8012ad8:	e7e9      	b.n	8012aae <__ssputs_r+0x8a>
	...

08012adc <_svfiprintf_r>:
 8012adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ae0:	4698      	mov	r8, r3
 8012ae2:	898b      	ldrh	r3, [r1, #12]
 8012ae4:	061b      	lsls	r3, r3, #24
 8012ae6:	b09d      	sub	sp, #116	@ 0x74
 8012ae8:	4607      	mov	r7, r0
 8012aea:	460d      	mov	r5, r1
 8012aec:	4614      	mov	r4, r2
 8012aee:	d510      	bpl.n	8012b12 <_svfiprintf_r+0x36>
 8012af0:	690b      	ldr	r3, [r1, #16]
 8012af2:	b973      	cbnz	r3, 8012b12 <_svfiprintf_r+0x36>
 8012af4:	2140      	movs	r1, #64	@ 0x40
 8012af6:	f7ff fb8f 	bl	8012218 <_malloc_r>
 8012afa:	6028      	str	r0, [r5, #0]
 8012afc:	6128      	str	r0, [r5, #16]
 8012afe:	b930      	cbnz	r0, 8012b0e <_svfiprintf_r+0x32>
 8012b00:	230c      	movs	r3, #12
 8012b02:	603b      	str	r3, [r7, #0]
 8012b04:	f04f 30ff 	mov.w	r0, #4294967295
 8012b08:	b01d      	add	sp, #116	@ 0x74
 8012b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b0e:	2340      	movs	r3, #64	@ 0x40
 8012b10:	616b      	str	r3, [r5, #20]
 8012b12:	2300      	movs	r3, #0
 8012b14:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b16:	2320      	movs	r3, #32
 8012b18:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012b1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012b20:	2330      	movs	r3, #48	@ 0x30
 8012b22:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012cc0 <_svfiprintf_r+0x1e4>
 8012b26:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012b2a:	f04f 0901 	mov.w	r9, #1
 8012b2e:	4623      	mov	r3, r4
 8012b30:	469a      	mov	sl, r3
 8012b32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012b36:	b10a      	cbz	r2, 8012b3c <_svfiprintf_r+0x60>
 8012b38:	2a25      	cmp	r2, #37	@ 0x25
 8012b3a:	d1f9      	bne.n	8012b30 <_svfiprintf_r+0x54>
 8012b3c:	ebba 0b04 	subs.w	fp, sl, r4
 8012b40:	d00b      	beq.n	8012b5a <_svfiprintf_r+0x7e>
 8012b42:	465b      	mov	r3, fp
 8012b44:	4622      	mov	r2, r4
 8012b46:	4629      	mov	r1, r5
 8012b48:	4638      	mov	r0, r7
 8012b4a:	f7ff ff6b 	bl	8012a24 <__ssputs_r>
 8012b4e:	3001      	adds	r0, #1
 8012b50:	f000 80a7 	beq.w	8012ca2 <_svfiprintf_r+0x1c6>
 8012b54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012b56:	445a      	add	r2, fp
 8012b58:	9209      	str	r2, [sp, #36]	@ 0x24
 8012b5a:	f89a 3000 	ldrb.w	r3, [sl]
 8012b5e:	2b00      	cmp	r3, #0
 8012b60:	f000 809f 	beq.w	8012ca2 <_svfiprintf_r+0x1c6>
 8012b64:	2300      	movs	r3, #0
 8012b66:	f04f 32ff 	mov.w	r2, #4294967295
 8012b6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012b6e:	f10a 0a01 	add.w	sl, sl, #1
 8012b72:	9304      	str	r3, [sp, #16]
 8012b74:	9307      	str	r3, [sp, #28]
 8012b76:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012b7a:	931a      	str	r3, [sp, #104]	@ 0x68
 8012b7c:	4654      	mov	r4, sl
 8012b7e:	2205      	movs	r2, #5
 8012b80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b84:	484e      	ldr	r0, [pc, #312]	@ (8012cc0 <_svfiprintf_r+0x1e4>)
 8012b86:	f7ed fb4b 	bl	8000220 <memchr>
 8012b8a:	9a04      	ldr	r2, [sp, #16]
 8012b8c:	b9d8      	cbnz	r0, 8012bc6 <_svfiprintf_r+0xea>
 8012b8e:	06d0      	lsls	r0, r2, #27
 8012b90:	bf44      	itt	mi
 8012b92:	2320      	movmi	r3, #32
 8012b94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012b98:	0711      	lsls	r1, r2, #28
 8012b9a:	bf44      	itt	mi
 8012b9c:	232b      	movmi	r3, #43	@ 0x2b
 8012b9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012ba2:	f89a 3000 	ldrb.w	r3, [sl]
 8012ba6:	2b2a      	cmp	r3, #42	@ 0x2a
 8012ba8:	d015      	beq.n	8012bd6 <_svfiprintf_r+0xfa>
 8012baa:	9a07      	ldr	r2, [sp, #28]
 8012bac:	4654      	mov	r4, sl
 8012bae:	2000      	movs	r0, #0
 8012bb0:	f04f 0c0a 	mov.w	ip, #10
 8012bb4:	4621      	mov	r1, r4
 8012bb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012bba:	3b30      	subs	r3, #48	@ 0x30
 8012bbc:	2b09      	cmp	r3, #9
 8012bbe:	d94b      	bls.n	8012c58 <_svfiprintf_r+0x17c>
 8012bc0:	b1b0      	cbz	r0, 8012bf0 <_svfiprintf_r+0x114>
 8012bc2:	9207      	str	r2, [sp, #28]
 8012bc4:	e014      	b.n	8012bf0 <_svfiprintf_r+0x114>
 8012bc6:	eba0 0308 	sub.w	r3, r0, r8
 8012bca:	fa09 f303 	lsl.w	r3, r9, r3
 8012bce:	4313      	orrs	r3, r2
 8012bd0:	9304      	str	r3, [sp, #16]
 8012bd2:	46a2      	mov	sl, r4
 8012bd4:	e7d2      	b.n	8012b7c <_svfiprintf_r+0xa0>
 8012bd6:	9b03      	ldr	r3, [sp, #12]
 8012bd8:	1d19      	adds	r1, r3, #4
 8012bda:	681b      	ldr	r3, [r3, #0]
 8012bdc:	9103      	str	r1, [sp, #12]
 8012bde:	2b00      	cmp	r3, #0
 8012be0:	bfbb      	ittet	lt
 8012be2:	425b      	neglt	r3, r3
 8012be4:	f042 0202 	orrlt.w	r2, r2, #2
 8012be8:	9307      	strge	r3, [sp, #28]
 8012bea:	9307      	strlt	r3, [sp, #28]
 8012bec:	bfb8      	it	lt
 8012bee:	9204      	strlt	r2, [sp, #16]
 8012bf0:	7823      	ldrb	r3, [r4, #0]
 8012bf2:	2b2e      	cmp	r3, #46	@ 0x2e
 8012bf4:	d10a      	bne.n	8012c0c <_svfiprintf_r+0x130>
 8012bf6:	7863      	ldrb	r3, [r4, #1]
 8012bf8:	2b2a      	cmp	r3, #42	@ 0x2a
 8012bfa:	d132      	bne.n	8012c62 <_svfiprintf_r+0x186>
 8012bfc:	9b03      	ldr	r3, [sp, #12]
 8012bfe:	1d1a      	adds	r2, r3, #4
 8012c00:	681b      	ldr	r3, [r3, #0]
 8012c02:	9203      	str	r2, [sp, #12]
 8012c04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012c08:	3402      	adds	r4, #2
 8012c0a:	9305      	str	r3, [sp, #20]
 8012c0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012cd0 <_svfiprintf_r+0x1f4>
 8012c10:	7821      	ldrb	r1, [r4, #0]
 8012c12:	2203      	movs	r2, #3
 8012c14:	4650      	mov	r0, sl
 8012c16:	f7ed fb03 	bl	8000220 <memchr>
 8012c1a:	b138      	cbz	r0, 8012c2c <_svfiprintf_r+0x150>
 8012c1c:	9b04      	ldr	r3, [sp, #16]
 8012c1e:	eba0 000a 	sub.w	r0, r0, sl
 8012c22:	2240      	movs	r2, #64	@ 0x40
 8012c24:	4082      	lsls	r2, r0
 8012c26:	4313      	orrs	r3, r2
 8012c28:	3401      	adds	r4, #1
 8012c2a:	9304      	str	r3, [sp, #16]
 8012c2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c30:	4824      	ldr	r0, [pc, #144]	@ (8012cc4 <_svfiprintf_r+0x1e8>)
 8012c32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012c36:	2206      	movs	r2, #6
 8012c38:	f7ed faf2 	bl	8000220 <memchr>
 8012c3c:	2800      	cmp	r0, #0
 8012c3e:	d036      	beq.n	8012cae <_svfiprintf_r+0x1d2>
 8012c40:	4b21      	ldr	r3, [pc, #132]	@ (8012cc8 <_svfiprintf_r+0x1ec>)
 8012c42:	bb1b      	cbnz	r3, 8012c8c <_svfiprintf_r+0x1b0>
 8012c44:	9b03      	ldr	r3, [sp, #12]
 8012c46:	3307      	adds	r3, #7
 8012c48:	f023 0307 	bic.w	r3, r3, #7
 8012c4c:	3308      	adds	r3, #8
 8012c4e:	9303      	str	r3, [sp, #12]
 8012c50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c52:	4433      	add	r3, r6
 8012c54:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c56:	e76a      	b.n	8012b2e <_svfiprintf_r+0x52>
 8012c58:	fb0c 3202 	mla	r2, ip, r2, r3
 8012c5c:	460c      	mov	r4, r1
 8012c5e:	2001      	movs	r0, #1
 8012c60:	e7a8      	b.n	8012bb4 <_svfiprintf_r+0xd8>
 8012c62:	2300      	movs	r3, #0
 8012c64:	3401      	adds	r4, #1
 8012c66:	9305      	str	r3, [sp, #20]
 8012c68:	4619      	mov	r1, r3
 8012c6a:	f04f 0c0a 	mov.w	ip, #10
 8012c6e:	4620      	mov	r0, r4
 8012c70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012c74:	3a30      	subs	r2, #48	@ 0x30
 8012c76:	2a09      	cmp	r2, #9
 8012c78:	d903      	bls.n	8012c82 <_svfiprintf_r+0x1a6>
 8012c7a:	2b00      	cmp	r3, #0
 8012c7c:	d0c6      	beq.n	8012c0c <_svfiprintf_r+0x130>
 8012c7e:	9105      	str	r1, [sp, #20]
 8012c80:	e7c4      	b.n	8012c0c <_svfiprintf_r+0x130>
 8012c82:	fb0c 2101 	mla	r1, ip, r1, r2
 8012c86:	4604      	mov	r4, r0
 8012c88:	2301      	movs	r3, #1
 8012c8a:	e7f0      	b.n	8012c6e <_svfiprintf_r+0x192>
 8012c8c:	ab03      	add	r3, sp, #12
 8012c8e:	9300      	str	r3, [sp, #0]
 8012c90:	462a      	mov	r2, r5
 8012c92:	4b0e      	ldr	r3, [pc, #56]	@ (8012ccc <_svfiprintf_r+0x1f0>)
 8012c94:	a904      	add	r1, sp, #16
 8012c96:	4638      	mov	r0, r7
 8012c98:	f7fd fe6a 	bl	8010970 <_printf_float>
 8012c9c:	1c42      	adds	r2, r0, #1
 8012c9e:	4606      	mov	r6, r0
 8012ca0:	d1d6      	bne.n	8012c50 <_svfiprintf_r+0x174>
 8012ca2:	89ab      	ldrh	r3, [r5, #12]
 8012ca4:	065b      	lsls	r3, r3, #25
 8012ca6:	f53f af2d 	bmi.w	8012b04 <_svfiprintf_r+0x28>
 8012caa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012cac:	e72c      	b.n	8012b08 <_svfiprintf_r+0x2c>
 8012cae:	ab03      	add	r3, sp, #12
 8012cb0:	9300      	str	r3, [sp, #0]
 8012cb2:	462a      	mov	r2, r5
 8012cb4:	4b05      	ldr	r3, [pc, #20]	@ (8012ccc <_svfiprintf_r+0x1f0>)
 8012cb6:	a904      	add	r1, sp, #16
 8012cb8:	4638      	mov	r0, r7
 8012cba:	f7fe f8f1 	bl	8010ea0 <_printf_i>
 8012cbe:	e7ed      	b.n	8012c9c <_svfiprintf_r+0x1c0>
 8012cc0:	0801525e 	.word	0x0801525e
 8012cc4:	08015268 	.word	0x08015268
 8012cc8:	08010971 	.word	0x08010971
 8012ccc:	08012a25 	.word	0x08012a25
 8012cd0:	08015264 	.word	0x08015264

08012cd4 <__sflush_r>:
 8012cd4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012cdc:	0716      	lsls	r6, r2, #28
 8012cde:	4605      	mov	r5, r0
 8012ce0:	460c      	mov	r4, r1
 8012ce2:	d454      	bmi.n	8012d8e <__sflush_r+0xba>
 8012ce4:	684b      	ldr	r3, [r1, #4]
 8012ce6:	2b00      	cmp	r3, #0
 8012ce8:	dc02      	bgt.n	8012cf0 <__sflush_r+0x1c>
 8012cea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	dd48      	ble.n	8012d82 <__sflush_r+0xae>
 8012cf0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012cf2:	2e00      	cmp	r6, #0
 8012cf4:	d045      	beq.n	8012d82 <__sflush_r+0xae>
 8012cf6:	2300      	movs	r3, #0
 8012cf8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012cfc:	682f      	ldr	r7, [r5, #0]
 8012cfe:	6a21      	ldr	r1, [r4, #32]
 8012d00:	602b      	str	r3, [r5, #0]
 8012d02:	d030      	beq.n	8012d66 <__sflush_r+0x92>
 8012d04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012d06:	89a3      	ldrh	r3, [r4, #12]
 8012d08:	0759      	lsls	r1, r3, #29
 8012d0a:	d505      	bpl.n	8012d18 <__sflush_r+0x44>
 8012d0c:	6863      	ldr	r3, [r4, #4]
 8012d0e:	1ad2      	subs	r2, r2, r3
 8012d10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012d12:	b10b      	cbz	r3, 8012d18 <__sflush_r+0x44>
 8012d14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012d16:	1ad2      	subs	r2, r2, r3
 8012d18:	2300      	movs	r3, #0
 8012d1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012d1c:	6a21      	ldr	r1, [r4, #32]
 8012d1e:	4628      	mov	r0, r5
 8012d20:	47b0      	blx	r6
 8012d22:	1c43      	adds	r3, r0, #1
 8012d24:	89a3      	ldrh	r3, [r4, #12]
 8012d26:	d106      	bne.n	8012d36 <__sflush_r+0x62>
 8012d28:	6829      	ldr	r1, [r5, #0]
 8012d2a:	291d      	cmp	r1, #29
 8012d2c:	d82b      	bhi.n	8012d86 <__sflush_r+0xb2>
 8012d2e:	4a2a      	ldr	r2, [pc, #168]	@ (8012dd8 <__sflush_r+0x104>)
 8012d30:	40ca      	lsrs	r2, r1
 8012d32:	07d6      	lsls	r6, r2, #31
 8012d34:	d527      	bpl.n	8012d86 <__sflush_r+0xb2>
 8012d36:	2200      	movs	r2, #0
 8012d38:	6062      	str	r2, [r4, #4]
 8012d3a:	04d9      	lsls	r1, r3, #19
 8012d3c:	6922      	ldr	r2, [r4, #16]
 8012d3e:	6022      	str	r2, [r4, #0]
 8012d40:	d504      	bpl.n	8012d4c <__sflush_r+0x78>
 8012d42:	1c42      	adds	r2, r0, #1
 8012d44:	d101      	bne.n	8012d4a <__sflush_r+0x76>
 8012d46:	682b      	ldr	r3, [r5, #0]
 8012d48:	b903      	cbnz	r3, 8012d4c <__sflush_r+0x78>
 8012d4a:	6560      	str	r0, [r4, #84]	@ 0x54
 8012d4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012d4e:	602f      	str	r7, [r5, #0]
 8012d50:	b1b9      	cbz	r1, 8012d82 <__sflush_r+0xae>
 8012d52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012d56:	4299      	cmp	r1, r3
 8012d58:	d002      	beq.n	8012d60 <__sflush_r+0x8c>
 8012d5a:	4628      	mov	r0, r5
 8012d5c:	f7ff f9e8 	bl	8012130 <_free_r>
 8012d60:	2300      	movs	r3, #0
 8012d62:	6363      	str	r3, [r4, #52]	@ 0x34
 8012d64:	e00d      	b.n	8012d82 <__sflush_r+0xae>
 8012d66:	2301      	movs	r3, #1
 8012d68:	4628      	mov	r0, r5
 8012d6a:	47b0      	blx	r6
 8012d6c:	4602      	mov	r2, r0
 8012d6e:	1c50      	adds	r0, r2, #1
 8012d70:	d1c9      	bne.n	8012d06 <__sflush_r+0x32>
 8012d72:	682b      	ldr	r3, [r5, #0]
 8012d74:	2b00      	cmp	r3, #0
 8012d76:	d0c6      	beq.n	8012d06 <__sflush_r+0x32>
 8012d78:	2b1d      	cmp	r3, #29
 8012d7a:	d001      	beq.n	8012d80 <__sflush_r+0xac>
 8012d7c:	2b16      	cmp	r3, #22
 8012d7e:	d11e      	bne.n	8012dbe <__sflush_r+0xea>
 8012d80:	602f      	str	r7, [r5, #0]
 8012d82:	2000      	movs	r0, #0
 8012d84:	e022      	b.n	8012dcc <__sflush_r+0xf8>
 8012d86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d8a:	b21b      	sxth	r3, r3
 8012d8c:	e01b      	b.n	8012dc6 <__sflush_r+0xf2>
 8012d8e:	690f      	ldr	r7, [r1, #16]
 8012d90:	2f00      	cmp	r7, #0
 8012d92:	d0f6      	beq.n	8012d82 <__sflush_r+0xae>
 8012d94:	0793      	lsls	r3, r2, #30
 8012d96:	680e      	ldr	r6, [r1, #0]
 8012d98:	bf08      	it	eq
 8012d9a:	694b      	ldreq	r3, [r1, #20]
 8012d9c:	600f      	str	r7, [r1, #0]
 8012d9e:	bf18      	it	ne
 8012da0:	2300      	movne	r3, #0
 8012da2:	eba6 0807 	sub.w	r8, r6, r7
 8012da6:	608b      	str	r3, [r1, #8]
 8012da8:	f1b8 0f00 	cmp.w	r8, #0
 8012dac:	dde9      	ble.n	8012d82 <__sflush_r+0xae>
 8012dae:	6a21      	ldr	r1, [r4, #32]
 8012db0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012db2:	4643      	mov	r3, r8
 8012db4:	463a      	mov	r2, r7
 8012db6:	4628      	mov	r0, r5
 8012db8:	47b0      	blx	r6
 8012dba:	2800      	cmp	r0, #0
 8012dbc:	dc08      	bgt.n	8012dd0 <__sflush_r+0xfc>
 8012dbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012dc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012dc6:	81a3      	strh	r3, [r4, #12]
 8012dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8012dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012dd0:	4407      	add	r7, r0
 8012dd2:	eba8 0800 	sub.w	r8, r8, r0
 8012dd6:	e7e7      	b.n	8012da8 <__sflush_r+0xd4>
 8012dd8:	20400001 	.word	0x20400001

08012ddc <_fflush_r>:
 8012ddc:	b538      	push	{r3, r4, r5, lr}
 8012dde:	690b      	ldr	r3, [r1, #16]
 8012de0:	4605      	mov	r5, r0
 8012de2:	460c      	mov	r4, r1
 8012de4:	b913      	cbnz	r3, 8012dec <_fflush_r+0x10>
 8012de6:	2500      	movs	r5, #0
 8012de8:	4628      	mov	r0, r5
 8012dea:	bd38      	pop	{r3, r4, r5, pc}
 8012dec:	b118      	cbz	r0, 8012df6 <_fflush_r+0x1a>
 8012dee:	6a03      	ldr	r3, [r0, #32]
 8012df0:	b90b      	cbnz	r3, 8012df6 <_fflush_r+0x1a>
 8012df2:	f7fe f9ff 	bl	80111f4 <__sinit>
 8012df6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012dfa:	2b00      	cmp	r3, #0
 8012dfc:	d0f3      	beq.n	8012de6 <_fflush_r+0xa>
 8012dfe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012e00:	07d0      	lsls	r0, r2, #31
 8012e02:	d404      	bmi.n	8012e0e <_fflush_r+0x32>
 8012e04:	0599      	lsls	r1, r3, #22
 8012e06:	d402      	bmi.n	8012e0e <_fflush_r+0x32>
 8012e08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012e0a:	f7fe fb26 	bl	801145a <__retarget_lock_acquire_recursive>
 8012e0e:	4628      	mov	r0, r5
 8012e10:	4621      	mov	r1, r4
 8012e12:	f7ff ff5f 	bl	8012cd4 <__sflush_r>
 8012e16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012e18:	07da      	lsls	r2, r3, #31
 8012e1a:	4605      	mov	r5, r0
 8012e1c:	d4e4      	bmi.n	8012de8 <_fflush_r+0xc>
 8012e1e:	89a3      	ldrh	r3, [r4, #12]
 8012e20:	059b      	lsls	r3, r3, #22
 8012e22:	d4e1      	bmi.n	8012de8 <_fflush_r+0xc>
 8012e24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012e26:	f7fe fb19 	bl	801145c <__retarget_lock_release_recursive>
 8012e2a:	e7dd      	b.n	8012de8 <_fflush_r+0xc>

08012e2c <_sbrk_r>:
 8012e2c:	b538      	push	{r3, r4, r5, lr}
 8012e2e:	4d06      	ldr	r5, [pc, #24]	@ (8012e48 <_sbrk_r+0x1c>)
 8012e30:	2300      	movs	r3, #0
 8012e32:	4604      	mov	r4, r0
 8012e34:	4608      	mov	r0, r1
 8012e36:	602b      	str	r3, [r5, #0]
 8012e38:	f7f0 f978 	bl	800312c <_sbrk>
 8012e3c:	1c43      	adds	r3, r0, #1
 8012e3e:	d102      	bne.n	8012e46 <_sbrk_r+0x1a>
 8012e40:	682b      	ldr	r3, [r5, #0]
 8012e42:	b103      	cbz	r3, 8012e46 <_sbrk_r+0x1a>
 8012e44:	6023      	str	r3, [r4, #0]
 8012e46:	bd38      	pop	{r3, r4, r5, pc}
 8012e48:	200039f4 	.word	0x200039f4

08012e4c <__assert_func>:
 8012e4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012e4e:	4614      	mov	r4, r2
 8012e50:	461a      	mov	r2, r3
 8012e52:	4b09      	ldr	r3, [pc, #36]	@ (8012e78 <__assert_func+0x2c>)
 8012e54:	681b      	ldr	r3, [r3, #0]
 8012e56:	4605      	mov	r5, r0
 8012e58:	68d8      	ldr	r0, [r3, #12]
 8012e5a:	b14c      	cbz	r4, 8012e70 <__assert_func+0x24>
 8012e5c:	4b07      	ldr	r3, [pc, #28]	@ (8012e7c <__assert_func+0x30>)
 8012e5e:	9100      	str	r1, [sp, #0]
 8012e60:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012e64:	4906      	ldr	r1, [pc, #24]	@ (8012e80 <__assert_func+0x34>)
 8012e66:	462b      	mov	r3, r5
 8012e68:	f000 f870 	bl	8012f4c <fiprintf>
 8012e6c:	f000 f880 	bl	8012f70 <abort>
 8012e70:	4b04      	ldr	r3, [pc, #16]	@ (8012e84 <__assert_func+0x38>)
 8012e72:	461c      	mov	r4, r3
 8012e74:	e7f3      	b.n	8012e5e <__assert_func+0x12>
 8012e76:	bf00      	nop
 8012e78:	200001ac 	.word	0x200001ac
 8012e7c:	08015279 	.word	0x08015279
 8012e80:	08015286 	.word	0x08015286
 8012e84:	080152b4 	.word	0x080152b4

08012e88 <_calloc_r>:
 8012e88:	b570      	push	{r4, r5, r6, lr}
 8012e8a:	fba1 5402 	umull	r5, r4, r1, r2
 8012e8e:	b934      	cbnz	r4, 8012e9e <_calloc_r+0x16>
 8012e90:	4629      	mov	r1, r5
 8012e92:	f7ff f9c1 	bl	8012218 <_malloc_r>
 8012e96:	4606      	mov	r6, r0
 8012e98:	b928      	cbnz	r0, 8012ea6 <_calloc_r+0x1e>
 8012e9a:	4630      	mov	r0, r6
 8012e9c:	bd70      	pop	{r4, r5, r6, pc}
 8012e9e:	220c      	movs	r2, #12
 8012ea0:	6002      	str	r2, [r0, #0]
 8012ea2:	2600      	movs	r6, #0
 8012ea4:	e7f9      	b.n	8012e9a <_calloc_r+0x12>
 8012ea6:	462a      	mov	r2, r5
 8012ea8:	4621      	mov	r1, r4
 8012eaa:	f7fe fa58 	bl	801135e <memset>
 8012eae:	e7f4      	b.n	8012e9a <_calloc_r+0x12>

08012eb0 <__ascii_mbtowc>:
 8012eb0:	b082      	sub	sp, #8
 8012eb2:	b901      	cbnz	r1, 8012eb6 <__ascii_mbtowc+0x6>
 8012eb4:	a901      	add	r1, sp, #4
 8012eb6:	b142      	cbz	r2, 8012eca <__ascii_mbtowc+0x1a>
 8012eb8:	b14b      	cbz	r3, 8012ece <__ascii_mbtowc+0x1e>
 8012eba:	7813      	ldrb	r3, [r2, #0]
 8012ebc:	600b      	str	r3, [r1, #0]
 8012ebe:	7812      	ldrb	r2, [r2, #0]
 8012ec0:	1e10      	subs	r0, r2, #0
 8012ec2:	bf18      	it	ne
 8012ec4:	2001      	movne	r0, #1
 8012ec6:	b002      	add	sp, #8
 8012ec8:	4770      	bx	lr
 8012eca:	4610      	mov	r0, r2
 8012ecc:	e7fb      	b.n	8012ec6 <__ascii_mbtowc+0x16>
 8012ece:	f06f 0001 	mvn.w	r0, #1
 8012ed2:	e7f8      	b.n	8012ec6 <__ascii_mbtowc+0x16>

08012ed4 <_realloc_r>:
 8012ed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ed8:	4607      	mov	r7, r0
 8012eda:	4614      	mov	r4, r2
 8012edc:	460d      	mov	r5, r1
 8012ede:	b921      	cbnz	r1, 8012eea <_realloc_r+0x16>
 8012ee0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012ee4:	4611      	mov	r1, r2
 8012ee6:	f7ff b997 	b.w	8012218 <_malloc_r>
 8012eea:	b92a      	cbnz	r2, 8012ef8 <_realloc_r+0x24>
 8012eec:	f7ff f920 	bl	8012130 <_free_r>
 8012ef0:	4625      	mov	r5, r4
 8012ef2:	4628      	mov	r0, r5
 8012ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ef8:	f000 f841 	bl	8012f7e <_malloc_usable_size_r>
 8012efc:	4284      	cmp	r4, r0
 8012efe:	4606      	mov	r6, r0
 8012f00:	d802      	bhi.n	8012f08 <_realloc_r+0x34>
 8012f02:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012f06:	d8f4      	bhi.n	8012ef2 <_realloc_r+0x1e>
 8012f08:	4621      	mov	r1, r4
 8012f0a:	4638      	mov	r0, r7
 8012f0c:	f7ff f984 	bl	8012218 <_malloc_r>
 8012f10:	4680      	mov	r8, r0
 8012f12:	b908      	cbnz	r0, 8012f18 <_realloc_r+0x44>
 8012f14:	4645      	mov	r5, r8
 8012f16:	e7ec      	b.n	8012ef2 <_realloc_r+0x1e>
 8012f18:	42b4      	cmp	r4, r6
 8012f1a:	4622      	mov	r2, r4
 8012f1c:	4629      	mov	r1, r5
 8012f1e:	bf28      	it	cs
 8012f20:	4632      	movcs	r2, r6
 8012f22:	f7fe fa9c 	bl	801145e <memcpy>
 8012f26:	4629      	mov	r1, r5
 8012f28:	4638      	mov	r0, r7
 8012f2a:	f7ff f901 	bl	8012130 <_free_r>
 8012f2e:	e7f1      	b.n	8012f14 <_realloc_r+0x40>

08012f30 <__ascii_wctomb>:
 8012f30:	4603      	mov	r3, r0
 8012f32:	4608      	mov	r0, r1
 8012f34:	b141      	cbz	r1, 8012f48 <__ascii_wctomb+0x18>
 8012f36:	2aff      	cmp	r2, #255	@ 0xff
 8012f38:	d904      	bls.n	8012f44 <__ascii_wctomb+0x14>
 8012f3a:	228a      	movs	r2, #138	@ 0x8a
 8012f3c:	601a      	str	r2, [r3, #0]
 8012f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8012f42:	4770      	bx	lr
 8012f44:	700a      	strb	r2, [r1, #0]
 8012f46:	2001      	movs	r0, #1
 8012f48:	4770      	bx	lr
	...

08012f4c <fiprintf>:
 8012f4c:	b40e      	push	{r1, r2, r3}
 8012f4e:	b503      	push	{r0, r1, lr}
 8012f50:	4601      	mov	r1, r0
 8012f52:	ab03      	add	r3, sp, #12
 8012f54:	4805      	ldr	r0, [pc, #20]	@ (8012f6c <fiprintf+0x20>)
 8012f56:	f853 2b04 	ldr.w	r2, [r3], #4
 8012f5a:	6800      	ldr	r0, [r0, #0]
 8012f5c:	9301      	str	r3, [sp, #4]
 8012f5e:	f000 f83f 	bl	8012fe0 <_vfiprintf_r>
 8012f62:	b002      	add	sp, #8
 8012f64:	f85d eb04 	ldr.w	lr, [sp], #4
 8012f68:	b003      	add	sp, #12
 8012f6a:	4770      	bx	lr
 8012f6c:	200001ac 	.word	0x200001ac

08012f70 <abort>:
 8012f70:	b508      	push	{r3, lr}
 8012f72:	2006      	movs	r0, #6
 8012f74:	f000 fa08 	bl	8013388 <raise>
 8012f78:	2001      	movs	r0, #1
 8012f7a:	f7f0 f85f 	bl	800303c <_exit>

08012f7e <_malloc_usable_size_r>:
 8012f7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012f82:	1f18      	subs	r0, r3, #4
 8012f84:	2b00      	cmp	r3, #0
 8012f86:	bfbc      	itt	lt
 8012f88:	580b      	ldrlt	r3, [r1, r0]
 8012f8a:	18c0      	addlt	r0, r0, r3
 8012f8c:	4770      	bx	lr

08012f8e <__sfputc_r>:
 8012f8e:	6893      	ldr	r3, [r2, #8]
 8012f90:	3b01      	subs	r3, #1
 8012f92:	2b00      	cmp	r3, #0
 8012f94:	b410      	push	{r4}
 8012f96:	6093      	str	r3, [r2, #8]
 8012f98:	da08      	bge.n	8012fac <__sfputc_r+0x1e>
 8012f9a:	6994      	ldr	r4, [r2, #24]
 8012f9c:	42a3      	cmp	r3, r4
 8012f9e:	db01      	blt.n	8012fa4 <__sfputc_r+0x16>
 8012fa0:	290a      	cmp	r1, #10
 8012fa2:	d103      	bne.n	8012fac <__sfputc_r+0x1e>
 8012fa4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012fa8:	f000 b932 	b.w	8013210 <__swbuf_r>
 8012fac:	6813      	ldr	r3, [r2, #0]
 8012fae:	1c58      	adds	r0, r3, #1
 8012fb0:	6010      	str	r0, [r2, #0]
 8012fb2:	7019      	strb	r1, [r3, #0]
 8012fb4:	4608      	mov	r0, r1
 8012fb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012fba:	4770      	bx	lr

08012fbc <__sfputs_r>:
 8012fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012fbe:	4606      	mov	r6, r0
 8012fc0:	460f      	mov	r7, r1
 8012fc2:	4614      	mov	r4, r2
 8012fc4:	18d5      	adds	r5, r2, r3
 8012fc6:	42ac      	cmp	r4, r5
 8012fc8:	d101      	bne.n	8012fce <__sfputs_r+0x12>
 8012fca:	2000      	movs	r0, #0
 8012fcc:	e007      	b.n	8012fde <__sfputs_r+0x22>
 8012fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012fd2:	463a      	mov	r2, r7
 8012fd4:	4630      	mov	r0, r6
 8012fd6:	f7ff ffda 	bl	8012f8e <__sfputc_r>
 8012fda:	1c43      	adds	r3, r0, #1
 8012fdc:	d1f3      	bne.n	8012fc6 <__sfputs_r+0xa>
 8012fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012fe0 <_vfiprintf_r>:
 8012fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012fe4:	460d      	mov	r5, r1
 8012fe6:	b09d      	sub	sp, #116	@ 0x74
 8012fe8:	4614      	mov	r4, r2
 8012fea:	4698      	mov	r8, r3
 8012fec:	4606      	mov	r6, r0
 8012fee:	b118      	cbz	r0, 8012ff8 <_vfiprintf_r+0x18>
 8012ff0:	6a03      	ldr	r3, [r0, #32]
 8012ff2:	b90b      	cbnz	r3, 8012ff8 <_vfiprintf_r+0x18>
 8012ff4:	f7fe f8fe 	bl	80111f4 <__sinit>
 8012ff8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012ffa:	07d9      	lsls	r1, r3, #31
 8012ffc:	d405      	bmi.n	801300a <_vfiprintf_r+0x2a>
 8012ffe:	89ab      	ldrh	r3, [r5, #12]
 8013000:	059a      	lsls	r2, r3, #22
 8013002:	d402      	bmi.n	801300a <_vfiprintf_r+0x2a>
 8013004:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013006:	f7fe fa28 	bl	801145a <__retarget_lock_acquire_recursive>
 801300a:	89ab      	ldrh	r3, [r5, #12]
 801300c:	071b      	lsls	r3, r3, #28
 801300e:	d501      	bpl.n	8013014 <_vfiprintf_r+0x34>
 8013010:	692b      	ldr	r3, [r5, #16]
 8013012:	b99b      	cbnz	r3, 801303c <_vfiprintf_r+0x5c>
 8013014:	4629      	mov	r1, r5
 8013016:	4630      	mov	r0, r6
 8013018:	f000 f938 	bl	801328c <__swsetup_r>
 801301c:	b170      	cbz	r0, 801303c <_vfiprintf_r+0x5c>
 801301e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013020:	07dc      	lsls	r4, r3, #31
 8013022:	d504      	bpl.n	801302e <_vfiprintf_r+0x4e>
 8013024:	f04f 30ff 	mov.w	r0, #4294967295
 8013028:	b01d      	add	sp, #116	@ 0x74
 801302a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801302e:	89ab      	ldrh	r3, [r5, #12]
 8013030:	0598      	lsls	r0, r3, #22
 8013032:	d4f7      	bmi.n	8013024 <_vfiprintf_r+0x44>
 8013034:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013036:	f7fe fa11 	bl	801145c <__retarget_lock_release_recursive>
 801303a:	e7f3      	b.n	8013024 <_vfiprintf_r+0x44>
 801303c:	2300      	movs	r3, #0
 801303e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013040:	2320      	movs	r3, #32
 8013042:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013046:	f8cd 800c 	str.w	r8, [sp, #12]
 801304a:	2330      	movs	r3, #48	@ 0x30
 801304c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80131fc <_vfiprintf_r+0x21c>
 8013050:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013054:	f04f 0901 	mov.w	r9, #1
 8013058:	4623      	mov	r3, r4
 801305a:	469a      	mov	sl, r3
 801305c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013060:	b10a      	cbz	r2, 8013066 <_vfiprintf_r+0x86>
 8013062:	2a25      	cmp	r2, #37	@ 0x25
 8013064:	d1f9      	bne.n	801305a <_vfiprintf_r+0x7a>
 8013066:	ebba 0b04 	subs.w	fp, sl, r4
 801306a:	d00b      	beq.n	8013084 <_vfiprintf_r+0xa4>
 801306c:	465b      	mov	r3, fp
 801306e:	4622      	mov	r2, r4
 8013070:	4629      	mov	r1, r5
 8013072:	4630      	mov	r0, r6
 8013074:	f7ff ffa2 	bl	8012fbc <__sfputs_r>
 8013078:	3001      	adds	r0, #1
 801307a:	f000 80a7 	beq.w	80131cc <_vfiprintf_r+0x1ec>
 801307e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013080:	445a      	add	r2, fp
 8013082:	9209      	str	r2, [sp, #36]	@ 0x24
 8013084:	f89a 3000 	ldrb.w	r3, [sl]
 8013088:	2b00      	cmp	r3, #0
 801308a:	f000 809f 	beq.w	80131cc <_vfiprintf_r+0x1ec>
 801308e:	2300      	movs	r3, #0
 8013090:	f04f 32ff 	mov.w	r2, #4294967295
 8013094:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013098:	f10a 0a01 	add.w	sl, sl, #1
 801309c:	9304      	str	r3, [sp, #16]
 801309e:	9307      	str	r3, [sp, #28]
 80130a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80130a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80130a6:	4654      	mov	r4, sl
 80130a8:	2205      	movs	r2, #5
 80130aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80130ae:	4853      	ldr	r0, [pc, #332]	@ (80131fc <_vfiprintf_r+0x21c>)
 80130b0:	f7ed f8b6 	bl	8000220 <memchr>
 80130b4:	9a04      	ldr	r2, [sp, #16]
 80130b6:	b9d8      	cbnz	r0, 80130f0 <_vfiprintf_r+0x110>
 80130b8:	06d1      	lsls	r1, r2, #27
 80130ba:	bf44      	itt	mi
 80130bc:	2320      	movmi	r3, #32
 80130be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80130c2:	0713      	lsls	r3, r2, #28
 80130c4:	bf44      	itt	mi
 80130c6:	232b      	movmi	r3, #43	@ 0x2b
 80130c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80130cc:	f89a 3000 	ldrb.w	r3, [sl]
 80130d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80130d2:	d015      	beq.n	8013100 <_vfiprintf_r+0x120>
 80130d4:	9a07      	ldr	r2, [sp, #28]
 80130d6:	4654      	mov	r4, sl
 80130d8:	2000      	movs	r0, #0
 80130da:	f04f 0c0a 	mov.w	ip, #10
 80130de:	4621      	mov	r1, r4
 80130e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80130e4:	3b30      	subs	r3, #48	@ 0x30
 80130e6:	2b09      	cmp	r3, #9
 80130e8:	d94b      	bls.n	8013182 <_vfiprintf_r+0x1a2>
 80130ea:	b1b0      	cbz	r0, 801311a <_vfiprintf_r+0x13a>
 80130ec:	9207      	str	r2, [sp, #28]
 80130ee:	e014      	b.n	801311a <_vfiprintf_r+0x13a>
 80130f0:	eba0 0308 	sub.w	r3, r0, r8
 80130f4:	fa09 f303 	lsl.w	r3, r9, r3
 80130f8:	4313      	orrs	r3, r2
 80130fa:	9304      	str	r3, [sp, #16]
 80130fc:	46a2      	mov	sl, r4
 80130fe:	e7d2      	b.n	80130a6 <_vfiprintf_r+0xc6>
 8013100:	9b03      	ldr	r3, [sp, #12]
 8013102:	1d19      	adds	r1, r3, #4
 8013104:	681b      	ldr	r3, [r3, #0]
 8013106:	9103      	str	r1, [sp, #12]
 8013108:	2b00      	cmp	r3, #0
 801310a:	bfbb      	ittet	lt
 801310c:	425b      	neglt	r3, r3
 801310e:	f042 0202 	orrlt.w	r2, r2, #2
 8013112:	9307      	strge	r3, [sp, #28]
 8013114:	9307      	strlt	r3, [sp, #28]
 8013116:	bfb8      	it	lt
 8013118:	9204      	strlt	r2, [sp, #16]
 801311a:	7823      	ldrb	r3, [r4, #0]
 801311c:	2b2e      	cmp	r3, #46	@ 0x2e
 801311e:	d10a      	bne.n	8013136 <_vfiprintf_r+0x156>
 8013120:	7863      	ldrb	r3, [r4, #1]
 8013122:	2b2a      	cmp	r3, #42	@ 0x2a
 8013124:	d132      	bne.n	801318c <_vfiprintf_r+0x1ac>
 8013126:	9b03      	ldr	r3, [sp, #12]
 8013128:	1d1a      	adds	r2, r3, #4
 801312a:	681b      	ldr	r3, [r3, #0]
 801312c:	9203      	str	r2, [sp, #12]
 801312e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013132:	3402      	adds	r4, #2
 8013134:	9305      	str	r3, [sp, #20]
 8013136:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801320c <_vfiprintf_r+0x22c>
 801313a:	7821      	ldrb	r1, [r4, #0]
 801313c:	2203      	movs	r2, #3
 801313e:	4650      	mov	r0, sl
 8013140:	f7ed f86e 	bl	8000220 <memchr>
 8013144:	b138      	cbz	r0, 8013156 <_vfiprintf_r+0x176>
 8013146:	9b04      	ldr	r3, [sp, #16]
 8013148:	eba0 000a 	sub.w	r0, r0, sl
 801314c:	2240      	movs	r2, #64	@ 0x40
 801314e:	4082      	lsls	r2, r0
 8013150:	4313      	orrs	r3, r2
 8013152:	3401      	adds	r4, #1
 8013154:	9304      	str	r3, [sp, #16]
 8013156:	f814 1b01 	ldrb.w	r1, [r4], #1
 801315a:	4829      	ldr	r0, [pc, #164]	@ (8013200 <_vfiprintf_r+0x220>)
 801315c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013160:	2206      	movs	r2, #6
 8013162:	f7ed f85d 	bl	8000220 <memchr>
 8013166:	2800      	cmp	r0, #0
 8013168:	d03f      	beq.n	80131ea <_vfiprintf_r+0x20a>
 801316a:	4b26      	ldr	r3, [pc, #152]	@ (8013204 <_vfiprintf_r+0x224>)
 801316c:	bb1b      	cbnz	r3, 80131b6 <_vfiprintf_r+0x1d6>
 801316e:	9b03      	ldr	r3, [sp, #12]
 8013170:	3307      	adds	r3, #7
 8013172:	f023 0307 	bic.w	r3, r3, #7
 8013176:	3308      	adds	r3, #8
 8013178:	9303      	str	r3, [sp, #12]
 801317a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801317c:	443b      	add	r3, r7
 801317e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013180:	e76a      	b.n	8013058 <_vfiprintf_r+0x78>
 8013182:	fb0c 3202 	mla	r2, ip, r2, r3
 8013186:	460c      	mov	r4, r1
 8013188:	2001      	movs	r0, #1
 801318a:	e7a8      	b.n	80130de <_vfiprintf_r+0xfe>
 801318c:	2300      	movs	r3, #0
 801318e:	3401      	adds	r4, #1
 8013190:	9305      	str	r3, [sp, #20]
 8013192:	4619      	mov	r1, r3
 8013194:	f04f 0c0a 	mov.w	ip, #10
 8013198:	4620      	mov	r0, r4
 801319a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801319e:	3a30      	subs	r2, #48	@ 0x30
 80131a0:	2a09      	cmp	r2, #9
 80131a2:	d903      	bls.n	80131ac <_vfiprintf_r+0x1cc>
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d0c6      	beq.n	8013136 <_vfiprintf_r+0x156>
 80131a8:	9105      	str	r1, [sp, #20]
 80131aa:	e7c4      	b.n	8013136 <_vfiprintf_r+0x156>
 80131ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80131b0:	4604      	mov	r4, r0
 80131b2:	2301      	movs	r3, #1
 80131b4:	e7f0      	b.n	8013198 <_vfiprintf_r+0x1b8>
 80131b6:	ab03      	add	r3, sp, #12
 80131b8:	9300      	str	r3, [sp, #0]
 80131ba:	462a      	mov	r2, r5
 80131bc:	4b12      	ldr	r3, [pc, #72]	@ (8013208 <_vfiprintf_r+0x228>)
 80131be:	a904      	add	r1, sp, #16
 80131c0:	4630      	mov	r0, r6
 80131c2:	f7fd fbd5 	bl	8010970 <_printf_float>
 80131c6:	4607      	mov	r7, r0
 80131c8:	1c78      	adds	r0, r7, #1
 80131ca:	d1d6      	bne.n	801317a <_vfiprintf_r+0x19a>
 80131cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80131ce:	07d9      	lsls	r1, r3, #31
 80131d0:	d405      	bmi.n	80131de <_vfiprintf_r+0x1fe>
 80131d2:	89ab      	ldrh	r3, [r5, #12]
 80131d4:	059a      	lsls	r2, r3, #22
 80131d6:	d402      	bmi.n	80131de <_vfiprintf_r+0x1fe>
 80131d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80131da:	f7fe f93f 	bl	801145c <__retarget_lock_release_recursive>
 80131de:	89ab      	ldrh	r3, [r5, #12]
 80131e0:	065b      	lsls	r3, r3, #25
 80131e2:	f53f af1f 	bmi.w	8013024 <_vfiprintf_r+0x44>
 80131e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80131e8:	e71e      	b.n	8013028 <_vfiprintf_r+0x48>
 80131ea:	ab03      	add	r3, sp, #12
 80131ec:	9300      	str	r3, [sp, #0]
 80131ee:	462a      	mov	r2, r5
 80131f0:	4b05      	ldr	r3, [pc, #20]	@ (8013208 <_vfiprintf_r+0x228>)
 80131f2:	a904      	add	r1, sp, #16
 80131f4:	4630      	mov	r0, r6
 80131f6:	f7fd fe53 	bl	8010ea0 <_printf_i>
 80131fa:	e7e4      	b.n	80131c6 <_vfiprintf_r+0x1e6>
 80131fc:	0801525e 	.word	0x0801525e
 8013200:	08015268 	.word	0x08015268
 8013204:	08010971 	.word	0x08010971
 8013208:	08012fbd 	.word	0x08012fbd
 801320c:	08015264 	.word	0x08015264

08013210 <__swbuf_r>:
 8013210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013212:	460e      	mov	r6, r1
 8013214:	4614      	mov	r4, r2
 8013216:	4605      	mov	r5, r0
 8013218:	b118      	cbz	r0, 8013222 <__swbuf_r+0x12>
 801321a:	6a03      	ldr	r3, [r0, #32]
 801321c:	b90b      	cbnz	r3, 8013222 <__swbuf_r+0x12>
 801321e:	f7fd ffe9 	bl	80111f4 <__sinit>
 8013222:	69a3      	ldr	r3, [r4, #24]
 8013224:	60a3      	str	r3, [r4, #8]
 8013226:	89a3      	ldrh	r3, [r4, #12]
 8013228:	071a      	lsls	r2, r3, #28
 801322a:	d501      	bpl.n	8013230 <__swbuf_r+0x20>
 801322c:	6923      	ldr	r3, [r4, #16]
 801322e:	b943      	cbnz	r3, 8013242 <__swbuf_r+0x32>
 8013230:	4621      	mov	r1, r4
 8013232:	4628      	mov	r0, r5
 8013234:	f000 f82a 	bl	801328c <__swsetup_r>
 8013238:	b118      	cbz	r0, 8013242 <__swbuf_r+0x32>
 801323a:	f04f 37ff 	mov.w	r7, #4294967295
 801323e:	4638      	mov	r0, r7
 8013240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013242:	6823      	ldr	r3, [r4, #0]
 8013244:	6922      	ldr	r2, [r4, #16]
 8013246:	1a98      	subs	r0, r3, r2
 8013248:	6963      	ldr	r3, [r4, #20]
 801324a:	b2f6      	uxtb	r6, r6
 801324c:	4283      	cmp	r3, r0
 801324e:	4637      	mov	r7, r6
 8013250:	dc05      	bgt.n	801325e <__swbuf_r+0x4e>
 8013252:	4621      	mov	r1, r4
 8013254:	4628      	mov	r0, r5
 8013256:	f7ff fdc1 	bl	8012ddc <_fflush_r>
 801325a:	2800      	cmp	r0, #0
 801325c:	d1ed      	bne.n	801323a <__swbuf_r+0x2a>
 801325e:	68a3      	ldr	r3, [r4, #8]
 8013260:	3b01      	subs	r3, #1
 8013262:	60a3      	str	r3, [r4, #8]
 8013264:	6823      	ldr	r3, [r4, #0]
 8013266:	1c5a      	adds	r2, r3, #1
 8013268:	6022      	str	r2, [r4, #0]
 801326a:	701e      	strb	r6, [r3, #0]
 801326c:	6962      	ldr	r2, [r4, #20]
 801326e:	1c43      	adds	r3, r0, #1
 8013270:	429a      	cmp	r2, r3
 8013272:	d004      	beq.n	801327e <__swbuf_r+0x6e>
 8013274:	89a3      	ldrh	r3, [r4, #12]
 8013276:	07db      	lsls	r3, r3, #31
 8013278:	d5e1      	bpl.n	801323e <__swbuf_r+0x2e>
 801327a:	2e0a      	cmp	r6, #10
 801327c:	d1df      	bne.n	801323e <__swbuf_r+0x2e>
 801327e:	4621      	mov	r1, r4
 8013280:	4628      	mov	r0, r5
 8013282:	f7ff fdab 	bl	8012ddc <_fflush_r>
 8013286:	2800      	cmp	r0, #0
 8013288:	d0d9      	beq.n	801323e <__swbuf_r+0x2e>
 801328a:	e7d6      	b.n	801323a <__swbuf_r+0x2a>

0801328c <__swsetup_r>:
 801328c:	b538      	push	{r3, r4, r5, lr}
 801328e:	4b29      	ldr	r3, [pc, #164]	@ (8013334 <__swsetup_r+0xa8>)
 8013290:	4605      	mov	r5, r0
 8013292:	6818      	ldr	r0, [r3, #0]
 8013294:	460c      	mov	r4, r1
 8013296:	b118      	cbz	r0, 80132a0 <__swsetup_r+0x14>
 8013298:	6a03      	ldr	r3, [r0, #32]
 801329a:	b90b      	cbnz	r3, 80132a0 <__swsetup_r+0x14>
 801329c:	f7fd ffaa 	bl	80111f4 <__sinit>
 80132a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80132a4:	0719      	lsls	r1, r3, #28
 80132a6:	d422      	bmi.n	80132ee <__swsetup_r+0x62>
 80132a8:	06da      	lsls	r2, r3, #27
 80132aa:	d407      	bmi.n	80132bc <__swsetup_r+0x30>
 80132ac:	2209      	movs	r2, #9
 80132ae:	602a      	str	r2, [r5, #0]
 80132b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80132b4:	81a3      	strh	r3, [r4, #12]
 80132b6:	f04f 30ff 	mov.w	r0, #4294967295
 80132ba:	e033      	b.n	8013324 <__swsetup_r+0x98>
 80132bc:	0758      	lsls	r0, r3, #29
 80132be:	d512      	bpl.n	80132e6 <__swsetup_r+0x5a>
 80132c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80132c2:	b141      	cbz	r1, 80132d6 <__swsetup_r+0x4a>
 80132c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80132c8:	4299      	cmp	r1, r3
 80132ca:	d002      	beq.n	80132d2 <__swsetup_r+0x46>
 80132cc:	4628      	mov	r0, r5
 80132ce:	f7fe ff2f 	bl	8012130 <_free_r>
 80132d2:	2300      	movs	r3, #0
 80132d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80132d6:	89a3      	ldrh	r3, [r4, #12]
 80132d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80132dc:	81a3      	strh	r3, [r4, #12]
 80132de:	2300      	movs	r3, #0
 80132e0:	6063      	str	r3, [r4, #4]
 80132e2:	6923      	ldr	r3, [r4, #16]
 80132e4:	6023      	str	r3, [r4, #0]
 80132e6:	89a3      	ldrh	r3, [r4, #12]
 80132e8:	f043 0308 	orr.w	r3, r3, #8
 80132ec:	81a3      	strh	r3, [r4, #12]
 80132ee:	6923      	ldr	r3, [r4, #16]
 80132f0:	b94b      	cbnz	r3, 8013306 <__swsetup_r+0x7a>
 80132f2:	89a3      	ldrh	r3, [r4, #12]
 80132f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80132f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80132fc:	d003      	beq.n	8013306 <__swsetup_r+0x7a>
 80132fe:	4621      	mov	r1, r4
 8013300:	4628      	mov	r0, r5
 8013302:	f000 f883 	bl	801340c <__smakebuf_r>
 8013306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801330a:	f013 0201 	ands.w	r2, r3, #1
 801330e:	d00a      	beq.n	8013326 <__swsetup_r+0x9a>
 8013310:	2200      	movs	r2, #0
 8013312:	60a2      	str	r2, [r4, #8]
 8013314:	6962      	ldr	r2, [r4, #20]
 8013316:	4252      	negs	r2, r2
 8013318:	61a2      	str	r2, [r4, #24]
 801331a:	6922      	ldr	r2, [r4, #16]
 801331c:	b942      	cbnz	r2, 8013330 <__swsetup_r+0xa4>
 801331e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013322:	d1c5      	bne.n	80132b0 <__swsetup_r+0x24>
 8013324:	bd38      	pop	{r3, r4, r5, pc}
 8013326:	0799      	lsls	r1, r3, #30
 8013328:	bf58      	it	pl
 801332a:	6962      	ldrpl	r2, [r4, #20]
 801332c:	60a2      	str	r2, [r4, #8]
 801332e:	e7f4      	b.n	801331a <__swsetup_r+0x8e>
 8013330:	2000      	movs	r0, #0
 8013332:	e7f7      	b.n	8013324 <__swsetup_r+0x98>
 8013334:	200001ac 	.word	0x200001ac

08013338 <_raise_r>:
 8013338:	291f      	cmp	r1, #31
 801333a:	b538      	push	{r3, r4, r5, lr}
 801333c:	4605      	mov	r5, r0
 801333e:	460c      	mov	r4, r1
 8013340:	d904      	bls.n	801334c <_raise_r+0x14>
 8013342:	2316      	movs	r3, #22
 8013344:	6003      	str	r3, [r0, #0]
 8013346:	f04f 30ff 	mov.w	r0, #4294967295
 801334a:	bd38      	pop	{r3, r4, r5, pc}
 801334c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801334e:	b112      	cbz	r2, 8013356 <_raise_r+0x1e>
 8013350:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013354:	b94b      	cbnz	r3, 801336a <_raise_r+0x32>
 8013356:	4628      	mov	r0, r5
 8013358:	f000 f830 	bl	80133bc <_getpid_r>
 801335c:	4622      	mov	r2, r4
 801335e:	4601      	mov	r1, r0
 8013360:	4628      	mov	r0, r5
 8013362:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013366:	f000 b817 	b.w	8013398 <_kill_r>
 801336a:	2b01      	cmp	r3, #1
 801336c:	d00a      	beq.n	8013384 <_raise_r+0x4c>
 801336e:	1c59      	adds	r1, r3, #1
 8013370:	d103      	bne.n	801337a <_raise_r+0x42>
 8013372:	2316      	movs	r3, #22
 8013374:	6003      	str	r3, [r0, #0]
 8013376:	2001      	movs	r0, #1
 8013378:	e7e7      	b.n	801334a <_raise_r+0x12>
 801337a:	2100      	movs	r1, #0
 801337c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013380:	4620      	mov	r0, r4
 8013382:	4798      	blx	r3
 8013384:	2000      	movs	r0, #0
 8013386:	e7e0      	b.n	801334a <_raise_r+0x12>

08013388 <raise>:
 8013388:	4b02      	ldr	r3, [pc, #8]	@ (8013394 <raise+0xc>)
 801338a:	4601      	mov	r1, r0
 801338c:	6818      	ldr	r0, [r3, #0]
 801338e:	f7ff bfd3 	b.w	8013338 <_raise_r>
 8013392:	bf00      	nop
 8013394:	200001ac 	.word	0x200001ac

08013398 <_kill_r>:
 8013398:	b538      	push	{r3, r4, r5, lr}
 801339a:	4d07      	ldr	r5, [pc, #28]	@ (80133b8 <_kill_r+0x20>)
 801339c:	2300      	movs	r3, #0
 801339e:	4604      	mov	r4, r0
 80133a0:	4608      	mov	r0, r1
 80133a2:	4611      	mov	r1, r2
 80133a4:	602b      	str	r3, [r5, #0]
 80133a6:	f7ef fe39 	bl	800301c <_kill>
 80133aa:	1c43      	adds	r3, r0, #1
 80133ac:	d102      	bne.n	80133b4 <_kill_r+0x1c>
 80133ae:	682b      	ldr	r3, [r5, #0]
 80133b0:	b103      	cbz	r3, 80133b4 <_kill_r+0x1c>
 80133b2:	6023      	str	r3, [r4, #0]
 80133b4:	bd38      	pop	{r3, r4, r5, pc}
 80133b6:	bf00      	nop
 80133b8:	200039f4 	.word	0x200039f4

080133bc <_getpid_r>:
 80133bc:	f7ef be26 	b.w	800300c <_getpid>

080133c0 <__swhatbuf_r>:
 80133c0:	b570      	push	{r4, r5, r6, lr}
 80133c2:	460c      	mov	r4, r1
 80133c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80133c8:	2900      	cmp	r1, #0
 80133ca:	b096      	sub	sp, #88	@ 0x58
 80133cc:	4615      	mov	r5, r2
 80133ce:	461e      	mov	r6, r3
 80133d0:	da0d      	bge.n	80133ee <__swhatbuf_r+0x2e>
 80133d2:	89a3      	ldrh	r3, [r4, #12]
 80133d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80133d8:	f04f 0100 	mov.w	r1, #0
 80133dc:	bf14      	ite	ne
 80133de:	2340      	movne	r3, #64	@ 0x40
 80133e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80133e4:	2000      	movs	r0, #0
 80133e6:	6031      	str	r1, [r6, #0]
 80133e8:	602b      	str	r3, [r5, #0]
 80133ea:	b016      	add	sp, #88	@ 0x58
 80133ec:	bd70      	pop	{r4, r5, r6, pc}
 80133ee:	466a      	mov	r2, sp
 80133f0:	f000 f848 	bl	8013484 <_fstat_r>
 80133f4:	2800      	cmp	r0, #0
 80133f6:	dbec      	blt.n	80133d2 <__swhatbuf_r+0x12>
 80133f8:	9901      	ldr	r1, [sp, #4]
 80133fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80133fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013402:	4259      	negs	r1, r3
 8013404:	4159      	adcs	r1, r3
 8013406:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801340a:	e7eb      	b.n	80133e4 <__swhatbuf_r+0x24>

0801340c <__smakebuf_r>:
 801340c:	898b      	ldrh	r3, [r1, #12]
 801340e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013410:	079d      	lsls	r5, r3, #30
 8013412:	4606      	mov	r6, r0
 8013414:	460c      	mov	r4, r1
 8013416:	d507      	bpl.n	8013428 <__smakebuf_r+0x1c>
 8013418:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801341c:	6023      	str	r3, [r4, #0]
 801341e:	6123      	str	r3, [r4, #16]
 8013420:	2301      	movs	r3, #1
 8013422:	6163      	str	r3, [r4, #20]
 8013424:	b003      	add	sp, #12
 8013426:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013428:	ab01      	add	r3, sp, #4
 801342a:	466a      	mov	r2, sp
 801342c:	f7ff ffc8 	bl	80133c0 <__swhatbuf_r>
 8013430:	9f00      	ldr	r7, [sp, #0]
 8013432:	4605      	mov	r5, r0
 8013434:	4639      	mov	r1, r7
 8013436:	4630      	mov	r0, r6
 8013438:	f7fe feee 	bl	8012218 <_malloc_r>
 801343c:	b948      	cbnz	r0, 8013452 <__smakebuf_r+0x46>
 801343e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013442:	059a      	lsls	r2, r3, #22
 8013444:	d4ee      	bmi.n	8013424 <__smakebuf_r+0x18>
 8013446:	f023 0303 	bic.w	r3, r3, #3
 801344a:	f043 0302 	orr.w	r3, r3, #2
 801344e:	81a3      	strh	r3, [r4, #12]
 8013450:	e7e2      	b.n	8013418 <__smakebuf_r+0xc>
 8013452:	89a3      	ldrh	r3, [r4, #12]
 8013454:	6020      	str	r0, [r4, #0]
 8013456:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801345a:	81a3      	strh	r3, [r4, #12]
 801345c:	9b01      	ldr	r3, [sp, #4]
 801345e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013462:	b15b      	cbz	r3, 801347c <__smakebuf_r+0x70>
 8013464:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013468:	4630      	mov	r0, r6
 801346a:	f000 f81d 	bl	80134a8 <_isatty_r>
 801346e:	b128      	cbz	r0, 801347c <__smakebuf_r+0x70>
 8013470:	89a3      	ldrh	r3, [r4, #12]
 8013472:	f023 0303 	bic.w	r3, r3, #3
 8013476:	f043 0301 	orr.w	r3, r3, #1
 801347a:	81a3      	strh	r3, [r4, #12]
 801347c:	89a3      	ldrh	r3, [r4, #12]
 801347e:	431d      	orrs	r5, r3
 8013480:	81a5      	strh	r5, [r4, #12]
 8013482:	e7cf      	b.n	8013424 <__smakebuf_r+0x18>

08013484 <_fstat_r>:
 8013484:	b538      	push	{r3, r4, r5, lr}
 8013486:	4d07      	ldr	r5, [pc, #28]	@ (80134a4 <_fstat_r+0x20>)
 8013488:	2300      	movs	r3, #0
 801348a:	4604      	mov	r4, r0
 801348c:	4608      	mov	r0, r1
 801348e:	4611      	mov	r1, r2
 8013490:	602b      	str	r3, [r5, #0]
 8013492:	f7ef fe23 	bl	80030dc <_fstat>
 8013496:	1c43      	adds	r3, r0, #1
 8013498:	d102      	bne.n	80134a0 <_fstat_r+0x1c>
 801349a:	682b      	ldr	r3, [r5, #0]
 801349c:	b103      	cbz	r3, 80134a0 <_fstat_r+0x1c>
 801349e:	6023      	str	r3, [r4, #0]
 80134a0:	bd38      	pop	{r3, r4, r5, pc}
 80134a2:	bf00      	nop
 80134a4:	200039f4 	.word	0x200039f4

080134a8 <_isatty_r>:
 80134a8:	b538      	push	{r3, r4, r5, lr}
 80134aa:	4d06      	ldr	r5, [pc, #24]	@ (80134c4 <_isatty_r+0x1c>)
 80134ac:	2300      	movs	r3, #0
 80134ae:	4604      	mov	r4, r0
 80134b0:	4608      	mov	r0, r1
 80134b2:	602b      	str	r3, [r5, #0]
 80134b4:	f7ef fe22 	bl	80030fc <_isatty>
 80134b8:	1c43      	adds	r3, r0, #1
 80134ba:	d102      	bne.n	80134c2 <_isatty_r+0x1a>
 80134bc:	682b      	ldr	r3, [r5, #0]
 80134be:	b103      	cbz	r3, 80134c2 <_isatty_r+0x1a>
 80134c0:	6023      	str	r3, [r4, #0]
 80134c2:	bd38      	pop	{r3, r4, r5, pc}
 80134c4:	200039f4 	.word	0x200039f4

080134c8 <_init>:
 80134c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134ca:	bf00      	nop
 80134cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80134ce:	bc08      	pop	{r3}
 80134d0:	469e      	mov	lr, r3
 80134d2:	4770      	bx	lr

080134d4 <_fini>:
 80134d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134d6:	bf00      	nop
 80134d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80134da:	bc08      	pop	{r3}
 80134dc:	469e      	mov	lr, r3
 80134de:	4770      	bx	lr
