# RTL-Design-of-FIR-Filter
Designed parameterized FIR filter using System Verilog.


The below is the circuit of the FIR filter.


![FIR_filter_ckt_diagram](https://github.com/user-attachments/assets/f9c4add0-f4ac-4abc-9428-fb6ce4268f9c)

