// $Id: $
// File name:   adder_4bit.sv
// Created:     8/28/2019
// Author:      Sheldon Ang
// Lab Section: 337-03
// Version:     1.0  Initial Design Entry
// Description: 4 Bit Adder

module adder_4bit
(
input wire [3:0] a,
input wire [3:0] b,
input wire carry_in,
outpute wire [3:0] sum,
output wire overflow

);

wire [4:0] carrys; 
genvar i; 
assign carrys[0] = carry_in; 

generate
for(i = 0; i <= 3; i = i+1) begin 
	adder_1bit ADD1 ( .a(a[i]), .b(b[i]), .carry_in(carrys[i]), .sum(sum[i]), .carry_out(carrys[i+1]));
	end
endgenerate

assign overflow = carrys[4];

endmodule
