MIG: 13:25:28 : xml_input_file: board.prj
MIG: 13:25:28 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:25:28 : xml_input_file: board.prj
MIG: 13:25:28 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:25:28 : xml_input_file: board.prj
MIG: 13:25:28 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:25:28 : In updateAllModelParams
MIG: 13:25:28 : ################# RUNNING MIG BATCH ###################
MIG: 13:25:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:25:29 : synp_flow:  -- synthesis_mode: Other
MIG: 13:25:29 : outputDirectory: c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:25:29 : vivado_mode: xpg_bd
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 1
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 : isPortInterface: 0
MIG: 13:25:29 :  locked false  
MIG: 13:25:29 : HDL Language: Verilog
MIG: 13:25:29 : compInfo: true
MIG: 13:25:29 : Vivado Options xc7k325t ffg900 -2
MIG: 13:25:29 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:25:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:25:29 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:25:29 : I am in catch area
MIG: 13:25:29 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:25:40 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:25:40 : Component_Name: design_1_mig_7series_0_0
MIG: 13:25:40 : Moving design_1_mig_7series_0_0 ...
MIG: 13:25:40 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:25:40 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:25:40 : XGUI hdlLanguage: Verilog
MIG: 13:25:40 : xgui vivado_mode: xpg_bd
MIG: 13:25:40 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:25:40 : Reading C:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:25:41 : 1
MIG: 13:25:41 : Inside fn mem: DDR3
MIG: 13:25:41 : QDRII+ Inside fn ui: 100000000
MIG: 13:25:41 : cntrl:  memtype: DDR3
MIG: 13:25:41 : 800
MIG: 13:25:41 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:25:41 : 
MIG: 13:25:41 : 1
MIG: 13:25:41 : 100000000
MIG: 13:25:41 : 
MIG: 13:25:41 :  polarity_value: 1
MIG: 13:25:41 : 
MIG: 13:25:41 : 
MIG: 13:25:41 : cntrl:  memtype: DDR3
MIG: 13:25:41 : 
MIG: 13:25:41 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:25:41 : 
MIG: 13:25:41 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:25:41 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:25:41 : 
MIG: 13:25:41 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:25:41 : 
MIG: 13:25:41 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:25:41 : 
MIG: 13:25:41 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:25:41 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:25:41 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:25:41 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:25:41 : 4
MIG: 13:25:41 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:25:41 : 32
MIG: 13:25:41 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:25:41 : 4
MIG: 13:25:41 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:25:41 : 2
MIG: 13:25:41 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:25:41 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:25:41 : 
MIG: 13:25:41 :  Valid Param: ECC ==> OFF
MIG: 13:25:41 : 32
MIG: 13:25:41 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:25:41 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:25:41 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:25:41 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:25:41 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:25:41 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:25:41 : 
MIG: 13:25:41 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:25:41 : 15
MIG: 13:25:41 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:25:41 : 29
MIG: 13:25:41 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:25:41 : 
MIG: 13:25:41 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:25:41 : 
MIG: 13:25:41 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:25:41 : 
MIG: 13:25:41 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:25:41 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:25:41 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:25:41 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:25:41 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 13:25:41 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:25:41 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:25:41 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:25:41 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:25:41 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:25:41 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:25:41 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:25:41 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:25:41 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:25:41 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:25:41 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:25:41 : 
MIG: 13:25:41 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:25:41 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:25:41 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:25:41 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:25:41 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:25:41 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:25:41 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 13:25:41 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:25:41 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:25:41 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:25:41 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:25:41 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:25:41 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:25:41 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:25:41 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:25:41 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 13:25:41 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 13:25:41 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 13:25:41 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:25:41 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:25:41 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 13:25:41 :  Invalid Param: DDR3_tRRD ==> 5000
MIG: 13:25:41 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:25:41 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:25:41 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:25:41 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:25:41 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:25:41 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:25:41 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 13:25:41 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:25:41 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:25:41 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:25:41 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:25:41 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:25:41 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_FFC_C10_003
MIG: 13:25:41 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 13:25:41 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_114_139_138_137_136_135_134_133_132_131_125_128_127_126_12B
MIG: 13:25:41 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12A_129_124
MIG: 13:25:41 :  Invalid Param: DDR3_CAS_MAP ==> 12'h122
MIG: 13:25:41 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:25:41 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_11B
MIG: 13:25:41 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_11A
MIG: 13:25:41 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_100
MIG: 13:25:41 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:25:41 :  Invalid Param: DDR3_RAS_MAP ==> 12'h123
MIG: 13:25:41 :  Invalid Param: DDR3_WE_MAP ==> 12'h101
MIG: 13:25:41 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 13:25:41 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h031_032_033_034_035_036_037_038
MIG: 13:25:41 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_022_023_024_025_026_027_028
MIG: 13:25:41 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_012_013_014_015_016_017_018
MIG: 13:25:41 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 13:25:41 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_009_019_029_039
MIG: 13:25:41 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:25:41 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:25:41 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:25:41 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:25:41 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:25:41 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 13:25:41 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 13:25:41 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:25:41 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:25:41 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:25:41 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:25:41 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:25:41 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:25:41 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:25:41 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:25:41 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:25:41 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:25:41 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:25:41 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:25:41 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:25:41 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:25:41 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:25:41 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:25:41 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:25:41 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:25:41 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:25:41 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:25:41 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:25:41 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:25:41 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:25:41 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:25:41 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:25:41 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:25:41 : 4
MIG: 13:25:41 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:25:42 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:25:42 : 
MIG: 13:25:42 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:25:42 : 3
MIG: 13:25:42 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:25:42 : 1073741824
MIG: 13:25:42 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:25:42 : 30
MIG: 13:25:42 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:25:42 : 256
MIG: 13:25:42 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:25:42 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:25:42 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:25:42 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:25:42 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:25:42 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:25:42 : 
MIG: 13:25:42 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:25:42 : 
MIG: 13:25:42 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:25:42 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:25:42 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:25:42 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:25:42 : 
MIG: 13:25:42 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:25:42 : 
MIG: 13:25:42 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:25:42 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:25:42 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:25:42 : 
MIG: 13:25:42 : NONE
MIG: 13:25:42 : 
MIG: 13:25:42 : Same Interface
MIG: 13:25:42 : xml_input_file: board.prj
MIG: 13:25:42 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:25:42 : xml_input_file: board.prj
MIG: 13:25:42 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:25:42 : In updateAllModelParams
MIG: 13:25:42 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:25:42 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 13:25:42 : ################# RUNNING MIG BATCH ###################
MIG: 13:25:42 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:25:42 : synp_flow:  -- synthesis_mode: Other
MIG: 13:25:42 : outputDirectory: c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:25:42 : vivado_mode: xpg_bd
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:42 : isPortInterface: 0
MIG: 13:25:43 : isPortInterface: 0
MIG: 13:25:43 : isPortInterface: 0
MIG: 13:25:43 : isPortInterface: 0
MIG: 13:25:43 : isPortInterface: 0
MIG: 13:25:43 : isPortInterface: 1
MIG: 13:25:43 : isPortInterface: 0
MIG: 13:25:43 : isPortInterface: 0
MIG: 13:25:43 : isPortInterface: 0
MIG: 13:25:43 : isPortInterface: 0
MIG: 13:25:43 : isPortInterface: 0
MIG: 13:25:43 : isPortInterface: 0
MIG: 13:25:43 : isPortInterface: 0
MIG: 13:25:43 : isPortInterface: 0
MIG: 13:25:43 : isPortInterface: 0
MIG: 13:25:43 : isPortInterface: 0
MIG: 13:25:43 :  locked false  
MIG: 13:25:43 : HDL Language: Verilog
MIG: 13:25:43 : compInfo: true
MIG: 13:25:43 : Vivado Options xc7k325t ffg900 -2
MIG: 13:25:43 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:25:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:25:43 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:25:43 : I am in catch area
MIG: 13:25:43 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:25:51 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:25:51 : Component_Name: design_1_mig_7series_0_0
MIG: 13:25:51 : Moving design_1_mig_7series_0_0 ...
MIG: 13:25:51 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:25:51 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:25:51 : XGUI hdlLanguage: Verilog
MIG: 13:25:51 : xgui vivado_mode: xpg_bd
MIG: 13:25:51 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:25:51 : Reading C:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:25:53 : 
MIG: 13:25:53 : Inside fn mem: DDR3
MIG: 13:25:53 : QDRII+ Inside fn ui: 100000000
MIG: 13:25:53 : cntrl:  memtype: DDR3
MIG: 13:25:53 : 
MIG: 13:25:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:25:53 : 
MIG: 13:25:53 : 
MIG: 13:25:53 : 
MIG: 13:25:53 : 
MIG: 13:25:53 :  polarity_value: 1
MIG: 13:25:53 : 
MIG: 13:25:53 : 
MIG: 13:25:53 : cntrl:  memtype: DDR3
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:25:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:25:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:25:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:25:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:25:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: ECC ==> OFF
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:25:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:25:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:25:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:25:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:25:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:25:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:25:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:25:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:25:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 13:25:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:25:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:25:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:25:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:25:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:25:53 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:25:53 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:25:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:25:53 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:25:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:25:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:25:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:25:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:25:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:25:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:25:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:25:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 13:25:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:25:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:25:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:25:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:25:53 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:25:53 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:25:53 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:25:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:25:53 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 13:25:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 13:25:53 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 13:25:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:25:53 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:25:53 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 13:25:53 :  Invalid Param: DDR3_tRRD ==> 5000
MIG: 13:25:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:25:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:25:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:25:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:25:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:25:53 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:25:53 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 13:25:53 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:25:53 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:25:53 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:25:53 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:25:53 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:25:53 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_FFC_C10_003
MIG: 13:25:53 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 13:25:53 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_114_139_138_137_136_135_134_133_132_131_125_128_127_126_12B
MIG: 13:25:53 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12A_129_124
MIG: 13:25:53 :  Invalid Param: DDR3_CAS_MAP ==> 12'h122
MIG: 13:25:53 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:25:53 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_11B
MIG: 13:25:53 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_11A
MIG: 13:25:53 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_100
MIG: 13:25:53 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:25:53 :  Invalid Param: DDR3_RAS_MAP ==> 12'h123
MIG: 13:25:53 :  Invalid Param: DDR3_WE_MAP ==> 12'h101
MIG: 13:25:53 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 13:25:53 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h031_032_033_034_035_036_037_038
MIG: 13:25:53 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_022_023_024_025_026_027_028
MIG: 13:25:53 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_012_013_014_015_016_017_018
MIG: 13:25:53 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 13:25:53 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_009_019_029_039
MIG: 13:25:53 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:25:53 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:25:53 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:25:53 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:25:53 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:25:53 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 13:25:53 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 13:25:53 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:25:53 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:25:53 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:25:53 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:25:53 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:25:53 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:25:53 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:25:53 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:25:53 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:25:53 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:25:53 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:25:53 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:25:53 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:25:53 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:25:53 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:25:53 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:25:53 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:25:53 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:25:53 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:25:53 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:25:53 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:25:53 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:25:53 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:25:53 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:25:53 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:25:53 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:25:53 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:25:53 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:25:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:25:53 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:25:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:25:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:25:53 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:25:53 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:25:53 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:25:53 : 
MIG: 13:25:53 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:25:53 : 
MIG: 13:25:53 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:25:53 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:25:53 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:25:53 : 
MIG: 13:25:53 : 
MIG: 13:25:53 : 
MIG: 13:25:53 : Same Interface
MIG: 13:25:56 : xml_input_file: board.prj
MIG: 13:25:56 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:25:56 : In updateAllModelParams
MIG: 13:25:56 : XGUI hdlLanguage: Verilog
MIG: 13:25:56 : xgui vivado_mode: xpg_bd
MIG: 13:25:56 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:25:56 : Reading C:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:25:57 : 
MIG: 13:25:57 : Inside fn mem: DDR3
MIG: 13:25:57 : QDRII+ Inside fn ui: 100000000
MIG: 13:25:57 : cntrl:  memtype: DDR3
MIG: 13:25:57 : 
MIG: 13:25:57 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:25:57 : 
MIG: 13:25:57 : 
MIG: 13:25:57 : 
MIG: 13:25:57 : 
MIG: 13:25:57 :  polarity_value: 1
MIG: 13:25:57 : 
MIG: 13:25:57 : 
MIG: 13:25:57 : cntrl:  memtype: DDR3
MIG: 13:25:57 : 
MIG: 13:25:57 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:25:57 : 
MIG: 13:25:57 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:25:57 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:25:57 : 
MIG: 13:25:57 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:25:57 : 
MIG: 13:25:57 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:25:57 : 
MIG: 13:25:58 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:25:58 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:25:58 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:25:58 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:25:58 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: ECC ==> OFF
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:25:58 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:25:58 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:25:58 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:25:58 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:25:58 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:25:58 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:25:58 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:25:58 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:25:58 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 13:25:58 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:25:58 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:25:58 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:25:58 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:25:58 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:25:58 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:25:58 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:25:58 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:25:58 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:25:58 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:25:58 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:25:58 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:25:58 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:25:58 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:25:58 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:25:58 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:25:58 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 13:25:58 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:25:58 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:25:58 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:25:58 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:25:58 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:25:58 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:25:58 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:25:58 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:25:58 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 13:25:58 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 13:25:58 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 13:25:58 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:25:58 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:25:58 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 13:25:58 :  Invalid Param: DDR3_tRRD ==> 5000
MIG: 13:25:58 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:25:58 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:25:58 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:25:58 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:25:58 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:25:58 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:25:58 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 13:25:58 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:25:58 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:25:58 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:25:58 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:25:58 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:25:58 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_FFC_C10_003
MIG: 13:25:58 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 13:25:58 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_114_139_138_137_136_135_134_133_132_131_125_128_127_126_12B
MIG: 13:25:58 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12A_129_124
MIG: 13:25:58 :  Invalid Param: DDR3_CAS_MAP ==> 12'h122
MIG: 13:25:58 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:25:58 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_11B
MIG: 13:25:58 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_11A
MIG: 13:25:58 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_100
MIG: 13:25:58 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:25:58 :  Invalid Param: DDR3_RAS_MAP ==> 12'h123
MIG: 13:25:58 :  Invalid Param: DDR3_WE_MAP ==> 12'h101
MIG: 13:25:58 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 13:25:58 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h031_032_033_034_035_036_037_038
MIG: 13:25:58 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_022_023_024_025_026_027_028
MIG: 13:25:58 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_012_013_014_015_016_017_018
MIG: 13:25:58 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 13:25:58 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_009_019_029_039
MIG: 13:25:58 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:25:58 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:25:58 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:25:58 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:25:58 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:25:58 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 13:25:58 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 13:25:58 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:25:58 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:25:58 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:25:58 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:25:58 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:25:58 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:25:58 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:25:58 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:25:58 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:25:58 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:25:58 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:25:58 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:25:58 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:25:58 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:25:58 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:25:58 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:25:58 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:25:58 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:25:58 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:25:58 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:25:58 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:25:58 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:25:58 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:25:58 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:25:58 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:25:58 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:25:58 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:25:58 : 2
MIG: 13:25:58 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:25:58 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:25:58 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:25:58 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:25:58 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:25:58 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:25:58 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:25:58 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:25:58 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:25:58 : 
MIG: 13:25:58 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:25:58 : 
MIG: 13:25:58 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:25:58 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:25:58 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:25:58 : 
MIG: 13:25:58 : 
MIG: 13:25:58 : 
MIG: 13:25:58 : Same Interface
MIG: 13:25:58 : xml_input_file: board.prj
MIG: 13:25:58 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/Genesys2/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:30:23 : xml_input_file: board.prj
MIG: 13:30:23 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:30:23 : xml_input_file: board.prj
MIG: 13:30:23 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:30:23 : xml_input_file: board.prj
MIG: 13:30:23 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:30:23 : In updateAllModelParams
MIG: 13:30:23 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:30:23 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 13:30:23 : ################# RUNNING MIG BATCH ###################
MIG: 13:30:23 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:30:23 : synp_flow:  -- synthesis_mode: Other
MIG: 13:30:23 : outputDirectory: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:30:23 : vivado_mode: xpg_bd
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 1
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 : isPortInterface: 0
MIG: 13:30:23 :  locked false  
MIG: 13:30:23 : HDL Language: Verilog
MIG: 13:30:23 : compInfo: true
MIG: 13:30:23 : Vivado Options xc7k325t ffg900 -2
MIG: 13:30:23 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:30:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:30:23 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:30:23 : I am in catch area
MIG: 13:30:23 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:30:34 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:30:34 : Component_Name: design_1_mig_7series_0_0
MIG: 13:30:34 : Moving design_1_mig_7series_0_0 ...
MIG: 13:30:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:30:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:30:34 : XGUI hdlLanguage: Verilog
MIG: 13:30:34 : xgui vivado_mode: xpg_bd
MIG: 13:30:34 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:30:34 : Reading C:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:30:35 : 1
MIG: 13:30:35 : Inside fn mem: DDR3
MIG: 13:30:35 : detect_uiclk: 100000000
MIG: 13:30:35 : cntrl:  memtype: DDR3
MIG: 13:30:35 : 800
MIG: 13:30:35 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:30:35 : 
MIG: 13:30:35 : 1
MIG: 13:30:35 : 100000000
MIG: 13:30:35 : 
MIG: 13:30:35 :  polarity_value: 1
MIG: 13:30:35 : 
MIG: 13:30:35 : 
MIG: 13:30:35 : cntrl:  memtype: DDR3
MIG: 13:30:35 : 
MIG: 13:30:35 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:30:35 : 
MIG: 13:30:35 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:30:35 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:30:35 : 
MIG: 13:30:35 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:30:35 : 
MIG: 13:30:35 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:30:35 : 
MIG: 13:30:35 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:30:35 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:30:35 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:30:35 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:30:35 : 4
MIG: 13:30:35 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:30:35 : 32
MIG: 13:30:35 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:30:35 : 4
MIG: 13:30:35 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:30:35 : 2
MIG: 13:30:35 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:30:35 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:30:35 : 
MIG: 13:30:35 :  Valid Param: ECC ==> OFF
MIG: 13:30:35 : 32
MIG: 13:30:35 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:30:35 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:30:35 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:30:35 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:30:35 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:30:35 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:30:35 : 
MIG: 13:30:35 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:30:35 : 15
MIG: 13:30:35 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:30:35 : 29
MIG: 13:30:35 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:30:35 : 
MIG: 13:30:35 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:30:35 : 
MIG: 13:30:35 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:30:35 : 
MIG: 13:30:35 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:30:35 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:30:35 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:30:35 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:30:35 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 13:30:35 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:30:35 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:30:35 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:30:35 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:30:35 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:30:35 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:30:35 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:30:35 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:30:35 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:30:35 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:30:35 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:30:35 : 
MIG: 13:30:35 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:30:35 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:30:35 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:30:35 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:30:35 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:30:35 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:30:35 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 315.0
MIG: 13:30:35 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 13:30:35 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:30:35 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:30:35 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:30:35 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:30:35 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:30:35 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:30:35 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:30:35 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 13:30:35 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 13:30:35 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 13:30:35 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:30:35 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:30:35 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 13:30:35 :  Invalid Param: DDR3_tRRD ==> 5000
MIG: 13:30:35 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:30:35 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:30:35 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:30:35 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:30:35 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:30:35 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:30:35 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 13:30:35 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:30:35 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:30:35 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:30:35 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:30:35 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:30:35 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_FFC_C10_003
MIG: 13:30:35 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 13:30:35 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_114_139_138_137_136_135_134_133_132_131_125_128_127_126_12B
MIG: 13:30:35 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12A_129_124
MIG: 13:30:35 :  Invalid Param: DDR3_CAS_MAP ==> 12'h122
MIG: 13:30:35 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:30:35 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_11B
MIG: 13:30:35 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_11A
MIG: 13:30:35 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_100
MIG: 13:30:35 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:30:35 :  Invalid Param: DDR3_RAS_MAP ==> 12'h123
MIG: 13:30:35 :  Invalid Param: DDR3_WE_MAP ==> 12'h101
MIG: 13:30:35 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 13:30:35 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h031_032_033_034_035_036_037_038
MIG: 13:30:35 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_022_023_024_025_026_027_028
MIG: 13:30:35 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_012_013_014_015_016_017_018
MIG: 13:30:35 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 13:30:35 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_009_019_029_039
MIG: 13:30:35 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:30:35 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:30:35 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:30:35 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:30:35 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:30:35 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 13:30:35 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 13:30:35 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:30:35 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:30:35 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:30:35 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:30:35 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:30:35 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:30:35 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:30:35 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:30:35 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:30:35 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:30:35 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:30:35 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:30:35 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:30:35 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:30:35 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:30:35 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:30:35 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:30:35 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:30:35 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:30:35 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:30:35 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:30:35 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:30:35 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:30:35 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:30:35 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:30:35 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:30:35 : 4
MIG: 13:30:35 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:30:35 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:30:35 : 
MIG: 13:30:35 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:30:35 : 3
MIG: 13:30:35 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:30:35 : 1073741824
MIG: 13:30:35 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:30:35 : 30
MIG: 13:30:35 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:30:35 : 256
MIG: 13:30:35 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:30:35 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:30:35 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:30:35 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:30:35 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:30:35 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:30:35 : 
MIG: 13:30:35 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:30:35 : 
MIG: 13:30:35 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:30:35 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:30:35 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:30:35 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:30:35 : 
MIG: 13:30:35 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:30:35 : 
MIG: 13:30:35 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:30:35 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:30:35 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:30:35 : 
MIG: 13:30:35 : NONE
MIG: 13:30:35 : 
MIG: 13:30:35 : Same Interface
MIG: 13:30:36 : xml_input_file: board.prj
MIG: 13:30:36 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:30:36 : In updateAllModelParams
MIG: 13:30:36 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:30:36 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 13:30:36 : ################# RUNNING MIG BATCH ###################
MIG: 13:30:36 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:30:36 : synp_flow:  -- synthesis_mode: Other
MIG: 13:30:36 : outputDirectory: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:30:36 : vivado_mode: xpg_bd
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:36 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 1
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 : isPortInterface: 0
MIG: 13:30:37 :  locked false  
MIG: 13:30:37 : HDL Language: Verilog
MIG: 13:30:37 : compInfo: true
MIG: 13:30:37 : Vivado Options xc7k325t ffg900 -2
MIG: 13:30:37 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:30:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:30:37 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:30:37 : I am in catch area
MIG: 13:30:37 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:30:46 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:30:46 : Component_Name: design_1_mig_7series_0_0
MIG: 13:30:46 : Moving design_1_mig_7series_0_0 ...
MIG: 13:30:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:30:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:30:46 : XGUI hdlLanguage: Verilog
MIG: 13:30:46 : xgui vivado_mode: xpg_bd
MIG: 13:30:46 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:30:46 : Reading C:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:30:47 : 
MIG: 13:30:47 : Inside fn mem: DDR3
MIG: 13:30:47 : detect_uiclk: 100000000
MIG: 13:30:47 : cntrl:  memtype: DDR3
MIG: 13:30:47 : 
MIG: 13:30:47 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:30:47 : 
MIG: 13:30:47 : 
MIG: 13:30:47 : 
MIG: 13:30:47 : 
MIG: 13:30:47 :  polarity_value: 1
MIG: 13:30:47 : 
MIG: 13:30:47 : 
MIG: 13:30:47 : cntrl:  memtype: DDR3
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:30:47 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:30:47 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:30:47 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:30:47 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:30:47 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: ECC ==> OFF
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:30:47 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:30:47 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:30:47 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:30:47 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:30:47 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:30:47 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:30:47 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:30:47 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:30:47 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 13:30:47 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:30:47 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:30:47 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:30:47 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:30:47 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:30:47 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:30:47 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:30:47 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:30:47 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:30:47 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:30:47 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:30:47 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:30:47 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:30:47 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:30:47 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:30:47 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:30:47 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 315.0
MIG: 13:30:47 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 13:30:47 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:30:47 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:30:47 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:30:47 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:30:47 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:30:47 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:30:47 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:30:47 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 13:30:47 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 13:30:47 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 13:30:47 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:30:47 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:30:47 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 13:30:47 :  Invalid Param: DDR3_tRRD ==> 5000
MIG: 13:30:47 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:30:47 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:30:47 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:30:47 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:30:47 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:30:47 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:30:47 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 13:30:47 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:30:47 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:30:47 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:30:47 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:30:47 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:30:47 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_FFC_C10_003
MIG: 13:30:47 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 13:30:47 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_114_139_138_137_136_135_134_133_132_131_125_128_127_126_12B
MIG: 13:30:47 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12A_129_124
MIG: 13:30:47 :  Invalid Param: DDR3_CAS_MAP ==> 12'h122
MIG: 13:30:47 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:30:47 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_11B
MIG: 13:30:47 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_11A
MIG: 13:30:47 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_100
MIG: 13:30:47 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:30:47 :  Invalid Param: DDR3_RAS_MAP ==> 12'h123
MIG: 13:30:47 :  Invalid Param: DDR3_WE_MAP ==> 12'h101
MIG: 13:30:47 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 13:30:47 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h031_032_033_034_035_036_037_038
MIG: 13:30:47 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_022_023_024_025_026_027_028
MIG: 13:30:47 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_012_013_014_015_016_017_018
MIG: 13:30:47 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 13:30:47 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_009_019_029_039
MIG: 13:30:47 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:30:47 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:30:47 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:30:47 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:30:47 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:30:47 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 13:30:47 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 13:30:47 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:30:47 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:30:47 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:30:47 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:30:47 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:30:47 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:30:47 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:30:47 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:30:47 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:30:47 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:30:47 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:30:47 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:30:47 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:30:47 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:30:47 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:30:47 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:30:47 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:30:47 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:30:47 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:30:47 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:30:47 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:30:47 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:30:47 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:30:47 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:30:47 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:30:47 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:30:47 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:30:47 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:30:47 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:30:47 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:30:47 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:30:47 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:30:47 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:30:47 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:30:47 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:30:47 : 
MIG: 13:30:47 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:30:47 : 
MIG: 13:30:47 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:30:47 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:30:47 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:30:47 : 
MIG: 13:30:47 : 
MIG: 13:30:47 : 
MIG: 13:30:47 : Same Interface
MIG: 13:30:57 : xml_input_file: board.prj
MIG: 13:30:57 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:30:57 : In updateAllModelParams
MIG: 13:30:57 : XGUI hdlLanguage: Verilog
MIG: 13:30:57 : xgui vivado_mode: xpg_bd
MIG: 13:30:57 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:30:57 : Reading C:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:30:58 : 
MIG: 13:30:58 : Inside fn mem: DDR3
MIG: 13:30:58 : detect_uiclk: 100000000
MIG: 13:30:58 : cntrl:  memtype: DDR3
MIG: 13:30:58 : 
MIG: 13:30:58 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:30:58 : 
MIG: 13:30:58 : 
MIG: 13:30:58 : 
MIG: 13:30:58 : 
MIG: 13:30:58 :  polarity_value: 1
MIG: 13:30:58 : 
MIG: 13:30:58 : 
MIG: 13:30:58 : cntrl:  memtype: DDR3
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:30:58 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:30:58 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:30:58 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:30:58 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:30:58 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: ECC ==> OFF
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:30:58 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:30:58 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:30:58 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:30:58 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:30:58 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:30:58 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:30:58 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:30:58 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:30:58 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 13:30:58 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:30:58 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:30:58 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:30:58 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:30:58 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:30:58 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:30:58 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:30:58 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:30:58 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:30:58 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:30:58 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:30:58 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:30:58 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:30:58 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:30:58 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:30:58 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:30:58 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 315.0
MIG: 13:30:58 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 13:30:58 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:30:58 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:30:58 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:30:58 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:30:58 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:30:58 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:30:58 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:30:58 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 13:30:58 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 13:30:58 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 13:30:58 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:30:58 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:30:58 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 13:30:58 :  Invalid Param: DDR3_tRRD ==> 5000
MIG: 13:30:58 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:30:58 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:30:58 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:30:58 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:30:58 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:30:58 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:30:58 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 13:30:58 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:30:58 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:30:58 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:30:58 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:30:58 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:30:58 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_FFC_C10_003
MIG: 13:30:58 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 13:30:58 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_114_139_138_137_136_135_134_133_132_131_125_128_127_126_12B
MIG: 13:30:58 :  Invalid Param: DDR3_BANK_MAP ==> 36'h12A_129_124
MIG: 13:30:58 :  Invalid Param: DDR3_CAS_MAP ==> 12'h122
MIG: 13:30:58 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:30:58 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_11B
MIG: 13:30:58 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_11A
MIG: 13:30:58 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_100
MIG: 13:30:58 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:30:58 :  Invalid Param: DDR3_RAS_MAP ==> 12'h123
MIG: 13:30:58 :  Invalid Param: DDR3_WE_MAP ==> 12'h101
MIG: 13:30:58 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 13:30:58 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h031_032_033_034_035_036_037_038
MIG: 13:30:58 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_022_023_024_025_026_027_028
MIG: 13:30:58 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_012_013_014_015_016_017_018
MIG: 13:30:58 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 13:30:58 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_009_019_029_039
MIG: 13:30:58 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:30:58 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:30:58 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:30:58 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:30:58 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:30:58 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 13:30:58 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 13:30:58 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:30:58 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:30:58 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:30:58 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:30:58 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:30:58 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:30:58 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:30:58 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:30:58 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:30:58 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:30:58 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:30:58 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:30:58 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:30:58 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:30:58 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:30:58 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:30:58 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:30:58 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:30:58 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:30:58 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:30:58 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:30:58 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:30:58 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:30:58 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:30:58 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:30:58 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:30:58 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:30:58 : 2
MIG: 13:30:58 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:30:58 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:30:58 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:30:58 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:30:58 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:30:58 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:30:58 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:30:58 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:30:58 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:30:58 : 
MIG: 13:30:58 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:30:58 : 
MIG: 13:30:58 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:30:58 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:30:58 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:30:58 : 
MIG: 13:30:58 : 
MIG: 13:30:58 : 
MIG: 13:30:58 : Same Interface
MIG: 13:30:58 : xml_input_file: board.prj
MIG: 13:30:58 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:07 : Running synthesis.xit
MIG: 13:31:07 : ################# RUNNING MIG BATCH ###################
MIG: 13:31:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:31:07 : synp_flow:  -- synthesis_mode: Other
MIG: 13:31:07 : outputDirectory: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:31:07 : vivado_mode: xpg_bd
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 1
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 : isPortInterface: 0
MIG: 13:31:08 :  locked false  
MIG: 13:31:08 : HDL Language: Verilog
MIG: 13:31:08 : compInfo: false
MIG: 13:31:08 : Vivado Options xc7k325t ffg900 -2
MIG: 13:31:08 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:31:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:31:08 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:31:08 : I am in catch area
MIG: 13:31:08 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:31:17 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:17 : Component_Name: design_1_mig_7series_0_0
MIG: 13:31:17 : Moving design_1_mig_7series_0_0 ...
MIG: 13:31:17 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:31:17 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:31:17 : Running vhdl_synth_rpr.xit
MIG: 13:31:17 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:31:17 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 13:31:17 : ################# RUNNING MIG BATCH ###################
MIG: 13:31:17 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:31:17 : synp_flow:  -- synthesis_mode: Other
MIG: 13:31:17 : outputDirectory: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:31:17 : vivado_mode: xpg_bd
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:17 : isPortInterface: 1
MIG: 13:31:17 : isPortInterface: 0
MIG: 13:31:18 : isPortInterface: 0
MIG: 13:31:18 : isPortInterface: 0
MIG: 13:31:18 : isPortInterface: 0
MIG: 13:31:18 : isPortInterface: 0
MIG: 13:31:18 : isPortInterface: 0
MIG: 13:31:18 : isPortInterface: 0
MIG: 13:31:18 : isPortInterface: 0
MIG: 13:31:18 : isPortInterface: 0
MIG: 13:31:18 : isPortInterface: 0
MIG: 13:31:18 :  locked false  
MIG: 13:31:18 : HDL Language: Verilog
MIG: 13:31:18 : compInfo: false
MIG: 13:31:18 : Vivado Options xc7k325t ffg900 -2
MIG: 13:31:18 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:31:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:31:18 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:31:18 : I am in catch area
MIG: 13:31:18 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:31:26 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:26 : Component_Name: design_1_mig_7series_0_0
MIG: 13:31:26 : Moving design_1_mig_7series_0_0 ...
MIG: 13:31:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:31:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:31:27 : Running simulation.xit
MIG: 13:31:27 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:31:27 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 13:31:27 : ################# RUNNING MIG BATCH ###################
MIG: 13:31:27 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:31:27 : synp_flow:  -- synthesis_mode: Other
MIG: 13:31:27 : outputDirectory: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:31:27 : vivado_mode: xpg_bd
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 1
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 : isPortInterface: 0
MIG: 13:31:27 :  locked false  
MIG: 13:31:27 : HDL Language: Verilog
MIG: 13:31:27 : compInfo: false
MIG: 13:31:27 : Vivado Options xc7k325t ffg900 -2
MIG: 13:31:27 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:31:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:31:27 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:31:27 : I am in catch area
MIG: 13:31:27 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:31:36 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:36 : Component_Name: design_1_mig_7series_0_0
MIG: 13:31:36 : Moving design_1_mig_7series_0_0 ...
MIG: 13:31:36 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:31:36 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:31:36 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:31:36 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:31:36 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 13:31:36 : ################# RUNNING MIG BATCH ###################
MIG: 13:31:36 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:31:36 : synp_flow:  -- synthesis_mode: Other
MIG: 13:31:36 : outputDirectory: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:31:36 : vivado_mode: xpg_bd
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:36 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 1
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 : isPortInterface: 0
MIG: 13:31:37 :  locked false  
MIG: 13:31:37 : HDL Language: Verilog
MIG: 13:31:37 : compInfo: false
MIG: 13:31:37 : Vivado Options xc7k325t ffg900 -2
MIG: 13:31:37 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:31:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:31:37 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:31:37 : I am in catch area
MIG: 13:31:37 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:31:45 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:45 : Component_Name: design_1_mig_7series_0_0
MIG: 13:31:45 : Moving design_1_mig_7series_0_0 ...
MIG: 13:31:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:31:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:31:46 : Running implementation.xit
MIG: 13:31:46 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:31:46 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 13:31:46 : ################# RUNNING MIG BATCH ###################
MIG: 13:31:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:31:46 : synp_flow:  -- synthesis_mode: Other
MIG: 13:31:46 : outputDirectory: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:31:46 : vivado_mode: xpg_bd
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 1
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 : isPortInterface: 0
MIG: 13:31:46 :  locked false  
MIG: 13:31:46 : HDL Language: Verilog
MIG: 13:31:46 : compInfo: false
MIG: 13:31:46 : Vivado Options xc7k325t ffg900 -2
MIG: 13:31:46 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:31:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:31:46 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:31:46 : I am in catch area
MIG: 13:31:46 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:31:55 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/Genesys-2-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:55 : Component_Name: design_1_mig_7series_0_0
MIG: 13:31:55 : Moving design_1_mig_7series_0_0 ...
MIG: 13:31:55 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:31:55 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
