module tb();

reg [7:0] main_memory [0:4095];
wire reg_wr, mem_wr, mem_rd;
reg [31:0] memdata;
integer i,j;
initial begin
  $readmemh("main_memory.txt",main_memory,0,4095);
  $display(main_memory[4]);
  $display(main_memory[28]);
  /*repeat(6) begin
   memdata 
  end*/
  $finish();
end



endmodule
