--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf constraints.ucf

Design file:              mips.ncd
Physical constraint file: mips.pcf
Device,package,speed:     xc6slx100,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32478531852 paths analyzed, 8401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.354ns.
--------------------------------------------------------------------------------

Paths for end point cpu/pc/saved_pc_8 (SLICE_X51Y119.B3), 134715577 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/d_im/data_27_2 (FF)
  Destination:          cpu/pc/saved_pc_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      27.276ns (Levels of Logic = 15)
  Clock Path Skew:      -0.043ns (0.810 - 0.853)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/d_im/data_27_2 to cpu/pc/saved_pc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y97.BQ      Tcko                  0.525   cpu/d_im/data_27_3
                                                       cpu/d_im/data_27_2
    SLICE_X52Y102.B3     net (fanout=7)        1.464   cpu/d_im/data_27_2
    SLICE_X52Y102.B      Tilo                  0.254   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
                                                       cpu/control/_dkind/instr[31]_rs_zero_AND_33_o11
    SLICE_X53Y96.A1      net (fanout=3)        1.001   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
    SLICE_X53Y96.A       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result34
    SLICE_X53Y96.B3      net (fanout=1)        1.332   cpu/control/_dkind/Mmux_result33
    SLICE_X53Y96.B       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result35
    SLICE_X51Y105.A1     net (fanout=1)        1.503   cpu/control/_dkind/Mmux_result34
    SLICE_X51Y105.A      Tilo                  0.259   N1406
                                                       cpu/control/_dkind/Mmux_result37
    SLICE_X51Y105.B6     net (fanout=7)        0.158   cpu/control/dkind<2>
    SLICE_X51Y105.B      Tilo                  0.259   N1406
                                                       cpu/control/Mmux_cw_f_npc_jump_mode_orig421
    SLICE_X44Y117.A3     net (fanout=3)        1.774   cpu/control/Mmux_cw_f_npc_jump_mode_orig42
    SLICE_X44Y117.A      Tilo                  0.254   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_8
                                                       cpu/control/Mmux_d_reg2111
    SLICE_X20Y153.B6     net (fanout=250)      5.209   cpu/control/Mmux_d_reg211
    SLICE_X20Y153.B      Tilo                  0.254   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_1013
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_1014
    SLICE_X22Y149.D1     net (fanout=1)        1.049   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_1014
    SLICE_X22Y149.CMUX   Topdc                 0.402   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_844
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_13_F
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_13
    SLICE_X52Y140.A5     net (fanout=1)        2.520   cpu/rf/read_addr2[4]_registers[31][31]_wide_mux_44_OUT<22>
    SLICE_X52Y140.A      Tilo                  0.254   cpu/e_reg2/data<23>
                                                       cpu/Mmux_d_rf_read_result2303
    SLICE_X52Y140.B6     net (fanout=1)        0.143   cpu/Mmux_d_rf_read_result2302
    SLICE_X52Y140.B      Tilo                  0.254   cpu/e_reg2/data<23>
                                                       cpu/Mmux_d_rf_read_result2304
    SLICE_X44Y131.D5     net (fanout=6)        2.198   cpu/d_rf_read_result2<22>
    SLICE_X44Y131.COUT   Topcyd                0.343   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_lutdi11
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
    SLICE_X44Y132.CIN    net (fanout=1)        0.003   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
    SLICE_X44Y132.DMUX   Tcind                 0.305   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
    SLICE_X47Y123.A4     net (fanout=5)        1.403   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
    SLICE_X47Y123.A      Tilo                  0.259   cpu/npc/Mmux_next_pc10231
                                                       cpu/npc/Mmux_next_pc10011_1
    SLICE_X51Y119.A6     net (fanout=15)       1.639   cpu/npc/Mmux_next_pc10011
    SLICE_X51Y119.A      Tilo                  0.259   cpu/pc/saved_pc<9>
                                                       cpu/npc/Mmux_next_pc1223
    SLICE_X51Y119.B3     net (fanout=1)        1.108   cpu/npc/Mmux_next_pc1222
    SLICE_X51Y119.CLK    Tas                   0.373   cpu/pc/saved_pc<9>
                                                       cpu/npc/Mmux_next_pc1224
                                                       cpu/pc/saved_pc_8
    -------------------------------------------------  ---------------------------
    Total                                     27.276ns (4.772ns logic, 22.504ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/d_im/data_27_2 (FF)
  Destination:          cpu/pc/saved_pc_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      27.261ns (Levels of Logic = 16)
  Clock Path Skew:      -0.043ns (0.810 - 0.853)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/d_im/data_27_2 to cpu/pc/saved_pc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y97.BQ      Tcko                  0.525   cpu/d_im/data_27_3
                                                       cpu/d_im/data_27_2
    SLICE_X52Y102.B3     net (fanout=7)        1.464   cpu/d_im/data_27_2
    SLICE_X52Y102.B      Tilo                  0.254   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
                                                       cpu/control/_dkind/instr[31]_rs_zero_AND_33_o11
    SLICE_X53Y96.A1      net (fanout=3)        1.001   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
    SLICE_X53Y96.A       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result34
    SLICE_X53Y96.B3      net (fanout=1)        1.332   cpu/control/_dkind/Mmux_result33
    SLICE_X53Y96.B       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result35
    SLICE_X51Y105.A1     net (fanout=1)        1.503   cpu/control/_dkind/Mmux_result34
    SLICE_X51Y105.A      Tilo                  0.259   N1406
                                                       cpu/control/_dkind/Mmux_result37
    SLICE_X51Y105.B6     net (fanout=7)        0.158   cpu/control/dkind<2>
    SLICE_X51Y105.B      Tilo                  0.259   N1406
                                                       cpu/control/Mmux_cw_f_npc_jump_mode_orig421
    SLICE_X44Y117.A3     net (fanout=3)        1.774   cpu/control/Mmux_cw_f_npc_jump_mode_orig42
    SLICE_X44Y117.A      Tilo                  0.254   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_8
                                                       cpu/control/Mmux_d_reg2111
    SLICE_X4Y139.C1      net (fanout=250)      4.998   cpu/control/Mmux_d_reg211
    SLICE_X4Y139.C       Tilo                  0.255   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_818
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_818
    SLICE_X8Y139.C6      net (fanout=1)        0.687   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_818
    SLICE_X8Y139.CMUX    Tilo                  0.430   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_820
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_5_G
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_5
    SLICE_X46Y127.C3     net (fanout=1)        3.354   cpu/rf/read_addr2[4]_registers[31][31]_wide_mux_44_OUT<15>
    SLICE_X46Y127.C      Tilo                  0.235   cpu/control/forward/Mmux_cw_fm_d2323
                                                       cpu/Mmux_d_rf_read_result2143
    SLICE_X45Y132.D4     net (fanout=1)        1.320   cpu/Mmux_d_rf_read_result2142
    SLICE_X45Y132.D      Tilo                  0.259   cpu/e_reg2/data<15>
                                                       cpu/Mmux_d_rf_read_result2144
    SLICE_X44Y130.D5     net (fanout=6)        0.634   cpu/d_rf_read_result2<15>
    SLICE_X44Y130.COUT   Topcyd                0.343   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<7>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_lutdi7
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<7>
    SLICE_X44Y131.CIN    net (fanout=1)        0.003   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<7>
    SLICE_X44Y131.COUT   Tbyp                  0.093   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
    SLICE_X44Y132.CIN    net (fanout=1)        0.003   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
    SLICE_X44Y132.DMUX   Tcind                 0.305   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
    SLICE_X47Y123.A4     net (fanout=5)        1.403   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
    SLICE_X47Y123.A      Tilo                  0.259   cpu/npc/Mmux_next_pc10231
                                                       cpu/npc/Mmux_next_pc10011_1
    SLICE_X51Y119.A6     net (fanout=15)       1.639   cpu/npc/Mmux_next_pc10011
    SLICE_X51Y119.A      Tilo                  0.259   cpu/pc/saved_pc<9>
                                                       cpu/npc/Mmux_next_pc1223
    SLICE_X51Y119.B3     net (fanout=1)        1.108   cpu/npc/Mmux_next_pc1222
    SLICE_X51Y119.CLK    Tas                   0.373   cpu/pc/saved_pc<9>
                                                       cpu/npc/Mmux_next_pc1224
                                                       cpu/pc/saved_pc_8
    -------------------------------------------------  ---------------------------
    Total                                     27.261ns (4.880ns logic, 22.381ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/d_im/data_27_2 (FF)
  Destination:          cpu/pc/saved_pc_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      27.245ns (Levels of Logic = 15)
  Clock Path Skew:      -0.043ns (0.810 - 0.853)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/d_im/data_27_2 to cpu/pc/saved_pc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y97.BQ      Tcko                  0.525   cpu/d_im/data_27_3
                                                       cpu/d_im/data_27_2
    SLICE_X52Y102.B3     net (fanout=7)        1.464   cpu/d_im/data_27_2
    SLICE_X52Y102.B      Tilo                  0.254   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
                                                       cpu/control/_dkind/instr[31]_rs_zero_AND_33_o11
    SLICE_X53Y96.A1      net (fanout=3)        1.001   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
    SLICE_X53Y96.A       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result34
    SLICE_X53Y96.B3      net (fanout=1)        1.332   cpu/control/_dkind/Mmux_result33
    SLICE_X53Y96.B       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result35
    SLICE_X51Y105.A1     net (fanout=1)        1.503   cpu/control/_dkind/Mmux_result34
    SLICE_X51Y105.A      Tilo                  0.259   N1406
                                                       cpu/control/_dkind/Mmux_result37
    SLICE_X51Y105.B6     net (fanout=7)        0.158   cpu/control/dkind<2>
    SLICE_X51Y105.B      Tilo                  0.259   N1406
                                                       cpu/control/Mmux_cw_f_npc_jump_mode_orig421
    SLICE_X44Y117.A3     net (fanout=3)        1.774   cpu/control/Mmux_cw_f_npc_jump_mode_orig42
    SLICE_X44Y117.A      Tilo                  0.254   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_8
                                                       cpu/control/Mmux_d_reg2111
    SLICE_X20Y153.B6     net (fanout=250)      5.209   cpu/control/Mmux_d_reg211
    SLICE_X20Y153.B      Tilo                  0.254   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_1013
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_1014
    SLICE_X22Y149.D1     net (fanout=1)        1.049   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_1014
    SLICE_X22Y149.CMUX   Topdc                 0.402   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_844
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_13_F
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_13
    SLICE_X52Y140.A5     net (fanout=1)        2.520   cpu/rf/read_addr2[4]_registers[31][31]_wide_mux_44_OUT<22>
    SLICE_X52Y140.A      Tilo                  0.254   cpu/e_reg2/data<23>
                                                       cpu/Mmux_d_rf_read_result2303
    SLICE_X52Y140.B6     net (fanout=1)        0.143   cpu/Mmux_d_rf_read_result2302
    SLICE_X52Y140.B      Tilo                  0.254   cpu/e_reg2/data<23>
                                                       cpu/Mmux_d_rf_read_result2304
    SLICE_X44Y131.D5     net (fanout=6)        2.198   cpu/d_rf_read_result2<22>
    SLICE_X44Y131.COUT   Topcyd                0.312   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_lut<11>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
    SLICE_X44Y132.CIN    net (fanout=1)        0.003   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
    SLICE_X44Y132.DMUX   Tcind                 0.305   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
    SLICE_X47Y123.A4     net (fanout=5)        1.403   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
    SLICE_X47Y123.A      Tilo                  0.259   cpu/npc/Mmux_next_pc10231
                                                       cpu/npc/Mmux_next_pc10011_1
    SLICE_X51Y119.A6     net (fanout=15)       1.639   cpu/npc/Mmux_next_pc10011
    SLICE_X51Y119.A      Tilo                  0.259   cpu/pc/saved_pc<9>
                                                       cpu/npc/Mmux_next_pc1223
    SLICE_X51Y119.B3     net (fanout=1)        1.108   cpu/npc/Mmux_next_pc1222
    SLICE_X51Y119.CLK    Tas                   0.373   cpu/pc/saved_pc<9>
                                                       cpu/npc/Mmux_next_pc1224
                                                       cpu/pc/saved_pc_8
    -------------------------------------------------  ---------------------------
    Total                                     27.245ns (4.741ns logic, 22.504ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point cpu/pc/saved_pc_6 (SLICE_X49Y117.B5), 134715537 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/d_im/data_27_2 (FF)
  Destination:          cpu/pc/saved_pc_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      27.174ns (Levels of Logic = 15)
  Clock Path Skew:      -0.036ns (0.817 - 0.853)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/d_im/data_27_2 to cpu/pc/saved_pc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y97.BQ      Tcko                  0.525   cpu/d_im/data_27_3
                                                       cpu/d_im/data_27_2
    SLICE_X52Y102.B3     net (fanout=7)        1.464   cpu/d_im/data_27_2
    SLICE_X52Y102.B      Tilo                  0.254   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
                                                       cpu/control/_dkind/instr[31]_rs_zero_AND_33_o11
    SLICE_X53Y96.A1      net (fanout=3)        1.001   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
    SLICE_X53Y96.A       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result34
    SLICE_X53Y96.B3      net (fanout=1)        1.332   cpu/control/_dkind/Mmux_result33
    SLICE_X53Y96.B       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result35
    SLICE_X51Y105.A1     net (fanout=1)        1.503   cpu/control/_dkind/Mmux_result34
    SLICE_X51Y105.A      Tilo                  0.259   N1406
                                                       cpu/control/_dkind/Mmux_result37
    SLICE_X51Y105.B6     net (fanout=7)        0.158   cpu/control/dkind<2>
    SLICE_X51Y105.B      Tilo                  0.259   N1406
                                                       cpu/control/Mmux_cw_f_npc_jump_mode_orig421
    SLICE_X44Y117.A3     net (fanout=3)        1.774   cpu/control/Mmux_cw_f_npc_jump_mode_orig42
    SLICE_X44Y117.A      Tilo                  0.254   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_8
                                                       cpu/control/Mmux_d_reg2111
    SLICE_X20Y153.B6     net (fanout=250)      5.209   cpu/control/Mmux_d_reg211
    SLICE_X20Y153.B      Tilo                  0.254   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_1013
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_1014
    SLICE_X22Y149.D1     net (fanout=1)        1.049   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_1014
    SLICE_X22Y149.CMUX   Topdc                 0.402   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_844
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_13_F
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_13
    SLICE_X52Y140.A5     net (fanout=1)        2.520   cpu/rf/read_addr2[4]_registers[31][31]_wide_mux_44_OUT<22>
    SLICE_X52Y140.A      Tilo                  0.254   cpu/e_reg2/data<23>
                                                       cpu/Mmux_d_rf_read_result2303
    SLICE_X52Y140.B6     net (fanout=1)        0.143   cpu/Mmux_d_rf_read_result2302
    SLICE_X52Y140.B      Tilo                  0.254   cpu/e_reg2/data<23>
                                                       cpu/Mmux_d_rf_read_result2304
    SLICE_X44Y131.D5     net (fanout=6)        2.198   cpu/d_rf_read_result2<22>
    SLICE_X44Y131.COUT   Topcyd                0.343   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_lutdi11
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
    SLICE_X44Y132.CIN    net (fanout=1)        0.003   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
    SLICE_X44Y132.DMUX   Tcind                 0.305   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
    SLICE_X47Y123.A4     net (fanout=5)        1.403   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
    SLICE_X47Y123.A      Tilo                  0.259   cpu/npc/Mmux_next_pc10231
                                                       cpu/npc/Mmux_next_pc10011_1
    SLICE_X49Y117.A1     net (fanout=15)       2.205   cpu/npc/Mmux_next_pc10011
    SLICE_X49Y117.A      Tilo                  0.259   cpu/pc/saved_pc<7>
                                                       cpu/npc/Mmux_next_pc1143
    SLICE_X49Y117.B5     net (fanout=1)        0.440   cpu/npc/Mmux_next_pc1142
    SLICE_X49Y117.CLK    Tas                   0.373   cpu/pc/saved_pc<7>
                                                       cpu/npc/Mmux_next_pc1144
                                                       cpu/pc/saved_pc_6
    -------------------------------------------------  ---------------------------
    Total                                     27.174ns (4.772ns logic, 22.402ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/d_im/data_27_2 (FF)
  Destination:          cpu/pc/saved_pc_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      27.159ns (Levels of Logic = 16)
  Clock Path Skew:      -0.036ns (0.817 - 0.853)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/d_im/data_27_2 to cpu/pc/saved_pc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y97.BQ      Tcko                  0.525   cpu/d_im/data_27_3
                                                       cpu/d_im/data_27_2
    SLICE_X52Y102.B3     net (fanout=7)        1.464   cpu/d_im/data_27_2
    SLICE_X52Y102.B      Tilo                  0.254   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
                                                       cpu/control/_dkind/instr[31]_rs_zero_AND_33_o11
    SLICE_X53Y96.A1      net (fanout=3)        1.001   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
    SLICE_X53Y96.A       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result34
    SLICE_X53Y96.B3      net (fanout=1)        1.332   cpu/control/_dkind/Mmux_result33
    SLICE_X53Y96.B       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result35
    SLICE_X51Y105.A1     net (fanout=1)        1.503   cpu/control/_dkind/Mmux_result34
    SLICE_X51Y105.A      Tilo                  0.259   N1406
                                                       cpu/control/_dkind/Mmux_result37
    SLICE_X51Y105.B6     net (fanout=7)        0.158   cpu/control/dkind<2>
    SLICE_X51Y105.B      Tilo                  0.259   N1406
                                                       cpu/control/Mmux_cw_f_npc_jump_mode_orig421
    SLICE_X44Y117.A3     net (fanout=3)        1.774   cpu/control/Mmux_cw_f_npc_jump_mode_orig42
    SLICE_X44Y117.A      Tilo                  0.254   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_8
                                                       cpu/control/Mmux_d_reg2111
    SLICE_X4Y139.C1      net (fanout=250)      4.998   cpu/control/Mmux_d_reg211
    SLICE_X4Y139.C       Tilo                  0.255   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_818
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_818
    SLICE_X8Y139.C6      net (fanout=1)        0.687   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_818
    SLICE_X8Y139.CMUX    Tilo                  0.430   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_820
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_5_G
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_5
    SLICE_X46Y127.C3     net (fanout=1)        3.354   cpu/rf/read_addr2[4]_registers[31][31]_wide_mux_44_OUT<15>
    SLICE_X46Y127.C      Tilo                  0.235   cpu/control/forward/Mmux_cw_fm_d2323
                                                       cpu/Mmux_d_rf_read_result2143
    SLICE_X45Y132.D4     net (fanout=1)        1.320   cpu/Mmux_d_rf_read_result2142
    SLICE_X45Y132.D      Tilo                  0.259   cpu/e_reg2/data<15>
                                                       cpu/Mmux_d_rf_read_result2144
    SLICE_X44Y130.D5     net (fanout=6)        0.634   cpu/d_rf_read_result2<15>
    SLICE_X44Y130.COUT   Topcyd                0.343   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<7>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_lutdi7
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<7>
    SLICE_X44Y131.CIN    net (fanout=1)        0.003   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<7>
    SLICE_X44Y131.COUT   Tbyp                  0.093   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
    SLICE_X44Y132.CIN    net (fanout=1)        0.003   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
    SLICE_X44Y132.DMUX   Tcind                 0.305   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
    SLICE_X47Y123.A4     net (fanout=5)        1.403   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
    SLICE_X47Y123.A      Tilo                  0.259   cpu/npc/Mmux_next_pc10231
                                                       cpu/npc/Mmux_next_pc10011_1
    SLICE_X49Y117.A1     net (fanout=15)       2.205   cpu/npc/Mmux_next_pc10011
    SLICE_X49Y117.A      Tilo                  0.259   cpu/pc/saved_pc<7>
                                                       cpu/npc/Mmux_next_pc1143
    SLICE_X49Y117.B5     net (fanout=1)        0.440   cpu/npc/Mmux_next_pc1142
    SLICE_X49Y117.CLK    Tas                   0.373   cpu/pc/saved_pc<7>
                                                       cpu/npc/Mmux_next_pc1144
                                                       cpu/pc/saved_pc_6
    -------------------------------------------------  ---------------------------
    Total                                     27.159ns (4.880ns logic, 22.279ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/d_im/data_27_2 (FF)
  Destination:          cpu/pc/saved_pc_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      27.143ns (Levels of Logic = 15)
  Clock Path Skew:      -0.036ns (0.817 - 0.853)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/d_im/data_27_2 to cpu/pc/saved_pc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y97.BQ      Tcko                  0.525   cpu/d_im/data_27_3
                                                       cpu/d_im/data_27_2
    SLICE_X52Y102.B3     net (fanout=7)        1.464   cpu/d_im/data_27_2
    SLICE_X52Y102.B      Tilo                  0.254   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
                                                       cpu/control/_dkind/instr[31]_rs_zero_AND_33_o11
    SLICE_X53Y96.A1      net (fanout=3)        1.001   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
    SLICE_X53Y96.A       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result34
    SLICE_X53Y96.B3      net (fanout=1)        1.332   cpu/control/_dkind/Mmux_result33
    SLICE_X53Y96.B       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result35
    SLICE_X51Y105.A1     net (fanout=1)        1.503   cpu/control/_dkind/Mmux_result34
    SLICE_X51Y105.A      Tilo                  0.259   N1406
                                                       cpu/control/_dkind/Mmux_result37
    SLICE_X51Y105.B6     net (fanout=7)        0.158   cpu/control/dkind<2>
    SLICE_X51Y105.B      Tilo                  0.259   N1406
                                                       cpu/control/Mmux_cw_f_npc_jump_mode_orig421
    SLICE_X44Y117.A3     net (fanout=3)        1.774   cpu/control/Mmux_cw_f_npc_jump_mode_orig42
    SLICE_X44Y117.A      Tilo                  0.254   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_8
                                                       cpu/control/Mmux_d_reg2111
    SLICE_X20Y153.B6     net (fanout=250)      5.209   cpu/control/Mmux_d_reg211
    SLICE_X20Y153.B      Tilo                  0.254   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_1013
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_1014
    SLICE_X22Y149.D1     net (fanout=1)        1.049   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_1014
    SLICE_X22Y149.CMUX   Topdc                 0.402   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_844
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_13_F
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_13
    SLICE_X52Y140.A5     net (fanout=1)        2.520   cpu/rf/read_addr2[4]_registers[31][31]_wide_mux_44_OUT<22>
    SLICE_X52Y140.A      Tilo                  0.254   cpu/e_reg2/data<23>
                                                       cpu/Mmux_d_rf_read_result2303
    SLICE_X52Y140.B6     net (fanout=1)        0.143   cpu/Mmux_d_rf_read_result2302
    SLICE_X52Y140.B      Tilo                  0.254   cpu/e_reg2/data<23>
                                                       cpu/Mmux_d_rf_read_result2304
    SLICE_X44Y131.D5     net (fanout=6)        2.198   cpu/d_rf_read_result2<22>
    SLICE_X44Y131.COUT   Topcyd                0.312   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_lut<11>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
    SLICE_X44Y132.CIN    net (fanout=1)        0.003   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<11>
    SLICE_X44Y132.DMUX   Tcind                 0.305   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
    SLICE_X47Y123.A4     net (fanout=5)        1.403   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_5_o_cy<15>
    SLICE_X47Y123.A      Tilo                  0.259   cpu/npc/Mmux_next_pc10231
                                                       cpu/npc/Mmux_next_pc10011_1
    SLICE_X49Y117.A1     net (fanout=15)       2.205   cpu/npc/Mmux_next_pc10011
    SLICE_X49Y117.A      Tilo                  0.259   cpu/pc/saved_pc<7>
                                                       cpu/npc/Mmux_next_pc1143
    SLICE_X49Y117.B5     net (fanout=1)        0.440   cpu/npc/Mmux_next_pc1142
    SLICE_X49Y117.CLK    Tas                   0.373   cpu/pc/saved_pc<7>
                                                       cpu/npc/Mmux_next_pc1144
                                                       cpu/pc/saved_pc_6
    -------------------------------------------------  ---------------------------
    Total                                     27.143ns (4.741ns logic, 22.402ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point cpu/pc/saved_pc_8 (SLICE_X51Y119.B4), 600074884 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/d_im/data_27_2 (FF)
  Destination:          cpu/pc/saved_pc_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      27.036ns (Levels of Logic = 16)
  Clock Path Skew:      -0.043ns (0.810 - 0.853)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/d_im/data_27_2 to cpu/pc/saved_pc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y97.BQ      Tcko                  0.525   cpu/d_im/data_27_3
                                                       cpu/d_im/data_27_2
    SLICE_X52Y102.B3     net (fanout=7)        1.464   cpu/d_im/data_27_2
    SLICE_X52Y102.B      Tilo                  0.254   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
                                                       cpu/control/_dkind/instr[31]_rs_zero_AND_33_o11
    SLICE_X53Y96.A1      net (fanout=3)        1.001   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
    SLICE_X53Y96.A       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result34
    SLICE_X53Y96.B3      net (fanout=1)        1.332   cpu/control/_dkind/Mmux_result33
    SLICE_X53Y96.B       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result35
    SLICE_X51Y105.A1     net (fanout=1)        1.503   cpu/control/_dkind/Mmux_result34
    SLICE_X51Y105.A      Tilo                  0.259   N1406
                                                       cpu/control/_dkind/Mmux_result37
    SLICE_X51Y105.B6     net (fanout=7)        0.158   cpu/control/dkind<2>
    SLICE_X51Y105.B      Tilo                  0.259   N1406
                                                       cpu/control/Mmux_cw_f_npc_jump_mode_orig421
    SLICE_X44Y117.A3     net (fanout=3)        1.774   cpu/control/Mmux_cw_f_npc_jump_mode_orig42
    SLICE_X44Y117.A      Tilo                  0.254   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_8
                                                       cpu/control/Mmux_d_reg2111
    SLICE_X4Y139.C1      net (fanout=250)      4.998   cpu/control/Mmux_d_reg211
    SLICE_X4Y139.C       Tilo                  0.255   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_818
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_818
    SLICE_X8Y139.C6      net (fanout=1)        0.687   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_818
    SLICE_X8Y139.CMUX    Tilo                  0.430   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_820
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_5_G
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_5
    SLICE_X46Y127.C3     net (fanout=1)        3.354   cpu/rf/read_addr2[4]_registers[31][31]_wide_mux_44_OUT<15>
    SLICE_X46Y127.C      Tilo                  0.235   cpu/control/forward/Mmux_cw_fm_d2323
                                                       cpu/Mmux_d_rf_read_result2143
    SLICE_X45Y132.D4     net (fanout=1)        1.320   cpu/Mmux_d_rf_read_result2142
    SLICE_X45Y132.D      Tilo                  0.259   cpu/e_reg2/data<15>
                                                       cpu/Mmux_d_rf_read_result2144
    SLICE_X48Y128.D3     net (fanout=6)        1.300   cpu/d_rf_read_result2<15>
    SLICE_X48Y128.COUT   Topcyd                0.343   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<7>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_lutdi7
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<7>
    SLICE_X48Y129.CIN    net (fanout=1)        0.003   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<7>
    SLICE_X48Y129.COUT   Tbyp                  0.093   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<11>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<11>
    SLICE_X48Y130.CIN    net (fanout=1)        0.003   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<11>
    SLICE_X48Y130.DMUX   Tcind                 0.305   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<15>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<15>
    SLICE_X45Y123.A1     net (fanout=4)        1.644   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<15>
    SLICE_X45Y123.A      Tilo                  0.259   cpu/npc/Mmux_next_pc10213
                                                       cpu/npc/Mmux_next_pc10211
    SLICE_X47Y123.D4     net (fanout=2)        0.501   cpu/npc/Mmux_next_pc10211
    SLICE_X47Y123.D      Tilo                  0.259   cpu/npc/Mmux_next_pc10231
                                                       cpu/npc/Mmux_next_pc10231_1
    SLICE_X51Y119.B4     net (fanout=14)       1.114   cpu/npc/Mmux_next_pc10231
    SLICE_X51Y119.CLK    Tas                   0.373   cpu/pc/saved_pc<9>
                                                       cpu/npc/Mmux_next_pc1224
                                                       cpu/pc/saved_pc_8
    -------------------------------------------------  ---------------------------
    Total                                     27.036ns (4.880ns logic, 22.156ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/d_im/data_27_2 (FF)
  Destination:          cpu/pc/saved_pc_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      27.005ns (Levels of Logic = 16)
  Clock Path Skew:      -0.043ns (0.810 - 0.853)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/d_im/data_27_2 to cpu/pc/saved_pc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y97.BQ      Tcko                  0.525   cpu/d_im/data_27_3
                                                       cpu/d_im/data_27_2
    SLICE_X52Y102.B3     net (fanout=7)        1.464   cpu/d_im/data_27_2
    SLICE_X52Y102.B      Tilo                  0.254   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
                                                       cpu/control/_dkind/instr[31]_rs_zero_AND_33_o11
    SLICE_X53Y96.A1      net (fanout=3)        1.001   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
    SLICE_X53Y96.A       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result34
    SLICE_X53Y96.B3      net (fanout=1)        1.332   cpu/control/_dkind/Mmux_result33
    SLICE_X53Y96.B       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result35
    SLICE_X51Y105.A1     net (fanout=1)        1.503   cpu/control/_dkind/Mmux_result34
    SLICE_X51Y105.A      Tilo                  0.259   N1406
                                                       cpu/control/_dkind/Mmux_result37
    SLICE_X51Y105.B6     net (fanout=7)        0.158   cpu/control/dkind<2>
    SLICE_X51Y105.B      Tilo                  0.259   N1406
                                                       cpu/control/Mmux_cw_f_npc_jump_mode_orig421
    SLICE_X44Y117.A3     net (fanout=3)        1.774   cpu/control/Mmux_cw_f_npc_jump_mode_orig42
    SLICE_X44Y117.A      Tilo                  0.254   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_8
                                                       cpu/control/Mmux_d_reg2111
    SLICE_X4Y139.C1      net (fanout=250)      4.998   cpu/control/Mmux_d_reg211
    SLICE_X4Y139.C       Tilo                  0.255   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_818
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_818
    SLICE_X8Y139.C6      net (fanout=1)        0.687   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_818
    SLICE_X8Y139.CMUX    Tilo                  0.430   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_820
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_5_G
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_5
    SLICE_X46Y127.C3     net (fanout=1)        3.354   cpu/rf/read_addr2[4]_registers[31][31]_wide_mux_44_OUT<15>
    SLICE_X46Y127.C      Tilo                  0.235   cpu/control/forward/Mmux_cw_fm_d2323
                                                       cpu/Mmux_d_rf_read_result2143
    SLICE_X45Y132.D4     net (fanout=1)        1.320   cpu/Mmux_d_rf_read_result2142
    SLICE_X45Y132.D      Tilo                  0.259   cpu/e_reg2/data<15>
                                                       cpu/Mmux_d_rf_read_result2144
    SLICE_X48Y128.D3     net (fanout=6)        1.300   cpu/d_rf_read_result2<15>
    SLICE_X48Y128.COUT   Topcyd                0.312   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<7>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_lut<7>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<7>
    SLICE_X48Y129.CIN    net (fanout=1)        0.003   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<7>
    SLICE_X48Y129.COUT   Tbyp                  0.093   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<11>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<11>
    SLICE_X48Y130.CIN    net (fanout=1)        0.003   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<11>
    SLICE_X48Y130.DMUX   Tcind                 0.305   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<15>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<15>
    SLICE_X45Y123.A1     net (fanout=4)        1.644   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<15>
    SLICE_X45Y123.A      Tilo                  0.259   cpu/npc/Mmux_next_pc10213
                                                       cpu/npc/Mmux_next_pc10211
    SLICE_X47Y123.D4     net (fanout=2)        0.501   cpu/npc/Mmux_next_pc10211
    SLICE_X47Y123.D      Tilo                  0.259   cpu/npc/Mmux_next_pc10231
                                                       cpu/npc/Mmux_next_pc10231_1
    SLICE_X51Y119.B4     net (fanout=14)       1.114   cpu/npc/Mmux_next_pc10231
    SLICE_X51Y119.CLK    Tas                   0.373   cpu/pc/saved_pc<9>
                                                       cpu/npc/Mmux_next_pc1224
                                                       cpu/pc/saved_pc_8
    -------------------------------------------------  ---------------------------
    Total                                     27.005ns (4.849ns logic, 22.156ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/d_im/data_27_2 (FF)
  Destination:          cpu/pc/saved_pc_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      26.873ns (Levels of Logic = 16)
  Clock Path Skew:      -0.043ns (0.810 - 0.853)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/d_im/data_27_2 to cpu/pc/saved_pc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y97.BQ      Tcko                  0.525   cpu/d_im/data_27_3
                                                       cpu/d_im/data_27_2
    SLICE_X52Y102.B3     net (fanout=7)        1.464   cpu/d_im/data_27_2
    SLICE_X52Y102.B      Tilo                  0.254   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
                                                       cpu/control/_dkind/instr[31]_rs_zero_AND_33_o11
    SLICE_X53Y96.A1      net (fanout=3)        1.001   cpu/control/_dkind/instr[31]_rs_zero_AND_33_o1
    SLICE_X53Y96.A       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result34
    SLICE_X53Y96.B3      net (fanout=1)        1.332   cpu/control/_dkind/Mmux_result33
    SLICE_X53Y96.B       Tilo                  0.259   cpu/d_im/data_30_3
                                                       cpu/control/_dkind/Mmux_result35
    SLICE_X51Y105.A1     net (fanout=1)        1.503   cpu/control/_dkind/Mmux_result34
    SLICE_X51Y105.A      Tilo                  0.259   N1406
                                                       cpu/control/_dkind/Mmux_result37
    SLICE_X51Y105.B6     net (fanout=7)        0.158   cpu/control/dkind<2>
    SLICE_X51Y105.B      Tilo                  0.259   N1406
                                                       cpu/control/Mmux_cw_f_npc_jump_mode_orig421
    SLICE_X44Y117.A3     net (fanout=3)        1.774   cpu/control/Mmux_cw_f_npc_jump_mode_orig42
    SLICE_X44Y117.A      Tilo                  0.254   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_8
                                                       cpu/control/Mmux_d_reg2111
    SLICE_X4Y139.B6      net (fanout=250)      4.601   cpu/control/Mmux_d_reg211
    SLICE_X4Y139.B       Tilo                  0.254   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_818
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_819
    SLICE_X8Y139.C3      net (fanout=1)        0.922   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_819
    SLICE_X8Y139.CMUX    Tilo                  0.430   cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_820
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_5_G
                                                       cpu/rf/Mmux_read_addr2[4]_registers[31][31]_wide_mux_44_OUT_2_f7_5
    SLICE_X46Y127.C3     net (fanout=1)        3.354   cpu/rf/read_addr2[4]_registers[31][31]_wide_mux_44_OUT<15>
    SLICE_X46Y127.C      Tilo                  0.235   cpu/control/forward/Mmux_cw_fm_d2323
                                                       cpu/Mmux_d_rf_read_result2143
    SLICE_X45Y132.D4     net (fanout=1)        1.320   cpu/Mmux_d_rf_read_result2142
    SLICE_X45Y132.D      Tilo                  0.259   cpu/e_reg2/data<15>
                                                       cpu/Mmux_d_rf_read_result2144
    SLICE_X48Y128.D3     net (fanout=6)        1.300   cpu/d_rf_read_result2<15>
    SLICE_X48Y128.COUT   Topcyd                0.343   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<7>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_lutdi7
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<7>
    SLICE_X48Y129.CIN    net (fanout=1)        0.003   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<7>
    SLICE_X48Y129.COUT   Tbyp                  0.093   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<11>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<11>
    SLICE_X48Y130.CIN    net (fanout=1)        0.003   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<11>
    SLICE_X48Y130.DMUX   Tcind                 0.305   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<15>
                                                       cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<15>
    SLICE_X45Y123.A1     net (fanout=4)        1.644   cpu/cmp/Mcompar_reg1[31]_reg2[31]_LessThan_2_o_cy<15>
    SLICE_X45Y123.A      Tilo                  0.259   cpu/npc/Mmux_next_pc10213
                                                       cpu/npc/Mmux_next_pc10211
    SLICE_X47Y123.D4     net (fanout=2)        0.501   cpu/npc/Mmux_next_pc10211
    SLICE_X47Y123.D      Tilo                  0.259   cpu/npc/Mmux_next_pc10231
                                                       cpu/npc/Mmux_next_pc10231_1
    SLICE_X51Y119.B4     net (fanout=14)       1.114   cpu/npc/Mmux_next_pc10231
    SLICE_X51Y119.CLK    Tas                   0.373   cpu/pc/saved_pc<9>
                                                       cpu/npc/Mmux_next_pc1224
                                                       cpu/pc/saved_pc_8
    -------------------------------------------------  ---------------------------
    Total                                     26.873ns (4.879ns logic, 21.994ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu/w_pc/data_26 (SLICE_X50Y137.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/m_pc/data_26 (FF)
  Destination:          cpu/w_pc/data_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 40.000ns
  Destination Clock:    clk_in_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu/m_pc/data_26 to cpu/w_pc/data_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y137.CQ     Tcko                  0.200   cpu/m_pc/data<27>
                                                       cpu/m_pc/data_26
    SLICE_X50Y137.C5     net (fanout=5)        0.069   cpu/m_pc/data<26>
    SLICE_X50Y137.CLK    Tah         (-Th)    -0.121   cpu/m_pc/data<27>
                                                       cpu/m_pc/data<26>_rt
                                                       cpu/w_pc/data_26
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.321ns logic, 0.069ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

Paths for end point cpu/w_pc/data_25 (SLICE_X50Y137.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/m_pc/data_25 (FF)
  Destination:          cpu/w_pc/data_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 40.000ns
  Destination Clock:    clk_in_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu/m_pc/data_25 to cpu/w_pc/data_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y137.BQ     Tcko                  0.200   cpu/m_pc/data<27>
                                                       cpu/m_pc/data_25
    SLICE_X50Y137.B5     net (fanout=5)        0.077   cpu/m_pc/data<25>
    SLICE_X50Y137.CLK    Tah         (-Th)    -0.121   cpu/m_pc/data<27>
                                                       cpu/m_pc/data<25>_rt
                                                       cpu/w_pc/data_25
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.321ns logic, 0.077ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Paths for end point cpu/e_pc/data_14 (SLICE_X52Y130.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/d_pc/data_14 (FF)
  Destination:          cpu/e_pc/data_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_in_BUFGP rising at 40.000ns
  Destination Clock:    clk_in_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu/d_pc/data_14 to cpu/e_pc/data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y130.CQ     Tcko                  0.198   cpu/d_pc/data<15>
                                                       cpu/d_pc/data_14
    SLICE_X52Y130.CX     net (fanout=3)        0.173   cpu/d_pc/data<14>
    SLICE_X52Y130.CLK    Tckdi       (-Th)    -0.041   cpu/e_pc/data<15>
                                                       cpu/e_pc/data_14
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.239ns logic, 0.173ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y36.CLKA
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y34.CLKA
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y30.CLKA
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   27.354|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 32478531852 paths, 0 nets, and 26302 connections

Design statistics:
   Minimum period:  27.354ns{1}   (Maximum frequency:  36.558MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 19 20:33:54 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 586 MB



