
*** Running vivado
    with args -log top_network.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top_network.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top_network.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 763 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.srcs/lstm_const/new/timing.xdc]
Finished Parsing XDC File [/home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.srcs/lstm_const/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 96 instances

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1269.109 ; gain = 352.160 ; free physical = 3736 ; free virtual = 8183
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1346.145 ; gain = 68.031 ; free physical = 3748 ; free virtual = 8194
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 109ee51cf

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6c0f8752

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1769.637 ; gain = 0.000 ; free physical = 3416 ; free virtual = 7861

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 6c0f8752

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1769.637 ; gain = 0.000 ; free physical = 3414 ; free virtual = 7860

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_0_5_n_9.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_F_X/RAM_matrix_reg_0_1_138_143_n_37.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_F_Y/RAM_matrix_reg_0_n_222.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_F_Y/RAM_matrix_reg_1_n_130.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_F_Y/RAM_matrix_reg_1_n_131.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_F_Y/RAM_matrix_reg_1_n_132.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_I_X/RAM_matrix_reg_0_1_0_5_n_9.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_I_X/RAM_matrix_reg_0_1_138_143_n_37.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_I_Y/RAM_matrix_reg_0_n_222.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_I_Y/RAM_matrix_reg_1_n_130.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_I_Y/RAM_matrix_reg_1_n_131.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_I_Y/RAM_matrix_reg_1_n_132.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_O_X/RAM_matrix_reg_0_1_0_5_n_9.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_O_X/RAM_matrix_reg_0_1_138_143_n_37.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_O_Y/RAM_matrix_reg_0_n_222.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_O_Y/RAM_matrix_reg_1_n_130.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_O_Y/RAM_matrix_reg_1_n_131.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_O_Y/RAM_matrix_reg_1_n_132.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_Z_X/RAM_matrix_reg_0_1_0_5_n_9.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_Z_X/RAM_matrix_reg_0_1_138_143_n_37.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_Z_Y/RAM_matrix_reg_0_n_222.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_Z_Y/RAM_matrix_reg_1_n_130.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_Z_Y/RAM_matrix_reg_1_n_131.
WARNING: [Opt 31-6] Deleting driverless net: LSTM_LAYER/WRAM_Z_Y/RAM_matrix_reg_1_n_132.
INFO: [Opt 31-12] Eliminated 3135 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 15ff20acf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1769.637 ; gain = 0.000 ; free physical = 3415 ; free virtual = 7861

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 15ff20acf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1769.637 ; gain = 0.000 ; free physical = 3431 ; free virtual = 7877

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: 15ff20acf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1769.637 ; gain = 0.000 ; free physical = 3430 ; free virtual = 7876

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1769.637 ; gain = 0.000 ; free physical = 3431 ; free virtual = 7877
Ending Logic Optimization Task | Checksum: 15ff20acf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1769.637 ; gain = 0.000 ; free physical = 3426 ; free virtual = 7872

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 16
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 17df0bf40

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2073.820 ; gain = 0.000 ; free physical = 3272 ; free virtual = 7722
Ending Power Optimization Task | Checksum: 17df0bf40

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.820 ; gain = 304.184 ; free physical = 3272 ; free virtual = 7722
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2073.820 ; gain = 804.711 ; free physical = 3272 ; free virtual = 7722
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/top_network_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2073.820 ; gain = 0.000 ; free physical = 3272 ; free virtual = 7723
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2073.820 ; gain = 0.000 ; free physical = 3270 ; free virtual = 7721

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2073.820 ; gain = 0.000 ; free physical = 3269 ; free virtual = 7720
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.820 ; gain = 0.000 ; free physical = 3270 ; free virtual = 7721

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.820 ; gain = 0.000 ; free physical = 3270 ; free virtual = 7721

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.820 ; gain = 0.000 ; free physical = 3270 ; free virtual = 7721
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c4ad6292

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.820 ; gain = 0.000 ; free physical = 3270 ; free virtual = 7721

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 130a0419d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2073.820 ; gain = 0.000 ; free physical = 3269 ; free virtual = 7721
Phase 1.2.1 Place Init Design | Checksum: 107686e06

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2073.820 ; gain = 0.000 ; free physical = 3265 ; free virtual = 7716
Phase 1.2 Build Placer Netlist Model | Checksum: 107686e06

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2073.820 ; gain = 0.000 ; free physical = 3265 ; free virtual = 7716

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 107686e06

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2073.820 ; gain = 0.000 ; free physical = 3266 ; free virtual = 7717
Phase 1.3 Constrain Clocks/Macros | Checksum: 107686e06

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2073.820 ; gain = 0.000 ; free physical = 3266 ; free virtual = 7717
Phase 1 Placer Initialization | Checksum: 107686e06

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2073.820 ; gain = 0.000 ; free physical = 3266 ; free virtual = 7717

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 170228e2b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3258 ; free virtual = 7710

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 170228e2b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3258 ; free virtual = 7709

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f3f926f5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3257 ; free virtual = 7708

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2354abb1d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3256 ; free virtual = 7708

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 2354abb1d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3257 ; free virtual = 7708

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 21f33ec4c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3255 ; free virtual = 7707

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1fac3e2fc

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3253 ; free virtual = 7705

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1c03f6f02

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3243 ; free virtual = 7694
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1c03f6f02

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3243 ; free virtual = 7694

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1c03f6f02

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3243 ; free virtual = 7694

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1c03f6f02

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3243 ; free virtual = 7694
Phase 3.7 Small Shape Detail Placement | Checksum: 1c03f6f02

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3243 ; free virtual = 7694

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2886a93c8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3242 ; free virtual = 7694
Phase 3 Detail Placement | Checksum: 2886a93c8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3242 ; free virtual = 7694

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 28f38f2a5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3249 ; free virtual = 7700

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 28f38f2a5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3248 ; free virtual = 7699

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 28f38f2a5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3248 ; free virtual = 7699

Phase 4.1.3.1.2 deleteLutnmShapes
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 28f38f2a5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3248 ; free virtual = 7699
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 28f38f2a5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3248 ; free virtual = 7699

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 105d9fa16

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3230 ; free virtual = 7681
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.326. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 105d9fa16

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3229 ; free virtual = 7681
Phase 4.1.3 Post Placement Optimization | Checksum: 105d9fa16

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3230 ; free virtual = 7681
Phase 4.1 Post Commit Optimization | Checksum: 105d9fa16

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3233 ; free virtual = 7684

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 105d9fa16

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3233 ; free virtual = 7684

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 105d9fa16

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3233 ; free virtual = 7684

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 105d9fa16

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3234 ; free virtual = 7686
Phase 4.4 Placer Reporting | Checksum: 105d9fa16

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3234 ; free virtual = 7686

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 60475ca7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3233 ; free virtual = 7685
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 60475ca7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3233 ; free virtual = 7684
Ending Placer Task | Checksum: 34225963

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3233 ; free virtual = 7685
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 2096.855 ; gain = 23.035 ; free physical = 3233 ; free virtual = 7685
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3213 ; free virtual = 7680
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3203 ; free virtual = 7658
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3208 ; free virtual = 7663
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3206 ; free virtual = 7661
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 146d3caf8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3194 ; free virtual = 7649
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3194 ; free virtual = 7649
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.326 | TNS=-3.976 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/g0_b0__1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/g0_b0__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/Q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PERCEPTRON/rowMux. Replicated 3 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_X/rowMux_reg[0]__2_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_O/DOTPROD_Y/rowMux_reg[0]_rep_0. Replicated 3 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 6 nets. Created 15 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.263 | TNS=-2.758 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3231 ; free virtual = 7686
Phase 2 Fanout Optimization | Checksum: 15a490d14

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3231 ; free virtual = 7686

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 45 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net LSTM_LAYER/g0_b0__1_n_0.  Re-placed instance LSTM_LAYER/g0_b0__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[0].  Did not re-place instance LSTM_LAYER/state_reg[0]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/C[2].  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_62__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_57__2_n_0.  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_57__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_58__1_n_0.  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_58__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_56__9_n_0.  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_56__9
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[1].  Did not re-place instance LSTM_LAYER/state_reg[1]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/C[2].  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_62__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_57__3_n_0.  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_57__3
INFO: [Physopt 32-663] Processed net LSTM_LAYER/g0_b0__1_n_0_repN.  Re-placed instance LSTM_LAYER/g0_b0__1_replica
INFO: [Physopt 32-663] Processed net LSTM_LAYER/genblk2[1].tanh_i/C[2].  Re-placed instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_62__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_57__1_n_0.  Did not re-place instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_57__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_58__2_n_0.  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_58__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_56__10_n_0.  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_56__10
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_58__0_n_0.  Did not re-place instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_58__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/C[10].  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_59__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_42__10_n_0.  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_42__10
INFO: [Physopt 32-663] Processed net LSTM_LAYER/genblk2[1].tanh_i/C[10].  Re-placed instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_59__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_42__8_n_0.  Did not re-place instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_42__8
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_48__2_n_0.  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_48__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/g0_b0__0_n_0_repN.  Did not re-place instance LSTM_LAYER/g0_b0__0_replica
INFO: [Physopt 32-663] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/C[0].  Re-placed instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[1]_i_2__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_53__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_53__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/genblk2[2].tanh_i/C[10].  Re-placed instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_59__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_33__1_n_0.  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_33__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_34__9_n_0.  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_34__9
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_39__1_n_0.  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_39__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[2].  Did not re-place instance LSTM_LAYER/state_reg[2]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_40__1_n_0.  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_40__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[7].tanh_i/C[2].  Did not re-place instance LSTM_LAYER/genblk2[7].tanh_i/outputMAC_reg_i_62__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[7].tanh_i/outputMAC_reg_i_57__7_n_0.  Did not re-place instance LSTM_LAYER/genblk2[7].tanh_i/outputMAC_reg_i_57__7
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_33__2_n_0.  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_33__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/g0_b0__0_n_0.  Did not re-place instance LSTM_LAYER/g0_b0__0
INFO: [Physopt 32-663] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/C[7].  Re-placed instance LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_54__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_44__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_44__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_42__9_n_0.  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_42__9
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_31__2_n_0.  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_31__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_56__8_n_0.  Did not re-place instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_56__8
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/C[6].  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_55__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_52__5_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_52__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[7].tanh_i/outputMAC_reg_i_58__6_n_0.  Did not re-place instance LSTM_LAYER/genblk2[7].tanh_i/outputMAC_reg_i_58__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_34__10_n_0.  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_34__10
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_32__2_n_0.  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_32__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_33__0_n_0.  Did not re-place instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_33__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_48__1_n_0.  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_48__1
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 7 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.247 | TNS=-2.004 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3223 ; free virtual = 7678
Phase 3 Placement Based Optimization | Checksum: 1f916a5c1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3214 ; free virtual = 7669

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/C[6]. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3214 ; free virtual = 7669
Phase 4 Rewire | Checksum: 1f916a5c1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3214 ; free virtual = 7669

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 21 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/state[0]. Replicated 3 times.
INFO: [Physopt 32-601] Processed net LSTM_LAYER/genblk2[2].tanh_i/C[2]. Net driver LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_62__1 was replaced.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/state[1]. Replicated 3 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/genblk2[3].tanh_i/C[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/g0_b0__1_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk2[1].tanh_i/C[2] was not replicated.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/genblk2[3].tanh_i/C[10]. Replicated 1 times.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk2[7].tanh_i/C[2] was not replicated.
INFO: [Physopt 32-572] Net LSTM_LAYER/genblk1[6].sigmoid_i/C[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/state[2]. Replicated 1 times.
INFO: [Physopt 32-571] Net LSTM_LAYER/g0_b0__0_n_0_repN was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[2].sigmoid_i/C[6] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[6].sigmoid_i/C[0] was not replicated.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/elemWise_op2[120]. Replicated 1 times.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk2[6].tanh_i/C[2] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[7].sigmoid_i/C[6] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[4].sigmoid_i/C[6] was not replicated.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/state[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net LSTM_LAYER/elemWise_op2[48] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/genblk1[2].sigmoid_i/C[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[4].sigmoid_i/C[0] was not replicated.
INFO: [Physopt 32-232] Optimized 8 nets. Created 11 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.137 | TNS=-0.360 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3223 ; free virtual = 7678
Phase 5 Critical Cell Optimization | Checksum: 2041a7cca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3223 ; free virtual = 7678

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/g0_b0__1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/g0_b0__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/outputMAC1_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_Z/DOTPROD_Y/rowMux_reg[0]_rep_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_I/DOTPROD_X/rowMux_reg[0]__2_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_F/DOTPROD_X/rowMux_reg[0]__2_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net LSTM_LAYER/GATE_O/DOTPROD_X/rowMux_reg[0]__2_0. Replicated 3 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 7 nets. Created 16 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.034 | TNS=-0.047 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3240 ; free virtual = 7695
Phase 6 Fanout Optimization | Checksum: 1b119da75

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3240 ; free virtual = 7695

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[120]_repN.  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[120]_replica
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/C[6].  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_55__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_12__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_12__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_52__5_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_52__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_9__14_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_9__14
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[48].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[48]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/C[0].  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[1]_i_2__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_12__2_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_12__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_53__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_53__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_9__10_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_9__10
INFO: [Physopt 32-662] Processed net LSTM_LAYER/g0_b0__0_n_0_repN.  Did not re-place instance LSTM_LAYER/g0_b0__0_replica
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/C[6].  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_55__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[1]_repN_2.  Did not re-place instance LSTM_LAYER/state_reg[1]_replica_2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_45__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_45__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[123].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[123]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_15__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_15__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/g0_b0__0_n_0_repN_1.  Did not re-place instance LSTM_LAYER/g0_b0__0_replica_1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[2].  Did not re-place instance LSTM_LAYER/state_reg[2]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[1].tanh_i/C[2].  Did not re-place instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_62__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/g0_b0__1_n_0_repN_repN.  Did not re-place instance LSTM_LAYER/g0_b0__1_replica_1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_57__1_n_0.  Did not re-place instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_57__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/C[0].  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[1]_i_2__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_53__5_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_53__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_52__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_52__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/C[7].  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_54__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[139].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[139]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/adderMux[11]_i_16__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/adderMux[11]_i_16__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_44__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_44__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_58__0_n_0.  Did not re-place instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_58__0
INFO: [Physopt 32-663] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/C[7].  Re-placed instance LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_54__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_36__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_36__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/adderMux[11]_i_13_n_0.  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/adderMux[11]_i_13
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[121].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[121]
INFO: [Physopt 32-663] Processed net LSTM_LAYER/g0_b0__1_n_0_repN_1.  Re-placed instance LSTM_LAYER/g0_b0__1_replica_2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/C[2].  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_62__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[0]_repN.  Did not re-place instance LSTM_LAYER/state_reg[0]_replica
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_16__5_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_16__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_56__8_n_0.  Did not re-place instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_56__8
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_57__3_n_0.  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_57__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_13__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_13__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[4].  Did not re-place instance LSTM_LAYER/state_reg[4]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[1]_repN.  Did not re-place instance LSTM_LAYER/state_reg[1]_replica
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_37__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_37__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_58__2_n_0.  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_58__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_56__10_n_0.  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_56__10
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[0]_repN_2.  Did not re-place instance LSTM_LAYER/state_reg[0]_replica_2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_44__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_44__1
INFO: [Physopt 32-663] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/C[6].  Re-placed instance LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_55__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_52__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_52__6
INFO: [Physopt 32-663] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/C[6].  Re-placed instance LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_55__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_52__3_n_0.  Did not re-place instance LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_52__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_42__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_42__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[3].  Did not re-place instance LSTM_LAYER/state_reg[3]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_11__5_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_11__5
INFO: [Physopt 32-663] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/C[0].  Re-placed instance LSTM_LAYER/genblk1[4].sigmoid_i/adderMux[1]_i_2__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_53__3_n_0.  Did not re-place instance LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_53__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[51].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[51]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[122].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[122]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/C[2].  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_62__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_11__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_11__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_57__2_n_0.  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_57__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_45__5_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_45__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/C[7].  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_54__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[53].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[53]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_7__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_7__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_44__5_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_44__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[49].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[49]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[0]_repN_1.  Did not re-place instance LSTM_LAYER/state_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_28__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_28__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_58__1_n_0.  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_58__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_56__9_n_0.  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_56__9
INFO: [Physopt 32-663] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/C[7].  Re-placed instance LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_54__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_36__3_n_0.  Did not re-place instance LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_36__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_36__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_36__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_15__2_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_15__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[3]_repN.  Did not re-place instance LSTM_LAYER/state_reg[3]_replica
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_29__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_29__6
INFO: [Physopt 32-663] Processed net LSTM_LAYER/genblk2[1].tanh_i/C[10].  Re-placed instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_59__0
INFO: [Physopt 32-663] Processed net LSTM_LAYER/g0_b0__1_n_0_repN.  Re-placed instance LSTM_LAYER/g0_b0__1_replica
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[1]_repN_1.  Did not re-place instance LSTM_LAYER/state_reg[1]_replica_1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_42__8_n_0.  Did not re-place instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_42__8
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_16__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_16__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_37__3_n_0.  Did not re-place instance LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_37__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[2]_repN.  Did not re-place instance LSTM_LAYER/state_reg[2]_replica
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_10__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_10__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_8__14_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_8__14
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_37__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_37__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_44__3_n_0.  Did not re-place instance LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_44__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[0].sigmoid_i/C[6].  Did not re-place instance LSTM_LAYER/genblk1[0].sigmoid_i/outputMAC_reg_i_55
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[15].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[15]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[0].sigmoid_i/adderMux[11]_i_11_n_0.  Did not re-place instance LSTM_LAYER/genblk1[0].sigmoid_i/adderMux[11]_i_11
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[0].sigmoid_i/outputMAC_reg_i_52_n_0.  Did not re-place instance LSTM_LAYER/genblk1[0].sigmoid_i/outputMAC_reg_i_52
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_45__3_n_0.  Did not re-place instance LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_45__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/g0_b0__0_n_0.  Did not re-place instance LSTM_LAYER/g0_b0__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[1].sigmoid_i/C[6].  Did not re-place instance LSTM_LAYER/genblk1[1].sigmoid_i/outputMAC_reg_i_55__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[1].sigmoid_i/outputMAC_reg_i_45__0_n_0.  Did not re-place instance LSTM_LAYER/genblk1[1].sigmoid_i/outputMAC_reg_i_45__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/Q[91].  Did not re-place instance LSTM_LAYER/prevLayerOut_reg[91]
INFO: [Physopt 32-663] Processed net PERCEPTRON/outputMAC0__1_i_17_n_0.  Re-placed instance PERCEPTRON/outputMAC0__1_i_17
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_42__3_n_0.  Did not re-place instance LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_42__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/Q[70].  Did not re-place instance LSTM_LAYER/prevLayerOut_reg[70]
INFO: [Physopt 32-661] Optimized 9 nets.  Re-placed 9 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.034 | TNS=-0.047 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3187 ; free virtual = 7645
Phase 7 Placement Based Optimization | Checksum: 1d13cff1a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:15 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3188 ; free virtual = 7645

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3188 ; free virtual = 7645
Phase 8 Rewire | Checksum: 1d13cff1a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:16 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3187 ; free virtual = 7644

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net LSTM_LAYER/elemWise_op2[120]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/genblk1[6].sigmoid_i/C[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/genblk1[2].sigmoid_i/C[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[2].sigmoid_i/C[6] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/state[1]_repN_2 was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/g0_b0__0_n_0_repN was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[123] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/g0_b0__0_n_0_repN_1 was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/state[2] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[6].sigmoid_i/C[0] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[139] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[121] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/state[0]_repN_2 was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/g0_b0__1_n_0_repN_1 was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk2[2].tanh_i/C[2] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/state[0]_repN was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/state[3] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk2[3].tanh_i/C[2] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/state[1]_repN was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[51] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[122] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[53] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[49] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/state[0]_repN_1 was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[4].sigmoid_i/C[6] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[87] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[4].sigmoid_i/C[0] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[86] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[84] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 9 Critical Cell Optimization | Checksum: 1f60e8bdb

Time (s): cpu = 00:00:55 ; elapsed = 00:00:16 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3177 ; free virtual = 7634

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Fanout Optimization | Checksum: 1f60e8bdb

Time (s): cpu = 00:00:55 ; elapsed = 00:00:16 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3184 ; free virtual = 7641

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[120]_repN.  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[120]_replica
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/C[6].  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_55__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_12__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_12__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_52__5_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_52__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_9__14_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_9__14
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[48].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[48]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/C[0].  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[1]_i_2__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_12__2_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_12__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_53__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_53__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_9__10_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_9__10
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/C[6].  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_55__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[1]_repN_2.  Did not re-place instance LSTM_LAYER/state_reg[1]_replica_2
INFO: [Physopt 32-663] Processed net LSTM_LAYER/g0_b0__0_n_0_repN.  Re-placed instance LSTM_LAYER/g0_b0__0_replica
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_45__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_45__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[123].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[123]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_15__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_15__6
INFO: [Physopt 32-663] Processed net LSTM_LAYER/g0_b0__0_n_0_repN_1.  Re-placed instance LSTM_LAYER/g0_b0__0_replica_1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[2].  Did not re-place instance LSTM_LAYER/state_reg[2]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[1].tanh_i/C[2].  Did not re-place instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_62__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/g0_b0__1_n_0_repN_repN.  Did not re-place instance LSTM_LAYER/g0_b0__1_replica_1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_57__1_n_0.  Did not re-place instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_57__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/C[0].  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[1]_i_2__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_53__5_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_53__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_52__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_52__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/C[7].  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_54__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[139].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[139]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/adderMux[11]_i_16__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/adderMux[11]_i_16__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_44__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_44__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_58__0_n_0.  Did not re-place instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_58__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/adderMux[11]_i_13_n_0.  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/adderMux[11]_i_13
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[121].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[121]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_16__5_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_16__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_56__8_n_0.  Did not re-place instance LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg_i_56__8
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_13__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_13__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[0]_repN_2.  Did not re-place instance LSTM_LAYER/state_reg[0]_replica_2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/g0_b0__1_n_0_repN_1.  Did not re-place instance LSTM_LAYER/g0_b0__1_replica_2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/C[2].  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_62__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[0]_repN.  Did not re-place instance LSTM_LAYER/state_reg[0]_replica
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_57__2_n_0.  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_57__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[3].  Did not re-place instance LSTM_LAYER/state_reg[3]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_11__5_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_11__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_58__1_n_0.  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_58__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_56__9_n_0.  Did not re-place instance LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg_i_56__9
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/C[2].  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_62__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[1]_repN.  Did not re-place instance LSTM_LAYER/state_reg[1]_replica
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_57__3_n_0.  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_57__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[51].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[51]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[122].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[122]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_11__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_11__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_45__5_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_45__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/C[7].  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_54__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[53].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[53]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_7__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_7__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_44__5_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg_i_44__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_58__2_n_0.  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_58__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_56__10_n_0.  Did not re-place instance LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg_i_56__10
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[49].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[49]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/state[0]_repN_1.  Did not re-place instance LSTM_LAYER/state_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_28__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_28__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[89].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[89]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/C[6].  Did not re-place instance LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_55__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/adderMux[11]_i_7__3_n_0.  Did not re-place instance LSTM_LAYER/genblk1[4].sigmoid_i/adderMux[11]_i_7__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_52__3_n_0.  Did not re-place instance LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_52__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[87].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[87]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/adderMux[11]_i_11__3_n_0.  Did not re-place instance LSTM_LAYER/genblk1[4].sigmoid_i/adderMux[11]_i_11__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_36__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_36__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_15__2_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_15__2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/C[0].  Did not re-place instance LSTM_LAYER/genblk1[4].sigmoid_i/adderMux[1]_i_2__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_53__3_n_0.  Did not re-place instance LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg_i_53__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_29__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_29__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[86].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[86]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_16__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_16__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_10__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_10__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_8__14_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_8__14
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_37__6_n_0.  Did not re-place instance LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg_i_37__6
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[84].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[84]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/adderMux[11]_i_12__4_n_0.  Did not re-place instance LSTM_LAYER/genblk1[4].sigmoid_i/adderMux[11]_i_12__4
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/C[7].  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_54__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[0].sigmoid_i/C[6].  Did not re-place instance LSTM_LAYER/genblk1[0].sigmoid_i/outputMAC_reg_i_55
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[15].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[15]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[0].sigmoid_i/adderMux[11]_i_11_n_0.  Did not re-place instance LSTM_LAYER/genblk1[0].sigmoid_i/adderMux[11]_i_11
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[0].sigmoid_i/outputMAC_reg_i_52_n_0.  Did not re-place instance LSTM_LAYER/genblk1[0].sigmoid_i/outputMAC_reg_i_52
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_36__1_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg_i_36__1
INFO: [Physopt 32-662] Processed net LSTM_LAYER/g0_b0__0_n_0.  Did not re-place instance LSTM_LAYER/g0_b0__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[1].sigmoid_i/C[6].  Did not re-place instance LSTM_LAYER/genblk1[1].sigmoid_i/outputMAC_reg_i_55__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[1].sigmoid_i/outputMAC_reg_i_45__0_n_0.  Did not re-place instance LSTM_LAYER/genblk1[1].sigmoid_i/outputMAC_reg_i_45__0
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/adderMux[11]_i_10__3_n_0.  Did not re-place instance LSTM_LAYER/genblk1[4].sigmoid_i/adderMux[11]_i_10__3
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[4].sigmoid_i/adderMux[11]_i_9__12_n_0.  Did not re-place instance LSTM_LAYER/genblk1[4].sigmoid_i/adderMux[11]_i_9__12
INFO: [Physopt 32-662] Processed net LSTM_LAYER/Q[70].  Did not re-place instance LSTM_LAYER/prevLayerOut_reg[70]
INFO: [Physopt 32-663] Processed net PERCEPTRON/outputMAC0__0_i_2_n_0.  Re-placed instance PERCEPTRON/outputMAC0__0_i_2
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[124].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[124]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/Q[68].  Did not re-place instance LSTM_LAYER/prevLayerOut_reg[68]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_8__10_n_0.  Did not re-place instance LSTM_LAYER/genblk1[2].sigmoid_i/adderMux[11]_i_8__10
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_10__5_n_0.  Did not re-place instance LSTM_LAYER/genblk1[6].sigmoid_i/adderMux[11]_i_10__5
INFO: [Physopt 32-662] Processed net PERCEPTRON/outputMAC0__0_i_4_n_0.  Did not re-place instance PERCEPTRON/outputMAC0__0_i_4
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[5].sigmoid_i/C[7].  Did not re-place instance LSTM_LAYER/genblk1[5].sigmoid_i/outputMAC_reg_i_54__4
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[102].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[102]
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[5].sigmoid_i/adderMux[11]_i_12__5_n_0.  Did not re-place instance LSTM_LAYER/genblk1[5].sigmoid_i/adderMux[11]_i_12__5
INFO: [Physopt 32-662] Processed net LSTM_LAYER/genblk1[5].sigmoid_i/outputMAC_reg_i_44__4_n_0.  Did not re-place instance LSTM_LAYER/genblk1[5].sigmoid_i/outputMAC_reg_i_44__4
INFO: [Physopt 32-662] Processed net LSTM_LAYER/elemWise_op2[141].  Did not re-place instance LSTM_LAYER/elemWise_op2_reg[141]
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 3 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.034 | TNS=-0.047 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3192 ; free virtual = 7649
Phase 11 Placement Based Optimization | Checksum: 154463587

Time (s): cpu = 00:01:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3193 ; free virtual = 7650

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3193 ; free virtual = 7650
Phase 12 Rewire | Checksum: 154463587

Time (s): cpu = 00:01:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3193 ; free virtual = 7650

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net LSTM_LAYER/genblk1[6].sigmoid_i/C[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net LSTM_LAYER/genblk1[2].sigmoid_i/C[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[6].sigmoid_i/C[0] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/g0_b0__0_n_0_repN was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[2].sigmoid_i/C[6] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/state[0]_repN_2 was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/g0_b0__0_n_0_repN_1 was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/state[1]_repN_2 was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[4].sigmoid_i/C[6] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[4].sigmoid_i/C[0] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[0].sigmoid_i/C[6] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[15] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[1].sigmoid_i/C[6] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[124] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/Q[68] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[102] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[141] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[103] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[5].sigmoid_i/C[6] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/GATE_O/DOTPROD_Y/outputMAC1_0 was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/state[1]_repN_1 was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/Q[91] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/Q[94] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[105] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/genblk1[1].sigmoid_i/C[0] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/Q[128] was not replicated.
INFO: [Physopt 32-571] Net LSTM_LAYER/elemWise_op2[107] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 13 Critical Cell Optimization | Checksum: 17917c248

Time (s): cpu = 00:01:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2096.855 ; gain = 0.000 ; free physical = 3194 ; free virtual = 7651

Phase 14 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 19 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell LSTM_LAYER/genblk1[6].sigmoid_i/outputMAC_reg. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell LSTM_LAYER/genblk1[2].sigmoid_i/outputMAC_reg. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell LSTM_LAYER/genblk2[1].tanh_i/outputMAC_reg. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell LSTM_LAYER/genblk1[7].sigmoid_i/outputMAC_reg. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell LSTM_LAYER/genblk2[2].tanh_i/outputMAC_reg. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell LSTM_LAYER/genblk2[3].tanh_i/outputMAC_reg. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell LSTM_LAYER/genblk1[4].sigmoid_i/outputMAC_reg. 18 registers were pushed out.
INFO: [Physopt 32-666] Processed cell LSTM_LAYER/genblk1[0].sigmoid_i/outputMAC_reg. No change.
INFO: [Physopt 32-665] Processed cell LSTM_LAYER/genblk1[1].sigmoid_i/outputMAC_reg. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell LSTM_LAYER/genblk1[5].sigmoid_i/outputMAC_reg. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell LSTM_LAYER/genblk1[3].sigmoid_i/outputMAC_reg. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell LSTM_LAYER/genblk2[6].tanh_i/outputMAC_reg. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell LSTM_LAYER/elemWiseMult_out0__0. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell LSTM_LAYER/genblk2[7].tanh_i/outputMAC_reg. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell LSTM_LAYER/genblk2[0].tanh_i/outputMAC_reg. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell LSTM_LAYER/elemWiseMult_out0__2. 18 registers were pushed out.
INFO: [Physopt 32-666] Processed cell LSTM_LAYER/genblk2[5].tanh_i/outputMAC_reg. No change.
INFO: [Physopt 32-541] End Pass 1. Optimized 15 cells. Created 270 new registers and deleted 0 existing register
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.147 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3204 ; free virtual = 7661
Phase 14 DSP Register Optimization | Checksum: 18ee224ab

Time (s): cpu = 00:01:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2097.859 ; gain = 1.004 ; free physical = 3205 ; free virtual = 7662

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: 18ee224ab

Time (s): cpu = 00:01:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2097.859 ; gain = 1.004 ; free physical = 3204 ; free virtual = 7661

Phase 16 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 16 Shift Register Optimization | Checksum: 18ee224ab

Time (s): cpu = 00:01:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2097.859 ; gain = 1.004 ; free physical = 3204 ; free virtual = 7661

Phase 17 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 17 DSP Register Optimization | Checksum: 18ee224ab

Time (s): cpu = 00:01:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2097.859 ; gain = 1.004 ; free physical = 3204 ; free virtual = 7660

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 18 BRAM Register Optimization | Checksum: 18ee224ab

Time (s): cpu = 00:01:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2097.859 ; gain = 1.004 ; free physical = 3204 ; free virtual = 7661

Phase 19 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 19 Shift Register Optimization | Checksum: 18ee224ab

Time (s): cpu = 00:01:52 ; elapsed = 00:00:32 . Memory (MB): peak = 2097.859 ; gain = 1.004 ; free physical = 3195 ; free virtual = 7652

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 20 Critical Pin Optimization | Checksum: 18ee224ab

Time (s): cpu = 00:01:52 ; elapsed = 00:00:32 . Memory (MB): peak = 2097.859 ; gain = 1.004 ; free physical = 3196 ; free virtual = 7653

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 21 Very High Fanout Optimization | Checksum: 18ee224ab

Time (s): cpu = 00:01:52 ; elapsed = 00:00:32 . Memory (MB): peak = 2097.859 ; gain = 1.004 ; free physical = 3196 ; free virtual = 7653

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 18ee224ab

Time (s): cpu = 00:01:52 ; elapsed = 00:00:32 . Memory (MB): peak = 2097.859 ; gain = 1.004 ; free physical = 3199 ; free virtual = 7656
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3199 ; free virtual = 7656
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.147 | TNS=0.000 |
Ending Physical Synthesis Task | Checksum: 13cb07c24
----- Checksum: : e22e273e : 5a8254e6 

Time (s): cpu = 00:01:52 ; elapsed = 00:00:32 . Memory (MB): peak = 2097.859 ; gain = 1.004 ; free physical = 3188 ; free virtual = 7645
INFO: [Common 17-83] Releasing license: Implementation
447 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2097.859 ; gain = 1.004 ; free physical = 3188 ; free virtual = 7645
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3171 ; free virtual = 7642
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 56aec212 ConstDB: 0 ShapeSum: 321c9d73 RouteDB: 5a8254e6

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "enPerceptron" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enPerceptron". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "newSample" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "newSample". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVec[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVec[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: bfc02088

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3099 ; free virtual = 7561

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bfc02088

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3110 ; free virtual = 7573

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: bfc02088

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3113 ; free virtual = 7575
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1bf10002d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3109 ; free virtual = 7572
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.166  | TNS=0.000  | WHS=0.097  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 20197c3f6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3105 ; free virtual = 7568

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 6ef7528e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3101 ; free virtual = 7564

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 605
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 23c553129

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3089 ; free virtual = 7551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.042  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15fc9c988

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3089 ; free virtual = 7552
Phase 4 Rip-up And Reroute | Checksum: 15fc9c988

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3089 ; free virtual = 7552

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15fc9c988

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3090 ; free virtual = 7552
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.042  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15fc9c988

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3090 ; free virtual = 7552

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15fc9c988

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3090 ; free virtual = 7552
Phase 5 Delay and Skew Optimization | Checksum: 15fc9c988

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3090 ; free virtual = 7552

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 178a542bf

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3090 ; free virtual = 7553
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.042  | TNS=0.000  | WHS=0.130  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 178a542bf

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3090 ; free virtual = 7553

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 167d37b60

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3108 ; free virtual = 7571
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.042  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 167d37b60

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3108 ; free virtual = 7571

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.42332 %
  Global Horizontal Routing Utilization  = 5.2538 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 167d37b60

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3108 ; free virtual = 7571

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 167d37b60

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3108 ; free virtual = 7571

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 10487168b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3127 ; free virtual = 7590

Phase 11 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.043  | TNS=0.000  | WHS=0.131  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 18e0a43c7

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3133 ; free virtual = 7595
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3132 ; free virtual = 7595

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
465 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3132 ; free virtual = 7595
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 3110 ; free virtual = 7591
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_7/top_network_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1c12485c9
----- Checksum: : 1998c3910 : 27984cb9 

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.887 ; gain = 0.000 ; free physical = 3067 ; free virtual = 7534
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 11470885c
----- Checksum: : ecd83ba3 : 27984cb9 

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2100.887 ; gain = 0.000 ; free physical = 3069 ; free virtual = 7536
INFO: [Common 17-83] Releasing license: Implementation
479 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2100.887 ; gain = 0.000 ; free physical = 3049 ; free virtual = 7534
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Common 17-206] Exiting Vivado at Tue Jul 12 16:21:47 2016...
