use bilge::prelude::*;

#[repr(C)]
#[derive(Clone, Copy, PartialEq)]
pub struct Vmcb {
    control_area: VmcbControlArea,
    state_save_area: VmcbStateSaveArea,
}

#[repr(C)]
#[derive(Clone, Copy, PartialEq)]
pub struct VmcbControlArea {
    // intercept vector 0
    intercept_cr_read: u16,
    intercept_cr_write: u16,
    // intercept vector 1
    intercept_dr_read: u16,
    intercept_dr_write: u16,
    // intercept vector 2
    intercept_exception: u32,
    // intercept vector 3
    intercept_vector3: VmcbInterceptVector3,
    // intercept vector 4
    intercept_vector4: VmcbInterceptVector4,
    // intercept vector 5
    intercept_vector5: VmcbInterceptVector5,

    // reserved 0x18 - 0x3b
    reserved_0x18_0x3b: [u8; 0x3b - 0x18],

    // PAUSE Filter Threshold
    pause_filter_threshold: u16,
    // PAUSE Filter Count
    pause_filter_count: u16,

    // Physical base address, bits 11:0 are ignored
    // Physical base address of IOPM
    iopm_base_pa: u64,
    msrpm_base_pa: u64,
    tsc_offset: u64,

    // Guest state
    guest: VmcbGuest,
    vm_interrupt_control_flags: VmInterruptControlFlags,
    vm_shadow_interrupt: VmShadowInterrupt,
    exit_code: u64,
    exit_info_1: u64,
    exit_info_2: u64,
    exit_init_info: u64,
    nested_paging_flags: NestedPagingFlags,
    avic_control_flags: AvicControlFlags,

    // Guest Physical Address of GHCB
    ghcb_pa: u64,
    // EVENTINJ—Event injection
    event_injection: u64,
    // nested paging
    n_cr3: u64,

    // LBR Virtualization Flags
    lbr_virtualization_flags: LbrVirtualizationFlags,

    // Clean Bits
    clean_bits: VmcbCleanBits,

    // Next sequential instruction pointer
    n_rip: u64,

    // Instruction Fetch Count
    instruction_fetch_count: InstructionFetchCount,

    // AVIC APIC_BACKING_PAGE Pointer
    avic_backing_page_pointer: AvicBackingPagePointer,

    // reserved 0xef - 0xe8
    reserved_0xef_0xe8: [u8; 0xef - 0xe8],

    // AVIC Logical Backing Page Pointer
    avic_logical_backing_page_pointer: AvicBackingPagePointer,
    // AVIC Physical Backing Page Pointer
    avic_physical_backing_page_pointer: AvicBackingPagePointer,

    // reserved 0x100 - 0x107
    reserved_0x100_0x107: [u8; 0x107 - 0x100],

    // VMSA Pointer
    vmsa_pointer: VmcbStateSaveAreaPointer,

    vmgexit_rax: u64,
    vmgrexit_cpl: u8,

    // reserved 0x120 - 0x3df 0x3e0 - 0x3ef
    reserved_0x120_0x3df: [u8; 0x3df - 0x120],

    // reserved for host usage
    reserved_0x3e0_0x3ff: [u8; 0x3ff - 0x3e0],
}

impl VmcbControlArea {
    pub fn tlb_control_description(&self) -> &'static str {
        match self.guest.tlb_control() {
            0x00 => "Do nothing",
            0x01 => "Flush entire TLB (all entries, all ASIDs) on VMRUN",
            0x03 => "Flush this guest's TLB entries",
            0x07 => "Flush this guest's non-global TLB entries",
            _ => "Reserved or Invalid encoding",
        }
    }
}

#[repr(C)]
#[bitsize(32)]
#[derive(Clone, Copy, PartialEq, FromBits)]
pub struct VmcbInterceptVector3 {
    intercept_intr: u1,
    intercept_nmi: u1,
    intercept_smi: u1,
    intercept_init: u1,
    intercept_vintr: u1,
    // intercept CR0 writes that change bits other than CR0.TS or CR0.MP
    intercept_cr0_writes: u1,

    // descriptor tables intercept
    intercept_idtr_reads: u1,
    intercept_gdtr_reads: u1,
    intercept_ldtr_reads: u1,
    intercept_tr_reads: u1,
    intercept_idtr_writes: u1,
    intercept_gdtr_writes: u1,
    intercept_ldtr_writes: u1,
    intercept_tr_writes: u1,

    // intercept instruction
    intercept_rdtsc: u1,
    intercept_rdpmc: u1,
    intercept_pushf: u1,
    intercept_popf: u1,
    intercept_cpuid: u1,
    intercept_rsm: u1,
    intercept_iret: u1,
    intercept_intn: u1,
    intercept_invd: u1,
    intercept_pause: u1,
    intercept_hlt: u1,
    intercept_invlpg: u1,
    intercept_invlpga: u1,
    intercept_ioio_prot: u1,
    intercept_msr_prot: u1,
    intercept_task_switch: u1,

    // intercept processor "freezing" during legacy FERR handling
    intercept_ferr_freeze: u1,
    intercept_shutdown_event: u1,
}

#[repr(C)]
#[bitsize(32)]
#[derive(Clone, Copy, PartialEq, FromBits)]
pub struct VmcbInterceptVector4 {
    intercept_vmrun: u1,
    intercept_vmmcall: u1,
    intercept_vmload: u1,
    intercept_vmsave: u1,
    intercept_stgi: u1,
    intercept_clgi: u1,
    intercept_skinit: u1,
    intercept_rdtscp: u1,
    intercept_icebp: u1,
    // WBINVD and WBNOINVD
    intercept_wbinvd_wbnoinvd: u1,
    // MONITOR / MONITORX
    intercept_monitor: u1,
    // MWAIT / MWAITX instruction unconditional
    intercept_mwait: u1,
    // MWAIT / MWAITX instruction if monitor hardware is armed
    intercept_mwait_hw_armed: u1,
    intercept_xsetbv: u1,
    intercept_rdpru: u1,
    intercept_efer_writes: u1,
    intercept_cr0: u1,
    intercept_cr1: u1,
    intercept_cr2: u1,
    intercept_cr3: u1,
    intercept_cr4: u1,
    intercept_cr5: u1,
    intercept_cr6: u1,
    intercept_cr7: u1,
    intercept_dr8: u1,
    intercept_dr9: u1,
    intercept_dr10: u1,
    intercept_dr11: u1,
    intercept_dr12: u1,
    intercept_dr13: u1,
    intercept_dr14: u1,
    intercept_dr15: u1,
}

#[repr(C)]
#[bitsize(32)]
#[derive(Clone, Copy, PartialEq, FromBits)]
pub struct VmcbInterceptVector5 {
    intercept_invlpgb: u1,
    intercept_illegal_invlpgb: u1,
    intercept_invpcid: u1,
    intercept_mcommit: u1,
    // Intercept TLB invalidation. Presence of this bit
    // is indicated by CPUID Fn8000_000A, EDX[24] = 1
    intercept_tlbsync: u1,
    reserve: u27,
}

#[repr(C)]
#[bitsize(64)]
#[derive(Clone, Copy, PartialEq, FromBits)]
pub struct VmcbGuest {
    // Guest Address Space Identifier (Guest ASID)
    guest_asid: u32,
    // TLB Control (bits 39:32)
    // todo: Parse TLB Control
    tlb_control: u8,
    // Reserved bits (bits 63:40)
    reserved: u24,
}

#[repr(C)]
#[bitsize(64)]
#[derive(Clone, Copy, PartialEq, FromBits)]
pub struct VmInterruptControlFlags {
    // Virtual TPR (bits 7:0)
    // 4-bit virtual TPR value in bits 3:0
    // bits 7:4 are reserved (SBZ)
    v_tpr: u4,
    reserved_tpr: u4,

    // V_IRQ (bit 8)
    // Nonzero if virtual INTR is pending
    v_irq: u1,

    // VGIF (bit 9)
    // Virtual interrupts are masked/unmasked (0: masked, 1: unmasked)
    vgif: u1,

    // V_NMI (bit 11)
    // Nonzero if virtual NMI is pending
    v_nmi: u1,

    // V_NMI_MASK (bit 12)
    // Nonzero if virtual NMI is masked
    v_nmi_mask: u1,

    // Reserved bits 13:15
    // Reserved (SBZ)
    reserved_nmi: u3,

    // V_INTR_PRIO (bits 19:16)
    // 4-bit priority for virtual interrupt
    v_intr_prio: u4,

    // V_IGN_TPR (bit 20)
    // Nonzero if the current virtual interrupt ignores the (virtual) TPR
    v_ign_tpr: u1,

    // Reserved bits 21:23
    // Reserved (SBZ)
    reserved_intr: u3,

    // V_INTR_MASKING (bit 24)
    // Virtualize masking of INTR interrupts
    v_intr_masking: u1,

    // AMD Virtual GIF enabled (bit 25)
    // Nonzero if AMD Virtual GIF is enabled for this guest
    v_gif_enabled: u1,

    // V_NMI_ENABLE (bit 26)
    // Nonzero if NMI virtualization is enabled
    v_nmi_enable: u1,

    // Reserved bits 27:29
    // Reserved (SBZ)
    reserved_nmi_enable: u3,

    // x2AVIC Enable (bit 30)
    // Nonzero if x2AVIC is enabled
    x2avic_enable: u1,

    // AVIC Enable (bit 31)
    // Nonzero if AVIC is enabled
    avic_enable: u1,

    // V_INTR_VECTOR (bits 39:32)
    // 8-bit vector to use for this interrupt
    v_intr_vector: u8,

    // Reserved bits 40:63
    // Reserved (SBZ)
    reserved: u25,
}

#[repr(C)]
#[bitsize(64)]
#[derive(Clone, Copy, PartialEq, FromBits)]
pub struct VmShadowInterrupt {
    // INTERRUPT_SHADOW (bit 0)
    // Guest is in an interrupt shadow (1: true, 0: false)
    interrupt_shadow: u1,

    // GUEST_INTERRUPT_MASK (bit 1)
    // Value of RFLAGS.IF for the guest
    guest_interrupt_mask: u1,

    // Reserved bits (bits 63:2)
    // 62 bits reserved (SBZ)
    reserved: u62,
}

#[repr(C)]
#[bitsize(64)]
#[derive(Clone, Copy, PartialEq, FromBits)]
pub struct NestedPagingFlags {
    /// Enable nested paging
    np_enable: u1,

    /// Enable Secure Encrypted Virtualization (SEV)
    enable_sev: u1,

    /// Enable encrypted state for Secure Encrypted Virtualization (SEV)
    enable_encrypted_state: u1,

    /// Guest Mode Execute Trap
    guest_mode_execute_trap: u1,

    /// Enable supervisor shadow stack restrictions in nested page tables.
    /// Support for this feature is indicated by CPUID Fn8000_000A_EDX[19] (SSSCheck).
    sss_check_en: u1,

    /// Virtual Transparent Encryption
    virtual_transparent_encryption: u1,

    /// Enable Read Only Guest Page Tables.
    /// See "Nested Table Walk" for more information.
    enable_read_only_guest_page_tables: u1,

    /// Enable INVLPGB/TLBSYNC.
    ///
    /// 0 - INVLPGB and TLBSYNC will result in #UD.
    /// 1 - INVLPGB and TLBSYNC can be executed in guest.
    ///
    /// Presence of this bit is indicated by CPUID bit 8000_000A, EDX[24] = 1.
    /// When in SEV-ES guest or this bit is not present, INVLPGB/TLBSYNC is always enabled in guest
    enable_inv_lpgb_tlbsync: u1,

    /// Reserved (SBZ)
    reserved: u56,
}

#[repr(C)]
#[bitsize(64)]
#[derive(Clone, Copy, PartialEq, FromBits)]
pub struct AvicControlFlags {
    /// Reserved (SBZ)
    /// Bits 63:52 are reserved (SBZ)
    reserved: u12,

    /// AVIC APIC_BAR
    ///
    /// Address of the APIC base for the AVIC (AMD Virtual APIC).
    /// The APIC_BAR is used by AVIC to access the APIC and other
    /// related functionality within the virtualized environment.
    ///
    /// Bits 51:0 are for AVIC APIC_BAR
    apic_bar: u52,
}

#[repr(C)]
#[bitsize(64)]
#[derive(Clone, Copy, PartialEq, FromBits)]
pub struct LbrVirtualizationFlags {
    /// LBR Virtualization Enable
    ///
    /// 0 — Do nothing.
    /// 1 — Enable LBR virtualization hardware acceleration.
    lbr_virtualization_enable: u1,

    /// Virtualized VMSAVE/VMLOAD Enable
    ///
    /// Enables virtualized versions of VMSAVE and VMLOAD instructions.
    virtualized_vmsave_vmload_enable: u1,

    /// Virtualized Instruction-Based Sampling Enable
    ///
    /// Enables virtualized instruction-based sampling.
    /// See "Instruction-Based Sampling Virtualization" for details.
    virtualized_instruction_sampling_enable: u1,

    /// Reserved (SBZ)
    /// Reserved bits (63:3)
    reserved: u61,
}

#[repr(C)]
#[bitsize(64)]
#[derive(Clone, Copy, PartialEq, FromBits)]
pub struct VmcbCleanBits {
    /// VMCB Clean Bits
    ///
    /// Represents the clean bits in the VMCB.
    /// These bits are used to track the state of the VMCB, indicating which fields
    /// have been modified or need to be written back to memory.
    /// Bits 31:0 for VMCB Clean Bits
    vmcb_clean_bits: u32,

    /// Reserved (SBZ)
    /// Bits 63:32 are reserved (SBZ)
    reserved: u32,
}

#[repr(C)]
#[bitsize(128)]
#[derive(Clone, Copy, PartialEq, FromBits)]
pub struct InstructionFetchCount {
    // Number of bytes fetched
    number_of_bytes_fetched: u8,
    // Guest instruction bytes
    guest_instruction_bytes: u120,
}

#[repr(C)]
#[bitsize(64)]
#[derive(Clone, Copy, PartialEq, FromBits)]
pub struct AvicBackingPagePointer {
    /// AVIC APIC_BACKING_PAGE Pointer
    ///
    /// This field holds the pointer to the APIC backing page for AVIC (AMD Virtual APIC).
    /// It points to the structure used by AVIC to emulate the APIC and related functionality
    /// in a virtualized environment.
    /// Bits 51:0 for AVIC APIC_BACKING_PAGE pointer
    apic_backing_page_pointer: u52,
    apic_backing_page_pointer_reserved: u12,
}

#[repr(C)]
#[bitsize(64)]
#[derive(Clone, Copy, PartialEq, FromBits)]
pub struct AvicLogicalTablePointer {
    avic_logical_table_pointer_reserved_1: u12,
    avic_logical_table_pointer: u40,
    avic_logical_table_pointer_reserved_2: u12,
}

#[repr(C)]
#[bitsize(64)]
#[derive(Clone, Copy, PartialEq, FromBits)]
pub struct AvicPhysicalTablePointer {
    avic_physical_table_pointer_reserved_1: u8,
    avic_physical_table_pointer: u40,
    avic_physical_table_pointer_reserved_2: u8,
    avic_physical_max_index: u8,
}

#[repr(C)]
#[bitsize(64)]
#[derive(Clone, Copy, PartialEq, FromBits)]
pub struct VmcbStateSaveAreaPointer {
    vmsa_pointer_reserved_1: u12,
    vmsa_pointer: u40,
    vmsa_pointer_reserved_2: u12,
}

#[repr(C)]
#[derive(Clone, Copy, PartialEq)]
pub struct VmcbStateSaveArea {
    // registers
    es: VmcbRegister,
    cs: VmcbRegister,
    ss: VmcbRegister,
    ds: VmcbRegister,
    fs: VmcbRegister,
    gs: VmcbRegister,
    gdtr: VmcbRegister,
    ldtr: VmcbRegister,
    idtr: VmcbRegister,
    tr: VmcbRegister,
    // reserved 0xa0 - 0xca
    reserved_0xa0_0xca: [u8; 0xca - 0xa0],
    // If the guest is real-mode then the CPL is forced to 0;
    // if the guest is virtual-mode then the CPL is forced to 3.
    cpl: u8,
    // reserved 0xcc
    reserved_0xcc: u8,
    efer: u64,
    // reserved 0xd8 - 0x147
    reserved_0xd8_0x147: [u8; 0x147 - 0xd8],
    // control registers and data registers
    cr4: u64,
    cr3: u64,
    cr0: u64,
    dr7: u64,
    dr6: u64,
    rfalgs: u64,
    rip: u64,
    // reserved 0x180 - 0x1d7
    reserved_0x180_0x1d7: [u8; 0x1d7 - 0x180],
    rsp: u64,
    s_cet: u64,
    ssp: u64,
    isst_addr: u64,
    rax: u64,
    star: u64,
    lstar: u64,
    cstar: u64,
    sfmask: u64,
    kernel_gs_base: u64,
    sysenter_cs: u64,
    sysenter_esp: u64,
    sysenter_eip: u64,
    cr2: u64,
    // reserved 248h–267h
    reserved_0x248_0x267: [u8; 0x267 - 0x248],
    g_pat: u64,
    dbgctl: u64,
    br_from: u64,
    br_to: u64,
    lastexcpfrom: u64,
    dbgextncfg: u64,
    // reserved 299h–2dfh
    reserved_0x299_0x2df: [u8; 0x2df - 0x299],
    spec_ctrl: u64,
    // reserved 2e8h–66fh
    reserved_0x2e8_0x66f: [u8; 0x66f - 0x2e8],
    lbr_stack: [u8; 256],
    lbr_select: u64,
    ibs_fetch_ctl: u64,
    ibs_fetch_linaddr: u64,
    ibs_op_ctl: u64,
    ibs_op_rip: u64,
    ibs_op_data: u64,
    ibs_op_data2: u64,
    ibs_op_data3: u64,
    ibs_dc_linaddr: u64,
    bp_ibstgt_rip: u64,
    ic_ibst_extd_ctl: u64,
}

#[repr(C)]
#[bitsize(64)]
#[derive(Clone, Copy, PartialEq, FromBits)]
pub struct VmcbRegister {
    selector: u16,
    attrib: u16,
    limit: u16,
    base: u16,
}
