{"vcs1":{"timestamp_begin":1770030864.398649423, "rt":18.33, "ut":17.21, "st":0.45}}
{"vcselab":{"timestamp_begin":1770030883.187440269, "rt":0.64, "ut":0.44, "st":0.11}}
{"link":{"timestamp_begin":1770030883.965105428, "rt":1.97, "ut":1.23, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770030858.854718584}
{"VCS_COMP_START_TIME": 1770030858.854718584}
{"VCS_COMP_END_TIME": 1770030902.898338499}
{"VCS_USER_OPTIONS": "-l vcs.log -timescale=1ns/1ps -sverilog -ntb_opts uvm -debug_access+all -full64 -kdb -lca -P /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/novas.tab /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a ../rtl/bindfile.sv ../rtl/checker_file.sv ../rtl/sdram_controller.v ../rtl/sdram_if.sv ../rtl/sdram_model.v ../rtl/sdram_top.v +incdir+../tb +incdir+../test +incdir+../src_agent +incdir+../dst_agent ../test/sdram_pkg.sv ../tb/top.sv"}
{"vcs1": {"peak_mem": 2765765}}
{"stitch_vcselab": {"peak_mem": 2766941}}
