# vsim -c test_top -wlf vsim.wlf -solvefaildebug -voptargs="+acc" -l vsim.log -do "add wave -r /test_top/*; run -all; quit" 
# Start time: 17:32:42 on Feb 19,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "apb_uart_rx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "apb_uart_tx(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_top(fast)
# Loading work.apb_uart(fast)
# Loading work.apb_uart_rx(fast)
# Loading work.apb_uart_tx(fast)
# Loading work.apb_uart_fifo(fast)
# Loading work.apb_uart_fifo(fast__1)
# Loading work.apb_uart_interrupt(fast)
# Loading work.apb_uart_reg_blk(fast)
# Loading work.apb_uart_rb_regs(fast)
# Loading work.apb_uart_rb_apb_bridge(fast)
# add wave -r /test_top/*
#  run -all
# ** Note: $finish    : ../src/test_top.sv(376)
#    Time: 19510 ns  Iteration: 0  Instance: /test_top
# End time: 17:32:43 on Feb 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
