|neo430_test
clk_i => neo430_top:neo430_top_test_inst.clk_i
rst_i => neo430_top:neo430_top_test_inst.rst_i
gpio_o[0] <= neo430_top:neo430_top_test_inst.gpio_o[0]
gpio_o[1] <= neo430_top:neo430_top_test_inst.gpio_o[1]
gpio_o[2] <= neo430_top:neo430_top_test_inst.gpio_o[2]
gpio_o[3] <= neo430_top:neo430_top_test_inst.gpio_o[3]
gpio_o[4] <= neo430_top:neo430_top_test_inst.gpio_o[4]
gpio_o[5] <= neo430_top:neo430_top_test_inst.gpio_o[5]
gpio_o[6] <= neo430_top:neo430_top_test_inst.gpio_o[6]
gpio_o[7] <= neo430_top:neo430_top_test_inst.gpio_o[7]
uart_txd_o <= neo430_top:neo430_top_test_inst.uart_txd_o
uart_rxd_i => neo430_top:neo430_top_test_inst.uart_rxd_i


|neo430_test|neo430_top:neo430_top_test_inst
clk_i => neo430_cpu:neo430_cpu_inst.clk_i
clk_i => clk_div_ff[0].CLK
clk_i => clk_div_ff[1].CLK
clk_i => clk_div_ff[2].CLK
clk_i => clk_div_ff[5].CLK
clk_i => clk_div_ff[6].CLK
clk_i => clk_div_ff[9].CLK
clk_i => clk_div_ff[10].CLK
clk_i => clk_div_ff[11].CLK
clk_i => clk_div[0].CLK
clk_i => clk_div[1].CLK
clk_i => clk_div[2].CLK
clk_i => clk_div[3].CLK
clk_i => clk_div[4].CLK
clk_i => clk_div[5].CLK
clk_i => clk_div[6].CLK
clk_i => clk_div[7].CLK
clk_i => clk_div[8].CLK
clk_i => clk_div[9].CLK
clk_i => clk_div[10].CLK
clk_i => clk_div[11].CLK
clk_i => rst_gen[0].CLK
clk_i => rst_gen[1].CLK
clk_i => rst_gen[2].CLK
clk_i => rst_gen[3].CLK
clk_i => rst_i_sync1.CLK
clk_i => rst_i_sync0.CLK
clk_i => neo430_imem:neo430_imem_inst.clk_i
clk_i => neo430_dmem:neo430_dmem_inst.clk_i
clk_i => neo430_boot_rom:neo430_boot_rom_inst_true:neo430_boot_rom_inst.clk_i
clk_i => neo430_muldiv:neo430_muldiv_inst_true:neo430_muldiv_inst.clk_i
clk_i => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.clk_i
clk_i => neo430_uart:neo430_uart_inst_true:neo430_uart_inst.clk_i
clk_i => neo430_spi:neo430_spi_inst_true:neo430_spi_inst.clk_i
clk_i => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.clk_i
clk_i => neo430_timer:neo430_timer_inst_true:neo430_timer_inst.clk_i
clk_i => neo430_wdt:neo430_wdt_inst_true:neo430_wdt_inst.clk_i
clk_i => neo430_crc:neo430_crc_inst_true:neo430_crc_inst.clk_i
clk_i => neo430_cfu:neo430_cfu_inst_true:neo430_cfu_inst.clk_i
clk_i => neo430_pwm:neo430_pwm_inst_true:neo430_pwm_inst.clk_i
clk_i => neo430_twi:neo430_twi_inst_true:neo430_twi_inst.clk_i
clk_i => neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.clk_i
clk_i => neo430_freq_gen:neo430_freq_gen_inst_true:neo430_freq_gen_inst.clk_i
clk_i => neo430_sysconfig:neo430_sysconfig_inst.clk_i
rst_i => rst_i_sync0.DATAIN
gpio_o[0] <= neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_o[0]
gpio_o[1] <= neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_o[1]
gpio_o[2] <= neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_o[2]
gpio_o[3] <= neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_o[3]
gpio_o[4] <= neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_o[4]
gpio_o[5] <= neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_o[5]
gpio_o[6] <= neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_o[6]
gpio_o[7] <= neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_o[7]
gpio_o[8] <= neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_o[8]
gpio_o[9] <= neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_o[9]
gpio_o[10] <= neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_o[10]
gpio_o[11] <= neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_o[11]
gpio_o[12] <= neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_o[12]
gpio_o[13] <= neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_o[13]
gpio_o[14] <= neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_o[14]
gpio_o[15] <= neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_o[15]
gpio_i[0] => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_i[0]
gpio_i[1] => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_i[1]
gpio_i[2] => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_i[2]
gpio_i[3] => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_i[3]
gpio_i[4] => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_i[4]
gpio_i[5] => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_i[5]
gpio_i[6] => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_i[6]
gpio_i[7] => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_i[7]
gpio_i[8] => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_i[8]
gpio_i[9] => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_i[9]
gpio_i[10] => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_i[10]
gpio_i[11] => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_i[11]
gpio_i[12] => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_i[12]
gpio_i[13] => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_i[13]
gpio_i[14] => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_i[14]
gpio_i[15] => neo430_gpio:neo430_gpio_inst_true:neo430_gpio_inst.gpio_i[15]
pwm_o[0] <= neo430_pwm:neo430_pwm_inst_true:neo430_pwm_inst.pwm_o[0]
pwm_o[1] <= neo430_pwm:neo430_pwm_inst_true:neo430_pwm_inst.pwm_o[1]
pwm_o[2] <= neo430_pwm:neo430_pwm_inst_true:neo430_pwm_inst.pwm_o[2]
pwm_o[3] <= neo430_pwm:neo430_pwm_inst_true:neo430_pwm_inst.pwm_o[3]
freq_gen_o[0] <= neo430_freq_gen:neo430_freq_gen_inst_true:neo430_freq_gen_inst.freq_gen_o[0]
freq_gen_o[1] <= neo430_freq_gen:neo430_freq_gen_inst_true:neo430_freq_gen_inst.freq_gen_o[1]
freq_gen_o[2] <= neo430_freq_gen:neo430_freq_gen_inst_true:neo430_freq_gen_inst.freq_gen_o[2]
uart_txd_o <= neo430_uart:neo430_uart_inst_true:neo430_uart_inst.uart_txd_o
uart_rxd_i => neo430_uart:neo430_uart_inst_true:neo430_uart_inst.uart_rxd_i
spi_sclk_o <= neo430_spi:neo430_spi_inst_true:neo430_spi_inst.spi_sclk_o
spi_mosi_o <= neo430_spi:neo430_spi_inst_true:neo430_spi_inst.spi_mosi_o
spi_miso_i => neo430_spi:neo430_spi_inst_true:neo430_spi_inst.spi_miso_i
spi_cs_o[0] <= neo430_spi:neo430_spi_inst_true:neo430_spi_inst.spi_cs_o[0]
spi_cs_o[1] <= neo430_spi:neo430_spi_inst_true:neo430_spi_inst.spi_cs_o[1]
spi_cs_o[2] <= neo430_spi:neo430_spi_inst_true:neo430_spi_inst.spi_cs_o[2]
spi_cs_o[3] <= neo430_spi:neo430_spi_inst_true:neo430_spi_inst.spi_cs_o[3]
spi_cs_o[4] <= neo430_spi:neo430_spi_inst_true:neo430_spi_inst.spi_cs_o[4]
spi_cs_o[5] <= neo430_spi:neo430_spi_inst_true:neo430_spi_inst.spi_cs_o[5]
twi_sda_io <> neo430_twi:neo430_twi_inst_true:neo430_twi_inst.twi_sda_io
twi_scl_io <> neo430_twi:neo430_twi_inst_true:neo430_twi_inst.twi_scl_io
wb_adr_o[0] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[0]
wb_adr_o[1] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[1]
wb_adr_o[2] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[2]
wb_adr_o[3] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[3]
wb_adr_o[4] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[4]
wb_adr_o[5] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[5]
wb_adr_o[6] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[6]
wb_adr_o[7] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[7]
wb_adr_o[8] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[8]
wb_adr_o[9] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[9]
wb_adr_o[10] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[10]
wb_adr_o[11] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[11]
wb_adr_o[12] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[12]
wb_adr_o[13] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[13]
wb_adr_o[14] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[14]
wb_adr_o[15] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[15]
wb_adr_o[16] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[16]
wb_adr_o[17] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[17]
wb_adr_o[18] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[18]
wb_adr_o[19] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[19]
wb_adr_o[20] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[20]
wb_adr_o[21] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[21]
wb_adr_o[22] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[22]
wb_adr_o[23] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[23]
wb_adr_o[24] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[24]
wb_adr_o[25] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[25]
wb_adr_o[26] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[26]
wb_adr_o[27] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[27]
wb_adr_o[28] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[28]
wb_adr_o[29] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[29]
wb_adr_o[30] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[30]
wb_adr_o[31] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_adr_o[31]
wb_dat_i[0] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[0]
wb_dat_i[1] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[1]
wb_dat_i[2] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[2]
wb_dat_i[3] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[3]
wb_dat_i[4] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[4]
wb_dat_i[5] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[5]
wb_dat_i[6] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[6]
wb_dat_i[7] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[7]
wb_dat_i[8] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[8]
wb_dat_i[9] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[9]
wb_dat_i[10] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[10]
wb_dat_i[11] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[11]
wb_dat_i[12] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[12]
wb_dat_i[13] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[13]
wb_dat_i[14] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[14]
wb_dat_i[15] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[15]
wb_dat_i[16] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[16]
wb_dat_i[17] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[17]
wb_dat_i[18] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[18]
wb_dat_i[19] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[19]
wb_dat_i[20] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[20]
wb_dat_i[21] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[21]
wb_dat_i[22] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[22]
wb_dat_i[23] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[23]
wb_dat_i[24] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[24]
wb_dat_i[25] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[25]
wb_dat_i[26] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[26]
wb_dat_i[27] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[27]
wb_dat_i[28] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[28]
wb_dat_i[29] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[29]
wb_dat_i[30] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[30]
wb_dat_i[31] => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_i[31]
wb_dat_o[0] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[0]
wb_dat_o[1] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[1]
wb_dat_o[2] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[2]
wb_dat_o[3] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[3]
wb_dat_o[4] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[4]
wb_dat_o[5] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[5]
wb_dat_o[6] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[6]
wb_dat_o[7] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[7]
wb_dat_o[8] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[8]
wb_dat_o[9] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[9]
wb_dat_o[10] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[10]
wb_dat_o[11] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[11]
wb_dat_o[12] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[12]
wb_dat_o[13] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[13]
wb_dat_o[14] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[14]
wb_dat_o[15] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[15]
wb_dat_o[16] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[16]
wb_dat_o[17] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[17]
wb_dat_o[18] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[18]
wb_dat_o[19] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[19]
wb_dat_o[20] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[20]
wb_dat_o[21] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[21]
wb_dat_o[22] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[22]
wb_dat_o[23] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[23]
wb_dat_o[24] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[24]
wb_dat_o[25] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[25]
wb_dat_o[26] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[26]
wb_dat_o[27] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[27]
wb_dat_o[28] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[28]
wb_dat_o[29] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[29]
wb_dat_o[30] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[30]
wb_dat_o[31] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_dat_o[31]
wb_we_o <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_we_o
wb_sel_o[0] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_sel_o[0]
wb_sel_o[1] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_sel_o[1]
wb_sel_o[2] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_sel_o[2]
wb_sel_o[3] <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_sel_o[3]
wb_stb_o <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_stb_o
wb_cyc_o <= neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_cyc_o
wb_ack_i => neo430_wb_interface:neo430_wb32_if_inst_true:neo430_wb32_inst.wb_ack_i
ext_irq_i[0] => neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.ext_irq_i[0]
ext_irq_i[1] => neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.ext_irq_i[1]
ext_irq_i[2] => neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.ext_irq_i[2]
ext_irq_i[3] => neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.ext_irq_i[3]
ext_irq_i[4] => neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.ext_irq_i[4]
ext_irq_i[5] => neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.ext_irq_i[5]
ext_irq_i[6] => neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.ext_irq_i[6]
ext_irq_i[7] => neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.ext_irq_i[7]
ext_ack_o[0] <= neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.ext_ack_o[0]
ext_ack_o[1] <= neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.ext_ack_o[1]
ext_ack_o[2] <= neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.ext_ack_o[2]
ext_ack_o[3] <= neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.ext_ack_o[3]
ext_ack_o[4] <= neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.ext_ack_o[4]
ext_ack_o[5] <= neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.ext_ack_o[5]
ext_ack_o[6] <= neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.ext_ack_o[6]
ext_ack_o[7] <= neo430_exirq:neo430_exirq_inst_true:neo430_exirq_inst.ext_ack_o[7]


|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst
clk_i => neo430_control:neo430_control_inst.clk_i
clk_i => dio_swap.CLK
clk_i => bw_ff.CLK
clk_i => neo430_reg_file:neo430_reg_file_inst.clk_i
clk_i => neo430_alu:neo430_alu_inst.clk_i
clk_i => neo430_addr_gen:neo430_addr_gen_inst.clk_i
rst_i => neo430_control:neo430_control_inst.rst_i
rst_i => neo430_reg_file:neo430_reg_file_inst.rst_i
mem_rd_o <= neo430_control:neo430_control_inst.ctrl_o[28]
mem_imwe_o <= neo430_reg_file:neo430_reg_file_inst.sreg_o[15]
mem_wr_o[0] <= mem_wr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_o[1] <= mem_wr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[0] <= <GND>
mem_addr_o[1] <= neo430_addr_gen:neo430_addr_gen_inst.mem_addr_o[1]
mem_addr_o[2] <= neo430_addr_gen:neo430_addr_gen_inst.mem_addr_o[2]
mem_addr_o[3] <= neo430_addr_gen:neo430_addr_gen_inst.mem_addr_o[3]
mem_addr_o[4] <= neo430_addr_gen:neo430_addr_gen_inst.mem_addr_o[4]
mem_addr_o[5] <= neo430_addr_gen:neo430_addr_gen_inst.mem_addr_o[5]
mem_addr_o[6] <= neo430_addr_gen:neo430_addr_gen_inst.mem_addr_o[6]
mem_addr_o[7] <= neo430_addr_gen:neo430_addr_gen_inst.mem_addr_o[7]
mem_addr_o[8] <= neo430_addr_gen:neo430_addr_gen_inst.mem_addr_o[8]
mem_addr_o[9] <= neo430_addr_gen:neo430_addr_gen_inst.mem_addr_o[9]
mem_addr_o[10] <= neo430_addr_gen:neo430_addr_gen_inst.mem_addr_o[10]
mem_addr_o[11] <= neo430_addr_gen:neo430_addr_gen_inst.mem_addr_o[11]
mem_addr_o[12] <= neo430_addr_gen:neo430_addr_gen_inst.mem_addr_o[12]
mem_addr_o[13] <= neo430_addr_gen:neo430_addr_gen_inst.mem_addr_o[13]
mem_addr_o[14] <= neo430_addr_gen:neo430_addr_gen_inst.mem_addr_o[14]
mem_addr_o[15] <= neo430_addr_gen:neo430_addr_gen_inst.mem_addr_o[15]
mem_data_o[0] <= mdo_gate.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[1] <= mdo_gate.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[2] <= mdo_gate.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[3] <= mdo_gate.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[4] <= mdo_gate.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[5] <= mdo_gate.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[6] <= mdo_gate.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[7] <= mdo_gate.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[8] <= mdo_gate.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[9] <= mdo_gate.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[10] <= mdo_gate.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[11] <= mdo_gate.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[12] <= mdo_gate.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[13] <= mdo_gate.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[14] <= mdo_gate.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[15] <= mdo_gate.DB_MAX_OUTPUT_PORT_TYPE
mem_data_i[0] => mdi[8].DATAA
mem_data_i[0] => mdi[0].DATAB
mem_data_i[0] => neo430_control:neo430_control_inst.instr_i[0]
mem_data_i[1] => mdi[9].DATAA
mem_data_i[1] => mdi[1].DATAB
mem_data_i[1] => neo430_control:neo430_control_inst.instr_i[1]
mem_data_i[2] => mdi[10].DATAA
mem_data_i[2] => mdi[2].DATAB
mem_data_i[2] => neo430_control:neo430_control_inst.instr_i[2]
mem_data_i[3] => mdi[11].DATAA
mem_data_i[3] => mdi[3].DATAB
mem_data_i[3] => neo430_control:neo430_control_inst.instr_i[3]
mem_data_i[4] => mdi[12].DATAA
mem_data_i[4] => mdi[4].DATAB
mem_data_i[4] => neo430_control:neo430_control_inst.instr_i[4]
mem_data_i[5] => mdi[13].DATAA
mem_data_i[5] => mdi[5].DATAB
mem_data_i[5] => neo430_control:neo430_control_inst.instr_i[5]
mem_data_i[6] => mdi[14].DATAA
mem_data_i[6] => mdi[6].DATAB
mem_data_i[6] => neo430_control:neo430_control_inst.instr_i[6]
mem_data_i[7] => mdi[15].DATAA
mem_data_i[7] => mdi[7].DATAB
mem_data_i[7] => neo430_control:neo430_control_inst.instr_i[7]
mem_data_i[8] => mdi[8].DATAB
mem_data_i[8] => mdi[0].DATAA
mem_data_i[8] => neo430_control:neo430_control_inst.instr_i[8]
mem_data_i[9] => mdi[9].DATAB
mem_data_i[9] => mdi[1].DATAA
mem_data_i[9] => neo430_control:neo430_control_inst.instr_i[9]
mem_data_i[10] => mdi[10].DATAB
mem_data_i[10] => mdi[2].DATAA
mem_data_i[10] => neo430_control:neo430_control_inst.instr_i[10]
mem_data_i[11] => mdi[11].DATAB
mem_data_i[11] => mdi[3].DATAA
mem_data_i[11] => neo430_control:neo430_control_inst.instr_i[11]
mem_data_i[12] => mdi[12].DATAB
mem_data_i[12] => mdi[4].DATAA
mem_data_i[12] => neo430_control:neo430_control_inst.instr_i[12]
mem_data_i[13] => mdi[13].DATAB
mem_data_i[13] => mdi[5].DATAA
mem_data_i[13] => neo430_control:neo430_control_inst.instr_i[13]
mem_data_i[14] => mdi[14].DATAB
mem_data_i[14] => mdi[6].DATAA
mem_data_i[14] => neo430_control:neo430_control_inst.instr_i[14]
mem_data_i[15] => mdi[15].DATAB
mem_data_i[15] => mdi[7].DATAA
mem_data_i[15] => neo430_control:neo430_control_inst.instr_i[15]
irq_i[0] => neo430_control:neo430_control_inst.irq_i[0]
irq_i[1] => neo430_control:neo430_control_inst.irq_i[1]
irq_i[2] => neo430_control:neo430_control_inst.irq_i[2]
irq_i[3] => neo430_control:neo430_control_inst.irq_i[3]


|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst
clk_i => irq_vec[0].CLK
clk_i => irq_vec[1].CLK
clk_i => irq_start.CLK
clk_i => irq_buf[0].CLK
clk_i => irq_buf[1].CLK
clk_i => irq_buf[2].CLK
clk_i => irq_buf[3].CLK
clk_i => i_flag_ff1.CLK
clk_i => i_flag_ff0.CLK
clk_i => ir[0].CLK
clk_i => ir[1].CLK
clk_i => ir[2].CLK
clk_i => ir[3].CLK
clk_i => ir[4].CLK
clk_i => ir[5].CLK
clk_i => ir[6].CLK
clk_i => ir[7].CLK
clk_i => ir[8].CLK
clk_i => ir[9].CLK
clk_i => ir[10].CLK
clk_i => ir[11].CLK
clk_i => ir[12].CLK
clk_i => ir[13].CLK
clk_i => ir[14].CLK
clk_i => ir[15].CLK
clk_i => sam[0].CLK
clk_i => sam[1].CLK
clk_i => am[0].CLK
clk_i => am[1].CLK
clk_i => am[2].CLK
clk_i => am[3].CLK
clk_i => mem_rd_ff.CLK
clk_i => src[0].CLK
clk_i => src[1].CLK
clk_i => src[2].CLK
clk_i => src[3].CLK
clk_i => ctrl[0].CLK
clk_i => ctrl[1].CLK
clk_i => ctrl[2].CLK
clk_i => ctrl[3].CLK
clk_i => ctrl[4].CLK
clk_i => ctrl[5].CLK
clk_i => ctrl[6].CLK
clk_i => ctrl[7].CLK
clk_i => ctrl[8].CLK
clk_i => ctrl[9].CLK
clk_i => ctrl[10].CLK
clk_i => ctrl[11].CLK
clk_i => ctrl[12].CLK
clk_i => ctrl[13].CLK
clk_i => ctrl[14].CLK
clk_i => ctrl[15].CLK
clk_i => ctrl[16].CLK
clk_i => ctrl[17].CLK
clk_i => ctrl[18].CLK
clk_i => ctrl[19].CLK
clk_i => ctrl[20].CLK
clk_i => ctrl[21].CLK
clk_i => ctrl[22].CLK
clk_i => ctrl[23].CLK
clk_i => ctrl[24].CLK
clk_i => ctrl[25].CLK
clk_i => ctrl[26].CLK
clk_i => ctrl[27].CLK
clk_i => ctrl[28].CLK
clk_i => state~1.DATAIN
rst_i => state~3.DATAIN
instr_i[0] => src_nxt.DATAB
instr_i[0] => Equal6.IN1
instr_i[0] => Equal7.IN3
instr_i[0] => ir[0].DATAIN
instr_i[1] => src_nxt.DATAB
instr_i[1] => Equal6.IN0
instr_i[1] => Equal7.IN0
instr_i[1] => ir[1].DATAIN
instr_i[2] => src_nxt.DATAB
instr_i[2] => Equal6.IN3
instr_i[2] => Equal7.IN2
instr_i[2] => ir[2].DATAIN
instr_i[3] => src_nxt.DATAB
instr_i[3] => Equal6.IN2
instr_i[3] => Equal7.IN1
instr_i[3] => ir[3].DATAIN
instr_i[4] => am_nxt.IN0
instr_i[4] => am_nxt.DATAA
instr_i[4] => am_nxt.DATAA
instr_i[4] => Selector41.IN2
instr_i[4] => ir[4].DATAIN
instr_i[5] => am_nxt.IN1
instr_i[5] => arbiter_comb.IN1
instr_i[5] => am_nxt.DATAA
instr_i[5] => arbiter_comb.IN1
instr_i[5] => am_nxt.DATAA
instr_i[5] => Selector40.IN2
instr_i[5] => ir[5].DATAIN
instr_i[6] => Selector6.IN2
instr_i[6] => ir[6].DATAIN
instr_i[7] => ctrl_nxt.DATAB
instr_i[7] => Mux1.IN10
instr_i[7] => Mux3.IN10
instr_i[7] => am_nxt.DATAA
instr_i[7] => ir[7].DATAIN
instr_i[8] => ctrl_nxt.DATAB
instr_i[8] => Mux1.IN9
instr_i[8] => Mux2.IN5
instr_i[8] => Mux3.IN9
instr_i[8] => src_nxt.DATAA
instr_i[8] => Equal9.IN1
instr_i[8] => Equal10.IN3
instr_i[8] => ir[8].DATAIN
instr_i[9] => Mux1.IN8
instr_i[9] => Mux2.IN4
instr_i[9] => Mux3.IN8
instr_i[9] => src_nxt.DATAA
instr_i[9] => Equal8.IN1
instr_i[9] => Equal9.IN0
instr_i[9] => Equal10.IN0
instr_i[9] => ir[9].DATAIN
instr_i[10] => Mux0.IN7
instr_i[10] => src_nxt.DATAA
instr_i[10] => Equal5.IN2
instr_i[10] => Equal8.IN6
instr_i[10] => Equal9.IN3
instr_i[10] => Equal10.IN2
instr_i[10] => ir[10].DATAIN
instr_i[11] => Mux0.IN6
instr_i[11] => src_nxt.DATAA
instr_i[11] => Equal5.IN1
instr_i[11] => Equal8.IN5
instr_i[11] => Equal9.IN2
instr_i[11] => Equal10.IN1
instr_i[11] => ir[11].DATAIN
instr_i[12] => Mux0.IN5
instr_i[12] => ctrl_nxt.DATAA
instr_i[12] => Equal5.IN0
instr_i[12] => Equal8.IN0
instr_i[12] => Equal11.IN3
instr_i[12] => ir[12].DATAIN
instr_i[13] => ctrl_nxt.OUTPUTSELECT
instr_i[13] => ctrl_nxt.OUTPUTSELECT
instr_i[13] => ctrl_nxt.OUTPUTSELECT
instr_i[13] => ctrl_nxt.OUTPUTSELECT
instr_i[13] => ctrl_nxt.OUTPUTSELECT
instr_i[13] => state_nxt.OUTPUTSELECT
instr_i[13] => state_nxt.OUTPUTSELECT
instr_i[13] => state_nxt.OUTPUTSELECT
instr_i[13] => am_nxt.OUTPUTSELECT
instr_i[13] => am_nxt.OUTPUTSELECT
instr_i[13] => am_nxt.OUTPUTSELECT
instr_i[13] => am_nxt.OUTPUTSELECT
instr_i[13] => src_nxt.OUTPUTSELECT
instr_i[13] => src_nxt.OUTPUTSELECT
instr_i[13] => src_nxt.OUTPUTSELECT
instr_i[13] => src_nxt.OUTPUTSELECT
instr_i[13] => ctrl_nxt.DATAA
instr_i[13] => Equal8.IN4
instr_i[13] => Equal11.IN1
instr_i[13] => ir[13].DATAIN
instr_i[14] => ctrl_nxt.DATAA
instr_i[14] => Equal4.IN1
instr_i[14] => Equal8.IN3
instr_i[14] => Equal11.IN2
instr_i[14] => ir[14].DATAIN
instr_i[15] => ctrl_nxt.DATAA
instr_i[15] => Equal4.IN0
instr_i[15] => Equal8.IN2
instr_i[15] => Equal11.IN0
instr_i[15] => ir[15].DATAIN
sreg_i[0] => Mux0.IN10
sreg_i[0] => Mux0.IN2
sreg_i[1] => Mux0.IN9
sreg_i[1] => Mux0.IN1
sreg_i[2] => branch_taken.IN0
sreg_i[2] => Mux0.IN8
sreg_i[3] => irq_fire.IN1
sreg_i[3] => i_flag_ff0.DATAIN
sreg_i[3] => irq_buffer.IN1
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => state_nxt.OUTPUTSELECT
sreg_i[4] => ctrl_nxt.OUTPUTSELECT
sreg_i[4] => ctrl_nxt.DATAA
sreg_i[5] => ~NO_FANOUT~
sreg_i[6] => ~NO_FANOUT~
sreg_i[7] => ~NO_FANOUT~
sreg_i[8] => branch_taken.IN1
sreg_i[9] => ~NO_FANOUT~
sreg_i[10] => ~NO_FANOUT~
sreg_i[11] => ~NO_FANOUT~
sreg_i[12] => ~NO_FANOUT~
sreg_i[13] => ~NO_FANOUT~
sreg_i[14] => irq_buf.IN1
sreg_i[14] => irq_buf.IN1
sreg_i[14] => irq_buf.IN1
sreg_i[14] => irq_buf.IN1
sreg_i[15] => ~NO_FANOUT~
ctrl_o[0] <= ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[1] <= ctrl[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[2] <= ctrl[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[3] <= ctrl[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[4] <= ctrl[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[5] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[6] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[7] <= ctrl[7].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[8] <= ctrl[8].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[9] <= ctrl[9].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[10] <= ctrl[10].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[11] <= ctrl[11].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[12] <= ctrl[12].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[13] <= ctrl[13].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[14] <= ctrl[14].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[15] <= ctrl[15].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[16] <= ctrl[16].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[17] <= ctrl[17].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[18] <= ctrl[18].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[19] <= ctrl[19].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[20] <= ctrl[20].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[21] <= ctrl[21].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[22] <= ctrl[22].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[23] <= ctrl[23].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[24] <= ctrl[24].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[25] <= ctrl[25].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[26] <= ctrl[26].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[27] <= ctrl[27].DB_MAX_OUTPUT_PORT_TYPE
ctrl_o[28] <= ctrl[28].DB_MAX_OUTPUT_PORT_TYPE
irq_vec_o[0] <= irq_vec[0].DB_MAX_OUTPUT_PORT_TYPE
irq_vec_o[1] <= irq_vec[1].DB_MAX_OUTPUT_PORT_TYPE
imm_o[0] <= <GND>
imm_o[1] <= ir[0].DB_MAX_OUTPUT_PORT_TYPE
imm_o[2] <= ir[1].DB_MAX_OUTPUT_PORT_TYPE
imm_o[3] <= ir[2].DB_MAX_OUTPUT_PORT_TYPE
imm_o[4] <= ir[3].DB_MAX_OUTPUT_PORT_TYPE
imm_o[5] <= ir[4].DB_MAX_OUTPUT_PORT_TYPE
imm_o[6] <= ir[5].DB_MAX_OUTPUT_PORT_TYPE
imm_o[7] <= ir[6].DB_MAX_OUTPUT_PORT_TYPE
imm_o[8] <= ir[7].DB_MAX_OUTPUT_PORT_TYPE
imm_o[9] <= ir[8].DB_MAX_OUTPUT_PORT_TYPE
imm_o[10] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
imm_o[11] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
imm_o[12] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
imm_o[13] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
imm_o[14] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
imm_o[15] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
irq_i[0] => irq_buf.IN1
irq_i[1] => irq_buf.IN1
irq_i[2] => irq_buf.IN1
irq_i[3] => irq_buf.IN1


|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst
clk_i => reg_file~20.CLK
clk_i => reg_file~0.CLK
clk_i => reg_file~1.CLK
clk_i => reg_file~2.CLK
clk_i => reg_file~3.CLK
clk_i => reg_file~4.CLK
clk_i => reg_file~5.CLK
clk_i => reg_file~6.CLK
clk_i => reg_file~7.CLK
clk_i => reg_file~8.CLK
clk_i => reg_file~9.CLK
clk_i => reg_file~10.CLK
clk_i => reg_file~11.CLK
clk_i => reg_file~12.CLK
clk_i => reg_file~13.CLK
clk_i => reg_file~14.CLK
clk_i => reg_file~15.CLK
clk_i => reg_file~16.CLK
clk_i => reg_file~17.CLK
clk_i => reg_file~18.CLK
clk_i => reg_file~19.CLK
clk_i => sreg[0].CLK
clk_i => sreg[1].CLK
clk_i => sreg[2].CLK
clk_i => sreg[3].CLK
clk_i => sreg[4].CLK
clk_i => sreg[8].CLK
clk_i => sreg[14].CLK
clk_i => sreg[15].CLK
clk_i => reg_file.CLK0
rst_i => sreg[0].ACLR
rst_i => sreg[1].ACLR
rst_i => sreg[2].ACLR
rst_i => sreg[3].ACLR
rst_i => sreg[4].ACLR
rst_i => sreg[8].ACLR
rst_i => sreg[14].ACLR
rst_i => sreg[15].ACLR
alu_i[0] => in_data.DATAA
alu_i[1] => in_data.DATAA
alu_i[2] => in_data.DATAA
alu_i[3] => in_data.DATAA
alu_i[4] => in_data.DATAA
alu_i[5] => in_data.DATAA
alu_i[6] => in_data.DATAA
alu_i[7] => in_data.DATAA
alu_i[8] => in_data.DATAA
alu_i[9] => in_data.DATAA
alu_i[10] => in_data.DATAA
alu_i[11] => in_data.DATAA
alu_i[12] => in_data.DATAA
alu_i[13] => in_data.DATAA
alu_i[14] => in_data.DATAA
alu_i[15] => in_data.DATAA
addr_i[0] => in_data.DATAB
addr_i[1] => in_data.DATAB
addr_i[2] => in_data.DATAB
addr_i[3] => in_data.DATAB
addr_i[4] => in_data.DATAB
addr_i[5] => in_data.DATAB
addr_i[6] => in_data.DATAB
addr_i[7] => in_data.DATAB
addr_i[8] => in_data.DATAB
addr_i[9] => in_data.DATAB
addr_i[10] => in_data.DATAB
addr_i[11] => in_data.DATAB
addr_i[12] => in_data.DATAB
addr_i[13] => in_data.DATAB
addr_i[14] => in_data.DATAB
addr_i[15] => in_data.DATAB
flag_i[0] => sreg.DATAB
flag_i[1] => sreg.DATAB
flag_i[2] => sreg.DATAB
flag_i[3] => sreg.DATAB
flag_i[4] => ~NO_FANOUT~
ctrl_i[0] => in_data.OUTPUTSELECT
ctrl_i[0] => in_data.OUTPUTSELECT
ctrl_i[0] => in_data.OUTPUTSELECT
ctrl_i[0] => in_data.OUTPUTSELECT
ctrl_i[0] => in_data.OUTPUTSELECT
ctrl_i[0] => in_data.OUTPUTSELECT
ctrl_i[0] => in_data.OUTPUTSELECT
ctrl_i[0] => in_data.OUTPUTSELECT
ctrl_i[0] => in_data.OUTPUTSELECT
ctrl_i[0] => in_data.OUTPUTSELECT
ctrl_i[0] => in_data.OUTPUTSELECT
ctrl_i[0] => in_data.OUTPUTSELECT
ctrl_i[0] => in_data.OUTPUTSELECT
ctrl_i[0] => in_data.OUTPUTSELECT
ctrl_i[0] => in_data.OUTPUTSELECT
ctrl_i[0] => in_data.OUTPUTSELECT
ctrl_i[1] => Mux0.IN9
ctrl_i[1] => Mux1.IN10
ctrl_i[1] => Mux2.IN9
ctrl_i[1] => Mux3.IN9
ctrl_i[1] => Mux4.IN9
ctrl_i[1] => Mux5.IN9
ctrl_i[1] => Mux6.IN9
ctrl_i[1] => Mux7.IN9
ctrl_i[1] => reg_file~3.DATAIN
ctrl_i[1] => Equal0.IN3
ctrl_i[1] => Equal1.IN1
ctrl_i[1] => reg_file.WADDR
ctrl_i[1] => reg_file.RADDR
ctrl_i[2] => reg_file~2.DATAIN
ctrl_i[2] => Equal0.IN0
ctrl_i[2] => Equal1.IN0
ctrl_i[2] => reg_file.WADDR1
ctrl_i[2] => reg_file.RADDR1
ctrl_i[3] => reg_file~1.DATAIN
ctrl_i[3] => Equal0.IN2
ctrl_i[3] => Equal1.IN3
ctrl_i[3] => reg_file.WADDR2
ctrl_i[3] => reg_file.RADDR2
ctrl_i[4] => reg_file~0.DATAIN
ctrl_i[4] => Equal0.IN1
ctrl_i[4] => Equal1.IN2
ctrl_i[4] => reg_file.WADDR3
ctrl_i[4] => reg_file.RADDR3
ctrl_i[5] => Mux0.IN8
ctrl_i[5] => Mux1.IN9
ctrl_i[5] => Mux2.IN8
ctrl_i[5] => Mux3.IN8
ctrl_i[5] => Mux4.IN8
ctrl_i[5] => Mux5.IN8
ctrl_i[5] => Mux6.IN8
ctrl_i[5] => Mux7.IN8
ctrl_i[6] => Mux0.IN7
ctrl_i[6] => Mux1.IN8
ctrl_i[6] => Mux2.IN7
ctrl_i[6] => Mux3.IN7
ctrl_i[6] => Mux4.IN7
ctrl_i[6] => Mux5.IN7
ctrl_i[6] => Mux6.IN7
ctrl_i[6] => Mux7.IN7
ctrl_i[7] => sreg.OUTPUTSELECT
ctrl_i[7] => sreg.OUTPUTSELECT
ctrl_i[7] => sreg.OUTPUTSELECT
ctrl_i[7] => sreg.OUTPUTSELECT
ctrl_i[8] => sreg_write.IN1
ctrl_i[8] => reg_file~20.DATAIN
ctrl_i[8] => reg_file.WE
ctrl_i[9] => sreg.OUTPUTSELECT
ctrl_i[10] => sreg.OUTPUTSELECT
ctrl_i[11] => in_data[15].OUTPUTSELECT
ctrl_i[11] => in_data[14].OUTPUTSELECT
ctrl_i[11] => in_data[13].OUTPUTSELECT
ctrl_i[11] => in_data[12].OUTPUTSELECT
ctrl_i[11] => in_data[11].OUTPUTSELECT
ctrl_i[11] => in_data[10].OUTPUTSELECT
ctrl_i[11] => in_data[9].OUTPUTSELECT
ctrl_i[11] => in_data[8].OUTPUTSELECT
ctrl_i[11] => in_data[7].OUTPUTSELECT
ctrl_i[11] => in_data[6].OUTPUTSELECT
ctrl_i[11] => in_data[5].OUTPUTSELECT
ctrl_i[11] => in_data[4].OUTPUTSELECT
ctrl_i[11] => in_data[3].OUTPUTSELECT
ctrl_i[11] => in_data[2].OUTPUTSELECT
ctrl_i[11] => in_data[1].OUTPUTSELECT
ctrl_i[11] => in_data[0].OUTPUTSELECT
ctrl_i[12] => ~NO_FANOUT~
ctrl_i[13] => ~NO_FANOUT~
ctrl_i[14] => ~NO_FANOUT~
ctrl_i[15] => ~NO_FANOUT~
ctrl_i[16] => ~NO_FANOUT~
ctrl_i[17] => ~NO_FANOUT~
ctrl_i[18] => ~NO_FANOUT~
ctrl_i[19] => ~NO_FANOUT~
ctrl_i[20] => ~NO_FANOUT~
ctrl_i[21] => ~NO_FANOUT~
ctrl_i[22] => ~NO_FANOUT~
ctrl_i[23] => ~NO_FANOUT~
ctrl_i[24] => ~NO_FANOUT~
ctrl_i[25] => ~NO_FANOUT~
ctrl_i[26] => ~NO_FANOUT~
ctrl_i[27] => ~NO_FANOUT~
ctrl_i[28] => ~NO_FANOUT~
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
sreg_o[0] <= sreg[0].DB_MAX_OUTPUT_PORT_TYPE
sreg_o[1] <= sreg[1].DB_MAX_OUTPUT_PORT_TYPE
sreg_o[2] <= sreg[2].DB_MAX_OUTPUT_PORT_TYPE
sreg_o[3] <= sreg[3].DB_MAX_OUTPUT_PORT_TYPE
sreg_o[4] <= sreg[4].DB_MAX_OUTPUT_PORT_TYPE
sreg_o[5] <= <GND>
sreg_o[6] <= <GND>
sreg_o[7] <= <GND>
sreg_o[8] <= sreg[8].DB_MAX_OUTPUT_PORT_TYPE
sreg_o[9] <= <GND>
sreg_o[10] <= <GND>
sreg_o[11] <= <GND>
sreg_o[12] <= <GND>
sreg_o[13] <= <GND>
sreg_o[14] <= sreg[14].DB_MAX_OUTPUT_PORT_TYPE
sreg_o[15] <= sreg[15].DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_alu:neo430_alu_inst
clk_i => op_b_ff[0].CLK
clk_i => op_b_ff[1].CLK
clk_i => op_b_ff[2].CLK
clk_i => op_b_ff[3].CLK
clk_i => op_b_ff[4].CLK
clk_i => op_b_ff[5].CLK
clk_i => op_b_ff[6].CLK
clk_i => op_b_ff[7].CLK
clk_i => op_b_ff[8].CLK
clk_i => op_b_ff[9].CLK
clk_i => op_b_ff[10].CLK
clk_i => op_b_ff[11].CLK
clk_i => op_b_ff[12].CLK
clk_i => op_b_ff[13].CLK
clk_i => op_b_ff[14].CLK
clk_i => op_b_ff[15].CLK
clk_i => op_a_ff[0].CLK
clk_i => op_a_ff[1].CLK
clk_i => op_a_ff[2].CLK
clk_i => op_a_ff[3].CLK
clk_i => op_a_ff[4].CLK
clk_i => op_a_ff[5].CLK
clk_i => op_a_ff[6].CLK
clk_i => op_a_ff[7].CLK
clk_i => op_a_ff[8].CLK
clk_i => op_a_ff[9].CLK
clk_i => op_a_ff[10].CLK
clk_i => op_a_ff[11].CLK
clk_i => op_a_ff[12].CLK
clk_i => op_a_ff[13].CLK
clk_i => op_a_ff[14].CLK
clk_i => op_a_ff[15].CLK
reg_i[0] => op_data[0].DATAB
reg_i[1] => op_data[1].DATAB
reg_i[2] => op_data[2].DATAB
reg_i[3] => op_data[3].DATAB
reg_i[4] => op_data[4].DATAB
reg_i[5] => op_data[5].DATAB
reg_i[6] => op_data[6].DATAB
reg_i[7] => op_data[7].DATAB
reg_i[8] => op_data[8].DATAB
reg_i[9] => op_data[9].DATAB
reg_i[10] => op_data[10].DATAB
reg_i[11] => op_data[11].DATAB
reg_i[12] => op_data[12].DATAB
reg_i[13] => op_data[13].DATAB
reg_i[14] => op_data[14].DATAB
reg_i[15] => op_data[15].DATAB
mem_i[0] => op_data[0].DATAA
mem_i[1] => op_data[1].DATAA
mem_i[2] => op_data[2].DATAA
mem_i[3] => op_data[3].DATAA
mem_i[4] => op_data[4].DATAA
mem_i[5] => op_data[5].DATAA
mem_i[6] => op_data[6].DATAA
mem_i[7] => op_data[7].DATAA
mem_i[8] => op_data[8].DATAA
mem_i[9] => op_data[9].DATAA
mem_i[10] => op_data[10].DATAA
mem_i[11] => op_data[11].DATAA
mem_i[12] => op_data[12].DATAA
mem_i[13] => op_data[13].DATAA
mem_i[14] => op_data[14].DATAA
mem_i[15] => op_data[15].DATAA
sreg_i[0] => \binary_arithmetic_core:carry_in_v[0].DATAB
sreg_i[0] => alu_res.DATAB
sreg_i[0] => alu_res.DATAA
sreg_i[0] => Mux19.IN4
sreg_i[0] => Mux19.IN5
sreg_i[0] => Mux19.IN6
sreg_i[0] => Mux19.IN7
sreg_i[1] => Mux18.IN0
sreg_i[1] => Mux18.IN1
sreg_i[1] => Mux18.IN2
sreg_i[1] => Mux18.IN3
sreg_i[2] => Mux17.IN0
sreg_i[2] => Mux17.IN1
sreg_i[2] => Mux17.IN2
sreg_i[2] => Mux17.IN3
sreg_i[3] => ~NO_FANOUT~
sreg_i[4] => ~NO_FANOUT~
sreg_i[5] => ~NO_FANOUT~
sreg_i[6] => ~NO_FANOUT~
sreg_i[7] => ~NO_FANOUT~
sreg_i[8] => Mux16.IN6
sreg_i[8] => Mux16.IN7
sreg_i[8] => Mux16.IN8
sreg_i[8] => Mux16.IN9
sreg_i[9] => ~NO_FANOUT~
sreg_i[10] => ~NO_FANOUT~
sreg_i[11] => ~NO_FANOUT~
sreg_i[12] => ~NO_FANOUT~
sreg_i[13] => ~NO_FANOUT~
sreg_i[14] => ~NO_FANOUT~
sreg_i[15] => ~NO_FANOUT~
ctrl_i[0] => ~NO_FANOUT~
ctrl_i[1] => ~NO_FANOUT~
ctrl_i[2] => ~NO_FANOUT~
ctrl_i[3] => ~NO_FANOUT~
ctrl_i[4] => ~NO_FANOUT~
ctrl_i[5] => ~NO_FANOUT~
ctrl_i[6] => ~NO_FANOUT~
ctrl_i[7] => ~NO_FANOUT~
ctrl_i[8] => ~NO_FANOUT~
ctrl_i[9] => ~NO_FANOUT~
ctrl_i[10] => ~NO_FANOUT~
ctrl_i[11] => ~NO_FANOUT~
ctrl_i[12] => op_data[15].OUTPUTSELECT
ctrl_i[12] => op_data[14].OUTPUTSELECT
ctrl_i[12] => op_data[13].OUTPUTSELECT
ctrl_i[12] => op_data[12].OUTPUTSELECT
ctrl_i[12] => op_data[11].OUTPUTSELECT
ctrl_i[12] => op_data[10].OUTPUTSELECT
ctrl_i[12] => op_data[9].OUTPUTSELECT
ctrl_i[12] => op_data[8].OUTPUTSELECT
ctrl_i[12] => op_data[7].OUTPUTSELECT
ctrl_i[12] => op_data[6].OUTPUTSELECT
ctrl_i[12] => op_data[5].OUTPUTSELECT
ctrl_i[12] => op_data[4].OUTPUTSELECT
ctrl_i[12] => op_data[3].OUTPUTSELECT
ctrl_i[12] => op_data[2].OUTPUTSELECT
ctrl_i[12] => op_data[1].OUTPUTSELECT
ctrl_i[12] => op_data[0].OUTPUTSELECT
ctrl_i[13] => op_a_ff[3].ENA
ctrl_i[13] => op_a_ff[2].ENA
ctrl_i[13] => op_a_ff[1].ENA
ctrl_i[13] => op_a_ff[0].ENA
ctrl_i[13] => op_a_ff[4].ENA
ctrl_i[13] => op_a_ff[5].ENA
ctrl_i[13] => op_a_ff[6].ENA
ctrl_i[13] => op_a_ff[7].ENA
ctrl_i[13] => op_a_ff[8].ENA
ctrl_i[13] => op_a_ff[9].ENA
ctrl_i[13] => op_a_ff[10].ENA
ctrl_i[13] => op_a_ff[11].ENA
ctrl_i[13] => op_a_ff[12].ENA
ctrl_i[13] => op_a_ff[13].ENA
ctrl_i[13] => op_a_ff[14].ENA
ctrl_i[13] => op_a_ff[15].ENA
ctrl_i[14] => op_b_ff[15].ENA
ctrl_i[14] => op_b_ff[14].ENA
ctrl_i[14] => op_b_ff[13].ENA
ctrl_i[14] => op_b_ff[12].ENA
ctrl_i[14] => op_b_ff[11].ENA
ctrl_i[14] => op_b_ff[10].ENA
ctrl_i[14] => op_b_ff[9].ENA
ctrl_i[14] => op_b_ff[8].ENA
ctrl_i[14] => op_b_ff[7].ENA
ctrl_i[14] => op_b_ff[6].ENA
ctrl_i[14] => op_b_ff[5].ENA
ctrl_i[14] => op_b_ff[4].ENA
ctrl_i[14] => op_b_ff[3].ENA
ctrl_i[14] => op_b_ff[2].ENA
ctrl_i[14] => op_b_ff[1].ENA
ctrl_i[14] => op_b_ff[0].ENA
ctrl_i[15] => Mux0.IN10
ctrl_i[15] => Mux1.IN8
ctrl_i[15] => Mux2.IN8
ctrl_i[15] => Mux3.IN8
ctrl_i[15] => Mux4.IN8
ctrl_i[15] => Mux5.IN8
ctrl_i[15] => Mux6.IN8
ctrl_i[15] => Mux7.IN8
ctrl_i[15] => Mux8.IN10
ctrl_i[15] => Mux9.IN8
ctrl_i[15] => Mux10.IN8
ctrl_i[15] => Mux11.IN8
ctrl_i[15] => Mux12.IN8
ctrl_i[15] => Mux13.IN8
ctrl_i[15] => Mux14.IN8
ctrl_i[15] => Mux15.IN8
ctrl_i[15] => Mux16.IN13
ctrl_i[15] => Mux17.IN7
ctrl_i[15] => Mux18.IN7
ctrl_i[15] => Mux19.IN11
ctrl_i[15] => Equal0.IN3
ctrl_i[15] => Equal1.IN1
ctrl_i[15] => Equal2.IN3
ctrl_i[16] => alu_res.OUTPUTSELECT
ctrl_i[16] => alu_res.OUTPUTSELECT
ctrl_i[16] => Mux0.IN9
ctrl_i[16] => Mux1.IN7
ctrl_i[16] => Mux2.IN7
ctrl_i[16] => Mux3.IN7
ctrl_i[16] => Mux4.IN7
ctrl_i[16] => Mux5.IN7
ctrl_i[16] => Mux6.IN7
ctrl_i[16] => Mux7.IN7
ctrl_i[16] => Mux8.IN9
ctrl_i[16] => Mux9.IN7
ctrl_i[16] => Mux10.IN7
ctrl_i[16] => Mux11.IN7
ctrl_i[16] => Mux12.IN7
ctrl_i[16] => Mux13.IN7
ctrl_i[16] => Mux14.IN7
ctrl_i[16] => Mux15.IN7
ctrl_i[16] => Mux16.IN12
ctrl_i[16] => Mux17.IN6
ctrl_i[16] => Mux18.IN6
ctrl_i[16] => Mux19.IN10
ctrl_i[16] => Equal0.IN1
ctrl_i[16] => Equal1.IN3
ctrl_i[16] => Equal2.IN2
ctrl_i[17] => Mux0.IN8
ctrl_i[17] => Mux1.IN6
ctrl_i[17] => Mux2.IN6
ctrl_i[17] => Mux3.IN6
ctrl_i[17] => Mux4.IN6
ctrl_i[17] => Mux5.IN6
ctrl_i[17] => Mux6.IN6
ctrl_i[17] => Mux7.IN6
ctrl_i[17] => Mux8.IN8
ctrl_i[17] => Mux9.IN6
ctrl_i[17] => Mux10.IN6
ctrl_i[17] => Mux11.IN6
ctrl_i[17] => Mux12.IN6
ctrl_i[17] => Mux13.IN6
ctrl_i[17] => Mux14.IN6
ctrl_i[17] => Mux15.IN6
ctrl_i[17] => Mux16.IN11
ctrl_i[17] => Mux17.IN5
ctrl_i[17] => Mux18.IN5
ctrl_i[17] => Mux19.IN9
ctrl_i[17] => Equal0.IN2
ctrl_i[17] => Equal1.IN2
ctrl_i[17] => Equal2.IN1
ctrl_i[18] => Mux0.IN7
ctrl_i[18] => Mux1.IN5
ctrl_i[18] => Mux2.IN5
ctrl_i[18] => Mux3.IN5
ctrl_i[18] => Mux4.IN5
ctrl_i[18] => Mux5.IN5
ctrl_i[18] => Mux6.IN5
ctrl_i[18] => Mux7.IN5
ctrl_i[18] => Mux8.IN7
ctrl_i[18] => Mux9.IN5
ctrl_i[18] => Mux10.IN5
ctrl_i[18] => Mux11.IN5
ctrl_i[18] => Mux12.IN5
ctrl_i[18] => Mux13.IN5
ctrl_i[18] => Mux14.IN5
ctrl_i[18] => Mux15.IN5
ctrl_i[18] => Mux16.IN10
ctrl_i[18] => Mux17.IN4
ctrl_i[18] => Mux18.IN4
ctrl_i[18] => Mux19.IN8
ctrl_i[18] => Equal0.IN0
ctrl_i[18] => Equal1.IN0
ctrl_i[18] => Equal2.IN0
ctrl_i[19] => add_res[17].OUTPUTSELECT
ctrl_i[19] => add_res[16].OUTPUTSELECT
ctrl_i[19] => flag_o.OUTPUTSELECT
ctrl_i[19] => alu_res.OUTPUTSELECT
ctrl_i[19] => alu_res.OUTPUTSELECT
ctrl_i[19] => negative.OUTPUTSELECT
ctrl_i[19] => data_res.OUTPUTSELECT
ctrl_i[19] => data_res.OUTPUTSELECT
ctrl_i[19] => data_res.OUTPUTSELECT
ctrl_i[19] => data_res.OUTPUTSELECT
ctrl_i[19] => data_res.OUTPUTSELECT
ctrl_i[19] => data_res.OUTPUTSELECT
ctrl_i[19] => data_res.OUTPUTSELECT
ctrl_i[19] => data_res.OUTPUTSELECT
ctrl_i[20] => ~NO_FANOUT~
ctrl_i[21] => ~NO_FANOUT~
ctrl_i[22] => ~NO_FANOUT~
ctrl_i[23] => ~NO_FANOUT~
ctrl_i[24] => ~NO_FANOUT~
ctrl_i[25] => ~NO_FANOUT~
ctrl_i[26] => ~NO_FANOUT~
ctrl_i[27] => ~NO_FANOUT~
ctrl_i[28] => ~NO_FANOUT~
data_o[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_res.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_res.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_res.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_res.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_res.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_res.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_res.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_res.DB_MAX_OUTPUT_PORT_TYPE
flag_o[0] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
flag_o[1] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
flag_o[2] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
flag_o[3] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
flag_o[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst
clk_i => mem_addr_reg[0].CLK
clk_i => mem_addr_reg[1].CLK
clk_i => mem_addr_reg[2].CLK
clk_i => mem_addr_reg[3].CLK
clk_i => mem_addr_reg[4].CLK
clk_i => mem_addr_reg[5].CLK
clk_i => mem_addr_reg[6].CLK
clk_i => mem_addr_reg[7].CLK
clk_i => mem_addr_reg[8].CLK
clk_i => mem_addr_reg[9].CLK
clk_i => mem_addr_reg[10].CLK
clk_i => mem_addr_reg[11].CLK
clk_i => mem_addr_reg[12].CLK
clk_i => mem_addr_reg[13].CLK
clk_i => mem_addr_reg[14].CLK
clk_i => mem_addr_reg[15].CLK
reg_i[0] => Add0.IN16
reg_i[0] => mem_addr_reg.DATAB
reg_i[0] => mem_addr_o.DATAA
reg_i[1] => Add0.IN15
reg_i[1] => mem_addr_reg.DATAB
reg_i[1] => mem_addr_o.DATAA
reg_i[2] => Add0.IN14
reg_i[2] => mem_addr_reg.DATAB
reg_i[2] => mem_addr_o.DATAA
reg_i[3] => Add0.IN13
reg_i[3] => mem_addr_reg.DATAB
reg_i[3] => mem_addr_o.DATAA
reg_i[4] => Add0.IN12
reg_i[4] => mem_addr_reg.DATAB
reg_i[4] => mem_addr_o.DATAA
reg_i[5] => Add0.IN11
reg_i[5] => mem_addr_reg.DATAB
reg_i[5] => mem_addr_o.DATAA
reg_i[6] => Add0.IN10
reg_i[6] => mem_addr_reg.DATAB
reg_i[6] => mem_addr_o.DATAA
reg_i[7] => Add0.IN9
reg_i[7] => mem_addr_reg.DATAB
reg_i[7] => mem_addr_o.DATAA
reg_i[8] => Add0.IN8
reg_i[8] => mem_addr_reg.DATAB
reg_i[8] => mem_addr_o.DATAA
reg_i[9] => Add0.IN7
reg_i[9] => mem_addr_reg.DATAB
reg_i[9] => mem_addr_o.DATAA
reg_i[10] => Add0.IN6
reg_i[10] => mem_addr_reg.DATAB
reg_i[10] => mem_addr_o.DATAA
reg_i[11] => Add0.IN5
reg_i[11] => mem_addr_reg.DATAB
reg_i[11] => mem_addr_o.DATAA
reg_i[12] => Add0.IN4
reg_i[12] => mem_addr_reg.DATAB
reg_i[12] => mem_addr_o.DATAA
reg_i[13] => Add0.IN3
reg_i[13] => mem_addr_reg.DATAB
reg_i[13] => mem_addr_o.DATAA
reg_i[14] => Add0.IN2
reg_i[14] => mem_addr_reg.DATAB
reg_i[14] => mem_addr_o.DATAA
reg_i[15] => Add0.IN1
reg_i[15] => mem_addr_reg.DATAB
reg_i[15] => mem_addr_o.DATAA
mem_i[0] => Mux15.IN3
mem_i[0] => Mux15.IN4
mem_i[0] => Mux15.IN5
mem_i[0] => Mux15.IN6
mem_i[1] => Mux14.IN3
mem_i[1] => Mux14.IN4
mem_i[1] => Mux14.IN5
mem_i[1] => Mux14.IN6
mem_i[2] => Mux13.IN3
mem_i[2] => Mux13.IN4
mem_i[2] => Mux13.IN5
mem_i[2] => Mux13.IN6
mem_i[3] => Mux12.IN3
mem_i[3] => Mux12.IN4
mem_i[3] => Mux12.IN5
mem_i[3] => Mux12.IN6
mem_i[4] => Mux11.IN3
mem_i[4] => Mux11.IN4
mem_i[4] => Mux11.IN5
mem_i[4] => Mux11.IN6
mem_i[5] => Mux10.IN3
mem_i[5] => Mux10.IN4
mem_i[5] => Mux10.IN5
mem_i[5] => Mux10.IN6
mem_i[6] => Mux9.IN3
mem_i[6] => Mux9.IN4
mem_i[6] => Mux9.IN5
mem_i[6] => Mux9.IN6
mem_i[7] => Mux8.IN3
mem_i[7] => Mux8.IN4
mem_i[7] => Mux8.IN5
mem_i[7] => Mux8.IN6
mem_i[8] => Mux7.IN3
mem_i[8] => Mux7.IN4
mem_i[8] => Mux7.IN5
mem_i[8] => Mux7.IN6
mem_i[9] => Mux6.IN3
mem_i[9] => Mux6.IN4
mem_i[9] => Mux6.IN5
mem_i[9] => Mux6.IN6
mem_i[10] => Mux5.IN3
mem_i[10] => Mux5.IN4
mem_i[10] => Mux5.IN5
mem_i[10] => Mux5.IN6
mem_i[11] => Mux4.IN3
mem_i[11] => Mux4.IN4
mem_i[11] => Mux4.IN5
mem_i[11] => Mux4.IN6
mem_i[12] => Mux3.IN3
mem_i[12] => Mux3.IN4
mem_i[12] => Mux3.IN5
mem_i[12] => Mux3.IN6
mem_i[13] => Mux2.IN3
mem_i[13] => Mux2.IN4
mem_i[13] => Mux2.IN5
mem_i[13] => Mux2.IN6
mem_i[14] => Mux1.IN3
mem_i[14] => Mux1.IN4
mem_i[14] => Mux1.IN5
mem_i[14] => Mux1.IN6
mem_i[15] => Mux0.IN3
mem_i[15] => Mux0.IN4
mem_i[15] => Mux0.IN5
mem_i[15] => Mux0.IN6
imm_i[0] => Mux15.IN7
imm_i[1] => Mux14.IN7
imm_i[2] => Mux13.IN7
imm_i[3] => Mux12.IN7
imm_i[4] => Mux11.IN7
imm_i[5] => Mux10.IN7
imm_i[6] => Mux9.IN7
imm_i[7] => Mux8.IN7
imm_i[8] => Mux7.IN7
imm_i[9] => Mux6.IN7
imm_i[10] => Mux5.IN7
imm_i[11] => Mux4.IN7
imm_i[12] => Mux3.IN7
imm_i[13] => Mux2.IN7
imm_i[14] => Mux1.IN7
imm_i[15] => Mux0.IN7
irq_sel_i[0] => mem_addr_o.DATAB
irq_sel_i[1] => mem_addr_o.DATAB
ctrl_i[0] => ~NO_FANOUT~
ctrl_i[1] => ~NO_FANOUT~
ctrl_i[2] => ~NO_FANOUT~
ctrl_i[3] => ~NO_FANOUT~
ctrl_i[4] => ~NO_FANOUT~
ctrl_i[5] => ~NO_FANOUT~
ctrl_i[6] => ~NO_FANOUT~
ctrl_i[7] => ~NO_FANOUT~
ctrl_i[8] => ~NO_FANOUT~
ctrl_i[9] => ~NO_FANOUT~
ctrl_i[10] => ~NO_FANOUT~
ctrl_i[11] => ~NO_FANOUT~
ctrl_i[12] => ~NO_FANOUT~
ctrl_i[13] => ~NO_FANOUT~
ctrl_i[14] => ~NO_FANOUT~
ctrl_i[15] => ~NO_FANOUT~
ctrl_i[16] => ~NO_FANOUT~
ctrl_i[17] => ~NO_FANOUT~
ctrl_i[18] => ~NO_FANOUT~
ctrl_i[19] => ~NO_FANOUT~
ctrl_i[20] => Mux0.IN10
ctrl_i[20] => Mux1.IN10
ctrl_i[20] => Mux2.IN10
ctrl_i[20] => Mux3.IN10
ctrl_i[20] => Mux4.IN10
ctrl_i[20] => Mux5.IN10
ctrl_i[20] => Mux6.IN10
ctrl_i[20] => Mux7.IN10
ctrl_i[20] => Mux8.IN10
ctrl_i[20] => Mux9.IN10
ctrl_i[20] => Mux10.IN10
ctrl_i[20] => Mux11.IN10
ctrl_i[20] => Mux12.IN10
ctrl_i[20] => Mux13.IN10
ctrl_i[20] => Mux14.IN10
ctrl_i[20] => Mux15.IN10
ctrl_i[21] => Mux0.IN9
ctrl_i[21] => Mux1.IN9
ctrl_i[21] => Mux2.IN9
ctrl_i[21] => Mux3.IN9
ctrl_i[21] => Mux4.IN9
ctrl_i[21] => Mux5.IN9
ctrl_i[21] => Mux6.IN9
ctrl_i[21] => Mux7.IN9
ctrl_i[21] => Mux8.IN9
ctrl_i[21] => Mux9.IN9
ctrl_i[21] => Mux10.IN9
ctrl_i[21] => Mux11.IN9
ctrl_i[21] => Mux12.IN9
ctrl_i[21] => Mux13.IN9
ctrl_i[21] => Mux14.IN9
ctrl_i[21] => Mux15.IN9
ctrl_i[22] => Mux0.IN8
ctrl_i[22] => Mux1.IN8
ctrl_i[22] => Mux2.IN8
ctrl_i[22] => Mux3.IN8
ctrl_i[22] => Mux4.IN8
ctrl_i[22] => Mux5.IN8
ctrl_i[22] => Mux6.IN8
ctrl_i[22] => Mux7.IN8
ctrl_i[22] => Mux8.IN8
ctrl_i[22] => Mux9.IN8
ctrl_i[22] => Mux10.IN8
ctrl_i[22] => Mux11.IN8
ctrl_i[22] => Mux12.IN8
ctrl_i[22] => Mux13.IN8
ctrl_i[22] => Mux14.IN8
ctrl_i[22] => Mux15.IN8
ctrl_i[23] => mem_addr_reg.OUTPUTSELECT
ctrl_i[23] => mem_addr_reg.OUTPUTSELECT
ctrl_i[23] => mem_addr_reg.OUTPUTSELECT
ctrl_i[23] => mem_addr_reg.OUTPUTSELECT
ctrl_i[23] => mem_addr_reg.OUTPUTSELECT
ctrl_i[23] => mem_addr_reg.OUTPUTSELECT
ctrl_i[23] => mem_addr_reg.OUTPUTSELECT
ctrl_i[23] => mem_addr_reg.OUTPUTSELECT
ctrl_i[23] => mem_addr_reg.OUTPUTSELECT
ctrl_i[23] => mem_addr_reg.OUTPUTSELECT
ctrl_i[23] => mem_addr_reg.OUTPUTSELECT
ctrl_i[23] => mem_addr_reg.OUTPUTSELECT
ctrl_i[23] => mem_addr_reg.OUTPUTSELECT
ctrl_i[23] => mem_addr_reg.OUTPUTSELECT
ctrl_i[23] => mem_addr_reg.OUTPUTSELECT
ctrl_i[23] => mem_addr_reg.OUTPUTSELECT
ctrl_i[24] => mem_addr_o.OUTPUTSELECT
ctrl_i[24] => mem_addr_o.OUTPUTSELECT
ctrl_i[24] => mem_addr_o.OUTPUTSELECT
ctrl_i[24] => mem_addr_o.OUTPUTSELECT
ctrl_i[24] => mem_addr_o.OUTPUTSELECT
ctrl_i[24] => mem_addr_o.OUTPUTSELECT
ctrl_i[24] => mem_addr_o.OUTPUTSELECT
ctrl_i[24] => mem_addr_o.OUTPUTSELECT
ctrl_i[24] => mem_addr_o.OUTPUTSELECT
ctrl_i[24] => mem_addr_o.OUTPUTSELECT
ctrl_i[24] => mem_addr_o.OUTPUTSELECT
ctrl_i[24] => mem_addr_o.OUTPUTSELECT
ctrl_i[24] => mem_addr_o.OUTPUTSELECT
ctrl_i[24] => mem_addr_o.OUTPUTSELECT
ctrl_i[24] => mem_addr_o.OUTPUTSELECT
ctrl_i[24] => mem_addr_o.OUTPUTSELECT
ctrl_i[25] => mem_addr_o.OUTPUTSELECT
ctrl_i[25] => mem_addr_o.OUTPUTSELECT
ctrl_i[25] => mem_addr_o.OUTPUTSELECT
ctrl_i[25] => mem_addr_o.OUTPUTSELECT
ctrl_i[25] => mem_addr_o.OUTPUTSELECT
ctrl_i[25] => mem_addr_o.OUTPUTSELECT
ctrl_i[25] => mem_addr_o.OUTPUTSELECT
ctrl_i[25] => mem_addr_o.OUTPUTSELECT
ctrl_i[25] => mem_addr_o.OUTPUTSELECT
ctrl_i[25] => mem_addr_o.OUTPUTSELECT
ctrl_i[25] => mem_addr_o.OUTPUTSELECT
ctrl_i[25] => mem_addr_o.OUTPUTSELECT
ctrl_i[25] => mem_addr_o.OUTPUTSELECT
ctrl_i[25] => mem_addr_o.OUTPUTSELECT
ctrl_i[25] => mem_addr_o.OUTPUTSELECT
ctrl_i[25] => mem_addr_o.OUTPUTSELECT
ctrl_i[26] => mem_addr_reg[5].ENA
ctrl_i[26] => mem_addr_reg[4].ENA
ctrl_i[26] => mem_addr_reg[3].ENA
ctrl_i[26] => mem_addr_reg[2].ENA
ctrl_i[26] => mem_addr_reg[1].ENA
ctrl_i[26] => mem_addr_reg[0].ENA
ctrl_i[26] => mem_addr_reg[6].ENA
ctrl_i[26] => mem_addr_reg[7].ENA
ctrl_i[26] => mem_addr_reg[8].ENA
ctrl_i[26] => mem_addr_reg[9].ENA
ctrl_i[26] => mem_addr_reg[10].ENA
ctrl_i[26] => mem_addr_reg[11].ENA
ctrl_i[26] => mem_addr_reg[12].ENA
ctrl_i[26] => mem_addr_reg[13].ENA
ctrl_i[26] => mem_addr_reg[14].ENA
ctrl_i[26] => mem_addr_reg[15].ENA
ctrl_i[27] => ~NO_FANOUT~
ctrl_i[28] => ~NO_FANOUT~
mem_addr_o[0] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[1] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[2] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[3] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[4] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[5] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[6] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[7] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[8] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[9] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[10] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[11] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[12] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[13] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[14] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[15] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
dwb_o[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dwb_o[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dwb_o[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dwb_o[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dwb_o[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dwb_o[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dwb_o[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dwb_o[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dwb_o[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dwb_o[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dwb_o[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dwb_o[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dwb_o[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dwb_o[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dwb_o[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dwb_o[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst
clk_i => imem_file_ram_l~21.CLK
clk_i => imem_file_ram_l~0.CLK
clk_i => imem_file_ram_l~1.CLK
clk_i => imem_file_ram_l~2.CLK
clk_i => imem_file_ram_l~3.CLK
clk_i => imem_file_ram_l~4.CLK
clk_i => imem_file_ram_l~5.CLK
clk_i => imem_file_ram_l~6.CLK
clk_i => imem_file_ram_l~7.CLK
clk_i => imem_file_ram_l~8.CLK
clk_i => imem_file_ram_l~9.CLK
clk_i => imem_file_ram_l~10.CLK
clk_i => imem_file_ram_l~11.CLK
clk_i => imem_file_ram_l~12.CLK
clk_i => imem_file_ram_l~13.CLK
clk_i => imem_file_ram_l~14.CLK
clk_i => imem_file_ram_l~15.CLK
clk_i => imem_file_ram_l~16.CLK
clk_i => imem_file_ram_l~17.CLK
clk_i => imem_file_ram_l~18.CLK
clk_i => imem_file_ram_l~19.CLK
clk_i => imem_file_ram_l~20.CLK
clk_i => imem_file_ram_h~0.CLK
clk_i => imem_file_ram_h~1.CLK
clk_i => imem_file_ram_h~2.CLK
clk_i => imem_file_ram_h~3.CLK
clk_i => imem_file_ram_h~4.CLK
clk_i => imem_file_ram_h~5.CLK
clk_i => imem_file_ram_h~6.CLK
clk_i => imem_file_ram_h~7.CLK
clk_i => imem_file_ram_h~8.CLK
clk_i => imem_file_ram_h~9.CLK
clk_i => imem_file_ram_h~10.CLK
clk_i => imem_file_ram_h~11.CLK
clk_i => imem_file_ram_h~12.CLK
clk_i => imem_file_ram_h~13.CLK
clk_i => imem_file_ram_h~14.CLK
clk_i => imem_file_ram_h~15.CLK
clk_i => imem_file_ram_h~16.CLK
clk_i => imem_file_ram_h~17.CLK
clk_i => imem_file_ram_h~18.CLK
clk_i => imem_file_ram_h~19.CLK
clk_i => imem_file_ram_h~20.CLK
clk_i => imem_file_ram_h~21.CLK
clk_i => rdata[0].CLK
clk_i => rdata[1].CLK
clk_i => rdata[2].CLK
clk_i => rdata[3].CLK
clk_i => rdata[4].CLK
clk_i => rdata[5].CLK
clk_i => rdata[6].CLK
clk_i => rdata[7].CLK
clk_i => rdata[8].CLK
clk_i => rdata[9].CLK
clk_i => rdata[10].CLK
clk_i => rdata[11].CLK
clk_i => rdata[12].CLK
clk_i => rdata[13].CLK
clk_i => rdata[14].CLK
clk_i => rdata[15].CLK
clk_i => rden.CLK
clk_i => imem_file_ram_l.CLK0
clk_i => imem_file_ram_h.CLK0
rden_i => rden.IN1
wren_i[0] => imem_file_access.IN0
wren_i[1] => imem_file_access.IN0
upen_i => imem_file_access.IN1
upen_i => imem_file_access.IN1
addr_i[0] => LessThan0.IN19
addr_i[0] => LessThan1.IN19
addr_i[1] => imem_file_ram_l~12.DATAIN
addr_i[1] => imem_file_ram_h~13.DATAIN
addr_i[1] => LessThan0.IN32
addr_i[1] => LessThan1.IN32
addr_i[1] => imem_file_ram_l.WADDR
addr_i[1] => imem_file_ram_l.RADDR
addr_i[1] => imem_file_ram_h.WADDR
addr_i[1] => imem_file_ram_h.RADDR
addr_i[2] => imem_file_ram_l~11.DATAIN
addr_i[2] => imem_file_ram_h~12.DATAIN
addr_i[2] => LessThan0.IN31
addr_i[2] => LessThan1.IN31
addr_i[2] => imem_file_ram_l.WADDR1
addr_i[2] => imem_file_ram_l.RADDR1
addr_i[2] => imem_file_ram_h.WADDR1
addr_i[2] => imem_file_ram_h.RADDR1
addr_i[3] => imem_file_ram_l~10.DATAIN
addr_i[3] => imem_file_ram_h~11.DATAIN
addr_i[3] => LessThan0.IN30
addr_i[3] => LessThan1.IN30
addr_i[3] => imem_file_ram_l.WADDR2
addr_i[3] => imem_file_ram_l.RADDR2
addr_i[3] => imem_file_ram_h.WADDR2
addr_i[3] => imem_file_ram_h.RADDR2
addr_i[4] => imem_file_ram_l~9.DATAIN
addr_i[4] => imem_file_ram_h~10.DATAIN
addr_i[4] => LessThan0.IN29
addr_i[4] => LessThan1.IN29
addr_i[4] => imem_file_ram_l.WADDR3
addr_i[4] => imem_file_ram_l.RADDR3
addr_i[4] => imem_file_ram_h.WADDR3
addr_i[4] => imem_file_ram_h.RADDR3
addr_i[5] => imem_file_ram_l~8.DATAIN
addr_i[5] => imem_file_ram_h~9.DATAIN
addr_i[5] => LessThan0.IN28
addr_i[5] => LessThan1.IN28
addr_i[5] => imem_file_ram_l.WADDR4
addr_i[5] => imem_file_ram_l.RADDR4
addr_i[5] => imem_file_ram_h.WADDR4
addr_i[5] => imem_file_ram_h.RADDR4
addr_i[6] => imem_file_ram_l~7.DATAIN
addr_i[6] => imem_file_ram_h~8.DATAIN
addr_i[6] => LessThan0.IN27
addr_i[6] => LessThan1.IN27
addr_i[6] => imem_file_ram_l.WADDR5
addr_i[6] => imem_file_ram_l.RADDR5
addr_i[6] => imem_file_ram_h.WADDR5
addr_i[6] => imem_file_ram_h.RADDR5
addr_i[7] => imem_file_ram_l~6.DATAIN
addr_i[7] => imem_file_ram_h~7.DATAIN
addr_i[7] => LessThan0.IN26
addr_i[7] => LessThan1.IN26
addr_i[7] => imem_file_ram_l.WADDR6
addr_i[7] => imem_file_ram_l.RADDR6
addr_i[7] => imem_file_ram_h.WADDR6
addr_i[7] => imem_file_ram_h.RADDR6
addr_i[8] => imem_file_ram_l~5.DATAIN
addr_i[8] => imem_file_ram_h~6.DATAIN
addr_i[8] => LessThan0.IN25
addr_i[8] => LessThan1.IN25
addr_i[8] => imem_file_ram_l.WADDR7
addr_i[8] => imem_file_ram_l.RADDR7
addr_i[8] => imem_file_ram_h.WADDR7
addr_i[8] => imem_file_ram_h.RADDR7
addr_i[9] => imem_file_ram_l~4.DATAIN
addr_i[9] => imem_file_ram_h~5.DATAIN
addr_i[9] => LessThan0.IN24
addr_i[9] => LessThan1.IN24
addr_i[9] => imem_file_ram_l.WADDR8
addr_i[9] => imem_file_ram_l.RADDR8
addr_i[9] => imem_file_ram_h.WADDR8
addr_i[9] => imem_file_ram_h.RADDR8
addr_i[10] => imem_file_ram_l~3.DATAIN
addr_i[10] => imem_file_ram_h~4.DATAIN
addr_i[10] => LessThan0.IN23
addr_i[10] => LessThan1.IN23
addr_i[10] => imem_file_ram_l.WADDR9
addr_i[10] => imem_file_ram_l.RADDR9
addr_i[10] => imem_file_ram_h.WADDR9
addr_i[10] => imem_file_ram_h.RADDR9
addr_i[11] => imem_file_ram_l~2.DATAIN
addr_i[11] => imem_file_ram_h~3.DATAIN
addr_i[11] => LessThan0.IN22
addr_i[11] => LessThan1.IN22
addr_i[11] => imem_file_ram_l.WADDR10
addr_i[11] => imem_file_ram_l.RADDR10
addr_i[11] => imem_file_ram_h.WADDR10
addr_i[11] => imem_file_ram_h.RADDR10
addr_i[12] => imem_file_ram_l~1.DATAIN
addr_i[12] => imem_file_ram_h~2.DATAIN
addr_i[12] => LessThan0.IN21
addr_i[12] => LessThan1.IN21
addr_i[12] => imem_file_ram_l.WADDR11
addr_i[12] => imem_file_ram_l.RADDR11
addr_i[12] => imem_file_ram_h.WADDR11
addr_i[12] => imem_file_ram_h.RADDR11
addr_i[13] => imem_file_ram_l~0.DATAIN
addr_i[13] => imem_file_ram_h~1.DATAIN
addr_i[13] => LessThan0.IN20
addr_i[13] => LessThan1.IN20
addr_i[13] => imem_file_ram_l.WADDR12
addr_i[13] => imem_file_ram_l.RADDR12
addr_i[13] => imem_file_ram_h.WADDR12
addr_i[13] => imem_file_ram_h.RADDR12
addr_i[14] => LessThan0.IN18
addr_i[14] => LessThan1.IN18
addr_i[15] => LessThan0.IN17
addr_i[15] => LessThan1.IN17
data_i[0] => imem_file_ram_l~20.DATAIN
data_i[0] => imem_file_ram_l.DATAIN
data_i[1] => imem_file_ram_l~19.DATAIN
data_i[1] => imem_file_ram_l.DATAIN1
data_i[2] => imem_file_ram_l~18.DATAIN
data_i[2] => imem_file_ram_l.DATAIN2
data_i[3] => imem_file_ram_l~17.DATAIN
data_i[3] => imem_file_ram_l.DATAIN3
data_i[4] => imem_file_ram_l~16.DATAIN
data_i[4] => imem_file_ram_l.DATAIN4
data_i[5] => imem_file_ram_l~15.DATAIN
data_i[5] => imem_file_ram_l.DATAIN5
data_i[6] => imem_file_ram_l~14.DATAIN
data_i[6] => imem_file_ram_l.DATAIN6
data_i[7] => imem_file_ram_l~13.DATAIN
data_i[7] => imem_file_ram_l.DATAIN7
data_i[8] => imem_file_ram_h~21.DATAIN
data_i[8] => imem_file_ram_h.DATAIN
data_i[9] => imem_file_ram_h~20.DATAIN
data_i[9] => imem_file_ram_h.DATAIN1
data_i[10] => imem_file_ram_h~19.DATAIN
data_i[10] => imem_file_ram_h.DATAIN2
data_i[11] => imem_file_ram_h~18.DATAIN
data_i[11] => imem_file_ram_h.DATAIN3
data_i[12] => imem_file_ram_h~17.DATAIN
data_i[12] => imem_file_ram_h.DATAIN4
data_i[13] => imem_file_ram_h~16.DATAIN
data_i[13] => imem_file_ram_h.DATAIN5
data_i[14] => imem_file_ram_h~15.DATAIN
data_i[14] => imem_file_ram_h.DATAIN6
data_i[15] => imem_file_ram_h~14.DATAIN
data_i[15] => imem_file_ram_h.DATAIN7
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o.DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst
clk_i => dmem_file_l~19.CLK
clk_i => dmem_file_l~0.CLK
clk_i => dmem_file_l~1.CLK
clk_i => dmem_file_l~2.CLK
clk_i => dmem_file_l~3.CLK
clk_i => dmem_file_l~4.CLK
clk_i => dmem_file_l~5.CLK
clk_i => dmem_file_l~6.CLK
clk_i => dmem_file_l~7.CLK
clk_i => dmem_file_l~8.CLK
clk_i => dmem_file_l~9.CLK
clk_i => dmem_file_l~10.CLK
clk_i => dmem_file_l~11.CLK
clk_i => dmem_file_l~12.CLK
clk_i => dmem_file_l~13.CLK
clk_i => dmem_file_l~14.CLK
clk_i => dmem_file_l~15.CLK
clk_i => dmem_file_l~16.CLK
clk_i => dmem_file_l~17.CLK
clk_i => dmem_file_l~18.CLK
clk_i => dmem_file_h~0.CLK
clk_i => dmem_file_h~1.CLK
clk_i => dmem_file_h~2.CLK
clk_i => dmem_file_h~3.CLK
clk_i => dmem_file_h~4.CLK
clk_i => dmem_file_h~5.CLK
clk_i => dmem_file_h~6.CLK
clk_i => dmem_file_h~7.CLK
clk_i => dmem_file_h~8.CLK
clk_i => dmem_file_h~9.CLK
clk_i => dmem_file_h~10.CLK
clk_i => dmem_file_h~11.CLK
clk_i => dmem_file_h~12.CLK
clk_i => dmem_file_h~13.CLK
clk_i => dmem_file_h~14.CLK
clk_i => dmem_file_h~15.CLK
clk_i => dmem_file_h~16.CLK
clk_i => dmem_file_h~17.CLK
clk_i => dmem_file_h~18.CLK
clk_i => dmem_file_h~19.CLK
clk_i => rdata[0].CLK
clk_i => rdata[1].CLK
clk_i => rdata[2].CLK
clk_i => rdata[3].CLK
clk_i => rdata[4].CLK
clk_i => rdata[5].CLK
clk_i => rdata[6].CLK
clk_i => rdata[7].CLK
clk_i => rdata[8].CLK
clk_i => rdata[9].CLK
clk_i => rdata[10].CLK
clk_i => rdata[11].CLK
clk_i => rdata[12].CLK
clk_i => rdata[13].CLK
clk_i => rdata[14].CLK
clk_i => rdata[15].CLK
clk_i => rden.CLK
clk_i => dmem_file_l.CLK0
clk_i => dmem_file_h.CLK0
rden_i => rden.IN1
wren_i[0] => dmem_file_l.DATAB
wren_i[1] => dmem_file_h.DATAB
addr_i[0] => LessThan0.IN21
addr_i[0] => LessThan1.IN21
addr_i[1] => dmem_file_l~10.DATAIN
addr_i[1] => dmem_file_h~11.DATAIN
addr_i[1] => LessThan0.IN32
addr_i[1] => LessThan1.IN32
addr_i[1] => dmem_file_l.WADDR
addr_i[1] => dmem_file_l.RADDR
addr_i[1] => dmem_file_h.WADDR
addr_i[1] => dmem_file_h.RADDR
addr_i[2] => dmem_file_l~9.DATAIN
addr_i[2] => dmem_file_h~10.DATAIN
addr_i[2] => LessThan0.IN31
addr_i[2] => LessThan1.IN31
addr_i[2] => dmem_file_l.WADDR1
addr_i[2] => dmem_file_l.RADDR1
addr_i[2] => dmem_file_h.WADDR1
addr_i[2] => dmem_file_h.RADDR1
addr_i[3] => dmem_file_l~8.DATAIN
addr_i[3] => dmem_file_h~9.DATAIN
addr_i[3] => LessThan0.IN30
addr_i[3] => LessThan1.IN30
addr_i[3] => dmem_file_l.WADDR2
addr_i[3] => dmem_file_l.RADDR2
addr_i[3] => dmem_file_h.WADDR2
addr_i[3] => dmem_file_h.RADDR2
addr_i[4] => dmem_file_l~7.DATAIN
addr_i[4] => dmem_file_h~8.DATAIN
addr_i[4] => LessThan0.IN29
addr_i[4] => LessThan1.IN29
addr_i[4] => dmem_file_l.WADDR3
addr_i[4] => dmem_file_l.RADDR3
addr_i[4] => dmem_file_h.WADDR3
addr_i[4] => dmem_file_h.RADDR3
addr_i[5] => dmem_file_l~6.DATAIN
addr_i[5] => dmem_file_h~7.DATAIN
addr_i[5] => LessThan0.IN28
addr_i[5] => LessThan1.IN28
addr_i[5] => dmem_file_l.WADDR4
addr_i[5] => dmem_file_l.RADDR4
addr_i[5] => dmem_file_h.WADDR4
addr_i[5] => dmem_file_h.RADDR4
addr_i[6] => dmem_file_l~5.DATAIN
addr_i[6] => dmem_file_h~6.DATAIN
addr_i[6] => LessThan0.IN27
addr_i[6] => LessThan1.IN27
addr_i[6] => dmem_file_l.WADDR5
addr_i[6] => dmem_file_l.RADDR5
addr_i[6] => dmem_file_h.WADDR5
addr_i[6] => dmem_file_h.RADDR5
addr_i[7] => dmem_file_l~4.DATAIN
addr_i[7] => dmem_file_h~5.DATAIN
addr_i[7] => LessThan0.IN26
addr_i[7] => LessThan1.IN26
addr_i[7] => dmem_file_l.WADDR6
addr_i[7] => dmem_file_l.RADDR6
addr_i[7] => dmem_file_h.WADDR6
addr_i[7] => dmem_file_h.RADDR6
addr_i[8] => dmem_file_l~3.DATAIN
addr_i[8] => dmem_file_h~4.DATAIN
addr_i[8] => LessThan0.IN25
addr_i[8] => LessThan1.IN25
addr_i[8] => dmem_file_l.WADDR7
addr_i[8] => dmem_file_l.RADDR7
addr_i[8] => dmem_file_h.WADDR7
addr_i[8] => dmem_file_h.RADDR7
addr_i[9] => dmem_file_l~2.DATAIN
addr_i[9] => dmem_file_h~3.DATAIN
addr_i[9] => LessThan0.IN24
addr_i[9] => LessThan1.IN24
addr_i[9] => dmem_file_l.WADDR8
addr_i[9] => dmem_file_l.RADDR8
addr_i[9] => dmem_file_h.WADDR8
addr_i[9] => dmem_file_h.RADDR8
addr_i[10] => dmem_file_l~1.DATAIN
addr_i[10] => dmem_file_h~2.DATAIN
addr_i[10] => LessThan0.IN23
addr_i[10] => LessThan1.IN23
addr_i[10] => dmem_file_l.WADDR9
addr_i[10] => dmem_file_l.RADDR9
addr_i[10] => dmem_file_h.WADDR9
addr_i[10] => dmem_file_h.RADDR9
addr_i[11] => dmem_file_l~0.DATAIN
addr_i[11] => dmem_file_h~1.DATAIN
addr_i[11] => LessThan0.IN22
addr_i[11] => LessThan1.IN22
addr_i[11] => dmem_file_l.WADDR10
addr_i[11] => dmem_file_l.RADDR10
addr_i[11] => dmem_file_h.WADDR10
addr_i[11] => dmem_file_h.RADDR10
addr_i[12] => LessThan0.IN20
addr_i[12] => LessThan1.IN20
addr_i[13] => LessThan0.IN19
addr_i[13] => LessThan1.IN19
addr_i[14] => LessThan0.IN18
addr_i[14] => LessThan1.IN18
addr_i[15] => LessThan0.IN17
addr_i[15] => LessThan1.IN17
data_i[0] => dmem_file_l~18.DATAIN
data_i[0] => dmem_file_l.DATAIN
data_i[1] => dmem_file_l~17.DATAIN
data_i[1] => dmem_file_l.DATAIN1
data_i[2] => dmem_file_l~16.DATAIN
data_i[2] => dmem_file_l.DATAIN2
data_i[3] => dmem_file_l~15.DATAIN
data_i[3] => dmem_file_l.DATAIN3
data_i[4] => dmem_file_l~14.DATAIN
data_i[4] => dmem_file_l.DATAIN4
data_i[5] => dmem_file_l~13.DATAIN
data_i[5] => dmem_file_l.DATAIN5
data_i[6] => dmem_file_l~12.DATAIN
data_i[6] => dmem_file_l.DATAIN6
data_i[7] => dmem_file_l~11.DATAIN
data_i[7] => dmem_file_l.DATAIN7
data_i[8] => dmem_file_h~19.DATAIN
data_i[8] => dmem_file_h.DATAIN
data_i[9] => dmem_file_h~18.DATAIN
data_i[9] => dmem_file_h.DATAIN1
data_i[10] => dmem_file_h~17.DATAIN
data_i[10] => dmem_file_h.DATAIN2
data_i[11] => dmem_file_h~16.DATAIN
data_i[11] => dmem_file_h.DATAIN3
data_i[12] => dmem_file_h~15.DATAIN
data_i[12] => dmem_file_h.DATAIN4
data_i[13] => dmem_file_h~14.DATAIN
data_i[13] => dmem_file_h.DATAIN5
data_i[14] => dmem_file_h~13.DATAIN
data_i[14] => dmem_file_h.DATAIN6
data_i[15] => dmem_file_h~12.DATAIN
data_i[15] => dmem_file_h.DATAIN7
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o.DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst
clk_i => rdata[0].CLK
clk_i => rdata[1].CLK
clk_i => rdata[2].CLK
clk_i => rdata[3].CLK
clk_i => rdata[4].CLK
clk_i => rdata[5].CLK
clk_i => rdata[6].CLK
clk_i => rdata[7].CLK
clk_i => rdata[8].CLK
clk_i => rdata[9].CLK
clk_i => rdata[10].CLK
clk_i => rdata[11].CLK
clk_i => rdata[12].CLK
clk_i => rdata[13].CLK
clk_i => rdata[14].CLK
clk_i => rdata[15].CLK
clk_i => rden.CLK
rden_i => rden.IN1
addr_i[0] => LessThan0.IN22
addr_i[0] => LessThan1.IN22
addr_i[1] => Mux0.IN1033
addr_i[1] => Mux1.IN1033
addr_i[1] => Mux2.IN1033
addr_i[1] => Mux3.IN1033
addr_i[1] => Mux4.IN1033
addr_i[1] => Mux5.IN1033
addr_i[1] => Mux6.IN1033
addr_i[1] => Mux7.IN1033
addr_i[1] => Mux8.IN1033
addr_i[1] => Mux9.IN1033
addr_i[1] => Mux10.IN1033
addr_i[1] => Mux11.IN1033
addr_i[1] => Mux12.IN1033
addr_i[1] => Mux13.IN1033
addr_i[1] => Mux14.IN1033
addr_i[1] => Mux15.IN1033
addr_i[1] => LessThan0.IN32
addr_i[1] => LessThan1.IN32
addr_i[2] => Mux0.IN1032
addr_i[2] => Mux1.IN1032
addr_i[2] => Mux2.IN1032
addr_i[2] => Mux3.IN1032
addr_i[2] => Mux4.IN1032
addr_i[2] => Mux5.IN1032
addr_i[2] => Mux6.IN1032
addr_i[2] => Mux7.IN1032
addr_i[2] => Mux8.IN1032
addr_i[2] => Mux9.IN1032
addr_i[2] => Mux10.IN1032
addr_i[2] => Mux11.IN1032
addr_i[2] => Mux12.IN1032
addr_i[2] => Mux13.IN1032
addr_i[2] => Mux14.IN1032
addr_i[2] => Mux15.IN1032
addr_i[2] => LessThan0.IN31
addr_i[2] => LessThan1.IN31
addr_i[3] => Mux0.IN1031
addr_i[3] => Mux1.IN1031
addr_i[3] => Mux2.IN1031
addr_i[3] => Mux3.IN1031
addr_i[3] => Mux4.IN1031
addr_i[3] => Mux5.IN1031
addr_i[3] => Mux6.IN1031
addr_i[3] => Mux7.IN1031
addr_i[3] => Mux8.IN1031
addr_i[3] => Mux9.IN1031
addr_i[3] => Mux10.IN1031
addr_i[3] => Mux11.IN1031
addr_i[3] => Mux12.IN1031
addr_i[3] => Mux13.IN1031
addr_i[3] => Mux14.IN1031
addr_i[3] => Mux15.IN1031
addr_i[3] => LessThan0.IN30
addr_i[3] => LessThan1.IN30
addr_i[4] => Mux0.IN1030
addr_i[4] => Mux1.IN1030
addr_i[4] => Mux2.IN1030
addr_i[4] => Mux3.IN1030
addr_i[4] => Mux4.IN1030
addr_i[4] => Mux5.IN1030
addr_i[4] => Mux6.IN1030
addr_i[4] => Mux7.IN1030
addr_i[4] => Mux8.IN1030
addr_i[4] => Mux9.IN1030
addr_i[4] => Mux10.IN1030
addr_i[4] => Mux11.IN1030
addr_i[4] => Mux12.IN1030
addr_i[4] => Mux13.IN1030
addr_i[4] => Mux14.IN1030
addr_i[4] => Mux15.IN1030
addr_i[4] => LessThan0.IN29
addr_i[4] => LessThan1.IN29
addr_i[5] => Mux0.IN1029
addr_i[5] => Mux1.IN1029
addr_i[5] => Mux2.IN1029
addr_i[5] => Mux3.IN1029
addr_i[5] => Mux4.IN1029
addr_i[5] => Mux5.IN1029
addr_i[5] => Mux6.IN1029
addr_i[5] => Mux7.IN1029
addr_i[5] => Mux8.IN1029
addr_i[5] => Mux9.IN1029
addr_i[5] => Mux10.IN1029
addr_i[5] => Mux11.IN1029
addr_i[5] => Mux12.IN1029
addr_i[5] => Mux13.IN1029
addr_i[5] => Mux14.IN1029
addr_i[5] => Mux15.IN1029
addr_i[5] => LessThan0.IN28
addr_i[5] => LessThan1.IN28
addr_i[6] => Mux0.IN1028
addr_i[6] => Mux1.IN1028
addr_i[6] => Mux2.IN1028
addr_i[6] => Mux3.IN1028
addr_i[6] => Mux4.IN1028
addr_i[6] => Mux5.IN1028
addr_i[6] => Mux6.IN1028
addr_i[6] => Mux7.IN1028
addr_i[6] => Mux8.IN1028
addr_i[6] => Mux9.IN1028
addr_i[6] => Mux10.IN1028
addr_i[6] => Mux11.IN1028
addr_i[6] => Mux12.IN1028
addr_i[6] => Mux13.IN1028
addr_i[6] => Mux14.IN1028
addr_i[6] => Mux15.IN1028
addr_i[6] => LessThan0.IN27
addr_i[6] => LessThan1.IN27
addr_i[7] => Mux0.IN1027
addr_i[7] => Mux1.IN1027
addr_i[7] => Mux2.IN1027
addr_i[7] => Mux3.IN1027
addr_i[7] => Mux4.IN1027
addr_i[7] => Mux5.IN1027
addr_i[7] => Mux6.IN1027
addr_i[7] => Mux7.IN1027
addr_i[7] => Mux8.IN1027
addr_i[7] => Mux9.IN1027
addr_i[7] => Mux10.IN1027
addr_i[7] => Mux11.IN1027
addr_i[7] => Mux12.IN1027
addr_i[7] => Mux13.IN1027
addr_i[7] => Mux14.IN1027
addr_i[7] => Mux15.IN1027
addr_i[7] => LessThan0.IN26
addr_i[7] => LessThan1.IN26
addr_i[8] => Mux0.IN1026
addr_i[8] => Mux1.IN1026
addr_i[8] => Mux2.IN1026
addr_i[8] => Mux3.IN1026
addr_i[8] => Mux4.IN1026
addr_i[8] => Mux5.IN1026
addr_i[8] => Mux6.IN1026
addr_i[8] => Mux7.IN1026
addr_i[8] => Mux8.IN1026
addr_i[8] => Mux9.IN1026
addr_i[8] => Mux10.IN1026
addr_i[8] => Mux11.IN1026
addr_i[8] => Mux12.IN1026
addr_i[8] => Mux13.IN1026
addr_i[8] => Mux14.IN1026
addr_i[8] => Mux15.IN1026
addr_i[8] => LessThan0.IN25
addr_i[8] => LessThan1.IN25
addr_i[9] => Mux0.IN1025
addr_i[9] => Mux1.IN1025
addr_i[9] => Mux2.IN1025
addr_i[9] => Mux3.IN1025
addr_i[9] => Mux4.IN1025
addr_i[9] => Mux5.IN1025
addr_i[9] => Mux6.IN1025
addr_i[9] => Mux7.IN1025
addr_i[9] => Mux8.IN1025
addr_i[9] => Mux9.IN1025
addr_i[9] => Mux10.IN1025
addr_i[9] => Mux11.IN1025
addr_i[9] => Mux12.IN1025
addr_i[9] => Mux13.IN1025
addr_i[9] => Mux14.IN1025
addr_i[9] => Mux15.IN1025
addr_i[9] => LessThan0.IN24
addr_i[9] => LessThan1.IN24
addr_i[10] => Mux0.IN1024
addr_i[10] => Mux1.IN1024
addr_i[10] => Mux2.IN1024
addr_i[10] => Mux3.IN1024
addr_i[10] => Mux4.IN1024
addr_i[10] => Mux5.IN1024
addr_i[10] => Mux6.IN1024
addr_i[10] => Mux7.IN1024
addr_i[10] => Mux8.IN1024
addr_i[10] => Mux9.IN1024
addr_i[10] => Mux10.IN1024
addr_i[10] => Mux11.IN1024
addr_i[10] => Mux12.IN1024
addr_i[10] => Mux13.IN1024
addr_i[10] => Mux14.IN1024
addr_i[10] => Mux15.IN1024
addr_i[10] => LessThan0.IN23
addr_i[10] => LessThan1.IN23
addr_i[11] => LessThan0.IN21
addr_i[11] => LessThan1.IN21
addr_i[12] => LessThan0.IN20
addr_i[12] => LessThan1.IN20
addr_i[13] => LessThan0.IN19
addr_i[13] => LessThan1.IN19
addr_i[14] => LessThan0.IN18
addr_i[14] => LessThan1.IN18
addr_i[15] => LessThan0.IN17
addr_i[15] => LessThan1.IN17
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o.DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_muldiv:\neo430_muldiv_inst_true:neo430_muldiv_inst
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => data_o[8]~reg0.CLK
clk_i => data_o[9]~reg0.CLK
clk_i => data_o[10]~reg0.CLK
clk_i => data_o[11]~reg0.CLK
clk_i => data_o[12]~reg0.CLK
clk_i => data_o[13]~reg0.CLK
clk_i => data_o[14]~reg0.CLK
clk_i => data_o[15]~reg0.CLK
clk_i => product[0].CLK
clk_i => product[1].CLK
clk_i => product[2].CLK
clk_i => product[3].CLK
clk_i => product[4].CLK
clk_i => product[5].CLK
clk_i => product[6].CLK
clk_i => product[7].CLK
clk_i => product[8].CLK
clk_i => product[9].CLK
clk_i => product[10].CLK
clk_i => product[11].CLK
clk_i => product[12].CLK
clk_i => product[13].CLK
clk_i => product[14].CLK
clk_i => product[15].CLK
clk_i => product[16].CLK
clk_i => product[17].CLK
clk_i => product[18].CLK
clk_i => product[19].CLK
clk_i => product[20].CLK
clk_i => product[21].CLK
clk_i => product[22].CLK
clk_i => product[23].CLK
clk_i => product[24].CLK
clk_i => product[25].CLK
clk_i => product[26].CLK
clk_i => product[27].CLK
clk_i => product[28].CLK
clk_i => product[29].CLK
clk_i => product[30].CLK
clk_i => product[31].CLK
clk_i => remainder[0].CLK
clk_i => remainder[1].CLK
clk_i => remainder[2].CLK
clk_i => remainder[3].CLK
clk_i => remainder[4].CLK
clk_i => remainder[5].CLK
clk_i => remainder[6].CLK
clk_i => remainder[7].CLK
clk_i => remainder[8].CLK
clk_i => remainder[9].CLK
clk_i => remainder[10].CLK
clk_i => remainder[11].CLK
clk_i => remainder[12].CLK
clk_i => remainder[13].CLK
clk_i => remainder[14].CLK
clk_i => remainder[15].CLK
clk_i => quotient[0].CLK
clk_i => quotient[1].CLK
clk_i => quotient[2].CLK
clk_i => quotient[3].CLK
clk_i => quotient[4].CLK
clk_i => quotient[5].CLK
clk_i => quotient[6].CLK
clk_i => quotient[7].CLK
clk_i => quotient[8].CLK
clk_i => quotient[9].CLK
clk_i => quotient[10].CLK
clk_i => quotient[11].CLK
clk_i => quotient[12].CLK
clk_i => quotient[13].CLK
clk_i => quotient[14].CLK
clk_i => quotient[15].CLK
clk_i => run.CLK
clk_i => enable[0].CLK
clk_i => enable[1].CLK
clk_i => enable[2].CLK
clk_i => enable[3].CLK
clk_i => enable[4].CLK
clk_i => enable[5].CLK
clk_i => enable[6].CLK
clk_i => enable[7].CLK
clk_i => enable[8].CLK
clk_i => enable[9].CLK
clk_i => enable[10].CLK
clk_i => enable[11].CLK
clk_i => enable[12].CLK
clk_i => enable[13].CLK
clk_i => enable[14].CLK
clk_i => enable[15].CLK
clk_i => signed_op.CLK
clk_i => operation.CLK
clk_i => opb[0].CLK
clk_i => opb[1].CLK
clk_i => opb[2].CLK
clk_i => opb[3].CLK
clk_i => opb[4].CLK
clk_i => opb[5].CLK
clk_i => opb[6].CLK
clk_i => opb[7].CLK
clk_i => opb[8].CLK
clk_i => opb[9].CLK
clk_i => opb[10].CLK
clk_i => opb[11].CLK
clk_i => opb[12].CLK
clk_i => opb[13].CLK
clk_i => opb[14].CLK
clk_i => opb[15].CLK
clk_i => opa[0].CLK
clk_i => opa[1].CLK
clk_i => opa[2].CLK
clk_i => opa[3].CLK
clk_i => opa[4].CLK
clk_i => opa[5].CLK
clk_i => opa[6].CLK
clk_i => opa[7].CLK
clk_i => opa[8].CLK
clk_i => opa[9].CLK
clk_i => opa[10].CLK
clk_i => opa[11].CLK
clk_i => opa[12].CLK
clk_i => opa[13].CLK
clk_i => opa[14].CLK
clk_i => opa[15].CLK
clk_i => opb_sext.CLK
clk_i => opa_sext.CLK
clk_i => start.CLK
rden_i => rd_en.IN1
wren_i => wr_en.IN1
addr_i[0] => ~NO_FANOUT~
addr_i[1] => Equal1.IN11
addr_i[1] => Equal2.IN10
addr_i[1] => Equal3.IN24
addr_i[1] => Equal4.IN24
addr_i[2] => Equal1.IN10
addr_i[2] => Equal2.IN24
addr_i[2] => Equal3.IN10
addr_i[2] => Equal4.IN23
addr_i[3] => Equal0.IN3
addr_i[4] => Equal0.IN2
addr_i[5] => Equal0.IN1
addr_i[6] => Equal0.IN0
addr_i[7] => ~NO_FANOUT~
addr_i[8] => ~NO_FANOUT~
addr_i[9] => ~NO_FANOUT~
addr_i[10] => ~NO_FANOUT~
addr_i[11] => ~NO_FANOUT~
addr_i[12] => ~NO_FANOUT~
addr_i[13] => ~NO_FANOUT~
addr_i[14] => ~NO_FANOUT~
addr_i[15] => ~NO_FANOUT~
data_i[0] => opa.DATAB
data_i[0] => opb.DATAB
data_i[1] => opa.DATAB
data_i[1] => opb.DATAB
data_i[2] => opa.DATAB
data_i[2] => opb.DATAB
data_i[3] => opa.DATAB
data_i[3] => opb.DATAB
data_i[4] => opa.DATAB
data_i[4] => opb.DATAB
data_i[5] => opa.DATAB
data_i[5] => opb.DATAB
data_i[6] => opa.DATAB
data_i[6] => opb.DATAB
data_i[7] => opa.DATAB
data_i[7] => opb.DATAB
data_i[8] => opa.DATAB
data_i[8] => opb.DATAB
data_i[9] => opa.DATAB
data_i[9] => opb.DATAB
data_i[10] => opa.DATAB
data_i[10] => opb.DATAB
data_i[11] => opa.DATAB
data_i[11] => opb.DATAB
data_i[12] => opa.DATAB
data_i[12] => opb.DATAB
data_i[13] => opa.DATAB
data_i[13] => opb.DATAB
data_i[14] => opa.DATAB
data_i[14] => opb.DATAB
data_i[15] => opa.DATAB
data_i[15] => opb.DATAB
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => data_o[8]~reg0.CLK
clk_i => data_o[9]~reg0.CLK
clk_i => data_o[10]~reg0.CLK
clk_i => data_o[11]~reg0.CLK
clk_i => data_o[12]~reg0.CLK
clk_i => data_o[13]~reg0.CLK
clk_i => data_o[14]~reg0.CLK
clk_i => data_o[15]~reg0.CLK
clk_i => wb_rdata[0].CLK
clk_i => wb_rdata[1].CLK
clk_i => wb_rdata[2].CLK
clk_i => wb_rdata[3].CLK
clk_i => wb_rdata[4].CLK
clk_i => wb_rdata[5].CLK
clk_i => wb_rdata[6].CLK
clk_i => wb_rdata[7].CLK
clk_i => wb_rdata[8].CLK
clk_i => wb_rdata[9].CLK
clk_i => wb_rdata[10].CLK
clk_i => wb_rdata[11].CLK
clk_i => wb_rdata[12].CLK
clk_i => wb_rdata[13].CLK
clk_i => wb_rdata[14].CLK
clk_i => wb_rdata[15].CLK
clk_i => wb_rdata[16].CLK
clk_i => wb_rdata[17].CLK
clk_i => wb_rdata[18].CLK
clk_i => wb_rdata[19].CLK
clk_i => wb_rdata[20].CLK
clk_i => wb_rdata[21].CLK
clk_i => wb_rdata[22].CLK
clk_i => wb_rdata[23].CLK
clk_i => wb_rdata[24].CLK
clk_i => wb_rdata[25].CLK
clk_i => wb_rdata[26].CLK
clk_i => wb_rdata[27].CLK
clk_i => wb_rdata[28].CLK
clk_i => wb_rdata[29].CLK
clk_i => wb_rdata[30].CLK
clk_i => wb_rdata[31].CLK
clk_i => pending.CLK
clk_i => wb_stb_o~reg0.CLK
clk_i => byte_en[0].CLK
clk_i => byte_en[1].CLK
clk_i => byte_en[2].CLK
clk_i => byte_en[3].CLK
clk_i => wb_wdata[0].CLK
clk_i => wb_wdata[1].CLK
clk_i => wb_wdata[2].CLK
clk_i => wb_wdata[3].CLK
clk_i => wb_wdata[4].CLK
clk_i => wb_wdata[5].CLK
clk_i => wb_wdata[6].CLK
clk_i => wb_wdata[7].CLK
clk_i => wb_wdata[8].CLK
clk_i => wb_wdata[9].CLK
clk_i => wb_wdata[10].CLK
clk_i => wb_wdata[11].CLK
clk_i => wb_wdata[12].CLK
clk_i => wb_wdata[13].CLK
clk_i => wb_wdata[14].CLK
clk_i => wb_wdata[15].CLK
clk_i => wb_wdata[16].CLK
clk_i => wb_wdata[17].CLK
clk_i => wb_wdata[18].CLK
clk_i => wb_wdata[19].CLK
clk_i => wb_wdata[20].CLK
clk_i => wb_wdata[21].CLK
clk_i => wb_wdata[22].CLK
clk_i => wb_wdata[23].CLK
clk_i => wb_wdata[24].CLK
clk_i => wb_wdata[25].CLK
clk_i => wb_wdata[26].CLK
clk_i => wb_wdata[27].CLK
clk_i => wb_wdata[28].CLK
clk_i => wb_wdata[29].CLK
clk_i => wb_wdata[30].CLK
clk_i => wb_wdata[31].CLK
clk_i => wb_we_o~reg0.CLK
clk_i => wb_addr[0].CLK
clk_i => wb_addr[1].CLK
clk_i => wb_addr[2].CLK
clk_i => wb_addr[3].CLK
clk_i => wb_addr[4].CLK
clk_i => wb_addr[5].CLK
clk_i => wb_addr[6].CLK
clk_i => wb_addr[7].CLK
clk_i => wb_addr[8].CLK
clk_i => wb_addr[9].CLK
clk_i => wb_addr[10].CLK
clk_i => wb_addr[11].CLK
clk_i => wb_addr[12].CLK
clk_i => wb_addr[13].CLK
clk_i => wb_addr[14].CLK
clk_i => wb_addr[15].CLK
clk_i => wb_addr[16].CLK
clk_i => wb_addr[17].CLK
clk_i => wb_addr[18].CLK
clk_i => wb_addr[19].CLK
clk_i => wb_addr[20].CLK
clk_i => wb_addr[21].CLK
clk_i => wb_addr[22].CLK
clk_i => wb_addr[23].CLK
clk_i => wb_addr[24].CLK
clk_i => wb_addr[25].CLK
clk_i => wb_addr[26].CLK
clk_i => wb_addr[27].CLK
clk_i => wb_addr[28].CLK
clk_i => wb_addr[29].CLK
clk_i => wb_addr[30].CLK
clk_i => wb_addr[31].CLK
rden_i => rd_access.IN1
wren_i => wr_en.IN1
addr_i[0] => Equal6.IN15
addr_i[0] => Equal7.IN15
addr_i[1] => Equal1.IN11
addr_i[1] => Equal2.IN25
addr_i[1] => Equal3.IN12
addr_i[1] => Equal4.IN25
addr_i[1] => Equal5.IN25
addr_i[1] => Equal6.IN14
addr_i[1] => Equal7.IN14
addr_i[1] => Equal8.IN12
addr_i[1] => Equal9.IN25
addr_i[2] => Equal1.IN25
addr_i[2] => Equal2.IN11
addr_i[2] => Equal3.IN11
addr_i[2] => Equal4.IN24
addr_i[2] => Equal5.IN24
addr_i[2] => Equal6.IN10
addr_i[2] => Equal7.IN13
addr_i[2] => Equal8.IN25
addr_i[2] => Equal9.IN12
addr_i[3] => Equal1.IN24
addr_i[3] => Equal2.IN24
addr_i[3] => Equal3.IN25
addr_i[3] => Equal4.IN11
addr_i[3] => Equal5.IN23
addr_i[3] => Equal6.IN13
addr_i[3] => Equal7.IN10
addr_i[3] => Equal8.IN11
addr_i[3] => Equal9.IN11
addr_i[4] => Equal0.IN0
addr_i[4] => Equal6.IN9
addr_i[4] => Equal7.IN9
addr_i[5] => Equal0.IN2
addr_i[5] => Equal6.IN12
addr_i[5] => Equal7.IN12
addr_i[6] => Equal0.IN1
addr_i[6] => Equal6.IN11
addr_i[6] => Equal7.IN11
addr_i[7] => Equal6.IN8
addr_i[7] => Equal7.IN8
addr_i[8] => Equal6.IN7
addr_i[8] => Equal7.IN7
addr_i[9] => Equal6.IN6
addr_i[9] => Equal7.IN6
addr_i[10] => Equal6.IN5
addr_i[10] => Equal7.IN5
addr_i[11] => Equal6.IN4
addr_i[11] => Equal7.IN4
addr_i[12] => Equal6.IN3
addr_i[12] => Equal7.IN3
addr_i[13] => Equal6.IN2
addr_i[13] => Equal7.IN2
addr_i[14] => Equal6.IN1
addr_i[14] => Equal7.IN1
addr_i[15] => Equal6.IN0
addr_i[15] => Equal7.IN0
data_i[0] => wb_addr.DATAB
data_i[0] => wb_addr.DATAB
data_i[0] => wb_addr.DATAB
data_i[0] => wb_addr.DATAB
data_i[0] => wb_wdata.DATAB
data_i[0] => wb_wdata.DATAB
data_i[0] => byte_en.DATAB
data_i[1] => wb_addr.DATAB
data_i[1] => wb_addr.DATAB
data_i[1] => wb_addr.DATAB
data_i[1] => wb_addr.DATAB
data_i[1] => wb_wdata.DATAB
data_i[1] => wb_wdata.DATAB
data_i[1] => byte_en.DATAB
data_i[2] => wb_addr.DATAB
data_i[2] => wb_addr.DATAB
data_i[2] => wb_addr.DATAB
data_i[2] => wb_addr.DATAB
data_i[2] => wb_wdata.DATAB
data_i[2] => wb_wdata.DATAB
data_i[2] => byte_en.DATAB
data_i[3] => wb_addr.DATAB
data_i[3] => wb_addr.DATAB
data_i[3] => wb_addr.DATAB
data_i[3] => wb_addr.DATAB
data_i[3] => wb_wdata.DATAB
data_i[3] => wb_wdata.DATAB
data_i[3] => byte_en.DATAB
data_i[4] => wb_addr.DATAB
data_i[4] => wb_addr.DATAB
data_i[4] => wb_addr.DATAB
data_i[4] => wb_addr.DATAB
data_i[4] => wb_wdata.DATAB
data_i[4] => wb_wdata.DATAB
data_i[5] => wb_addr.DATAB
data_i[5] => wb_addr.DATAB
data_i[5] => wb_addr.DATAB
data_i[5] => wb_addr.DATAB
data_i[5] => wb_wdata.DATAB
data_i[5] => wb_wdata.DATAB
data_i[6] => wb_addr.DATAB
data_i[6] => wb_addr.DATAB
data_i[6] => wb_addr.DATAB
data_i[6] => wb_addr.DATAB
data_i[6] => wb_wdata.DATAB
data_i[6] => wb_wdata.DATAB
data_i[7] => wb_addr.DATAB
data_i[7] => wb_addr.DATAB
data_i[7] => wb_addr.DATAB
data_i[7] => wb_addr.DATAB
data_i[7] => wb_wdata.DATAB
data_i[7] => wb_wdata.DATAB
data_i[8] => wb_addr.DATAB
data_i[8] => wb_addr.DATAB
data_i[8] => wb_addr.DATAB
data_i[8] => wb_addr.DATAB
data_i[8] => wb_wdata.DATAB
data_i[8] => wb_wdata.DATAB
data_i[9] => wb_addr.DATAB
data_i[9] => wb_addr.DATAB
data_i[9] => wb_addr.DATAB
data_i[9] => wb_addr.DATAB
data_i[9] => wb_wdata.DATAB
data_i[9] => wb_wdata.DATAB
data_i[10] => wb_addr.DATAB
data_i[10] => wb_addr.DATAB
data_i[10] => wb_addr.DATAB
data_i[10] => wb_addr.DATAB
data_i[10] => wb_wdata.DATAB
data_i[10] => wb_wdata.DATAB
data_i[11] => wb_addr.DATAB
data_i[11] => wb_addr.DATAB
data_i[11] => wb_addr.DATAB
data_i[11] => wb_addr.DATAB
data_i[11] => wb_wdata.DATAB
data_i[11] => wb_wdata.DATAB
data_i[12] => wb_addr.DATAB
data_i[12] => wb_addr.DATAB
data_i[12] => wb_addr.DATAB
data_i[12] => wb_addr.DATAB
data_i[12] => wb_wdata.DATAB
data_i[12] => wb_wdata.DATAB
data_i[13] => wb_addr.DATAB
data_i[13] => wb_addr.DATAB
data_i[13] => wb_addr.DATAB
data_i[13] => wb_addr.DATAB
data_i[13] => wb_wdata.DATAB
data_i[13] => wb_wdata.DATAB
data_i[14] => wb_addr.DATAB
data_i[14] => wb_addr.DATAB
data_i[14] => wb_addr.DATAB
data_i[14] => wb_addr.DATAB
data_i[14] => wb_wdata.DATAB
data_i[14] => wb_wdata.DATAB
data_i[15] => wb_addr.DATAB
data_i[15] => wb_addr.DATAB
data_i[15] => wb_addr.DATAB
data_i[15] => wb_addr.DATAB
data_i[15] => wb_wdata.DATAB
data_i[15] => wb_wdata.DATAB
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[0] <= wb_addr[0].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[1] <= wb_addr[1].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[2] <= wb_addr[2].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[3] <= wb_addr[3].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[4] <= wb_addr[4].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[5] <= wb_addr[5].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[6] <= wb_addr[6].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[7] <= wb_addr[7].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[8] <= wb_addr[8].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[9] <= wb_addr[9].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[10] <= wb_addr[10].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[11] <= wb_addr[11].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[12] <= wb_addr[12].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[13] <= wb_addr[13].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[14] <= wb_addr[14].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[15] <= wb_addr[15].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[16] <= wb_addr[16].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[17] <= wb_addr[17].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[18] <= wb_addr[18].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[19] <= wb_addr[19].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[20] <= wb_addr[20].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[21] <= wb_addr[21].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[22] <= wb_addr[22].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[23] <= wb_addr[23].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[24] <= wb_addr[24].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[25] <= wb_addr[25].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[26] <= wb_addr[26].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[27] <= wb_addr[27].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[28] <= wb_addr[28].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[29] <= wb_addr[29].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[30] <= wb_addr[30].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_o[31] <= wb_addr[31].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_i[0] => wb_rdata.DATAB
wb_dat_i[1] => wb_rdata.DATAB
wb_dat_i[2] => wb_rdata.DATAB
wb_dat_i[3] => wb_rdata.DATAB
wb_dat_i[4] => wb_rdata.DATAB
wb_dat_i[5] => wb_rdata.DATAB
wb_dat_i[6] => wb_rdata.DATAB
wb_dat_i[7] => wb_rdata.DATAB
wb_dat_i[8] => wb_rdata.DATAB
wb_dat_i[9] => wb_rdata.DATAB
wb_dat_i[10] => wb_rdata.DATAB
wb_dat_i[11] => wb_rdata.DATAB
wb_dat_i[12] => wb_rdata.DATAB
wb_dat_i[13] => wb_rdata.DATAB
wb_dat_i[14] => wb_rdata.DATAB
wb_dat_i[15] => wb_rdata.DATAB
wb_dat_i[16] => wb_rdata.DATAB
wb_dat_i[17] => wb_rdata.DATAB
wb_dat_i[18] => wb_rdata.DATAB
wb_dat_i[19] => wb_rdata.DATAB
wb_dat_i[20] => wb_rdata.DATAB
wb_dat_i[21] => wb_rdata.DATAB
wb_dat_i[22] => wb_rdata.DATAB
wb_dat_i[23] => wb_rdata.DATAB
wb_dat_i[24] => wb_rdata.DATAB
wb_dat_i[25] => wb_rdata.DATAB
wb_dat_i[26] => wb_rdata.DATAB
wb_dat_i[27] => wb_rdata.DATAB
wb_dat_i[28] => wb_rdata.DATAB
wb_dat_i[29] => wb_rdata.DATAB
wb_dat_i[30] => wb_rdata.DATAB
wb_dat_i[31] => wb_rdata.DATAB
wb_dat_o[0] <= wb_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= wb_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= wb_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= wb_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= wb_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= wb_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= wb_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= wb_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[8] <= wb_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[9] <= wb_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[10] <= wb_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[11] <= wb_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[12] <= wb_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[13] <= wb_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[14] <= wb_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[15] <= wb_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[16] <= wb_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[17] <= wb_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[18] <= wb_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[19] <= wb_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[20] <= wb_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[21] <= wb_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[22] <= wb_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[23] <= wb_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[24] <= wb_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[25] <= wb_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[26] <= wb_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[27] <= wb_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[28] <= wb_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[29] <= wb_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[30] <= wb_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[31] <= wb_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
wb_we_o <= wb_we_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_sel_o[0] <= byte_en[0].DB_MAX_OUTPUT_PORT_TYPE
wb_sel_o[1] <= byte_en[1].DB_MAX_OUTPUT_PORT_TYPE
wb_sel_o[2] <= byte_en[2].DB_MAX_OUTPUT_PORT_TYPE
wb_sel_o[3] <= byte_en[3].DB_MAX_OUTPUT_PORT_TYPE
wb_stb_o <= wb_stb_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_cyc_o <= pending.DB_MAX_OUTPUT_PORT_TYPE
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => wb_rdata.OUTPUTSELECT
wb_ack_i => pending.OUTPUTSELECT


|neo430_test|neo430_top:neo430_top_test_inst|neo430_uart:\neo430_uart_inst_true:neo430_uart_inst
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => data_o[8]~reg0.CLK
clk_i => data_o[9]~reg0.CLK
clk_i => data_o[10]~reg0.CLK
clk_i => data_o[11]~reg0.CLK
clk_i => data_o[12]~reg0.CLK
clk_i => data_o[13]~reg0.CLK
clk_i => data_o[14]~reg0.CLK
clk_i => data_o[15]~reg0.CLK
clk_i => uart_rx_avail[0].CLK
clk_i => uart_rx_avail[1].CLK
clk_i => uart_rx_busy_ff.CLK
clk_i => uart_rx_sreg[1].CLK
clk_i => uart_rx_sreg[2].CLK
clk_i => uart_rx_sreg[3].CLK
clk_i => uart_rx_sreg[4].CLK
clk_i => uart_rx_sreg[5].CLK
clk_i => uart_rx_sreg[6].CLK
clk_i => uart_rx_sreg[7].CLK
clk_i => uart_rx_sreg[8].CLK
clk_i => uart_rx_reg[0].CLK
clk_i => uart_rx_reg[1].CLK
clk_i => uart_rx_reg[2].CLK
clk_i => uart_rx_reg[3].CLK
clk_i => uart_rx_reg[4].CLK
clk_i => uart_rx_reg[5].CLK
clk_i => uart_rx_reg[6].CLK
clk_i => uart_rx_reg[7].CLK
clk_i => uart_rx_bitcnt[0].CLK
clk_i => uart_rx_bitcnt[1].CLK
clk_i => uart_rx_bitcnt[2].CLK
clk_i => uart_rx_bitcnt[3].CLK
clk_i => uart_rx_baud_cnt[0].CLK
clk_i => uart_rx_baud_cnt[1].CLK
clk_i => uart_rx_baud_cnt[2].CLK
clk_i => uart_rx_baud_cnt[3].CLK
clk_i => uart_rx_baud_cnt[4].CLK
clk_i => uart_rx_baud_cnt[5].CLK
clk_i => uart_rx_baud_cnt[6].CLK
clk_i => uart_rx_baud_cnt[7].CLK
clk_i => uart_rx_busy.CLK
clk_i => uart_rx_sync[0].CLK
clk_i => uart_rx_sync[1].CLK
clk_i => uart_rx_sync[2].CLK
clk_i => uart_rx_sync[3].CLK
clk_i => uart_rx_sync[4].CLK
clk_i => uart_txd_o~reg0.CLK
clk_i => uart_tx_sreg[0].CLK
clk_i => uart_tx_sreg[1].CLK
clk_i => uart_tx_sreg[2].CLK
clk_i => uart_tx_sreg[3].CLK
clk_i => uart_tx_sreg[4].CLK
clk_i => uart_tx_sreg[5].CLK
clk_i => uart_tx_sreg[6].CLK
clk_i => uart_tx_sreg[7].CLK
clk_i => uart_tx_sreg[8].CLK
clk_i => uart_tx_sreg[9].CLK
clk_i => uart_tx_bitcnt[0].CLK
clk_i => uart_tx_bitcnt[1].CLK
clk_i => uart_tx_bitcnt[2].CLK
clk_i => uart_tx_bitcnt[3].CLK
clk_i => uart_tx_baud_cnt[0].CLK
clk_i => uart_tx_baud_cnt[1].CLK
clk_i => uart_tx_baud_cnt[2].CLK
clk_i => uart_tx_baud_cnt[3].CLK
clk_i => uart_tx_baud_cnt[4].CLK
clk_i => uart_tx_baud_cnt[5].CLK
clk_i => uart_tx_baud_cnt[6].CLK
clk_i => uart_tx_baud_cnt[7].CLK
clk_i => uart_tx_busy.CLK
clk_i => uart_tx_done.CLK
clk_i => ctrl[0].CLK
clk_i => ctrl[1].CLK
clk_i => ctrl[2].CLK
clk_i => ctrl[3].CLK
clk_i => ctrl[4].CLK
clk_i => ctrl[5].CLK
clk_i => ctrl[6].CLK
clk_i => ctrl[7].CLK
clk_i => ctrl[8].CLK
clk_i => ctrl[9].CLK
clk_i => ctrl[10].CLK
clk_i => ctrl[12].CLK
clk_i => ctrl[13].CLK
clk_i => ctrl[14].CLK
rden_i => rd_en.IN1
wren_i => wr_en.IN1
addr_i[0] => ~NO_FANOUT~
addr_i[1] => Equal6.IN11
addr_i[1] => Equal7.IN25
addr_i[2] => Equal0.IN4
addr_i[3] => Equal0.IN3
addr_i[4] => Equal0.IN2
addr_i[5] => Equal0.IN0
addr_i[6] => Equal0.IN1
addr_i[7] => ~NO_FANOUT~
addr_i[8] => ~NO_FANOUT~
addr_i[9] => ~NO_FANOUT~
addr_i[10] => ~NO_FANOUT~
addr_i[11] => ~NO_FANOUT~
addr_i[12] => ~NO_FANOUT~
addr_i[13] => ~NO_FANOUT~
addr_i[14] => ~NO_FANOUT~
addr_i[15] => ~NO_FANOUT~
data_i[0] => ctrl.DATAB
data_i[0] => uart_tx_sreg.DATAB
data_i[1] => ctrl.DATAB
data_i[1] => uart_tx_sreg.DATAB
data_i[2] => ctrl.DATAB
data_i[2] => uart_tx_sreg.DATAB
data_i[3] => ctrl.DATAB
data_i[3] => uart_tx_sreg.DATAB
data_i[4] => ctrl.DATAB
data_i[4] => uart_tx_sreg.DATAB
data_i[5] => ctrl.DATAB
data_i[5] => uart_tx_sreg.DATAB
data_i[6] => ctrl.DATAB
data_i[6] => uart_tx_sreg.DATAB
data_i[7] => ctrl.DATAB
data_i[7] => uart_tx_sreg.DATAB
data_i[8] => ctrl.DATAB
data_i[9] => ctrl.DATAB
data_i[10] => ctrl.DATAB
data_i[11] => ~NO_FANOUT~
data_i[12] => ctrl.DATAB
data_i[13] => ctrl.DATAB
data_i[14] => ctrl.DATAB
data_i[15] => ~NO_FANOUT~
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkgen_en_o <= ctrl[12].DB_MAX_OUTPUT_PORT_TYPE
clkgen_i[0] => Mux0.IN7
clkgen_i[1] => Mux0.IN6
clkgen_i[2] => Mux0.IN5
clkgen_i[3] => Mux0.IN4
clkgen_i[4] => Mux0.IN3
clkgen_i[5] => Mux0.IN2
clkgen_i[6] => Mux0.IN1
clkgen_i[7] => Mux0.IN0
uart_txd_o <= uart_txd_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rxd_i => uart_rx_sync[4].DATAIN
uart_irq_o <= uart_irq_o.DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_spi:\neo430_spi_inst_true:neo430_spi_inst
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => data_o[8]~reg0.CLK
clk_i => data_o[9]~reg0.CLK
clk_i => data_o[10]~reg0.CLK
clk_i => data_o[11]~reg0.CLK
clk_i => data_o[12]~reg0.CLK
clk_i => data_o[13]~reg0.CLK
clk_i => data_o[14]~reg0.CLK
clk_i => data_o[15]~reg0.CLK
clk_i => spi_state0.CLK
clk_i => spi_rtx_sreg[0].CLK
clk_i => spi_rtx_sreg[1].CLK
clk_i => spi_rtx_sreg[2].CLK
clk_i => spi_rtx_sreg[3].CLK
clk_i => spi_rtx_sreg[4].CLK
clk_i => spi_rtx_sreg[5].CLK
clk_i => spi_rtx_sreg[6].CLK
clk_i => spi_rtx_sreg[7].CLK
clk_i => spi_rtx_sreg[8].CLK
clk_i => spi_rtx_sreg[9].CLK
clk_i => spi_rtx_sreg[10].CLK
clk_i => spi_rtx_sreg[11].CLK
clk_i => spi_rtx_sreg[12].CLK
clk_i => spi_rtx_sreg[13].CLK
clk_i => spi_rtx_sreg[14].CLK
clk_i => spi_rtx_sreg[15].CLK
clk_i => spi_busy.CLK
clk_i => spi_sclk_o~reg0.CLK
clk_i => spi_mosi_o~reg0.CLK
clk_i => spi_state1.CLK
clk_i => spi_bitcnt[0].CLK
clk_i => spi_bitcnt[1].CLK
clk_i => spi_bitcnt[2].CLK
clk_i => spi_bitcnt[3].CLK
clk_i => spi_bitcnt[4].CLK
clk_i => spi_irq_o~reg0.CLK
clk_i => spi_miso_ff1.CLK
clk_i => spi_miso_ff0.CLK
clk_i => ctrl[0].CLK
clk_i => ctrl[1].CLK
clk_i => ctrl[2].CLK
clk_i => ctrl[3].CLK
clk_i => ctrl[4].CLK
clk_i => ctrl[5].CLK
clk_i => ctrl[6].CLK
clk_i => ctrl[7].CLK
clk_i => ctrl[8].CLK
clk_i => ctrl[9].CLK
clk_i => ctrl[10].CLK
clk_i => ctrl[11].CLK
clk_i => ctrl[12].CLK
clk_i => ctrl[13].CLK
rden_i => rd_en.IN1
wren_i => wr_en.IN1
addr_i[0] => ~NO_FANOUT~
addr_i[1] => Equal1.IN12
addr_i[1] => Equal3.IN26
addr_i[2] => Equal0.IN1
addr_i[3] => Equal0.IN4
addr_i[4] => Equal0.IN3
addr_i[5] => Equal0.IN0
addr_i[6] => Equal0.IN2
addr_i[7] => ~NO_FANOUT~
addr_i[8] => ~NO_FANOUT~
addr_i[9] => ~NO_FANOUT~
addr_i[10] => ~NO_FANOUT~
addr_i[11] => ~NO_FANOUT~
addr_i[12] => ~NO_FANOUT~
addr_i[13] => ~NO_FANOUT~
addr_i[14] => ~NO_FANOUT~
addr_i[15] => ~NO_FANOUT~
data_i[0] => ctrl.DATAB
data_i[0] => spi_rtx_sreg.DATAB
data_i[0] => spi_rtx_sreg.DATAA
data_i[1] => ctrl.DATAB
data_i[1] => spi_rtx_sreg.DATAB
data_i[1] => spi_rtx_sreg.DATAA
data_i[2] => ctrl.DATAB
data_i[2] => spi_rtx_sreg.DATAB
data_i[2] => spi_rtx_sreg.DATAA
data_i[3] => ctrl.DATAB
data_i[3] => spi_rtx_sreg.DATAB
data_i[3] => spi_rtx_sreg.DATAA
data_i[4] => ctrl.DATAB
data_i[4] => spi_rtx_sreg.DATAB
data_i[4] => spi_rtx_sreg.DATAA
data_i[5] => ctrl.DATAB
data_i[5] => spi_rtx_sreg.DATAB
data_i[5] => spi_rtx_sreg.DATAA
data_i[6] => ctrl.DATAB
data_i[6] => spi_rtx_sreg.DATAB
data_i[6] => spi_rtx_sreg.DATAA
data_i[7] => ctrl.DATAB
data_i[7] => spi_rtx_sreg.DATAB
data_i[7] => spi_rtx_sreg.DATAA
data_i[8] => ctrl.DATAB
data_i[8] => spi_rtx_sreg.DATAA
data_i[9] => ctrl.DATAB
data_i[9] => spi_rtx_sreg.DATAA
data_i[10] => ctrl.DATAB
data_i[10] => spi_rtx_sreg.DATAA
data_i[11] => ctrl.DATAB
data_i[11] => spi_rtx_sreg.DATAA
data_i[12] => ctrl.DATAB
data_i[12] => spi_rtx_sreg.DATAA
data_i[13] => ctrl.DATAB
data_i[13] => spi_rtx_sreg.DATAA
data_i[14] => spi_rtx_sreg.DATAA
data_i[15] => spi_rtx_sreg.DATAA
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkgen_en_o <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
clkgen_i[0] => Mux0.IN7
clkgen_i[1] => Mux0.IN6
clkgen_i[2] => Mux0.IN5
clkgen_i[3] => Mux0.IN4
clkgen_i[4] => Mux0.IN3
clkgen_i[5] => Mux0.IN2
clkgen_i[6] => Mux0.IN1
clkgen_i[7] => Mux0.IN0
spi_sclk_o <= spi_sclk_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_mosi_o <= spi_mosi_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_miso_i => spi_miso_ff0.DATAIN
spi_cs_o[0] <= ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
spi_cs_o[1] <= ctrl[1].DB_MAX_OUTPUT_PORT_TYPE
spi_cs_o[2] <= ctrl[2].DB_MAX_OUTPUT_PORT_TYPE
spi_cs_o[3] <= ctrl[3].DB_MAX_OUTPUT_PORT_TYPE
spi_cs_o[4] <= ctrl[4].DB_MAX_OUTPUT_PORT_TYPE
spi_cs_o[5] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE
spi_irq_o <= spi_irq_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => data_o[8]~reg0.CLK
clk_i => data_o[9]~reg0.CLK
clk_i => data_o[10]~reg0.CLK
clk_i => data_o[11]~reg0.CLK
clk_i => data_o[12]~reg0.CLK
clk_i => data_o[13]~reg0.CLK
clk_i => data_o[14]~reg0.CLK
clk_i => data_o[15]~reg0.CLK
clk_i => irq_o~reg0.CLK
clk_i => sync_in[0].CLK
clk_i => sync_in[1].CLK
clk_i => sync_in[2].CLK
clk_i => sync_in[3].CLK
clk_i => sync_in[4].CLK
clk_i => sync_in[5].CLK
clk_i => sync_in[6].CLK
clk_i => sync_in[7].CLK
clk_i => sync_in[8].CLK
clk_i => sync_in[9].CLK
clk_i => sync_in[10].CLK
clk_i => sync_in[11].CLK
clk_i => sync_in[12].CLK
clk_i => sync_in[13].CLK
clk_i => sync_in[14].CLK
clk_i => sync_in[15].CLK
clk_i => din[0].CLK
clk_i => din[1].CLK
clk_i => din[2].CLK
clk_i => din[3].CLK
clk_i => din[4].CLK
clk_i => din[5].CLK
clk_i => din[6].CLK
clk_i => din[7].CLK
clk_i => din[8].CLK
clk_i => din[9].CLK
clk_i => din[10].CLK
clk_i => din[11].CLK
clk_i => din[12].CLK
clk_i => din[13].CLK
clk_i => din[14].CLK
clk_i => din[15].CLK
clk_i => in_buf[0].CLK
clk_i => in_buf[1].CLK
clk_i => in_buf[2].CLK
clk_i => in_buf[3].CLK
clk_i => in_buf[4].CLK
clk_i => in_buf[5].CLK
clk_i => in_buf[6].CLK
clk_i => in_buf[7].CLK
clk_i => in_buf[8].CLK
clk_i => in_buf[9].CLK
clk_i => in_buf[10].CLK
clk_i => in_buf[11].CLK
clk_i => in_buf[12].CLK
clk_i => in_buf[13].CLK
clk_i => in_buf[14].CLK
clk_i => in_buf[15].CLK
clk_i => irq_mask[0].CLK
clk_i => irq_mask[1].CLK
clk_i => irq_mask[2].CLK
clk_i => irq_mask[3].CLK
clk_i => irq_mask[4].CLK
clk_i => irq_mask[5].CLK
clk_i => irq_mask[6].CLK
clk_i => irq_mask[7].CLK
clk_i => irq_mask[8].CLK
clk_i => irq_mask[9].CLK
clk_i => irq_mask[10].CLK
clk_i => irq_mask[11].CLK
clk_i => irq_mask[12].CLK
clk_i => irq_mask[13].CLK
clk_i => irq_mask[14].CLK
clk_i => irq_mask[15].CLK
clk_i => dout[0].CLK
clk_i => dout[1].CLK
clk_i => dout[2].CLK
clk_i => dout[3].CLK
clk_i => dout[4].CLK
clk_i => dout[5].CLK
clk_i => dout[6].CLK
clk_i => dout[7].CLK
clk_i => dout[8].CLK
clk_i => dout[9].CLK
clk_i => dout[10].CLK
clk_i => dout[11].CLK
clk_i => dout[12].CLK
clk_i => dout[13].CLK
clk_i => dout[14].CLK
clk_i => dout[15].CLK
rden_i => rden.IN1
wren_i => wren.IN1
addr_i[0] => ~NO_FANOUT~
addr_i[1] => Equal1.IN26
addr_i[1] => Equal2.IN26
addr_i[1] => Equal3.IN12
addr_i[2] => Equal1.IN12
addr_i[2] => Equal2.IN25
addr_i[2] => Equal3.IN26
addr_i[3] => Equal0.IN1
addr_i[4] => Equal0.IN3
addr_i[5] => Equal0.IN0
addr_i[6] => Equal0.IN2
addr_i[7] => ~NO_FANOUT~
addr_i[8] => ~NO_FANOUT~
addr_i[9] => ~NO_FANOUT~
addr_i[10] => ~NO_FANOUT~
addr_i[11] => ~NO_FANOUT~
addr_i[12] => ~NO_FANOUT~
addr_i[13] => ~NO_FANOUT~
addr_i[14] => ~NO_FANOUT~
addr_i[15] => ~NO_FANOUT~
data_i[0] => dout.DATAB
data_i[0] => irq_mask.DATAB
data_i[1] => dout.DATAB
data_i[1] => irq_mask.DATAB
data_i[2] => dout.DATAB
data_i[2] => irq_mask.DATAB
data_i[3] => dout.DATAB
data_i[3] => irq_mask.DATAB
data_i[4] => dout.DATAB
data_i[4] => irq_mask.DATAB
data_i[5] => dout.DATAB
data_i[5] => irq_mask.DATAB
data_i[6] => dout.DATAB
data_i[6] => irq_mask.DATAB
data_i[7] => dout.DATAB
data_i[7] => irq_mask.DATAB
data_i[8] => dout.DATAB
data_i[8] => irq_mask.DATAB
data_i[9] => dout.DATAB
data_i[9] => irq_mask.DATAB
data_i[10] => dout.DATAB
data_i[10] => irq_mask.DATAB
data_i[11] => dout.DATAB
data_i[11] => irq_mask.DATAB
data_i[12] => dout.DATAB
data_i[12] => irq_mask.DATAB
data_i[13] => dout.DATAB
data_i[13] => irq_mask.DATAB
data_i[14] => dout.DATAB
data_i[14] => irq_mask.DATAB
data_i[15] => dout.DATAB
data_i[15] => irq_mask.DATAB
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[0] <= gpio_o.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[1] <= gpio_o.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[2] <= gpio_o.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[3] <= gpio_o.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[4] <= gpio_o.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[5] <= gpio_o.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[6] <= gpio_o.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[7] <= gpio_o.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[8] <= gpio_o.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[9] <= gpio_o.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[10] <= gpio_o.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[11] <= gpio_o.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[12] <= gpio_o.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[13] <= gpio_o.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[14] <= gpio_o.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[15] <= gpio_o.DB_MAX_OUTPUT_PORT_TYPE
gpio_i[0] => in_buf[0].DATAIN
gpio_i[1] => in_buf[1].DATAIN
gpio_i[2] => in_buf[2].DATAIN
gpio_i[3] => in_buf[3].DATAIN
gpio_i[4] => in_buf[4].DATAIN
gpio_i[5] => in_buf[5].DATAIN
gpio_i[6] => in_buf[6].DATAIN
gpio_i[7] => in_buf[7].DATAIN
gpio_i[8] => in_buf[8].DATAIN
gpio_i[9] => in_buf[9].DATAIN
gpio_i[10] => in_buf[10].DATAIN
gpio_i[11] => in_buf[11].DATAIN
gpio_i[12] => in_buf[12].DATAIN
gpio_i[13] => in_buf[13].DATAIN
gpio_i[14] => in_buf[14].DATAIN
gpio_i[15] => in_buf[15].DATAIN
gpio_pwm_i => gpio_o.OUTPUTSELECT
gpio_pwm_i => gpio_o.OUTPUTSELECT
gpio_pwm_i => gpio_o.OUTPUTSELECT
gpio_pwm_i => gpio_o.OUTPUTSELECT
gpio_pwm_i => gpio_o.OUTPUTSELECT
gpio_pwm_i => gpio_o.OUTPUTSELECT
gpio_pwm_i => gpio_o.OUTPUTSELECT
gpio_pwm_i => gpio_o.OUTPUTSELECT
gpio_pwm_i => gpio_o.OUTPUTSELECT
gpio_pwm_i => gpio_o.OUTPUTSELECT
gpio_pwm_i => gpio_o.OUTPUTSELECT
gpio_pwm_i => gpio_o.OUTPUTSELECT
gpio_pwm_i => gpio_o.OUTPUTSELECT
gpio_pwm_i => gpio_o.OUTPUTSELECT
gpio_pwm_i => gpio_o.OUTPUTSELECT
gpio_pwm_i => gpio_o.OUTPUTSELECT
irq_o <= irq_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_timer:\neo430_timer_inst_true:neo430_timer_inst
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => data_o[8]~reg0.CLK
clk_i => data_o[9]~reg0.CLK
clk_i => data_o[10]~reg0.CLK
clk_i => data_o[11]~reg0.CLK
clk_i => data_o[12]~reg0.CLK
clk_i => data_o[13]~reg0.CLK
clk_i => data_o[14]~reg0.CLK
clk_i => data_o[15]~reg0.CLK
clk_i => cnt[0].CLK
clk_i => cnt[1].CLK
clk_i => cnt[2].CLK
clk_i => cnt[3].CLK
clk_i => cnt[4].CLK
clk_i => cnt[5].CLK
clk_i => cnt[6].CLK
clk_i => cnt[7].CLK
clk_i => cnt[8].CLK
clk_i => cnt[9].CLK
clk_i => cnt[10].CLK
clk_i => cnt[11].CLK
clk_i => cnt[12].CLK
clk_i => cnt[13].CLK
clk_i => cnt[14].CLK
clk_i => cnt[15].CLK
clk_i => irq_fire_ff.CLK
clk_i => prsc_tick.CLK
clk_i => ctrl[0].CLK
clk_i => ctrl[1].CLK
clk_i => ctrl[2].CLK
clk_i => ctrl[3].CLK
clk_i => ctrl[4].CLK
clk_i => ctrl[5].CLK
clk_i => ctrl[6].CLK
clk_i => thres[0].CLK
clk_i => thres[1].CLK
clk_i => thres[2].CLK
clk_i => thres[3].CLK
clk_i => thres[4].CLK
clk_i => thres[5].CLK
clk_i => thres[6].CLK
clk_i => thres[7].CLK
clk_i => thres[8].CLK
clk_i => thres[9].CLK
clk_i => thres[10].CLK
clk_i => thres[11].CLK
clk_i => thres[12].CLK
clk_i => thres[13].CLK
clk_i => thres[14].CLK
clk_i => thres[15].CLK
rden_i => rd_access.IN1
wren_i => wr_en.IN1
addr_i[0] => ~NO_FANOUT~
addr_i[1] => Equal1.IN26
addr_i[1] => Equal3.IN26
addr_i[2] => Equal1.IN12
addr_i[2] => Equal3.IN25
addr_i[3] => Equal0.IN3
addr_i[4] => Equal0.IN1
addr_i[5] => Equal0.IN0
addr_i[6] => Equal0.IN2
addr_i[7] => ~NO_FANOUT~
addr_i[8] => ~NO_FANOUT~
addr_i[9] => ~NO_FANOUT~
addr_i[10] => ~NO_FANOUT~
addr_i[11] => ~NO_FANOUT~
addr_i[12] => ~NO_FANOUT~
addr_i[13] => ~NO_FANOUT~
addr_i[14] => ~NO_FANOUT~
addr_i[15] => ~NO_FANOUT~
data_i[0] => thres.DATAB
data_i[0] => ctrl.DATAB
data_i[1] => thres.DATAB
data_i[1] => ctrl.DATAB
data_i[2] => thres.DATAB
data_i[2] => ctrl.DATAB
data_i[3] => thres.DATAB
data_i[3] => ctrl.DATAB
data_i[4] => thres.DATAB
data_i[4] => ctrl.DATAB
data_i[5] => thres.DATAB
data_i[5] => ctrl.DATAB
data_i[6] => thres.DATAB
data_i[6] => ctrl.DATAB
data_i[7] => thres.DATAB
data_i[8] => thres.DATAB
data_i[9] => thres.DATAB
data_i[10] => thres.DATAB
data_i[11] => thres.DATAB
data_i[12] => thres.DATAB
data_i[13] => thres.DATAB
data_i[14] => thres.DATAB
data_i[15] => thres.DATAB
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkgen_en_o <= ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
clkgen_i[0] => Mux0.IN7
clkgen_i[1] => Mux0.IN6
clkgen_i[2] => Mux0.IN5
clkgen_i[3] => Mux0.IN4
clkgen_i[4] => Mux0.IN3
clkgen_i[5] => Mux0.IN2
clkgen_i[6] => Mux0.IN1
clkgen_i[7] => Mux0.IN0
irq_o <= irq_o.DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => data_o[8]~reg0.CLK
clk_i => data_o[9]~reg0.CLK
clk_i => data_o[10]~reg0.CLK
clk_i => data_o[11]~reg0.CLK
clk_i => data_o[12]~reg0.CLK
clk_i => data_o[13]~reg0.CLK
clk_i => data_o[14]~reg0.CLK
clk_i => data_o[15]~reg0.CLK
clk_i => pw_fail.CLK
clk_i => rst_source.CLK
clk_i => cnt[0].CLK
clk_i => cnt[1].CLK
clk_i => cnt[2].CLK
clk_i => cnt[3].CLK
clk_i => cnt[4].CLK
clk_i => cnt[5].CLK
clk_i => cnt[6].CLK
clk_i => cnt[7].CLK
clk_i => cnt[8].CLK
clk_i => cnt[9].CLK
clk_i => cnt[10].CLK
clk_i => cnt[11].CLK
clk_i => cnt[12].CLK
clk_i => cnt[13].CLK
clk_i => cnt[14].CLK
clk_i => cnt[15].CLK
clk_i => cnt[16].CLK
clk_i => rst_sync[0].CLK
clk_i => rst_sync[1].CLK
clk_i => fail_ff.CLK
clk_i => prsc_tick.CLK
clk_i => rst_gen[0].CLK
clk_i => rst_gen[1].CLK
clk_i => rst_gen[2].CLK
clk_i => rst_gen[3].CLK
clk_i => clk_sel[0].CLK
clk_i => clk_sel[1].CLK
clk_i => clk_sel[2].CLK
clk_i => enable.CLK
rst_i => wdt_core.IN1
rst_i => pw_fail.ACLR
rst_i => rst_source.ACLR
rden_i => read_access.IN1
wren_i => wren.IN1
addr_i[0] => ~NO_FANOUT~
addr_i[1] => Equal0.IN2
addr_i[2] => Equal0.IN1
addr_i[3] => Equal0.IN5
addr_i[4] => Equal0.IN4
addr_i[5] => Equal0.IN3
addr_i[6] => Equal0.IN0
addr_i[7] => ~NO_FANOUT~
addr_i[8] => ~NO_FANOUT~
addr_i[9] => ~NO_FANOUT~
addr_i[10] => ~NO_FANOUT~
addr_i[11] => ~NO_FANOUT~
addr_i[12] => ~NO_FANOUT~
addr_i[13] => ~NO_FANOUT~
addr_i[14] => ~NO_FANOUT~
addr_i[15] => ~NO_FANOUT~
data_i[0] => clk_sel.DATAB
data_i[1] => clk_sel.DATAB
data_i[2] => clk_sel.DATAB
data_i[3] => enable.DATAB
data_i[4] => ~NO_FANOUT~
data_i[5] => ~NO_FANOUT~
data_i[6] => ~NO_FANOUT~
data_i[7] => ~NO_FANOUT~
data_i[8] => Equal1.IN7
data_i[9] => Equal1.IN6
data_i[10] => Equal1.IN5
data_i[11] => Equal1.IN3
data_i[12] => Equal1.IN2
data_i[13] => Equal1.IN1
data_i[14] => Equal1.IN4
data_i[15] => Equal1.IN0
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkgen_en_o <= enable.DB_MAX_OUTPUT_PORT_TYPE
clkgen_i[0] => Mux0.IN7
clkgen_i[1] => Mux0.IN6
clkgen_i[2] => Mux0.IN5
clkgen_i[3] => Mux0.IN4
clkgen_i[4] => Mux0.IN3
clkgen_i[5] => Mux0.IN2
clkgen_i[6] => Mux0.IN1
clkgen_i[7] => Mux0.IN0
rst_o <= rst_sync[1].DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_crc:\neo430_crc_inst_true:neo430_crc_inst
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => data_o[8]~reg0.CLK
clk_i => data_o[9]~reg0.CLK
clk_i => data_o[10]~reg0.CLK
clk_i => data_o[11]~reg0.CLK
clk_i => data_o[12]~reg0.CLK
clk_i => data_o[13]~reg0.CLK
clk_i => data_o[14]~reg0.CLK
clk_i => data_o[15]~reg0.CLK
clk_i => crc_sr[0].CLK
clk_i => crc_sr[1].CLK
clk_i => crc_sr[2].CLK
clk_i => crc_sr[3].CLK
clk_i => crc_sr[4].CLK
clk_i => crc_sr[5].CLK
clk_i => crc_sr[6].CLK
clk_i => crc_sr[7].CLK
clk_i => crc_sr[8].CLK
clk_i => crc_sr[9].CLK
clk_i => crc_sr[10].CLK
clk_i => crc_sr[11].CLK
clk_i => crc_sr[12].CLK
clk_i => crc_sr[13].CLK
clk_i => crc_sr[14].CLK
clk_i => crc_sr[15].CLK
clk_i => crc_sr[16].CLK
clk_i => crc_sr[17].CLK
clk_i => crc_sr[18].CLK
clk_i => crc_sr[19].CLK
clk_i => crc_sr[20].CLK
clk_i => crc_sr[21].CLK
clk_i => crc_sr[22].CLK
clk_i => crc_sr[23].CLK
clk_i => crc_sr[24].CLK
clk_i => crc_sr[25].CLK
clk_i => crc_sr[26].CLK
clk_i => crc_sr[27].CLK
clk_i => crc_sr[28].CLK
clk_i => crc_sr[29].CLK
clk_i => crc_sr[30].CLK
clk_i => crc_sr[31].CLK
clk_i => cnt[0].CLK
clk_i => cnt[1].CLK
clk_i => cnt[2].CLK
clk_i => run.CLK
clk_i => mode.CLK
clk_i => poly[0].CLK
clk_i => poly[1].CLK
clk_i => poly[2].CLK
clk_i => poly[3].CLK
clk_i => poly[4].CLK
clk_i => poly[5].CLK
clk_i => poly[6].CLK
clk_i => poly[7].CLK
clk_i => poly[8].CLK
clk_i => poly[9].CLK
clk_i => poly[10].CLK
clk_i => poly[11].CLK
clk_i => poly[12].CLK
clk_i => poly[13].CLK
clk_i => poly[14].CLK
clk_i => poly[15].CLK
clk_i => poly[16].CLK
clk_i => poly[17].CLK
clk_i => poly[18].CLK
clk_i => poly[19].CLK
clk_i => poly[20].CLK
clk_i => poly[21].CLK
clk_i => poly[22].CLK
clk_i => poly[23].CLK
clk_i => poly[24].CLK
clk_i => poly[25].CLK
clk_i => poly[26].CLK
clk_i => poly[27].CLK
clk_i => poly[28].CLK
clk_i => poly[29].CLK
clk_i => poly[30].CLK
clk_i => poly[31].CLK
clk_i => idata[0].CLK
clk_i => idata[1].CLK
clk_i => idata[2].CLK
clk_i => idata[3].CLK
clk_i => idata[4].CLK
clk_i => idata[5].CLK
clk_i => idata[6].CLK
clk_i => idata[7].CLK
clk_i => start.CLK
rden_i => read_access.IN1
wren_i => wren.IN1
addr_i[0] => ~NO_FANOUT~
addr_i[1] => Equal1.IN12
addr_i[1] => Equal2.IN25
addr_i[1] => Equal3.IN11
addr_i[1] => Equal4.IN25
addr_i[1] => Equal6.IN13
addr_i[1] => Equal7.IN25
addr_i[2] => Equal1.IN11
addr_i[2] => Equal2.IN24
addr_i[2] => Equal3.IN25
addr_i[2] => Equal4.IN11
addr_i[2] => Equal6.IN12
addr_i[2] => Equal7.IN12
addr_i[3] => Equal1.IN25
addr_i[3] => Equal2.IN23
addr_i[3] => Equal3.IN24
addr_i[3] => Equal4.IN24
addr_i[3] => Equal6.IN11
addr_i[3] => Equal7.IN11
addr_i[4] => Equal0.IN2
addr_i[5] => Equal0.IN1
addr_i[6] => Equal0.IN0
addr_i[7] => ~NO_FANOUT~
addr_i[8] => ~NO_FANOUT~
addr_i[9] => ~NO_FANOUT~
addr_i[10] => ~NO_FANOUT~
addr_i[11] => ~NO_FANOUT~
addr_i[12] => ~NO_FANOUT~
addr_i[13] => ~NO_FANOUT~
addr_i[14] => ~NO_FANOUT~
addr_i[15] => ~NO_FANOUT~
data_i[0] => idata.DATAB
data_i[0] => poly.DATAB
data_i[0] => poly.DATAB
data_i[0] => crc_sr.DATAB
data_i[0] => crc_sr.DATAB
data_i[1] => idata.DATAB
data_i[1] => poly.DATAB
data_i[1] => poly.DATAB
data_i[1] => crc_sr.DATAB
data_i[1] => crc_sr.DATAB
data_i[2] => idata.DATAB
data_i[2] => poly.DATAB
data_i[2] => poly.DATAB
data_i[2] => crc_sr.DATAB
data_i[2] => crc_sr.DATAB
data_i[3] => idata.DATAB
data_i[3] => poly.DATAB
data_i[3] => poly.DATAB
data_i[3] => crc_sr.DATAB
data_i[3] => crc_sr.DATAB
data_i[4] => idata.DATAB
data_i[4] => poly.DATAB
data_i[4] => poly.DATAB
data_i[4] => crc_sr.DATAB
data_i[4] => crc_sr.DATAB
data_i[5] => idata.DATAB
data_i[5] => poly.DATAB
data_i[5] => poly.DATAB
data_i[5] => crc_sr.DATAB
data_i[5] => crc_sr.DATAB
data_i[6] => idata.DATAB
data_i[6] => poly.DATAB
data_i[6] => poly.DATAB
data_i[6] => crc_sr.DATAB
data_i[6] => crc_sr.DATAB
data_i[7] => idata.DATAB
data_i[7] => poly.DATAB
data_i[7] => poly.DATAB
data_i[7] => crc_sr.DATAB
data_i[7] => crc_sr.DATAB
data_i[8] => poly.DATAB
data_i[8] => poly.DATAB
data_i[8] => crc_sr.DATAB
data_i[8] => crc_sr.DATAB
data_i[9] => poly.DATAB
data_i[9] => poly.DATAB
data_i[9] => crc_sr.DATAB
data_i[9] => crc_sr.DATAB
data_i[10] => poly.DATAB
data_i[10] => poly.DATAB
data_i[10] => crc_sr.DATAB
data_i[10] => crc_sr.DATAB
data_i[11] => poly.DATAB
data_i[11] => poly.DATAB
data_i[11] => crc_sr.DATAB
data_i[11] => crc_sr.DATAB
data_i[12] => poly.DATAB
data_i[12] => poly.DATAB
data_i[12] => crc_sr.DATAB
data_i[12] => crc_sr.DATAB
data_i[13] => poly.DATAB
data_i[13] => poly.DATAB
data_i[13] => crc_sr.DATAB
data_i[13] => crc_sr.DATAB
data_i[14] => poly.DATAB
data_i[14] => poly.DATAB
data_i[14] => crc_sr.DATAB
data_i[14] => crc_sr.DATAB
data_i[15] => poly.DATAB
data_i[15] => poly.DATAB
data_i[15] => crc_sr.DATAB
data_i[15] => crc_sr.DATAB
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => data_o[8]~reg0.CLK
clk_i => data_o[9]~reg0.CLK
clk_i => data_o[10]~reg0.CLK
clk_i => data_o[11]~reg0.CLK
clk_i => data_o[12]~reg0.CLK
clk_i => data_o[13]~reg0.CLK
clk_i => data_o[14]~reg0.CLK
clk_i => data_o[15]~reg0.CLK
clk_i => user_reg3[0].CLK
clk_i => user_reg3[1].CLK
clk_i => user_reg3[2].CLK
clk_i => user_reg3[3].CLK
clk_i => user_reg3[4].CLK
clk_i => user_reg3[5].CLK
clk_i => user_reg3[6].CLK
clk_i => user_reg3[7].CLK
clk_i => user_reg3[8].CLK
clk_i => user_reg3[9].CLK
clk_i => user_reg3[10].CLK
clk_i => user_reg3[11].CLK
clk_i => user_reg3[12].CLK
clk_i => user_reg3[13].CLK
clk_i => user_reg3[14].CLK
clk_i => user_reg3[15].CLK
clk_i => user_reg2[0].CLK
clk_i => user_reg2[1].CLK
clk_i => user_reg2[2].CLK
clk_i => user_reg2[3].CLK
clk_i => user_reg2[4].CLK
clk_i => user_reg2[5].CLK
clk_i => user_reg2[6].CLK
clk_i => user_reg2[7].CLK
clk_i => user_reg2[8].CLK
clk_i => user_reg2[9].CLK
clk_i => user_reg2[10].CLK
clk_i => user_reg2[11].CLK
clk_i => user_reg2[12].CLK
clk_i => user_reg2[13].CLK
clk_i => user_reg2[14].CLK
clk_i => user_reg2[15].CLK
clk_i => user_reg1[0].CLK
clk_i => user_reg1[1].CLK
clk_i => user_reg1[2].CLK
clk_i => user_reg1[3].CLK
clk_i => user_reg1[4].CLK
clk_i => user_reg1[5].CLK
clk_i => user_reg1[6].CLK
clk_i => user_reg1[7].CLK
clk_i => user_reg1[8].CLK
clk_i => user_reg1[9].CLK
clk_i => user_reg1[10].CLK
clk_i => user_reg1[11].CLK
clk_i => user_reg1[12].CLK
clk_i => user_reg1[13].CLK
clk_i => user_reg1[14].CLK
clk_i => user_reg1[15].CLK
clk_i => cfu_ctrl_reg[0].CLK
clk_i => cfu_ctrl_reg[1].CLK
clk_i => cfu_ctrl_reg[2].CLK
clk_i => cfu_ctrl_reg[3].CLK
clk_i => cfu_ctrl_reg[4].CLK
clk_i => cfu_ctrl_reg[5].CLK
clk_i => cfu_ctrl_reg[6].CLK
clk_i => cfu_ctrl_reg[7].CLK
clk_i => cfu_ctrl_reg[8].CLK
clk_i => cfu_ctrl_reg[9].CLK
clk_i => cfu_ctrl_reg[10].CLK
clk_i => cfu_ctrl_reg[11].CLK
clk_i => cfu_ctrl_reg[12].CLK
clk_i => cfu_ctrl_reg[13].CLK
clk_i => cfu_ctrl_reg[14].CLK
clk_i => cfu_ctrl_reg[15].CLK
clk_i => we_flag.CLK
clk_i => md5_we.CLK
clk_i => cs_flag.CLK
clk_i => md5_cs.CLK
clk_i => reset_flag.CLK
clk_i => md5_reset_n.CLK
clk_i => MD5:MD5_Hash.clk
rden_i => rden.IN1
wren_i => wren.IN1
addr_i[0] => ~NO_FANOUT~
addr_i[1] => Equal1.IN26
addr_i[1] => Equal2.IN12
addr_i[1] => Equal3.IN26
addr_i[1] => Equal4.IN13
addr_i[1] => Equal5.IN26
addr_i[1] => Equal6.IN13
addr_i[2] => Equal1.IN25
addr_i[2] => Equal2.IN26
addr_i[2] => Equal3.IN12
addr_i[2] => Equal4.IN12
addr_i[2] => Equal5.IN25
addr_i[2] => Equal6.IN26
addr_i[3] => Equal1.IN24
addr_i[3] => Equal2.IN25
addr_i[3] => Equal3.IN25
addr_i[3] => Equal4.IN26
addr_i[3] => Equal5.IN12
addr_i[3] => Equal6.IN12
addr_i[4] => Equal0.IN1
addr_i[5] => Equal0.IN2
addr_i[6] => Equal0.IN0
addr_i[7] => ~NO_FANOUT~
addr_i[8] => ~NO_FANOUT~
addr_i[9] => ~NO_FANOUT~
addr_i[10] => ~NO_FANOUT~
addr_i[11] => ~NO_FANOUT~
addr_i[12] => ~NO_FANOUT~
addr_i[13] => ~NO_FANOUT~
addr_i[14] => ~NO_FANOUT~
addr_i[15] => ~NO_FANOUT~
data_i[0] => cfu_ctrl_reg.DATAB
data_i[0] => user_reg1.DATAB
data_i[0] => user_reg2.DATAB
data_i[0] => user_reg3.DATAB
data_i[1] => cfu_ctrl_reg.DATAB
data_i[1] => user_reg1.DATAB
data_i[1] => user_reg2.DATAB
data_i[1] => user_reg3.DATAB
data_i[2] => cfu_ctrl_reg.DATAB
data_i[2] => user_reg1.DATAB
data_i[2] => user_reg2.DATAB
data_i[2] => user_reg3.DATAB
data_i[3] => cfu_ctrl_reg.DATAB
data_i[3] => user_reg1.DATAB
data_i[3] => user_reg2.DATAB
data_i[3] => user_reg3.DATAB
data_i[4] => cfu_ctrl_reg.DATAB
data_i[4] => user_reg1.DATAB
data_i[4] => user_reg2.DATAB
data_i[4] => user_reg3.DATAB
data_i[5] => cfu_ctrl_reg.DATAB
data_i[5] => user_reg1.DATAB
data_i[5] => user_reg2.DATAB
data_i[5] => user_reg3.DATAB
data_i[6] => cfu_ctrl_reg.DATAB
data_i[6] => user_reg1.DATAB
data_i[6] => user_reg2.DATAB
data_i[6] => user_reg3.DATAB
data_i[7] => cfu_ctrl_reg.DATAB
data_i[7] => user_reg1.DATAB
data_i[7] => user_reg2.DATAB
data_i[7] => user_reg3.DATAB
data_i[8] => cfu_ctrl_reg.DATAB
data_i[8] => user_reg1.DATAB
data_i[8] => user_reg2.DATAB
data_i[8] => user_reg3.DATAB
data_i[9] => cfu_ctrl_reg.DATAB
data_i[9] => user_reg1.DATAB
data_i[9] => user_reg2.DATAB
data_i[9] => user_reg3.DATAB
data_i[10] => cfu_ctrl_reg.DATAB
data_i[10] => user_reg1.DATAB
data_i[10] => user_reg2.DATAB
data_i[10] => user_reg3.DATAB
data_i[11] => cfu_ctrl_reg.DATAB
data_i[11] => user_reg1.DATAB
data_i[11] => user_reg2.DATAB
data_i[11] => user_reg3.DATAB
data_i[12] => cfu_ctrl_reg.DATAB
data_i[12] => user_reg1.DATAB
data_i[12] => user_reg2.DATAB
data_i[12] => user_reg3.DATAB
data_i[13] => cfu_ctrl_reg.DATAB
data_i[13] => user_reg1.DATAB
data_i[13] => user_reg2.DATAB
data_i[13] => user_reg3.DATAB
data_i[14] => cfu_ctrl_reg.DATAB
data_i[14] => user_reg1.DATAB
data_i[14] => user_reg2.DATAB
data_i[14] => user_reg3.DATAB
data_i[15] => cfu_ctrl_reg.DATAB
data_i[15] => user_reg1.DATAB
data_i[15] => user_reg2.DATAB
data_i[15] => user_reg3.DATAB
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkgen_en_o <= <GND>
clkgen_i[0] => ~NO_FANOUT~
clkgen_i[1] => ~NO_FANOUT~
clkgen_i[2] => ~NO_FANOUT~
clkgen_i[3] => ~NO_FANOUT~
clkgen_i[4] => ~NO_FANOUT~
clkgen_i[5] => ~NO_FANOUT~
clkgen_i[6] => ~NO_FANOUT~
clkgen_i[7] => ~NO_FANOUT~


|neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5:MD5_Hash
clk => clk.IN1
reset_n => reset_n.IN1
cs => init_new.OUTPUTSELECT
cs => next_new.OUTPUTSELECT
cs => block_we.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
cs => tmp_read_data.OUTPUTSELECT
we => init_new.OUTPUTSELECT
we => next_new.OUTPUTSELECT
we => block_we.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
we => tmp_read_data.OUTPUTSELECT
address[0] => Decoder0.IN3
address[0] => LessThan0.IN16
address[0] => LessThan1.IN16
address[0] => Decoder1.IN7
address[0] => LessThan2.IN16
address[0] => LessThan3.IN16
address[0] => Equal0.IN7
address[0] => Mux0.IN6
address[0] => Mux1.IN7
address[0] => Mux2.IN8
address[0] => Mux3.IN9
address[0] => Mux4.IN10
address[0] => Mux5.IN11
address[0] => Mux6.IN12
address[0] => Mux7.IN13
address[0] => Mux8.IN14
address[0] => Mux9.IN15
address[0] => Mux10.IN16
address[0] => Mux11.IN17
address[0] => Mux12.IN18
address[0] => Mux13.IN19
address[0] => Mux14.IN20
address[0] => Mux15.IN21
address[0] => Mux16.IN22
address[0] => Mux17.IN23
address[0] => Mux18.IN24
address[0] => Mux19.IN25
address[0] => Mux20.IN26
address[0] => Mux21.IN27
address[0] => Mux22.IN28
address[0] => Mux23.IN29
address[0] => Mux24.IN30
address[0] => Mux25.IN31
address[0] => Mux26.IN32
address[0] => Mux27.IN33
address[0] => Mux28.IN34
address[0] => Mux29.IN35
address[0] => Mux30.IN36
address[0] => Mux31.IN37
address[1] => Decoder0.IN2
address[1] => LessThan0.IN15
address[1] => LessThan1.IN15
address[1] => Decoder1.IN6
address[1] => LessThan2.IN15
address[1] => LessThan3.IN15
address[1] => Equal0.IN6
address[1] => Mux0.IN5
address[1] => Mux1.IN6
address[1] => Mux2.IN7
address[1] => Mux3.IN8
address[1] => Mux4.IN9
address[1] => Mux5.IN10
address[1] => Mux6.IN11
address[1] => Mux7.IN12
address[1] => Mux8.IN13
address[1] => Mux9.IN14
address[1] => Mux10.IN15
address[1] => Mux11.IN16
address[1] => Mux12.IN17
address[1] => Mux13.IN18
address[1] => Mux14.IN19
address[1] => Mux15.IN20
address[1] => Mux16.IN21
address[1] => Mux17.IN22
address[1] => Mux18.IN23
address[1] => Mux19.IN24
address[1] => Mux20.IN25
address[1] => Mux21.IN26
address[1] => Mux22.IN27
address[1] => Mux23.IN28
address[1] => Mux24.IN29
address[1] => Mux25.IN30
address[1] => Mux26.IN31
address[1] => Mux27.IN32
address[1] => Mux28.IN33
address[1] => Mux29.IN34
address[1] => Mux30.IN35
address[1] => Mux31.IN36
address[2] => Decoder0.IN1
address[2] => LessThan0.IN14
address[2] => LessThan1.IN14
address[2] => Decoder1.IN5
address[2] => LessThan2.IN14
address[2] => LessThan3.IN14
address[2] => Equal0.IN5
address[3] => Decoder0.IN0
address[3] => LessThan0.IN13
address[3] => LessThan1.IN13
address[3] => Decoder1.IN4
address[3] => LessThan2.IN13
address[3] => LessThan3.IN13
address[3] => Equal0.IN0
address[4] => LessThan0.IN12
address[4] => LessThan1.IN12
address[4] => Decoder1.IN3
address[4] => LessThan2.IN12
address[4] => LessThan3.IN12
address[4] => Equal0.IN4
address[5] => LessThan0.IN11
address[5] => LessThan1.IN11
address[5] => Decoder1.IN2
address[5] => LessThan2.IN11
address[5] => LessThan3.IN11
address[5] => Equal0.IN3
address[6] => LessThan0.IN10
address[6] => LessThan1.IN10
address[6] => Decoder1.IN1
address[6] => LessThan2.IN10
address[6] => LessThan3.IN10
address[6] => Equal0.IN2
address[7] => LessThan0.IN9
address[7] => LessThan1.IN9
address[7] => Decoder1.IN0
address[7] => LessThan2.IN9
address[7] => LessThan3.IN9
address[7] => Equal0.IN1
write_data[0] => block_reg.DATAB
write_data[0] => block_reg.DATAB
write_data[0] => block_reg.DATAB
write_data[0] => block_reg.DATAB
write_data[0] => block_reg.DATAB
write_data[0] => block_reg.DATAB
write_data[0] => block_reg.DATAB
write_data[0] => block_reg.DATAB
write_data[0] => block_reg.DATAB
write_data[0] => block_reg.DATAB
write_data[0] => block_reg.DATAB
write_data[0] => block_reg.DATAB
write_data[0] => block_reg.DATAB
write_data[0] => block_reg.DATAB
write_data[0] => block_reg.DATAB
write_data[0] => block_reg.DATAB
write_data[0] => init_new.DATAB
write_data[1] => block_reg.DATAB
write_data[1] => block_reg.DATAB
write_data[1] => block_reg.DATAB
write_data[1] => block_reg.DATAB
write_data[1] => block_reg.DATAB
write_data[1] => block_reg.DATAB
write_data[1] => block_reg.DATAB
write_data[1] => block_reg.DATAB
write_data[1] => block_reg.DATAB
write_data[1] => block_reg.DATAB
write_data[1] => block_reg.DATAB
write_data[1] => block_reg.DATAB
write_data[1] => block_reg.DATAB
write_data[1] => block_reg.DATAB
write_data[1] => block_reg.DATAB
write_data[1] => block_reg.DATAB
write_data[1] => next_new.DATAB
write_data[2] => block_reg.DATAB
write_data[2] => block_reg.DATAB
write_data[2] => block_reg.DATAB
write_data[2] => block_reg.DATAB
write_data[2] => block_reg.DATAB
write_data[2] => block_reg.DATAB
write_data[2] => block_reg.DATAB
write_data[2] => block_reg.DATAB
write_data[2] => block_reg.DATAB
write_data[2] => block_reg.DATAB
write_data[2] => block_reg.DATAB
write_data[2] => block_reg.DATAB
write_data[2] => block_reg.DATAB
write_data[2] => block_reg.DATAB
write_data[2] => block_reg.DATAB
write_data[2] => block_reg.DATAB
write_data[3] => block_reg.DATAB
write_data[3] => block_reg.DATAB
write_data[3] => block_reg.DATAB
write_data[3] => block_reg.DATAB
write_data[3] => block_reg.DATAB
write_data[3] => block_reg.DATAB
write_data[3] => block_reg.DATAB
write_data[3] => block_reg.DATAB
write_data[3] => block_reg.DATAB
write_data[3] => block_reg.DATAB
write_data[3] => block_reg.DATAB
write_data[3] => block_reg.DATAB
write_data[3] => block_reg.DATAB
write_data[3] => block_reg.DATAB
write_data[3] => block_reg.DATAB
write_data[3] => block_reg.DATAB
write_data[4] => block_reg.DATAB
write_data[4] => block_reg.DATAB
write_data[4] => block_reg.DATAB
write_data[4] => block_reg.DATAB
write_data[4] => block_reg.DATAB
write_data[4] => block_reg.DATAB
write_data[4] => block_reg.DATAB
write_data[4] => block_reg.DATAB
write_data[4] => block_reg.DATAB
write_data[4] => block_reg.DATAB
write_data[4] => block_reg.DATAB
write_data[4] => block_reg.DATAB
write_data[4] => block_reg.DATAB
write_data[4] => block_reg.DATAB
write_data[4] => block_reg.DATAB
write_data[4] => block_reg.DATAB
write_data[5] => block_reg.DATAB
write_data[5] => block_reg.DATAB
write_data[5] => block_reg.DATAB
write_data[5] => block_reg.DATAB
write_data[5] => block_reg.DATAB
write_data[5] => block_reg.DATAB
write_data[5] => block_reg.DATAB
write_data[5] => block_reg.DATAB
write_data[5] => block_reg.DATAB
write_data[5] => block_reg.DATAB
write_data[5] => block_reg.DATAB
write_data[5] => block_reg.DATAB
write_data[5] => block_reg.DATAB
write_data[5] => block_reg.DATAB
write_data[5] => block_reg.DATAB
write_data[5] => block_reg.DATAB
write_data[6] => block_reg.DATAB
write_data[6] => block_reg.DATAB
write_data[6] => block_reg.DATAB
write_data[6] => block_reg.DATAB
write_data[6] => block_reg.DATAB
write_data[6] => block_reg.DATAB
write_data[6] => block_reg.DATAB
write_data[6] => block_reg.DATAB
write_data[6] => block_reg.DATAB
write_data[6] => block_reg.DATAB
write_data[6] => block_reg.DATAB
write_data[6] => block_reg.DATAB
write_data[6] => block_reg.DATAB
write_data[6] => block_reg.DATAB
write_data[6] => block_reg.DATAB
write_data[6] => block_reg.DATAB
write_data[7] => block_reg.DATAB
write_data[7] => block_reg.DATAB
write_data[7] => block_reg.DATAB
write_data[7] => block_reg.DATAB
write_data[7] => block_reg.DATAB
write_data[7] => block_reg.DATAB
write_data[7] => block_reg.DATAB
write_data[7] => block_reg.DATAB
write_data[7] => block_reg.DATAB
write_data[7] => block_reg.DATAB
write_data[7] => block_reg.DATAB
write_data[7] => block_reg.DATAB
write_data[7] => block_reg.DATAB
write_data[7] => block_reg.DATAB
write_data[7] => block_reg.DATAB
write_data[7] => block_reg.DATAB
write_data[8] => block_reg.DATAB
write_data[8] => block_reg.DATAB
write_data[8] => block_reg.DATAB
write_data[8] => block_reg.DATAB
write_data[8] => block_reg.DATAB
write_data[8] => block_reg.DATAB
write_data[8] => block_reg.DATAB
write_data[8] => block_reg.DATAB
write_data[8] => block_reg.DATAB
write_data[8] => block_reg.DATAB
write_data[8] => block_reg.DATAB
write_data[8] => block_reg.DATAB
write_data[8] => block_reg.DATAB
write_data[8] => block_reg.DATAB
write_data[8] => block_reg.DATAB
write_data[8] => block_reg.DATAB
write_data[9] => block_reg.DATAB
write_data[9] => block_reg.DATAB
write_data[9] => block_reg.DATAB
write_data[9] => block_reg.DATAB
write_data[9] => block_reg.DATAB
write_data[9] => block_reg.DATAB
write_data[9] => block_reg.DATAB
write_data[9] => block_reg.DATAB
write_data[9] => block_reg.DATAB
write_data[9] => block_reg.DATAB
write_data[9] => block_reg.DATAB
write_data[9] => block_reg.DATAB
write_data[9] => block_reg.DATAB
write_data[9] => block_reg.DATAB
write_data[9] => block_reg.DATAB
write_data[9] => block_reg.DATAB
write_data[10] => block_reg.DATAB
write_data[10] => block_reg.DATAB
write_data[10] => block_reg.DATAB
write_data[10] => block_reg.DATAB
write_data[10] => block_reg.DATAB
write_data[10] => block_reg.DATAB
write_data[10] => block_reg.DATAB
write_data[10] => block_reg.DATAB
write_data[10] => block_reg.DATAB
write_data[10] => block_reg.DATAB
write_data[10] => block_reg.DATAB
write_data[10] => block_reg.DATAB
write_data[10] => block_reg.DATAB
write_data[10] => block_reg.DATAB
write_data[10] => block_reg.DATAB
write_data[10] => block_reg.DATAB
write_data[11] => block_reg.DATAB
write_data[11] => block_reg.DATAB
write_data[11] => block_reg.DATAB
write_data[11] => block_reg.DATAB
write_data[11] => block_reg.DATAB
write_data[11] => block_reg.DATAB
write_data[11] => block_reg.DATAB
write_data[11] => block_reg.DATAB
write_data[11] => block_reg.DATAB
write_data[11] => block_reg.DATAB
write_data[11] => block_reg.DATAB
write_data[11] => block_reg.DATAB
write_data[11] => block_reg.DATAB
write_data[11] => block_reg.DATAB
write_data[11] => block_reg.DATAB
write_data[11] => block_reg.DATAB
write_data[12] => block_reg.DATAB
write_data[12] => block_reg.DATAB
write_data[12] => block_reg.DATAB
write_data[12] => block_reg.DATAB
write_data[12] => block_reg.DATAB
write_data[12] => block_reg.DATAB
write_data[12] => block_reg.DATAB
write_data[12] => block_reg.DATAB
write_data[12] => block_reg.DATAB
write_data[12] => block_reg.DATAB
write_data[12] => block_reg.DATAB
write_data[12] => block_reg.DATAB
write_data[12] => block_reg.DATAB
write_data[12] => block_reg.DATAB
write_data[12] => block_reg.DATAB
write_data[12] => block_reg.DATAB
write_data[13] => block_reg.DATAB
write_data[13] => block_reg.DATAB
write_data[13] => block_reg.DATAB
write_data[13] => block_reg.DATAB
write_data[13] => block_reg.DATAB
write_data[13] => block_reg.DATAB
write_data[13] => block_reg.DATAB
write_data[13] => block_reg.DATAB
write_data[13] => block_reg.DATAB
write_data[13] => block_reg.DATAB
write_data[13] => block_reg.DATAB
write_data[13] => block_reg.DATAB
write_data[13] => block_reg.DATAB
write_data[13] => block_reg.DATAB
write_data[13] => block_reg.DATAB
write_data[13] => block_reg.DATAB
write_data[14] => block_reg.DATAB
write_data[14] => block_reg.DATAB
write_data[14] => block_reg.DATAB
write_data[14] => block_reg.DATAB
write_data[14] => block_reg.DATAB
write_data[14] => block_reg.DATAB
write_data[14] => block_reg.DATAB
write_data[14] => block_reg.DATAB
write_data[14] => block_reg.DATAB
write_data[14] => block_reg.DATAB
write_data[14] => block_reg.DATAB
write_data[14] => block_reg.DATAB
write_data[14] => block_reg.DATAB
write_data[14] => block_reg.DATAB
write_data[14] => block_reg.DATAB
write_data[14] => block_reg.DATAB
write_data[15] => block_reg.DATAB
write_data[15] => block_reg.DATAB
write_data[15] => block_reg.DATAB
write_data[15] => block_reg.DATAB
write_data[15] => block_reg.DATAB
write_data[15] => block_reg.DATAB
write_data[15] => block_reg.DATAB
write_data[15] => block_reg.DATAB
write_data[15] => block_reg.DATAB
write_data[15] => block_reg.DATAB
write_data[15] => block_reg.DATAB
write_data[15] => block_reg.DATAB
write_data[15] => block_reg.DATAB
write_data[15] => block_reg.DATAB
write_data[15] => block_reg.DATAB
write_data[15] => block_reg.DATAB
write_data[16] => block_reg.DATAB
write_data[16] => block_reg.DATAB
write_data[16] => block_reg.DATAB
write_data[16] => block_reg.DATAB
write_data[16] => block_reg.DATAB
write_data[16] => block_reg.DATAB
write_data[16] => block_reg.DATAB
write_data[16] => block_reg.DATAB
write_data[16] => block_reg.DATAB
write_data[16] => block_reg.DATAB
write_data[16] => block_reg.DATAB
write_data[16] => block_reg.DATAB
write_data[16] => block_reg.DATAB
write_data[16] => block_reg.DATAB
write_data[16] => block_reg.DATAB
write_data[16] => block_reg.DATAB
write_data[17] => block_reg.DATAB
write_data[17] => block_reg.DATAB
write_data[17] => block_reg.DATAB
write_data[17] => block_reg.DATAB
write_data[17] => block_reg.DATAB
write_data[17] => block_reg.DATAB
write_data[17] => block_reg.DATAB
write_data[17] => block_reg.DATAB
write_data[17] => block_reg.DATAB
write_data[17] => block_reg.DATAB
write_data[17] => block_reg.DATAB
write_data[17] => block_reg.DATAB
write_data[17] => block_reg.DATAB
write_data[17] => block_reg.DATAB
write_data[17] => block_reg.DATAB
write_data[17] => block_reg.DATAB
write_data[18] => block_reg.DATAB
write_data[18] => block_reg.DATAB
write_data[18] => block_reg.DATAB
write_data[18] => block_reg.DATAB
write_data[18] => block_reg.DATAB
write_data[18] => block_reg.DATAB
write_data[18] => block_reg.DATAB
write_data[18] => block_reg.DATAB
write_data[18] => block_reg.DATAB
write_data[18] => block_reg.DATAB
write_data[18] => block_reg.DATAB
write_data[18] => block_reg.DATAB
write_data[18] => block_reg.DATAB
write_data[18] => block_reg.DATAB
write_data[18] => block_reg.DATAB
write_data[18] => block_reg.DATAB
write_data[19] => block_reg.DATAB
write_data[19] => block_reg.DATAB
write_data[19] => block_reg.DATAB
write_data[19] => block_reg.DATAB
write_data[19] => block_reg.DATAB
write_data[19] => block_reg.DATAB
write_data[19] => block_reg.DATAB
write_data[19] => block_reg.DATAB
write_data[19] => block_reg.DATAB
write_data[19] => block_reg.DATAB
write_data[19] => block_reg.DATAB
write_data[19] => block_reg.DATAB
write_data[19] => block_reg.DATAB
write_data[19] => block_reg.DATAB
write_data[19] => block_reg.DATAB
write_data[19] => block_reg.DATAB
write_data[20] => block_reg.DATAB
write_data[20] => block_reg.DATAB
write_data[20] => block_reg.DATAB
write_data[20] => block_reg.DATAB
write_data[20] => block_reg.DATAB
write_data[20] => block_reg.DATAB
write_data[20] => block_reg.DATAB
write_data[20] => block_reg.DATAB
write_data[20] => block_reg.DATAB
write_data[20] => block_reg.DATAB
write_data[20] => block_reg.DATAB
write_data[20] => block_reg.DATAB
write_data[20] => block_reg.DATAB
write_data[20] => block_reg.DATAB
write_data[20] => block_reg.DATAB
write_data[20] => block_reg.DATAB
write_data[21] => block_reg.DATAB
write_data[21] => block_reg.DATAB
write_data[21] => block_reg.DATAB
write_data[21] => block_reg.DATAB
write_data[21] => block_reg.DATAB
write_data[21] => block_reg.DATAB
write_data[21] => block_reg.DATAB
write_data[21] => block_reg.DATAB
write_data[21] => block_reg.DATAB
write_data[21] => block_reg.DATAB
write_data[21] => block_reg.DATAB
write_data[21] => block_reg.DATAB
write_data[21] => block_reg.DATAB
write_data[21] => block_reg.DATAB
write_data[21] => block_reg.DATAB
write_data[21] => block_reg.DATAB
write_data[22] => block_reg.DATAB
write_data[22] => block_reg.DATAB
write_data[22] => block_reg.DATAB
write_data[22] => block_reg.DATAB
write_data[22] => block_reg.DATAB
write_data[22] => block_reg.DATAB
write_data[22] => block_reg.DATAB
write_data[22] => block_reg.DATAB
write_data[22] => block_reg.DATAB
write_data[22] => block_reg.DATAB
write_data[22] => block_reg.DATAB
write_data[22] => block_reg.DATAB
write_data[22] => block_reg.DATAB
write_data[22] => block_reg.DATAB
write_data[22] => block_reg.DATAB
write_data[22] => block_reg.DATAB
write_data[23] => block_reg.DATAB
write_data[23] => block_reg.DATAB
write_data[23] => block_reg.DATAB
write_data[23] => block_reg.DATAB
write_data[23] => block_reg.DATAB
write_data[23] => block_reg.DATAB
write_data[23] => block_reg.DATAB
write_data[23] => block_reg.DATAB
write_data[23] => block_reg.DATAB
write_data[23] => block_reg.DATAB
write_data[23] => block_reg.DATAB
write_data[23] => block_reg.DATAB
write_data[23] => block_reg.DATAB
write_data[23] => block_reg.DATAB
write_data[23] => block_reg.DATAB
write_data[23] => block_reg.DATAB
write_data[24] => block_reg.DATAB
write_data[24] => block_reg.DATAB
write_data[24] => block_reg.DATAB
write_data[24] => block_reg.DATAB
write_data[24] => block_reg.DATAB
write_data[24] => block_reg.DATAB
write_data[24] => block_reg.DATAB
write_data[24] => block_reg.DATAB
write_data[24] => block_reg.DATAB
write_data[24] => block_reg.DATAB
write_data[24] => block_reg.DATAB
write_data[24] => block_reg.DATAB
write_data[24] => block_reg.DATAB
write_data[24] => block_reg.DATAB
write_data[24] => block_reg.DATAB
write_data[24] => block_reg.DATAB
write_data[25] => block_reg.DATAB
write_data[25] => block_reg.DATAB
write_data[25] => block_reg.DATAB
write_data[25] => block_reg.DATAB
write_data[25] => block_reg.DATAB
write_data[25] => block_reg.DATAB
write_data[25] => block_reg.DATAB
write_data[25] => block_reg.DATAB
write_data[25] => block_reg.DATAB
write_data[25] => block_reg.DATAB
write_data[25] => block_reg.DATAB
write_data[25] => block_reg.DATAB
write_data[25] => block_reg.DATAB
write_data[25] => block_reg.DATAB
write_data[25] => block_reg.DATAB
write_data[25] => block_reg.DATAB
write_data[26] => block_reg.DATAB
write_data[26] => block_reg.DATAB
write_data[26] => block_reg.DATAB
write_data[26] => block_reg.DATAB
write_data[26] => block_reg.DATAB
write_data[26] => block_reg.DATAB
write_data[26] => block_reg.DATAB
write_data[26] => block_reg.DATAB
write_data[26] => block_reg.DATAB
write_data[26] => block_reg.DATAB
write_data[26] => block_reg.DATAB
write_data[26] => block_reg.DATAB
write_data[26] => block_reg.DATAB
write_data[26] => block_reg.DATAB
write_data[26] => block_reg.DATAB
write_data[26] => block_reg.DATAB
write_data[27] => block_reg.DATAB
write_data[27] => block_reg.DATAB
write_data[27] => block_reg.DATAB
write_data[27] => block_reg.DATAB
write_data[27] => block_reg.DATAB
write_data[27] => block_reg.DATAB
write_data[27] => block_reg.DATAB
write_data[27] => block_reg.DATAB
write_data[27] => block_reg.DATAB
write_data[27] => block_reg.DATAB
write_data[27] => block_reg.DATAB
write_data[27] => block_reg.DATAB
write_data[27] => block_reg.DATAB
write_data[27] => block_reg.DATAB
write_data[27] => block_reg.DATAB
write_data[27] => block_reg.DATAB
write_data[28] => block_reg.DATAB
write_data[28] => block_reg.DATAB
write_data[28] => block_reg.DATAB
write_data[28] => block_reg.DATAB
write_data[28] => block_reg.DATAB
write_data[28] => block_reg.DATAB
write_data[28] => block_reg.DATAB
write_data[28] => block_reg.DATAB
write_data[28] => block_reg.DATAB
write_data[28] => block_reg.DATAB
write_data[28] => block_reg.DATAB
write_data[28] => block_reg.DATAB
write_data[28] => block_reg.DATAB
write_data[28] => block_reg.DATAB
write_data[28] => block_reg.DATAB
write_data[28] => block_reg.DATAB
write_data[29] => block_reg.DATAB
write_data[29] => block_reg.DATAB
write_data[29] => block_reg.DATAB
write_data[29] => block_reg.DATAB
write_data[29] => block_reg.DATAB
write_data[29] => block_reg.DATAB
write_data[29] => block_reg.DATAB
write_data[29] => block_reg.DATAB
write_data[29] => block_reg.DATAB
write_data[29] => block_reg.DATAB
write_data[29] => block_reg.DATAB
write_data[29] => block_reg.DATAB
write_data[29] => block_reg.DATAB
write_data[29] => block_reg.DATAB
write_data[29] => block_reg.DATAB
write_data[29] => block_reg.DATAB
write_data[30] => block_reg.DATAB
write_data[30] => block_reg.DATAB
write_data[30] => block_reg.DATAB
write_data[30] => block_reg.DATAB
write_data[30] => block_reg.DATAB
write_data[30] => block_reg.DATAB
write_data[30] => block_reg.DATAB
write_data[30] => block_reg.DATAB
write_data[30] => block_reg.DATAB
write_data[30] => block_reg.DATAB
write_data[30] => block_reg.DATAB
write_data[30] => block_reg.DATAB
write_data[30] => block_reg.DATAB
write_data[30] => block_reg.DATAB
write_data[30] => block_reg.DATAB
write_data[30] => block_reg.DATAB
write_data[31] => block_reg.DATAB
write_data[31] => block_reg.DATAB
write_data[31] => block_reg.DATAB
write_data[31] => block_reg.DATAB
write_data[31] => block_reg.DATAB
write_data[31] => block_reg.DATAB
write_data[31] => block_reg.DATAB
write_data[31] => block_reg.DATAB
write_data[31] => block_reg.DATAB
write_data[31] => block_reg.DATAB
write_data[31] => block_reg.DATAB
write_data[31] => block_reg.DATAB
write_data[31] => block_reg.DATAB
write_data[31] => block_reg.DATAB
write_data[31] => block_reg.DATAB
write_data[31] => block_reg.DATAB
read_data[0] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= tmp_read_data.DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5:MD5_Hash|md5_core:core
clk => round_ctr_reg[0].CLK
clk => round_ctr_reg[1].CLK
clk => round_ctr_reg[2].CLK
clk => round_ctr_reg[3].CLK
clk => round_ctr_reg[4].CLK
clk => round_ctr_reg[5].CLK
clk => round_ctr_reg[6].CLK
clk => ready_reg.CLK
clk => pipe_b_reg[0].CLK
clk => pipe_b_reg[1].CLK
clk => pipe_b_reg[2].CLK
clk => pipe_b_reg[3].CLK
clk => pipe_b_reg[4].CLK
clk => pipe_b_reg[5].CLK
clk => pipe_b_reg[6].CLK
clk => pipe_b_reg[7].CLK
clk => pipe_b_reg[8].CLK
clk => pipe_b_reg[9].CLK
clk => pipe_b_reg[10].CLK
clk => pipe_b_reg[11].CLK
clk => pipe_b_reg[12].CLK
clk => pipe_b_reg[13].CLK
clk => pipe_b_reg[14].CLK
clk => pipe_b_reg[15].CLK
clk => pipe_b_reg[16].CLK
clk => pipe_b_reg[17].CLK
clk => pipe_b_reg[18].CLK
clk => pipe_b_reg[19].CLK
clk => pipe_b_reg[20].CLK
clk => pipe_b_reg[21].CLK
clk => pipe_b_reg[22].CLK
clk => pipe_b_reg[23].CLK
clk => pipe_b_reg[24].CLK
clk => pipe_b_reg[25].CLK
clk => pipe_b_reg[26].CLK
clk => pipe_b_reg[27].CLK
clk => pipe_b_reg[28].CLK
clk => pipe_b_reg[29].CLK
clk => pipe_b_reg[30].CLK
clk => pipe_b_reg[31].CLK
clk => d_reg[0].CLK
clk => d_reg[1].CLK
clk => d_reg[2].CLK
clk => d_reg[3].CLK
clk => d_reg[4].CLK
clk => d_reg[5].CLK
clk => d_reg[6].CLK
clk => d_reg[7].CLK
clk => d_reg[8].CLK
clk => d_reg[9].CLK
clk => d_reg[10].CLK
clk => d_reg[11].CLK
clk => d_reg[12].CLK
clk => d_reg[13].CLK
clk => d_reg[14].CLK
clk => d_reg[15].CLK
clk => d_reg[16].CLK
clk => d_reg[17].CLK
clk => d_reg[18].CLK
clk => d_reg[19].CLK
clk => d_reg[20].CLK
clk => d_reg[21].CLK
clk => d_reg[22].CLK
clk => d_reg[23].CLK
clk => d_reg[24].CLK
clk => d_reg[25].CLK
clk => d_reg[26].CLK
clk => d_reg[27].CLK
clk => d_reg[28].CLK
clk => d_reg[29].CLK
clk => d_reg[30].CLK
clk => d_reg[31].CLK
clk => c_reg[0].CLK
clk => c_reg[1].CLK
clk => c_reg[2].CLK
clk => c_reg[3].CLK
clk => c_reg[4].CLK
clk => c_reg[5].CLK
clk => c_reg[6].CLK
clk => c_reg[7].CLK
clk => c_reg[8].CLK
clk => c_reg[9].CLK
clk => c_reg[10].CLK
clk => c_reg[11].CLK
clk => c_reg[12].CLK
clk => c_reg[13].CLK
clk => c_reg[14].CLK
clk => c_reg[15].CLK
clk => c_reg[16].CLK
clk => c_reg[17].CLK
clk => c_reg[18].CLK
clk => c_reg[19].CLK
clk => c_reg[20].CLK
clk => c_reg[21].CLK
clk => c_reg[22].CLK
clk => c_reg[23].CLK
clk => c_reg[24].CLK
clk => c_reg[25].CLK
clk => c_reg[26].CLK
clk => c_reg[27].CLK
clk => c_reg[28].CLK
clk => c_reg[29].CLK
clk => c_reg[30].CLK
clk => c_reg[31].CLK
clk => b_reg[0].CLK
clk => b_reg[1].CLK
clk => b_reg[2].CLK
clk => b_reg[3].CLK
clk => b_reg[4].CLK
clk => b_reg[5].CLK
clk => b_reg[6].CLK
clk => b_reg[7].CLK
clk => b_reg[8].CLK
clk => b_reg[9].CLK
clk => b_reg[10].CLK
clk => b_reg[11].CLK
clk => b_reg[12].CLK
clk => b_reg[13].CLK
clk => b_reg[14].CLK
clk => b_reg[15].CLK
clk => b_reg[16].CLK
clk => b_reg[17].CLK
clk => b_reg[18].CLK
clk => b_reg[19].CLK
clk => b_reg[20].CLK
clk => b_reg[21].CLK
clk => b_reg[22].CLK
clk => b_reg[23].CLK
clk => b_reg[24].CLK
clk => b_reg[25].CLK
clk => b_reg[26].CLK
clk => b_reg[27].CLK
clk => b_reg[28].CLK
clk => b_reg[29].CLK
clk => b_reg[30].CLK
clk => b_reg[31].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
clk => a_reg[8].CLK
clk => a_reg[9].CLK
clk => a_reg[10].CLK
clk => a_reg[11].CLK
clk => a_reg[12].CLK
clk => a_reg[13].CLK
clk => a_reg[14].CLK
clk => a_reg[15].CLK
clk => a_reg[16].CLK
clk => a_reg[17].CLK
clk => a_reg[18].CLK
clk => a_reg[19].CLK
clk => a_reg[20].CLK
clk => a_reg[21].CLK
clk => a_reg[22].CLK
clk => a_reg[23].CLK
clk => a_reg[24].CLK
clk => a_reg[25].CLK
clk => a_reg[26].CLK
clk => a_reg[27].CLK
clk => a_reg[28].CLK
clk => a_reg[29].CLK
clk => a_reg[30].CLK
clk => a_reg[31].CLK
clk => h3_reg[0].CLK
clk => h3_reg[1].CLK
clk => h3_reg[2].CLK
clk => h3_reg[3].CLK
clk => h3_reg[4].CLK
clk => h3_reg[5].CLK
clk => h3_reg[6].CLK
clk => h3_reg[7].CLK
clk => h3_reg[8].CLK
clk => h3_reg[9].CLK
clk => h3_reg[10].CLK
clk => h3_reg[11].CLK
clk => h3_reg[12].CLK
clk => h3_reg[13].CLK
clk => h3_reg[14].CLK
clk => h3_reg[15].CLK
clk => h3_reg[16].CLK
clk => h3_reg[17].CLK
clk => h3_reg[18].CLK
clk => h3_reg[19].CLK
clk => h3_reg[20].CLK
clk => h3_reg[21].CLK
clk => h3_reg[22].CLK
clk => h3_reg[23].CLK
clk => h3_reg[24].CLK
clk => h3_reg[25].CLK
clk => h3_reg[26].CLK
clk => h3_reg[27].CLK
clk => h3_reg[28].CLK
clk => h3_reg[29].CLK
clk => h3_reg[30].CLK
clk => h3_reg[31].CLK
clk => h2_reg[0].CLK
clk => h2_reg[1].CLK
clk => h2_reg[2].CLK
clk => h2_reg[3].CLK
clk => h2_reg[4].CLK
clk => h2_reg[5].CLK
clk => h2_reg[6].CLK
clk => h2_reg[7].CLK
clk => h2_reg[8].CLK
clk => h2_reg[9].CLK
clk => h2_reg[10].CLK
clk => h2_reg[11].CLK
clk => h2_reg[12].CLK
clk => h2_reg[13].CLK
clk => h2_reg[14].CLK
clk => h2_reg[15].CLK
clk => h2_reg[16].CLK
clk => h2_reg[17].CLK
clk => h2_reg[18].CLK
clk => h2_reg[19].CLK
clk => h2_reg[20].CLK
clk => h2_reg[21].CLK
clk => h2_reg[22].CLK
clk => h2_reg[23].CLK
clk => h2_reg[24].CLK
clk => h2_reg[25].CLK
clk => h2_reg[26].CLK
clk => h2_reg[27].CLK
clk => h2_reg[28].CLK
clk => h2_reg[29].CLK
clk => h2_reg[30].CLK
clk => h2_reg[31].CLK
clk => h1_reg[0].CLK
clk => h1_reg[1].CLK
clk => h1_reg[2].CLK
clk => h1_reg[3].CLK
clk => h1_reg[4].CLK
clk => h1_reg[5].CLK
clk => h1_reg[6].CLK
clk => h1_reg[7].CLK
clk => h1_reg[8].CLK
clk => h1_reg[9].CLK
clk => h1_reg[10].CLK
clk => h1_reg[11].CLK
clk => h1_reg[12].CLK
clk => h1_reg[13].CLK
clk => h1_reg[14].CLK
clk => h1_reg[15].CLK
clk => h1_reg[16].CLK
clk => h1_reg[17].CLK
clk => h1_reg[18].CLK
clk => h1_reg[19].CLK
clk => h1_reg[20].CLK
clk => h1_reg[21].CLK
clk => h1_reg[22].CLK
clk => h1_reg[23].CLK
clk => h1_reg[24].CLK
clk => h1_reg[25].CLK
clk => h1_reg[26].CLK
clk => h1_reg[27].CLK
clk => h1_reg[28].CLK
clk => h1_reg[29].CLK
clk => h1_reg[30].CLK
clk => h1_reg[31].CLK
clk => h0_reg[0].CLK
clk => h0_reg[1].CLK
clk => h0_reg[2].CLK
clk => h0_reg[3].CLK
clk => h0_reg[4].CLK
clk => h0_reg[5].CLK
clk => h0_reg[6].CLK
clk => h0_reg[7].CLK
clk => h0_reg[8].CLK
clk => h0_reg[9].CLK
clk => h0_reg[10].CLK
clk => h0_reg[11].CLK
clk => h0_reg[12].CLK
clk => h0_reg[13].CLK
clk => h0_reg[14].CLK
clk => h0_reg[15].CLK
clk => h0_reg[16].CLK
clk => h0_reg[17].CLK
clk => h0_reg[18].CLK
clk => h0_reg[19].CLK
clk => h0_reg[20].CLK
clk => h0_reg[21].CLK
clk => h0_reg[22].CLK
clk => h0_reg[23].CLK
clk => h0_reg[24].CLK
clk => h0_reg[25].CLK
clk => h0_reg[26].CLK
clk => h0_reg[27].CLK
clk => h0_reg[28].CLK
clk => h0_reg[29].CLK
clk => h0_reg[30].CLK
clk => h0_reg[31].CLK
clk => block_reg[15][0].CLK
clk => block_reg[15][1].CLK
clk => block_reg[15][2].CLK
clk => block_reg[15][3].CLK
clk => block_reg[15][4].CLK
clk => block_reg[15][5].CLK
clk => block_reg[15][6].CLK
clk => block_reg[15][7].CLK
clk => block_reg[15][8].CLK
clk => block_reg[15][9].CLK
clk => block_reg[15][10].CLK
clk => block_reg[15][11].CLK
clk => block_reg[15][12].CLK
clk => block_reg[15][13].CLK
clk => block_reg[15][14].CLK
clk => block_reg[15][15].CLK
clk => block_reg[15][16].CLK
clk => block_reg[15][17].CLK
clk => block_reg[15][18].CLK
clk => block_reg[15][19].CLK
clk => block_reg[15][20].CLK
clk => block_reg[15][21].CLK
clk => block_reg[15][22].CLK
clk => block_reg[15][23].CLK
clk => block_reg[15][24].CLK
clk => block_reg[15][25].CLK
clk => block_reg[15][26].CLK
clk => block_reg[15][27].CLK
clk => block_reg[15][28].CLK
clk => block_reg[15][29].CLK
clk => block_reg[15][30].CLK
clk => block_reg[15][31].CLK
clk => block_reg[14][0].CLK
clk => block_reg[14][1].CLK
clk => block_reg[14][2].CLK
clk => block_reg[14][3].CLK
clk => block_reg[14][4].CLK
clk => block_reg[14][5].CLK
clk => block_reg[14][6].CLK
clk => block_reg[14][7].CLK
clk => block_reg[14][8].CLK
clk => block_reg[14][9].CLK
clk => block_reg[14][10].CLK
clk => block_reg[14][11].CLK
clk => block_reg[14][12].CLK
clk => block_reg[14][13].CLK
clk => block_reg[14][14].CLK
clk => block_reg[14][15].CLK
clk => block_reg[14][16].CLK
clk => block_reg[14][17].CLK
clk => block_reg[14][18].CLK
clk => block_reg[14][19].CLK
clk => block_reg[14][20].CLK
clk => block_reg[14][21].CLK
clk => block_reg[14][22].CLK
clk => block_reg[14][23].CLK
clk => block_reg[14][24].CLK
clk => block_reg[14][25].CLK
clk => block_reg[14][26].CLK
clk => block_reg[14][27].CLK
clk => block_reg[14][28].CLK
clk => block_reg[14][29].CLK
clk => block_reg[14][30].CLK
clk => block_reg[14][31].CLK
clk => block_reg[13][0].CLK
clk => block_reg[13][1].CLK
clk => block_reg[13][2].CLK
clk => block_reg[13][3].CLK
clk => block_reg[13][4].CLK
clk => block_reg[13][5].CLK
clk => block_reg[13][6].CLK
clk => block_reg[13][7].CLK
clk => block_reg[13][8].CLK
clk => block_reg[13][9].CLK
clk => block_reg[13][10].CLK
clk => block_reg[13][11].CLK
clk => block_reg[13][12].CLK
clk => block_reg[13][13].CLK
clk => block_reg[13][14].CLK
clk => block_reg[13][15].CLK
clk => block_reg[13][16].CLK
clk => block_reg[13][17].CLK
clk => block_reg[13][18].CLK
clk => block_reg[13][19].CLK
clk => block_reg[13][20].CLK
clk => block_reg[13][21].CLK
clk => block_reg[13][22].CLK
clk => block_reg[13][23].CLK
clk => block_reg[13][24].CLK
clk => block_reg[13][25].CLK
clk => block_reg[13][26].CLK
clk => block_reg[13][27].CLK
clk => block_reg[13][28].CLK
clk => block_reg[13][29].CLK
clk => block_reg[13][30].CLK
clk => block_reg[13][31].CLK
clk => block_reg[12][0].CLK
clk => block_reg[12][1].CLK
clk => block_reg[12][2].CLK
clk => block_reg[12][3].CLK
clk => block_reg[12][4].CLK
clk => block_reg[12][5].CLK
clk => block_reg[12][6].CLK
clk => block_reg[12][7].CLK
clk => block_reg[12][8].CLK
clk => block_reg[12][9].CLK
clk => block_reg[12][10].CLK
clk => block_reg[12][11].CLK
clk => block_reg[12][12].CLK
clk => block_reg[12][13].CLK
clk => block_reg[12][14].CLK
clk => block_reg[12][15].CLK
clk => block_reg[12][16].CLK
clk => block_reg[12][17].CLK
clk => block_reg[12][18].CLK
clk => block_reg[12][19].CLK
clk => block_reg[12][20].CLK
clk => block_reg[12][21].CLK
clk => block_reg[12][22].CLK
clk => block_reg[12][23].CLK
clk => block_reg[12][24].CLK
clk => block_reg[12][25].CLK
clk => block_reg[12][26].CLK
clk => block_reg[12][27].CLK
clk => block_reg[12][28].CLK
clk => block_reg[12][29].CLK
clk => block_reg[12][30].CLK
clk => block_reg[12][31].CLK
clk => block_reg[11][0].CLK
clk => block_reg[11][1].CLK
clk => block_reg[11][2].CLK
clk => block_reg[11][3].CLK
clk => block_reg[11][4].CLK
clk => block_reg[11][5].CLK
clk => block_reg[11][6].CLK
clk => block_reg[11][7].CLK
clk => block_reg[11][8].CLK
clk => block_reg[11][9].CLK
clk => block_reg[11][10].CLK
clk => block_reg[11][11].CLK
clk => block_reg[11][12].CLK
clk => block_reg[11][13].CLK
clk => block_reg[11][14].CLK
clk => block_reg[11][15].CLK
clk => block_reg[11][16].CLK
clk => block_reg[11][17].CLK
clk => block_reg[11][18].CLK
clk => block_reg[11][19].CLK
clk => block_reg[11][20].CLK
clk => block_reg[11][21].CLK
clk => block_reg[11][22].CLK
clk => block_reg[11][23].CLK
clk => block_reg[11][24].CLK
clk => block_reg[11][25].CLK
clk => block_reg[11][26].CLK
clk => block_reg[11][27].CLK
clk => block_reg[11][28].CLK
clk => block_reg[11][29].CLK
clk => block_reg[11][30].CLK
clk => block_reg[11][31].CLK
clk => block_reg[10][0].CLK
clk => block_reg[10][1].CLK
clk => block_reg[10][2].CLK
clk => block_reg[10][3].CLK
clk => block_reg[10][4].CLK
clk => block_reg[10][5].CLK
clk => block_reg[10][6].CLK
clk => block_reg[10][7].CLK
clk => block_reg[10][8].CLK
clk => block_reg[10][9].CLK
clk => block_reg[10][10].CLK
clk => block_reg[10][11].CLK
clk => block_reg[10][12].CLK
clk => block_reg[10][13].CLK
clk => block_reg[10][14].CLK
clk => block_reg[10][15].CLK
clk => block_reg[10][16].CLK
clk => block_reg[10][17].CLK
clk => block_reg[10][18].CLK
clk => block_reg[10][19].CLK
clk => block_reg[10][20].CLK
clk => block_reg[10][21].CLK
clk => block_reg[10][22].CLK
clk => block_reg[10][23].CLK
clk => block_reg[10][24].CLK
clk => block_reg[10][25].CLK
clk => block_reg[10][26].CLK
clk => block_reg[10][27].CLK
clk => block_reg[10][28].CLK
clk => block_reg[10][29].CLK
clk => block_reg[10][30].CLK
clk => block_reg[10][31].CLK
clk => block_reg[9][0].CLK
clk => block_reg[9][1].CLK
clk => block_reg[9][2].CLK
clk => block_reg[9][3].CLK
clk => block_reg[9][4].CLK
clk => block_reg[9][5].CLK
clk => block_reg[9][6].CLK
clk => block_reg[9][7].CLK
clk => block_reg[9][8].CLK
clk => block_reg[9][9].CLK
clk => block_reg[9][10].CLK
clk => block_reg[9][11].CLK
clk => block_reg[9][12].CLK
clk => block_reg[9][13].CLK
clk => block_reg[9][14].CLK
clk => block_reg[9][15].CLK
clk => block_reg[9][16].CLK
clk => block_reg[9][17].CLK
clk => block_reg[9][18].CLK
clk => block_reg[9][19].CLK
clk => block_reg[9][20].CLK
clk => block_reg[9][21].CLK
clk => block_reg[9][22].CLK
clk => block_reg[9][23].CLK
clk => block_reg[9][24].CLK
clk => block_reg[9][25].CLK
clk => block_reg[9][26].CLK
clk => block_reg[9][27].CLK
clk => block_reg[9][28].CLK
clk => block_reg[9][29].CLK
clk => block_reg[9][30].CLK
clk => block_reg[9][31].CLK
clk => block_reg[8][0].CLK
clk => block_reg[8][1].CLK
clk => block_reg[8][2].CLK
clk => block_reg[8][3].CLK
clk => block_reg[8][4].CLK
clk => block_reg[8][5].CLK
clk => block_reg[8][6].CLK
clk => block_reg[8][7].CLK
clk => block_reg[8][8].CLK
clk => block_reg[8][9].CLK
clk => block_reg[8][10].CLK
clk => block_reg[8][11].CLK
clk => block_reg[8][12].CLK
clk => block_reg[8][13].CLK
clk => block_reg[8][14].CLK
clk => block_reg[8][15].CLK
clk => block_reg[8][16].CLK
clk => block_reg[8][17].CLK
clk => block_reg[8][18].CLK
clk => block_reg[8][19].CLK
clk => block_reg[8][20].CLK
clk => block_reg[8][21].CLK
clk => block_reg[8][22].CLK
clk => block_reg[8][23].CLK
clk => block_reg[8][24].CLK
clk => block_reg[8][25].CLK
clk => block_reg[8][26].CLK
clk => block_reg[8][27].CLK
clk => block_reg[8][28].CLK
clk => block_reg[8][29].CLK
clk => block_reg[8][30].CLK
clk => block_reg[8][31].CLK
clk => block_reg[7][0].CLK
clk => block_reg[7][1].CLK
clk => block_reg[7][2].CLK
clk => block_reg[7][3].CLK
clk => block_reg[7][4].CLK
clk => block_reg[7][5].CLK
clk => block_reg[7][6].CLK
clk => block_reg[7][7].CLK
clk => block_reg[7][8].CLK
clk => block_reg[7][9].CLK
clk => block_reg[7][10].CLK
clk => block_reg[7][11].CLK
clk => block_reg[7][12].CLK
clk => block_reg[7][13].CLK
clk => block_reg[7][14].CLK
clk => block_reg[7][15].CLK
clk => block_reg[7][16].CLK
clk => block_reg[7][17].CLK
clk => block_reg[7][18].CLK
clk => block_reg[7][19].CLK
clk => block_reg[7][20].CLK
clk => block_reg[7][21].CLK
clk => block_reg[7][22].CLK
clk => block_reg[7][23].CLK
clk => block_reg[7][24].CLK
clk => block_reg[7][25].CLK
clk => block_reg[7][26].CLK
clk => block_reg[7][27].CLK
clk => block_reg[7][28].CLK
clk => block_reg[7][29].CLK
clk => block_reg[7][30].CLK
clk => block_reg[7][31].CLK
clk => block_reg[6][0].CLK
clk => block_reg[6][1].CLK
clk => block_reg[6][2].CLK
clk => block_reg[6][3].CLK
clk => block_reg[6][4].CLK
clk => block_reg[6][5].CLK
clk => block_reg[6][6].CLK
clk => block_reg[6][7].CLK
clk => block_reg[6][8].CLK
clk => block_reg[6][9].CLK
clk => block_reg[6][10].CLK
clk => block_reg[6][11].CLK
clk => block_reg[6][12].CLK
clk => block_reg[6][13].CLK
clk => block_reg[6][14].CLK
clk => block_reg[6][15].CLK
clk => block_reg[6][16].CLK
clk => block_reg[6][17].CLK
clk => block_reg[6][18].CLK
clk => block_reg[6][19].CLK
clk => block_reg[6][20].CLK
clk => block_reg[6][21].CLK
clk => block_reg[6][22].CLK
clk => block_reg[6][23].CLK
clk => block_reg[6][24].CLK
clk => block_reg[6][25].CLK
clk => block_reg[6][26].CLK
clk => block_reg[6][27].CLK
clk => block_reg[6][28].CLK
clk => block_reg[6][29].CLK
clk => block_reg[6][30].CLK
clk => block_reg[6][31].CLK
clk => block_reg[5][0].CLK
clk => block_reg[5][1].CLK
clk => block_reg[5][2].CLK
clk => block_reg[5][3].CLK
clk => block_reg[5][4].CLK
clk => block_reg[5][5].CLK
clk => block_reg[5][6].CLK
clk => block_reg[5][7].CLK
clk => block_reg[5][8].CLK
clk => block_reg[5][9].CLK
clk => block_reg[5][10].CLK
clk => block_reg[5][11].CLK
clk => block_reg[5][12].CLK
clk => block_reg[5][13].CLK
clk => block_reg[5][14].CLK
clk => block_reg[5][15].CLK
clk => block_reg[5][16].CLK
clk => block_reg[5][17].CLK
clk => block_reg[5][18].CLK
clk => block_reg[5][19].CLK
clk => block_reg[5][20].CLK
clk => block_reg[5][21].CLK
clk => block_reg[5][22].CLK
clk => block_reg[5][23].CLK
clk => block_reg[5][24].CLK
clk => block_reg[5][25].CLK
clk => block_reg[5][26].CLK
clk => block_reg[5][27].CLK
clk => block_reg[5][28].CLK
clk => block_reg[5][29].CLK
clk => block_reg[5][30].CLK
clk => block_reg[5][31].CLK
clk => block_reg[4][0].CLK
clk => block_reg[4][1].CLK
clk => block_reg[4][2].CLK
clk => block_reg[4][3].CLK
clk => block_reg[4][4].CLK
clk => block_reg[4][5].CLK
clk => block_reg[4][6].CLK
clk => block_reg[4][7].CLK
clk => block_reg[4][8].CLK
clk => block_reg[4][9].CLK
clk => block_reg[4][10].CLK
clk => block_reg[4][11].CLK
clk => block_reg[4][12].CLK
clk => block_reg[4][13].CLK
clk => block_reg[4][14].CLK
clk => block_reg[4][15].CLK
clk => block_reg[4][16].CLK
clk => block_reg[4][17].CLK
clk => block_reg[4][18].CLK
clk => block_reg[4][19].CLK
clk => block_reg[4][20].CLK
clk => block_reg[4][21].CLK
clk => block_reg[4][22].CLK
clk => block_reg[4][23].CLK
clk => block_reg[4][24].CLK
clk => block_reg[4][25].CLK
clk => block_reg[4][26].CLK
clk => block_reg[4][27].CLK
clk => block_reg[4][28].CLK
clk => block_reg[4][29].CLK
clk => block_reg[4][30].CLK
clk => block_reg[4][31].CLK
clk => block_reg[3][0].CLK
clk => block_reg[3][1].CLK
clk => block_reg[3][2].CLK
clk => block_reg[3][3].CLK
clk => block_reg[3][4].CLK
clk => block_reg[3][5].CLK
clk => block_reg[3][6].CLK
clk => block_reg[3][7].CLK
clk => block_reg[3][8].CLK
clk => block_reg[3][9].CLK
clk => block_reg[3][10].CLK
clk => block_reg[3][11].CLK
clk => block_reg[3][12].CLK
clk => block_reg[3][13].CLK
clk => block_reg[3][14].CLK
clk => block_reg[3][15].CLK
clk => block_reg[3][16].CLK
clk => block_reg[3][17].CLK
clk => block_reg[3][18].CLK
clk => block_reg[3][19].CLK
clk => block_reg[3][20].CLK
clk => block_reg[3][21].CLK
clk => block_reg[3][22].CLK
clk => block_reg[3][23].CLK
clk => block_reg[3][24].CLK
clk => block_reg[3][25].CLK
clk => block_reg[3][26].CLK
clk => block_reg[3][27].CLK
clk => block_reg[3][28].CLK
clk => block_reg[3][29].CLK
clk => block_reg[3][30].CLK
clk => block_reg[3][31].CLK
clk => block_reg[2][0].CLK
clk => block_reg[2][1].CLK
clk => block_reg[2][2].CLK
clk => block_reg[2][3].CLK
clk => block_reg[2][4].CLK
clk => block_reg[2][5].CLK
clk => block_reg[2][6].CLK
clk => block_reg[2][7].CLK
clk => block_reg[2][8].CLK
clk => block_reg[2][9].CLK
clk => block_reg[2][10].CLK
clk => block_reg[2][11].CLK
clk => block_reg[2][12].CLK
clk => block_reg[2][13].CLK
clk => block_reg[2][14].CLK
clk => block_reg[2][15].CLK
clk => block_reg[2][16].CLK
clk => block_reg[2][17].CLK
clk => block_reg[2][18].CLK
clk => block_reg[2][19].CLK
clk => block_reg[2][20].CLK
clk => block_reg[2][21].CLK
clk => block_reg[2][22].CLK
clk => block_reg[2][23].CLK
clk => block_reg[2][24].CLK
clk => block_reg[2][25].CLK
clk => block_reg[2][26].CLK
clk => block_reg[2][27].CLK
clk => block_reg[2][28].CLK
clk => block_reg[2][29].CLK
clk => block_reg[2][30].CLK
clk => block_reg[2][31].CLK
clk => block_reg[1][0].CLK
clk => block_reg[1][1].CLK
clk => block_reg[1][2].CLK
clk => block_reg[1][3].CLK
clk => block_reg[1][4].CLK
clk => block_reg[1][5].CLK
clk => block_reg[1][6].CLK
clk => block_reg[1][7].CLK
clk => block_reg[1][8].CLK
clk => block_reg[1][9].CLK
clk => block_reg[1][10].CLK
clk => block_reg[1][11].CLK
clk => block_reg[1][12].CLK
clk => block_reg[1][13].CLK
clk => block_reg[1][14].CLK
clk => block_reg[1][15].CLK
clk => block_reg[1][16].CLK
clk => block_reg[1][17].CLK
clk => block_reg[1][18].CLK
clk => block_reg[1][19].CLK
clk => block_reg[1][20].CLK
clk => block_reg[1][21].CLK
clk => block_reg[1][22].CLK
clk => block_reg[1][23].CLK
clk => block_reg[1][24].CLK
clk => block_reg[1][25].CLK
clk => block_reg[1][26].CLK
clk => block_reg[1][27].CLK
clk => block_reg[1][28].CLK
clk => block_reg[1][29].CLK
clk => block_reg[1][30].CLK
clk => block_reg[1][31].CLK
clk => block_reg[0][0].CLK
clk => block_reg[0][1].CLK
clk => block_reg[0][2].CLK
clk => block_reg[0][3].CLK
clk => block_reg[0][4].CLK
clk => block_reg[0][5].CLK
clk => block_reg[0][6].CLK
clk => block_reg[0][7].CLK
clk => block_reg[0][8].CLK
clk => block_reg[0][9].CLK
clk => block_reg[0][10].CLK
clk => block_reg[0][11].CLK
clk => block_reg[0][12].CLK
clk => block_reg[0][13].CLK
clk => block_reg[0][14].CLK
clk => block_reg[0][15].CLK
clk => block_reg[0][16].CLK
clk => block_reg[0][17].CLK
clk => block_reg[0][18].CLK
clk => block_reg[0][19].CLK
clk => block_reg[0][20].CLK
clk => block_reg[0][21].CLK
clk => block_reg[0][22].CLK
clk => block_reg[0][23].CLK
clk => block_reg[0][24].CLK
clk => block_reg[0][25].CLK
clk => block_reg[0][26].CLK
clk => block_reg[0][27].CLK
clk => block_reg[0][28].CLK
clk => block_reg[0][29].CLK
clk => block_reg[0][30].CLK
clk => block_reg[0][31].CLK
clk => md5_core_ctrl_reg~4.DATAIN
reset_n => round_ctr_reg[0].ACLR
reset_n => round_ctr_reg[1].ACLR
reset_n => round_ctr_reg[2].ACLR
reset_n => round_ctr_reg[3].ACLR
reset_n => round_ctr_reg[4].ACLR
reset_n => round_ctr_reg[5].ACLR
reset_n => round_ctr_reg[6].ACLR
reset_n => ready_reg.PRESET
reset_n => pipe_b_reg[0].ACLR
reset_n => pipe_b_reg[1].ACLR
reset_n => pipe_b_reg[2].ACLR
reset_n => pipe_b_reg[3].ACLR
reset_n => pipe_b_reg[4].ACLR
reset_n => pipe_b_reg[5].ACLR
reset_n => pipe_b_reg[6].ACLR
reset_n => pipe_b_reg[7].ACLR
reset_n => pipe_b_reg[8].ACLR
reset_n => pipe_b_reg[9].ACLR
reset_n => pipe_b_reg[10].ACLR
reset_n => pipe_b_reg[11].ACLR
reset_n => pipe_b_reg[12].ACLR
reset_n => pipe_b_reg[13].ACLR
reset_n => pipe_b_reg[14].ACLR
reset_n => pipe_b_reg[15].ACLR
reset_n => pipe_b_reg[16].ACLR
reset_n => pipe_b_reg[17].ACLR
reset_n => pipe_b_reg[18].ACLR
reset_n => pipe_b_reg[19].ACLR
reset_n => pipe_b_reg[20].ACLR
reset_n => pipe_b_reg[21].ACLR
reset_n => pipe_b_reg[22].ACLR
reset_n => pipe_b_reg[23].ACLR
reset_n => pipe_b_reg[24].ACLR
reset_n => pipe_b_reg[25].ACLR
reset_n => pipe_b_reg[26].ACLR
reset_n => pipe_b_reg[27].ACLR
reset_n => pipe_b_reg[28].ACLR
reset_n => pipe_b_reg[29].ACLR
reset_n => pipe_b_reg[30].ACLR
reset_n => pipe_b_reg[31].ACLR
reset_n => d_reg[0].ACLR
reset_n => d_reg[1].ACLR
reset_n => d_reg[2].ACLR
reset_n => d_reg[3].ACLR
reset_n => d_reg[4].ACLR
reset_n => d_reg[5].ACLR
reset_n => d_reg[6].ACLR
reset_n => d_reg[7].ACLR
reset_n => d_reg[8].ACLR
reset_n => d_reg[9].ACLR
reset_n => d_reg[10].ACLR
reset_n => d_reg[11].ACLR
reset_n => d_reg[12].ACLR
reset_n => d_reg[13].ACLR
reset_n => d_reg[14].ACLR
reset_n => d_reg[15].ACLR
reset_n => d_reg[16].ACLR
reset_n => d_reg[17].ACLR
reset_n => d_reg[18].ACLR
reset_n => d_reg[19].ACLR
reset_n => d_reg[20].ACLR
reset_n => d_reg[21].ACLR
reset_n => d_reg[22].ACLR
reset_n => d_reg[23].ACLR
reset_n => d_reg[24].ACLR
reset_n => d_reg[25].ACLR
reset_n => d_reg[26].ACLR
reset_n => d_reg[27].ACLR
reset_n => d_reg[28].ACLR
reset_n => d_reg[29].ACLR
reset_n => d_reg[30].ACLR
reset_n => d_reg[31].ACLR
reset_n => c_reg[0].ACLR
reset_n => c_reg[1].ACLR
reset_n => c_reg[2].ACLR
reset_n => c_reg[3].ACLR
reset_n => c_reg[4].ACLR
reset_n => c_reg[5].ACLR
reset_n => c_reg[6].ACLR
reset_n => c_reg[7].ACLR
reset_n => c_reg[8].ACLR
reset_n => c_reg[9].ACLR
reset_n => c_reg[10].ACLR
reset_n => c_reg[11].ACLR
reset_n => c_reg[12].ACLR
reset_n => c_reg[13].ACLR
reset_n => c_reg[14].ACLR
reset_n => c_reg[15].ACLR
reset_n => c_reg[16].ACLR
reset_n => c_reg[17].ACLR
reset_n => c_reg[18].ACLR
reset_n => c_reg[19].ACLR
reset_n => c_reg[20].ACLR
reset_n => c_reg[21].ACLR
reset_n => c_reg[22].ACLR
reset_n => c_reg[23].ACLR
reset_n => c_reg[24].ACLR
reset_n => c_reg[25].ACLR
reset_n => c_reg[26].ACLR
reset_n => c_reg[27].ACLR
reset_n => c_reg[28].ACLR
reset_n => c_reg[29].ACLR
reset_n => c_reg[30].ACLR
reset_n => c_reg[31].ACLR
reset_n => b_reg[0].ACLR
reset_n => b_reg[1].ACLR
reset_n => b_reg[2].ACLR
reset_n => b_reg[3].ACLR
reset_n => b_reg[4].ACLR
reset_n => b_reg[5].ACLR
reset_n => b_reg[6].ACLR
reset_n => b_reg[7].ACLR
reset_n => b_reg[8].ACLR
reset_n => b_reg[9].ACLR
reset_n => b_reg[10].ACLR
reset_n => b_reg[11].ACLR
reset_n => b_reg[12].ACLR
reset_n => b_reg[13].ACLR
reset_n => b_reg[14].ACLR
reset_n => b_reg[15].ACLR
reset_n => b_reg[16].ACLR
reset_n => b_reg[17].ACLR
reset_n => b_reg[18].ACLR
reset_n => b_reg[19].ACLR
reset_n => b_reg[20].ACLR
reset_n => b_reg[21].ACLR
reset_n => b_reg[22].ACLR
reset_n => b_reg[23].ACLR
reset_n => b_reg[24].ACLR
reset_n => b_reg[25].ACLR
reset_n => b_reg[26].ACLR
reset_n => b_reg[27].ACLR
reset_n => b_reg[28].ACLR
reset_n => b_reg[29].ACLR
reset_n => b_reg[30].ACLR
reset_n => b_reg[31].ACLR
reset_n => a_reg[0].ACLR
reset_n => a_reg[1].ACLR
reset_n => a_reg[2].ACLR
reset_n => a_reg[3].ACLR
reset_n => a_reg[4].ACLR
reset_n => a_reg[5].ACLR
reset_n => a_reg[6].ACLR
reset_n => a_reg[7].ACLR
reset_n => a_reg[8].ACLR
reset_n => a_reg[9].ACLR
reset_n => a_reg[10].ACLR
reset_n => a_reg[11].ACLR
reset_n => a_reg[12].ACLR
reset_n => a_reg[13].ACLR
reset_n => a_reg[14].ACLR
reset_n => a_reg[15].ACLR
reset_n => a_reg[16].ACLR
reset_n => a_reg[17].ACLR
reset_n => a_reg[18].ACLR
reset_n => a_reg[19].ACLR
reset_n => a_reg[20].ACLR
reset_n => a_reg[21].ACLR
reset_n => a_reg[22].ACLR
reset_n => a_reg[23].ACLR
reset_n => a_reg[24].ACLR
reset_n => a_reg[25].ACLR
reset_n => a_reg[26].ACLR
reset_n => a_reg[27].ACLR
reset_n => a_reg[28].ACLR
reset_n => a_reg[29].ACLR
reset_n => a_reg[30].ACLR
reset_n => a_reg[31].ACLR
reset_n => h3_reg[0].ACLR
reset_n => h3_reg[1].ACLR
reset_n => h3_reg[2].ACLR
reset_n => h3_reg[3].ACLR
reset_n => h3_reg[4].ACLR
reset_n => h3_reg[5].ACLR
reset_n => h3_reg[6].ACLR
reset_n => h3_reg[7].ACLR
reset_n => h3_reg[8].ACLR
reset_n => h3_reg[9].ACLR
reset_n => h3_reg[10].ACLR
reset_n => h3_reg[11].ACLR
reset_n => h3_reg[12].ACLR
reset_n => h3_reg[13].ACLR
reset_n => h3_reg[14].ACLR
reset_n => h3_reg[15].ACLR
reset_n => h3_reg[16].ACLR
reset_n => h3_reg[17].ACLR
reset_n => h3_reg[18].ACLR
reset_n => h3_reg[19].ACLR
reset_n => h3_reg[20].ACLR
reset_n => h3_reg[21].ACLR
reset_n => h3_reg[22].ACLR
reset_n => h3_reg[23].ACLR
reset_n => h3_reg[24].ACLR
reset_n => h3_reg[25].ACLR
reset_n => h3_reg[26].ACLR
reset_n => h3_reg[27].ACLR
reset_n => h3_reg[28].ACLR
reset_n => h3_reg[29].ACLR
reset_n => h3_reg[30].ACLR
reset_n => h3_reg[31].ACLR
reset_n => h2_reg[0].ACLR
reset_n => h2_reg[1].ACLR
reset_n => h2_reg[2].ACLR
reset_n => h2_reg[3].ACLR
reset_n => h2_reg[4].ACLR
reset_n => h2_reg[5].ACLR
reset_n => h2_reg[6].ACLR
reset_n => h2_reg[7].ACLR
reset_n => h2_reg[8].ACLR
reset_n => h2_reg[9].ACLR
reset_n => h2_reg[10].ACLR
reset_n => h2_reg[11].ACLR
reset_n => h2_reg[12].ACLR
reset_n => h2_reg[13].ACLR
reset_n => h2_reg[14].ACLR
reset_n => h2_reg[15].ACLR
reset_n => h2_reg[16].ACLR
reset_n => h2_reg[17].ACLR
reset_n => h2_reg[18].ACLR
reset_n => h2_reg[19].ACLR
reset_n => h2_reg[20].ACLR
reset_n => h2_reg[21].ACLR
reset_n => h2_reg[22].ACLR
reset_n => h2_reg[23].ACLR
reset_n => h2_reg[24].ACLR
reset_n => h2_reg[25].ACLR
reset_n => h2_reg[26].ACLR
reset_n => h2_reg[27].ACLR
reset_n => h2_reg[28].ACLR
reset_n => h2_reg[29].ACLR
reset_n => h2_reg[30].ACLR
reset_n => h2_reg[31].ACLR
reset_n => h1_reg[0].ACLR
reset_n => h1_reg[1].ACLR
reset_n => h1_reg[2].ACLR
reset_n => h1_reg[3].ACLR
reset_n => h1_reg[4].ACLR
reset_n => h1_reg[5].ACLR
reset_n => h1_reg[6].ACLR
reset_n => h1_reg[7].ACLR
reset_n => h1_reg[8].ACLR
reset_n => h1_reg[9].ACLR
reset_n => h1_reg[10].ACLR
reset_n => h1_reg[11].ACLR
reset_n => h1_reg[12].ACLR
reset_n => h1_reg[13].ACLR
reset_n => h1_reg[14].ACLR
reset_n => h1_reg[15].ACLR
reset_n => h1_reg[16].ACLR
reset_n => h1_reg[17].ACLR
reset_n => h1_reg[18].ACLR
reset_n => h1_reg[19].ACLR
reset_n => h1_reg[20].ACLR
reset_n => h1_reg[21].ACLR
reset_n => h1_reg[22].ACLR
reset_n => h1_reg[23].ACLR
reset_n => h1_reg[24].ACLR
reset_n => h1_reg[25].ACLR
reset_n => h1_reg[26].ACLR
reset_n => h1_reg[27].ACLR
reset_n => h1_reg[28].ACLR
reset_n => h1_reg[29].ACLR
reset_n => h1_reg[30].ACLR
reset_n => h1_reg[31].ACLR
reset_n => h0_reg[0].ACLR
reset_n => h0_reg[1].ACLR
reset_n => h0_reg[2].ACLR
reset_n => h0_reg[3].ACLR
reset_n => h0_reg[4].ACLR
reset_n => h0_reg[5].ACLR
reset_n => h0_reg[6].ACLR
reset_n => h0_reg[7].ACLR
reset_n => h0_reg[8].ACLR
reset_n => h0_reg[9].ACLR
reset_n => h0_reg[10].ACLR
reset_n => h0_reg[11].ACLR
reset_n => h0_reg[12].ACLR
reset_n => h0_reg[13].ACLR
reset_n => h0_reg[14].ACLR
reset_n => h0_reg[15].ACLR
reset_n => h0_reg[16].ACLR
reset_n => h0_reg[17].ACLR
reset_n => h0_reg[18].ACLR
reset_n => h0_reg[19].ACLR
reset_n => h0_reg[20].ACLR
reset_n => h0_reg[21].ACLR
reset_n => h0_reg[22].ACLR
reset_n => h0_reg[23].ACLR
reset_n => h0_reg[24].ACLR
reset_n => h0_reg[25].ACLR
reset_n => h0_reg[26].ACLR
reset_n => h0_reg[27].ACLR
reset_n => h0_reg[28].ACLR
reset_n => h0_reg[29].ACLR
reset_n => h0_reg[30].ACLR
reset_n => h0_reg[31].ACLR
reset_n => block_reg[15][0].ACLR
reset_n => block_reg[15][1].ACLR
reset_n => block_reg[15][2].ACLR
reset_n => block_reg[15][3].ACLR
reset_n => block_reg[15][4].ACLR
reset_n => block_reg[15][5].ACLR
reset_n => block_reg[15][6].ACLR
reset_n => block_reg[15][7].ACLR
reset_n => block_reg[15][8].ACLR
reset_n => block_reg[15][9].ACLR
reset_n => block_reg[15][10].ACLR
reset_n => block_reg[15][11].ACLR
reset_n => block_reg[15][12].ACLR
reset_n => block_reg[15][13].ACLR
reset_n => block_reg[15][14].ACLR
reset_n => block_reg[15][15].ACLR
reset_n => block_reg[15][16].ACLR
reset_n => block_reg[15][17].ACLR
reset_n => block_reg[15][18].ACLR
reset_n => block_reg[15][19].ACLR
reset_n => block_reg[15][20].ACLR
reset_n => block_reg[15][21].ACLR
reset_n => block_reg[15][22].ACLR
reset_n => block_reg[15][23].ACLR
reset_n => block_reg[15][24].ACLR
reset_n => block_reg[15][25].ACLR
reset_n => block_reg[15][26].ACLR
reset_n => block_reg[15][27].ACLR
reset_n => block_reg[15][28].ACLR
reset_n => block_reg[15][29].ACLR
reset_n => block_reg[15][30].ACLR
reset_n => block_reg[15][31].ACLR
reset_n => block_reg[14][0].ACLR
reset_n => block_reg[14][1].ACLR
reset_n => block_reg[14][2].ACLR
reset_n => block_reg[14][3].ACLR
reset_n => block_reg[14][4].ACLR
reset_n => block_reg[14][5].ACLR
reset_n => block_reg[14][6].ACLR
reset_n => block_reg[14][7].ACLR
reset_n => block_reg[14][8].ACLR
reset_n => block_reg[14][9].ACLR
reset_n => block_reg[14][10].ACLR
reset_n => block_reg[14][11].ACLR
reset_n => block_reg[14][12].ACLR
reset_n => block_reg[14][13].ACLR
reset_n => block_reg[14][14].ACLR
reset_n => block_reg[14][15].ACLR
reset_n => block_reg[14][16].ACLR
reset_n => block_reg[14][17].ACLR
reset_n => block_reg[14][18].ACLR
reset_n => block_reg[14][19].ACLR
reset_n => block_reg[14][20].ACLR
reset_n => block_reg[14][21].ACLR
reset_n => block_reg[14][22].ACLR
reset_n => block_reg[14][23].ACLR
reset_n => block_reg[14][24].ACLR
reset_n => block_reg[14][25].ACLR
reset_n => block_reg[14][26].ACLR
reset_n => block_reg[14][27].ACLR
reset_n => block_reg[14][28].ACLR
reset_n => block_reg[14][29].ACLR
reset_n => block_reg[14][30].ACLR
reset_n => block_reg[14][31].ACLR
reset_n => block_reg[13][0].ACLR
reset_n => block_reg[13][1].ACLR
reset_n => block_reg[13][2].ACLR
reset_n => block_reg[13][3].ACLR
reset_n => block_reg[13][4].ACLR
reset_n => block_reg[13][5].ACLR
reset_n => block_reg[13][6].ACLR
reset_n => block_reg[13][7].ACLR
reset_n => block_reg[13][8].ACLR
reset_n => block_reg[13][9].ACLR
reset_n => block_reg[13][10].ACLR
reset_n => block_reg[13][11].ACLR
reset_n => block_reg[13][12].ACLR
reset_n => block_reg[13][13].ACLR
reset_n => block_reg[13][14].ACLR
reset_n => block_reg[13][15].ACLR
reset_n => block_reg[13][16].ACLR
reset_n => block_reg[13][17].ACLR
reset_n => block_reg[13][18].ACLR
reset_n => block_reg[13][19].ACLR
reset_n => block_reg[13][20].ACLR
reset_n => block_reg[13][21].ACLR
reset_n => block_reg[13][22].ACLR
reset_n => block_reg[13][23].ACLR
reset_n => block_reg[13][24].ACLR
reset_n => block_reg[13][25].ACLR
reset_n => block_reg[13][26].ACLR
reset_n => block_reg[13][27].ACLR
reset_n => block_reg[13][28].ACLR
reset_n => block_reg[13][29].ACLR
reset_n => block_reg[13][30].ACLR
reset_n => block_reg[13][31].ACLR
reset_n => block_reg[12][0].ACLR
reset_n => block_reg[12][1].ACLR
reset_n => block_reg[12][2].ACLR
reset_n => block_reg[12][3].ACLR
reset_n => block_reg[12][4].ACLR
reset_n => block_reg[12][5].ACLR
reset_n => block_reg[12][6].ACLR
reset_n => block_reg[12][7].ACLR
reset_n => block_reg[12][8].ACLR
reset_n => block_reg[12][9].ACLR
reset_n => block_reg[12][10].ACLR
reset_n => block_reg[12][11].ACLR
reset_n => block_reg[12][12].ACLR
reset_n => block_reg[12][13].ACLR
reset_n => block_reg[12][14].ACLR
reset_n => block_reg[12][15].ACLR
reset_n => block_reg[12][16].ACLR
reset_n => block_reg[12][17].ACLR
reset_n => block_reg[12][18].ACLR
reset_n => block_reg[12][19].ACLR
reset_n => block_reg[12][20].ACLR
reset_n => block_reg[12][21].ACLR
reset_n => block_reg[12][22].ACLR
reset_n => block_reg[12][23].ACLR
reset_n => block_reg[12][24].ACLR
reset_n => block_reg[12][25].ACLR
reset_n => block_reg[12][26].ACLR
reset_n => block_reg[12][27].ACLR
reset_n => block_reg[12][28].ACLR
reset_n => block_reg[12][29].ACLR
reset_n => block_reg[12][30].ACLR
reset_n => block_reg[12][31].ACLR
reset_n => block_reg[11][0].ACLR
reset_n => block_reg[11][1].ACLR
reset_n => block_reg[11][2].ACLR
reset_n => block_reg[11][3].ACLR
reset_n => block_reg[11][4].ACLR
reset_n => block_reg[11][5].ACLR
reset_n => block_reg[11][6].ACLR
reset_n => block_reg[11][7].ACLR
reset_n => block_reg[11][8].ACLR
reset_n => block_reg[11][9].ACLR
reset_n => block_reg[11][10].ACLR
reset_n => block_reg[11][11].ACLR
reset_n => block_reg[11][12].ACLR
reset_n => block_reg[11][13].ACLR
reset_n => block_reg[11][14].ACLR
reset_n => block_reg[11][15].ACLR
reset_n => block_reg[11][16].ACLR
reset_n => block_reg[11][17].ACLR
reset_n => block_reg[11][18].ACLR
reset_n => block_reg[11][19].ACLR
reset_n => block_reg[11][20].ACLR
reset_n => block_reg[11][21].ACLR
reset_n => block_reg[11][22].ACLR
reset_n => block_reg[11][23].ACLR
reset_n => block_reg[11][24].ACLR
reset_n => block_reg[11][25].ACLR
reset_n => block_reg[11][26].ACLR
reset_n => block_reg[11][27].ACLR
reset_n => block_reg[11][28].ACLR
reset_n => block_reg[11][29].ACLR
reset_n => block_reg[11][30].ACLR
reset_n => block_reg[11][31].ACLR
reset_n => block_reg[10][0].ACLR
reset_n => block_reg[10][1].ACLR
reset_n => block_reg[10][2].ACLR
reset_n => block_reg[10][3].ACLR
reset_n => block_reg[10][4].ACLR
reset_n => block_reg[10][5].ACLR
reset_n => block_reg[10][6].ACLR
reset_n => block_reg[10][7].ACLR
reset_n => block_reg[10][8].ACLR
reset_n => block_reg[10][9].ACLR
reset_n => block_reg[10][10].ACLR
reset_n => block_reg[10][11].ACLR
reset_n => block_reg[10][12].ACLR
reset_n => block_reg[10][13].ACLR
reset_n => block_reg[10][14].ACLR
reset_n => block_reg[10][15].ACLR
reset_n => block_reg[10][16].ACLR
reset_n => block_reg[10][17].ACLR
reset_n => block_reg[10][18].ACLR
reset_n => block_reg[10][19].ACLR
reset_n => block_reg[10][20].ACLR
reset_n => block_reg[10][21].ACLR
reset_n => block_reg[10][22].ACLR
reset_n => block_reg[10][23].ACLR
reset_n => block_reg[10][24].ACLR
reset_n => block_reg[10][25].ACLR
reset_n => block_reg[10][26].ACLR
reset_n => block_reg[10][27].ACLR
reset_n => block_reg[10][28].ACLR
reset_n => block_reg[10][29].ACLR
reset_n => block_reg[10][30].ACLR
reset_n => block_reg[10][31].ACLR
reset_n => block_reg[9][0].ACLR
reset_n => block_reg[9][1].ACLR
reset_n => block_reg[9][2].ACLR
reset_n => block_reg[9][3].ACLR
reset_n => block_reg[9][4].ACLR
reset_n => block_reg[9][5].ACLR
reset_n => block_reg[9][6].ACLR
reset_n => block_reg[9][7].ACLR
reset_n => block_reg[9][8].ACLR
reset_n => block_reg[9][9].ACLR
reset_n => block_reg[9][10].ACLR
reset_n => block_reg[9][11].ACLR
reset_n => block_reg[9][12].ACLR
reset_n => block_reg[9][13].ACLR
reset_n => block_reg[9][14].ACLR
reset_n => block_reg[9][15].ACLR
reset_n => block_reg[9][16].ACLR
reset_n => block_reg[9][17].ACLR
reset_n => block_reg[9][18].ACLR
reset_n => block_reg[9][19].ACLR
reset_n => block_reg[9][20].ACLR
reset_n => block_reg[9][21].ACLR
reset_n => block_reg[9][22].ACLR
reset_n => block_reg[9][23].ACLR
reset_n => block_reg[9][24].ACLR
reset_n => block_reg[9][25].ACLR
reset_n => block_reg[9][26].ACLR
reset_n => block_reg[9][27].ACLR
reset_n => block_reg[9][28].ACLR
reset_n => block_reg[9][29].ACLR
reset_n => block_reg[9][30].ACLR
reset_n => block_reg[9][31].ACLR
reset_n => block_reg[8][0].ACLR
reset_n => block_reg[8][1].ACLR
reset_n => block_reg[8][2].ACLR
reset_n => block_reg[8][3].ACLR
reset_n => block_reg[8][4].ACLR
reset_n => block_reg[8][5].ACLR
reset_n => block_reg[8][6].ACLR
reset_n => block_reg[8][7].ACLR
reset_n => block_reg[8][8].ACLR
reset_n => block_reg[8][9].ACLR
reset_n => block_reg[8][10].ACLR
reset_n => block_reg[8][11].ACLR
reset_n => block_reg[8][12].ACLR
reset_n => block_reg[8][13].ACLR
reset_n => block_reg[8][14].ACLR
reset_n => block_reg[8][15].ACLR
reset_n => block_reg[8][16].ACLR
reset_n => block_reg[8][17].ACLR
reset_n => block_reg[8][18].ACLR
reset_n => block_reg[8][19].ACLR
reset_n => block_reg[8][20].ACLR
reset_n => block_reg[8][21].ACLR
reset_n => block_reg[8][22].ACLR
reset_n => block_reg[8][23].ACLR
reset_n => block_reg[8][24].ACLR
reset_n => block_reg[8][25].ACLR
reset_n => block_reg[8][26].ACLR
reset_n => block_reg[8][27].ACLR
reset_n => block_reg[8][28].ACLR
reset_n => block_reg[8][29].ACLR
reset_n => block_reg[8][30].ACLR
reset_n => block_reg[8][31].ACLR
reset_n => block_reg[7][0].ACLR
reset_n => block_reg[7][1].ACLR
reset_n => block_reg[7][2].ACLR
reset_n => block_reg[7][3].ACLR
reset_n => block_reg[7][4].ACLR
reset_n => block_reg[7][5].ACLR
reset_n => block_reg[7][6].ACLR
reset_n => block_reg[7][7].ACLR
reset_n => block_reg[7][8].ACLR
reset_n => block_reg[7][9].ACLR
reset_n => block_reg[7][10].ACLR
reset_n => block_reg[7][11].ACLR
reset_n => block_reg[7][12].ACLR
reset_n => block_reg[7][13].ACLR
reset_n => block_reg[7][14].ACLR
reset_n => block_reg[7][15].ACLR
reset_n => block_reg[7][16].ACLR
reset_n => block_reg[7][17].ACLR
reset_n => block_reg[7][18].ACLR
reset_n => block_reg[7][19].ACLR
reset_n => block_reg[7][20].ACLR
reset_n => block_reg[7][21].ACLR
reset_n => block_reg[7][22].ACLR
reset_n => block_reg[7][23].ACLR
reset_n => block_reg[7][24].ACLR
reset_n => block_reg[7][25].ACLR
reset_n => block_reg[7][26].ACLR
reset_n => block_reg[7][27].ACLR
reset_n => block_reg[7][28].ACLR
reset_n => block_reg[7][29].ACLR
reset_n => block_reg[7][30].ACLR
reset_n => block_reg[7][31].ACLR
reset_n => block_reg[6][0].ACLR
reset_n => block_reg[6][1].ACLR
reset_n => block_reg[6][2].ACLR
reset_n => block_reg[6][3].ACLR
reset_n => block_reg[6][4].ACLR
reset_n => block_reg[6][5].ACLR
reset_n => block_reg[6][6].ACLR
reset_n => block_reg[6][7].ACLR
reset_n => block_reg[6][8].ACLR
reset_n => block_reg[6][9].ACLR
reset_n => block_reg[6][10].ACLR
reset_n => block_reg[6][11].ACLR
reset_n => block_reg[6][12].ACLR
reset_n => block_reg[6][13].ACLR
reset_n => block_reg[6][14].ACLR
reset_n => block_reg[6][15].ACLR
reset_n => block_reg[6][16].ACLR
reset_n => block_reg[6][17].ACLR
reset_n => block_reg[6][18].ACLR
reset_n => block_reg[6][19].ACLR
reset_n => block_reg[6][20].ACLR
reset_n => block_reg[6][21].ACLR
reset_n => block_reg[6][22].ACLR
reset_n => block_reg[6][23].ACLR
reset_n => block_reg[6][24].ACLR
reset_n => block_reg[6][25].ACLR
reset_n => block_reg[6][26].ACLR
reset_n => block_reg[6][27].ACLR
reset_n => block_reg[6][28].ACLR
reset_n => block_reg[6][29].ACLR
reset_n => block_reg[6][30].ACLR
reset_n => block_reg[6][31].ACLR
reset_n => block_reg[5][0].ACLR
reset_n => block_reg[5][1].ACLR
reset_n => block_reg[5][2].ACLR
reset_n => block_reg[5][3].ACLR
reset_n => block_reg[5][4].ACLR
reset_n => block_reg[5][5].ACLR
reset_n => block_reg[5][6].ACLR
reset_n => block_reg[5][7].ACLR
reset_n => block_reg[5][8].ACLR
reset_n => block_reg[5][9].ACLR
reset_n => block_reg[5][10].ACLR
reset_n => block_reg[5][11].ACLR
reset_n => block_reg[5][12].ACLR
reset_n => block_reg[5][13].ACLR
reset_n => block_reg[5][14].ACLR
reset_n => block_reg[5][15].ACLR
reset_n => block_reg[5][16].ACLR
reset_n => block_reg[5][17].ACLR
reset_n => block_reg[5][18].ACLR
reset_n => block_reg[5][19].ACLR
reset_n => block_reg[5][20].ACLR
reset_n => block_reg[5][21].ACLR
reset_n => block_reg[5][22].ACLR
reset_n => block_reg[5][23].ACLR
reset_n => block_reg[5][24].ACLR
reset_n => block_reg[5][25].ACLR
reset_n => block_reg[5][26].ACLR
reset_n => block_reg[5][27].ACLR
reset_n => block_reg[5][28].ACLR
reset_n => block_reg[5][29].ACLR
reset_n => block_reg[5][30].ACLR
reset_n => block_reg[5][31].ACLR
reset_n => block_reg[4][0].ACLR
reset_n => block_reg[4][1].ACLR
reset_n => block_reg[4][2].ACLR
reset_n => block_reg[4][3].ACLR
reset_n => block_reg[4][4].ACLR
reset_n => block_reg[4][5].ACLR
reset_n => block_reg[4][6].ACLR
reset_n => block_reg[4][7].ACLR
reset_n => block_reg[4][8].ACLR
reset_n => block_reg[4][9].ACLR
reset_n => block_reg[4][10].ACLR
reset_n => block_reg[4][11].ACLR
reset_n => block_reg[4][12].ACLR
reset_n => block_reg[4][13].ACLR
reset_n => block_reg[4][14].ACLR
reset_n => block_reg[4][15].ACLR
reset_n => block_reg[4][16].ACLR
reset_n => block_reg[4][17].ACLR
reset_n => block_reg[4][18].ACLR
reset_n => block_reg[4][19].ACLR
reset_n => block_reg[4][20].ACLR
reset_n => block_reg[4][21].ACLR
reset_n => block_reg[4][22].ACLR
reset_n => block_reg[4][23].ACLR
reset_n => block_reg[4][24].ACLR
reset_n => block_reg[4][25].ACLR
reset_n => block_reg[4][26].ACLR
reset_n => block_reg[4][27].ACLR
reset_n => block_reg[4][28].ACLR
reset_n => block_reg[4][29].ACLR
reset_n => block_reg[4][30].ACLR
reset_n => block_reg[4][31].ACLR
reset_n => block_reg[3][0].ACLR
reset_n => block_reg[3][1].ACLR
reset_n => block_reg[3][2].ACLR
reset_n => block_reg[3][3].ACLR
reset_n => block_reg[3][4].ACLR
reset_n => block_reg[3][5].ACLR
reset_n => block_reg[3][6].ACLR
reset_n => block_reg[3][7].ACLR
reset_n => block_reg[3][8].ACLR
reset_n => block_reg[3][9].ACLR
reset_n => block_reg[3][10].ACLR
reset_n => block_reg[3][11].ACLR
reset_n => block_reg[3][12].ACLR
reset_n => block_reg[3][13].ACLR
reset_n => block_reg[3][14].ACLR
reset_n => block_reg[3][15].ACLR
reset_n => block_reg[3][16].ACLR
reset_n => block_reg[3][17].ACLR
reset_n => block_reg[3][18].ACLR
reset_n => block_reg[3][19].ACLR
reset_n => block_reg[3][20].ACLR
reset_n => block_reg[3][21].ACLR
reset_n => block_reg[3][22].ACLR
reset_n => block_reg[3][23].ACLR
reset_n => block_reg[3][24].ACLR
reset_n => block_reg[3][25].ACLR
reset_n => block_reg[3][26].ACLR
reset_n => block_reg[3][27].ACLR
reset_n => block_reg[3][28].ACLR
reset_n => block_reg[3][29].ACLR
reset_n => block_reg[3][30].ACLR
reset_n => block_reg[3][31].ACLR
reset_n => block_reg[2][0].ACLR
reset_n => block_reg[2][1].ACLR
reset_n => block_reg[2][2].ACLR
reset_n => block_reg[2][3].ACLR
reset_n => block_reg[2][4].ACLR
reset_n => block_reg[2][5].ACLR
reset_n => block_reg[2][6].ACLR
reset_n => block_reg[2][7].ACLR
reset_n => block_reg[2][8].ACLR
reset_n => block_reg[2][9].ACLR
reset_n => block_reg[2][10].ACLR
reset_n => block_reg[2][11].ACLR
reset_n => block_reg[2][12].ACLR
reset_n => block_reg[2][13].ACLR
reset_n => block_reg[2][14].ACLR
reset_n => block_reg[2][15].ACLR
reset_n => block_reg[2][16].ACLR
reset_n => block_reg[2][17].ACLR
reset_n => block_reg[2][18].ACLR
reset_n => block_reg[2][19].ACLR
reset_n => block_reg[2][20].ACLR
reset_n => block_reg[2][21].ACLR
reset_n => block_reg[2][22].ACLR
reset_n => block_reg[2][23].ACLR
reset_n => block_reg[2][24].ACLR
reset_n => block_reg[2][25].ACLR
reset_n => block_reg[2][26].ACLR
reset_n => block_reg[2][27].ACLR
reset_n => block_reg[2][28].ACLR
reset_n => block_reg[2][29].ACLR
reset_n => block_reg[2][30].ACLR
reset_n => block_reg[2][31].ACLR
reset_n => block_reg[1][0].ACLR
reset_n => block_reg[1][1].ACLR
reset_n => block_reg[1][2].ACLR
reset_n => block_reg[1][3].ACLR
reset_n => block_reg[1][4].ACLR
reset_n => block_reg[1][5].ACLR
reset_n => block_reg[1][6].ACLR
reset_n => block_reg[1][7].ACLR
reset_n => block_reg[1][8].ACLR
reset_n => block_reg[1][9].ACLR
reset_n => block_reg[1][10].ACLR
reset_n => block_reg[1][11].ACLR
reset_n => block_reg[1][12].ACLR
reset_n => block_reg[1][13].ACLR
reset_n => block_reg[1][14].ACLR
reset_n => block_reg[1][15].ACLR
reset_n => block_reg[1][16].ACLR
reset_n => block_reg[1][17].ACLR
reset_n => block_reg[1][18].ACLR
reset_n => block_reg[1][19].ACLR
reset_n => block_reg[1][20].ACLR
reset_n => block_reg[1][21].ACLR
reset_n => block_reg[1][22].ACLR
reset_n => block_reg[1][23].ACLR
reset_n => block_reg[1][24].ACLR
reset_n => block_reg[1][25].ACLR
reset_n => block_reg[1][26].ACLR
reset_n => block_reg[1][27].ACLR
reset_n => block_reg[1][28].ACLR
reset_n => block_reg[1][29].ACLR
reset_n => block_reg[1][30].ACLR
reset_n => block_reg[1][31].ACLR
reset_n => block_reg[0][0].ACLR
reset_n => block_reg[0][1].ACLR
reset_n => block_reg[0][2].ACLR
reset_n => block_reg[0][3].ACLR
reset_n => block_reg[0][4].ACLR
reset_n => block_reg[0][5].ACLR
reset_n => block_reg[0][6].ACLR
reset_n => block_reg[0][7].ACLR
reset_n => block_reg[0][8].ACLR
reset_n => block_reg[0][9].ACLR
reset_n => block_reg[0][10].ACLR
reset_n => block_reg[0][11].ACLR
reset_n => block_reg[0][12].ACLR
reset_n => block_reg[0][13].ACLR
reset_n => block_reg[0][14].ACLR
reset_n => block_reg[0][15].ACLR
reset_n => block_reg[0][16].ACLR
reset_n => block_reg[0][17].ACLR
reset_n => block_reg[0][18].ACLR
reset_n => block_reg[0][19].ACLR
reset_n => block_reg[0][20].ACLR
reset_n => block_reg[0][21].ACLR
reset_n => block_reg[0][22].ACLR
reset_n => block_reg[0][23].ACLR
reset_n => block_reg[0][24].ACLR
reset_n => block_reg[0][25].ACLR
reset_n => block_reg[0][26].ACLR
reset_n => block_reg[0][27].ACLR
reset_n => block_reg[0][28].ACLR
reset_n => block_reg[0][29].ACLR
reset_n => block_reg[0][30].ACLR
reset_n => block_reg[0][31].ACLR
reset_n => md5_core_ctrl_reg~6.DATAIN
init => init_state.DATAB
next => init_round.DATAB
next => block_we.DATAB
next => round_ctr_rst.DATAB
next => Selector0.IN2
next => Selector2.IN2
next => md5_core_ctrl_we.DATAB
next => Selector1.IN1
ready <= ready_reg.DB_MAX_OUTPUT_PORT_TYPE
block[0] => block_reg[15][0].DATAIN
block[1] => block_reg[15][1].DATAIN
block[2] => block_reg[15][2].DATAIN
block[3] => block_reg[15][3].DATAIN
block[4] => block_reg[15][4].DATAIN
block[5] => block_reg[15][5].DATAIN
block[6] => block_reg[15][6].DATAIN
block[7] => block_reg[15][7].DATAIN
block[8] => block_reg[15][8].DATAIN
block[9] => block_reg[15][9].DATAIN
block[10] => block_reg[15][10].DATAIN
block[11] => block_reg[15][11].DATAIN
block[12] => block_reg[15][12].DATAIN
block[13] => block_reg[15][13].DATAIN
block[14] => block_reg[15][14].DATAIN
block[15] => block_reg[15][15].DATAIN
block[16] => block_reg[15][16].DATAIN
block[17] => block_reg[15][17].DATAIN
block[18] => block_reg[15][18].DATAIN
block[19] => block_reg[15][19].DATAIN
block[20] => block_reg[15][20].DATAIN
block[21] => block_reg[15][21].DATAIN
block[22] => block_reg[15][22].DATAIN
block[23] => block_reg[15][23].DATAIN
block[24] => block_reg[15][24].DATAIN
block[25] => block_reg[15][25].DATAIN
block[26] => block_reg[15][26].DATAIN
block[27] => block_reg[15][27].DATAIN
block[28] => block_reg[15][28].DATAIN
block[29] => block_reg[15][29].DATAIN
block[30] => block_reg[15][30].DATAIN
block[31] => block_reg[15][31].DATAIN
block[32] => block_reg[14][0].DATAIN
block[33] => block_reg[14][1].DATAIN
block[34] => block_reg[14][2].DATAIN
block[35] => block_reg[14][3].DATAIN
block[36] => block_reg[14][4].DATAIN
block[37] => block_reg[14][5].DATAIN
block[38] => block_reg[14][6].DATAIN
block[39] => block_reg[14][7].DATAIN
block[40] => block_reg[14][8].DATAIN
block[41] => block_reg[14][9].DATAIN
block[42] => block_reg[14][10].DATAIN
block[43] => block_reg[14][11].DATAIN
block[44] => block_reg[14][12].DATAIN
block[45] => block_reg[14][13].DATAIN
block[46] => block_reg[14][14].DATAIN
block[47] => block_reg[14][15].DATAIN
block[48] => block_reg[14][16].DATAIN
block[49] => block_reg[14][17].DATAIN
block[50] => block_reg[14][18].DATAIN
block[51] => block_reg[14][19].DATAIN
block[52] => block_reg[14][20].DATAIN
block[53] => block_reg[14][21].DATAIN
block[54] => block_reg[14][22].DATAIN
block[55] => block_reg[14][23].DATAIN
block[56] => block_reg[14][24].DATAIN
block[57] => block_reg[14][25].DATAIN
block[58] => block_reg[14][26].DATAIN
block[59] => block_reg[14][27].DATAIN
block[60] => block_reg[14][28].DATAIN
block[61] => block_reg[14][29].DATAIN
block[62] => block_reg[14][30].DATAIN
block[63] => block_reg[14][31].DATAIN
block[64] => block_reg[13][0].DATAIN
block[65] => block_reg[13][1].DATAIN
block[66] => block_reg[13][2].DATAIN
block[67] => block_reg[13][3].DATAIN
block[68] => block_reg[13][4].DATAIN
block[69] => block_reg[13][5].DATAIN
block[70] => block_reg[13][6].DATAIN
block[71] => block_reg[13][7].DATAIN
block[72] => block_reg[13][8].DATAIN
block[73] => block_reg[13][9].DATAIN
block[74] => block_reg[13][10].DATAIN
block[75] => block_reg[13][11].DATAIN
block[76] => block_reg[13][12].DATAIN
block[77] => block_reg[13][13].DATAIN
block[78] => block_reg[13][14].DATAIN
block[79] => block_reg[13][15].DATAIN
block[80] => block_reg[13][16].DATAIN
block[81] => block_reg[13][17].DATAIN
block[82] => block_reg[13][18].DATAIN
block[83] => block_reg[13][19].DATAIN
block[84] => block_reg[13][20].DATAIN
block[85] => block_reg[13][21].DATAIN
block[86] => block_reg[13][22].DATAIN
block[87] => block_reg[13][23].DATAIN
block[88] => block_reg[13][24].DATAIN
block[89] => block_reg[13][25].DATAIN
block[90] => block_reg[13][26].DATAIN
block[91] => block_reg[13][27].DATAIN
block[92] => block_reg[13][28].DATAIN
block[93] => block_reg[13][29].DATAIN
block[94] => block_reg[13][30].DATAIN
block[95] => block_reg[13][31].DATAIN
block[96] => block_reg[12][0].DATAIN
block[97] => block_reg[12][1].DATAIN
block[98] => block_reg[12][2].DATAIN
block[99] => block_reg[12][3].DATAIN
block[100] => block_reg[12][4].DATAIN
block[101] => block_reg[12][5].DATAIN
block[102] => block_reg[12][6].DATAIN
block[103] => block_reg[12][7].DATAIN
block[104] => block_reg[12][8].DATAIN
block[105] => block_reg[12][9].DATAIN
block[106] => block_reg[12][10].DATAIN
block[107] => block_reg[12][11].DATAIN
block[108] => block_reg[12][12].DATAIN
block[109] => block_reg[12][13].DATAIN
block[110] => block_reg[12][14].DATAIN
block[111] => block_reg[12][15].DATAIN
block[112] => block_reg[12][16].DATAIN
block[113] => block_reg[12][17].DATAIN
block[114] => block_reg[12][18].DATAIN
block[115] => block_reg[12][19].DATAIN
block[116] => block_reg[12][20].DATAIN
block[117] => block_reg[12][21].DATAIN
block[118] => block_reg[12][22].DATAIN
block[119] => block_reg[12][23].DATAIN
block[120] => block_reg[12][24].DATAIN
block[121] => block_reg[12][25].DATAIN
block[122] => block_reg[12][26].DATAIN
block[123] => block_reg[12][27].DATAIN
block[124] => block_reg[12][28].DATAIN
block[125] => block_reg[12][29].DATAIN
block[126] => block_reg[12][30].DATAIN
block[127] => block_reg[12][31].DATAIN
block[128] => block_reg[11][0].DATAIN
block[129] => block_reg[11][1].DATAIN
block[130] => block_reg[11][2].DATAIN
block[131] => block_reg[11][3].DATAIN
block[132] => block_reg[11][4].DATAIN
block[133] => block_reg[11][5].DATAIN
block[134] => block_reg[11][6].DATAIN
block[135] => block_reg[11][7].DATAIN
block[136] => block_reg[11][8].DATAIN
block[137] => block_reg[11][9].DATAIN
block[138] => block_reg[11][10].DATAIN
block[139] => block_reg[11][11].DATAIN
block[140] => block_reg[11][12].DATAIN
block[141] => block_reg[11][13].DATAIN
block[142] => block_reg[11][14].DATAIN
block[143] => block_reg[11][15].DATAIN
block[144] => block_reg[11][16].DATAIN
block[145] => block_reg[11][17].DATAIN
block[146] => block_reg[11][18].DATAIN
block[147] => block_reg[11][19].DATAIN
block[148] => block_reg[11][20].DATAIN
block[149] => block_reg[11][21].DATAIN
block[150] => block_reg[11][22].DATAIN
block[151] => block_reg[11][23].DATAIN
block[152] => block_reg[11][24].DATAIN
block[153] => block_reg[11][25].DATAIN
block[154] => block_reg[11][26].DATAIN
block[155] => block_reg[11][27].DATAIN
block[156] => block_reg[11][28].DATAIN
block[157] => block_reg[11][29].DATAIN
block[158] => block_reg[11][30].DATAIN
block[159] => block_reg[11][31].DATAIN
block[160] => block_reg[10][0].DATAIN
block[161] => block_reg[10][1].DATAIN
block[162] => block_reg[10][2].DATAIN
block[163] => block_reg[10][3].DATAIN
block[164] => block_reg[10][4].DATAIN
block[165] => block_reg[10][5].DATAIN
block[166] => block_reg[10][6].DATAIN
block[167] => block_reg[10][7].DATAIN
block[168] => block_reg[10][8].DATAIN
block[169] => block_reg[10][9].DATAIN
block[170] => block_reg[10][10].DATAIN
block[171] => block_reg[10][11].DATAIN
block[172] => block_reg[10][12].DATAIN
block[173] => block_reg[10][13].DATAIN
block[174] => block_reg[10][14].DATAIN
block[175] => block_reg[10][15].DATAIN
block[176] => block_reg[10][16].DATAIN
block[177] => block_reg[10][17].DATAIN
block[178] => block_reg[10][18].DATAIN
block[179] => block_reg[10][19].DATAIN
block[180] => block_reg[10][20].DATAIN
block[181] => block_reg[10][21].DATAIN
block[182] => block_reg[10][22].DATAIN
block[183] => block_reg[10][23].DATAIN
block[184] => block_reg[10][24].DATAIN
block[185] => block_reg[10][25].DATAIN
block[186] => block_reg[10][26].DATAIN
block[187] => block_reg[10][27].DATAIN
block[188] => block_reg[10][28].DATAIN
block[189] => block_reg[10][29].DATAIN
block[190] => block_reg[10][30].DATAIN
block[191] => block_reg[10][31].DATAIN
block[192] => block_reg[9][0].DATAIN
block[193] => block_reg[9][1].DATAIN
block[194] => block_reg[9][2].DATAIN
block[195] => block_reg[9][3].DATAIN
block[196] => block_reg[9][4].DATAIN
block[197] => block_reg[9][5].DATAIN
block[198] => block_reg[9][6].DATAIN
block[199] => block_reg[9][7].DATAIN
block[200] => block_reg[9][8].DATAIN
block[201] => block_reg[9][9].DATAIN
block[202] => block_reg[9][10].DATAIN
block[203] => block_reg[9][11].DATAIN
block[204] => block_reg[9][12].DATAIN
block[205] => block_reg[9][13].DATAIN
block[206] => block_reg[9][14].DATAIN
block[207] => block_reg[9][15].DATAIN
block[208] => block_reg[9][16].DATAIN
block[209] => block_reg[9][17].DATAIN
block[210] => block_reg[9][18].DATAIN
block[211] => block_reg[9][19].DATAIN
block[212] => block_reg[9][20].DATAIN
block[213] => block_reg[9][21].DATAIN
block[214] => block_reg[9][22].DATAIN
block[215] => block_reg[9][23].DATAIN
block[216] => block_reg[9][24].DATAIN
block[217] => block_reg[9][25].DATAIN
block[218] => block_reg[9][26].DATAIN
block[219] => block_reg[9][27].DATAIN
block[220] => block_reg[9][28].DATAIN
block[221] => block_reg[9][29].DATAIN
block[222] => block_reg[9][30].DATAIN
block[223] => block_reg[9][31].DATAIN
block[224] => block_reg[8][0].DATAIN
block[225] => block_reg[8][1].DATAIN
block[226] => block_reg[8][2].DATAIN
block[227] => block_reg[8][3].DATAIN
block[228] => block_reg[8][4].DATAIN
block[229] => block_reg[8][5].DATAIN
block[230] => block_reg[8][6].DATAIN
block[231] => block_reg[8][7].DATAIN
block[232] => block_reg[8][8].DATAIN
block[233] => block_reg[8][9].DATAIN
block[234] => block_reg[8][10].DATAIN
block[235] => block_reg[8][11].DATAIN
block[236] => block_reg[8][12].DATAIN
block[237] => block_reg[8][13].DATAIN
block[238] => block_reg[8][14].DATAIN
block[239] => block_reg[8][15].DATAIN
block[240] => block_reg[8][16].DATAIN
block[241] => block_reg[8][17].DATAIN
block[242] => block_reg[8][18].DATAIN
block[243] => block_reg[8][19].DATAIN
block[244] => block_reg[8][20].DATAIN
block[245] => block_reg[8][21].DATAIN
block[246] => block_reg[8][22].DATAIN
block[247] => block_reg[8][23].DATAIN
block[248] => block_reg[8][24].DATAIN
block[249] => block_reg[8][25].DATAIN
block[250] => block_reg[8][26].DATAIN
block[251] => block_reg[8][27].DATAIN
block[252] => block_reg[8][28].DATAIN
block[253] => block_reg[8][29].DATAIN
block[254] => block_reg[8][30].DATAIN
block[255] => block_reg[8][31].DATAIN
block[256] => block_reg[7][0].DATAIN
block[257] => block_reg[7][1].DATAIN
block[258] => block_reg[7][2].DATAIN
block[259] => block_reg[7][3].DATAIN
block[260] => block_reg[7][4].DATAIN
block[261] => block_reg[7][5].DATAIN
block[262] => block_reg[7][6].DATAIN
block[263] => block_reg[7][7].DATAIN
block[264] => block_reg[7][8].DATAIN
block[265] => block_reg[7][9].DATAIN
block[266] => block_reg[7][10].DATAIN
block[267] => block_reg[7][11].DATAIN
block[268] => block_reg[7][12].DATAIN
block[269] => block_reg[7][13].DATAIN
block[270] => block_reg[7][14].DATAIN
block[271] => block_reg[7][15].DATAIN
block[272] => block_reg[7][16].DATAIN
block[273] => block_reg[7][17].DATAIN
block[274] => block_reg[7][18].DATAIN
block[275] => block_reg[7][19].DATAIN
block[276] => block_reg[7][20].DATAIN
block[277] => block_reg[7][21].DATAIN
block[278] => block_reg[7][22].DATAIN
block[279] => block_reg[7][23].DATAIN
block[280] => block_reg[7][24].DATAIN
block[281] => block_reg[7][25].DATAIN
block[282] => block_reg[7][26].DATAIN
block[283] => block_reg[7][27].DATAIN
block[284] => block_reg[7][28].DATAIN
block[285] => block_reg[7][29].DATAIN
block[286] => block_reg[7][30].DATAIN
block[287] => block_reg[7][31].DATAIN
block[288] => block_reg[6][0].DATAIN
block[289] => block_reg[6][1].DATAIN
block[290] => block_reg[6][2].DATAIN
block[291] => block_reg[6][3].DATAIN
block[292] => block_reg[6][4].DATAIN
block[293] => block_reg[6][5].DATAIN
block[294] => block_reg[6][6].DATAIN
block[295] => block_reg[6][7].DATAIN
block[296] => block_reg[6][8].DATAIN
block[297] => block_reg[6][9].DATAIN
block[298] => block_reg[6][10].DATAIN
block[299] => block_reg[6][11].DATAIN
block[300] => block_reg[6][12].DATAIN
block[301] => block_reg[6][13].DATAIN
block[302] => block_reg[6][14].DATAIN
block[303] => block_reg[6][15].DATAIN
block[304] => block_reg[6][16].DATAIN
block[305] => block_reg[6][17].DATAIN
block[306] => block_reg[6][18].DATAIN
block[307] => block_reg[6][19].DATAIN
block[308] => block_reg[6][20].DATAIN
block[309] => block_reg[6][21].DATAIN
block[310] => block_reg[6][22].DATAIN
block[311] => block_reg[6][23].DATAIN
block[312] => block_reg[6][24].DATAIN
block[313] => block_reg[6][25].DATAIN
block[314] => block_reg[6][26].DATAIN
block[315] => block_reg[6][27].DATAIN
block[316] => block_reg[6][28].DATAIN
block[317] => block_reg[6][29].DATAIN
block[318] => block_reg[6][30].DATAIN
block[319] => block_reg[6][31].DATAIN
block[320] => block_reg[5][0].DATAIN
block[321] => block_reg[5][1].DATAIN
block[322] => block_reg[5][2].DATAIN
block[323] => block_reg[5][3].DATAIN
block[324] => block_reg[5][4].DATAIN
block[325] => block_reg[5][5].DATAIN
block[326] => block_reg[5][6].DATAIN
block[327] => block_reg[5][7].DATAIN
block[328] => block_reg[5][8].DATAIN
block[329] => block_reg[5][9].DATAIN
block[330] => block_reg[5][10].DATAIN
block[331] => block_reg[5][11].DATAIN
block[332] => block_reg[5][12].DATAIN
block[333] => block_reg[5][13].DATAIN
block[334] => block_reg[5][14].DATAIN
block[335] => block_reg[5][15].DATAIN
block[336] => block_reg[5][16].DATAIN
block[337] => block_reg[5][17].DATAIN
block[338] => block_reg[5][18].DATAIN
block[339] => block_reg[5][19].DATAIN
block[340] => block_reg[5][20].DATAIN
block[341] => block_reg[5][21].DATAIN
block[342] => block_reg[5][22].DATAIN
block[343] => block_reg[5][23].DATAIN
block[344] => block_reg[5][24].DATAIN
block[345] => block_reg[5][25].DATAIN
block[346] => block_reg[5][26].DATAIN
block[347] => block_reg[5][27].DATAIN
block[348] => block_reg[5][28].DATAIN
block[349] => block_reg[5][29].DATAIN
block[350] => block_reg[5][30].DATAIN
block[351] => block_reg[5][31].DATAIN
block[352] => block_reg[4][0].DATAIN
block[353] => block_reg[4][1].DATAIN
block[354] => block_reg[4][2].DATAIN
block[355] => block_reg[4][3].DATAIN
block[356] => block_reg[4][4].DATAIN
block[357] => block_reg[4][5].DATAIN
block[358] => block_reg[4][6].DATAIN
block[359] => block_reg[4][7].DATAIN
block[360] => block_reg[4][8].DATAIN
block[361] => block_reg[4][9].DATAIN
block[362] => block_reg[4][10].DATAIN
block[363] => block_reg[4][11].DATAIN
block[364] => block_reg[4][12].DATAIN
block[365] => block_reg[4][13].DATAIN
block[366] => block_reg[4][14].DATAIN
block[367] => block_reg[4][15].DATAIN
block[368] => block_reg[4][16].DATAIN
block[369] => block_reg[4][17].DATAIN
block[370] => block_reg[4][18].DATAIN
block[371] => block_reg[4][19].DATAIN
block[372] => block_reg[4][20].DATAIN
block[373] => block_reg[4][21].DATAIN
block[374] => block_reg[4][22].DATAIN
block[375] => block_reg[4][23].DATAIN
block[376] => block_reg[4][24].DATAIN
block[377] => block_reg[4][25].DATAIN
block[378] => block_reg[4][26].DATAIN
block[379] => block_reg[4][27].DATAIN
block[380] => block_reg[4][28].DATAIN
block[381] => block_reg[4][29].DATAIN
block[382] => block_reg[4][30].DATAIN
block[383] => block_reg[4][31].DATAIN
block[384] => block_reg[3][0].DATAIN
block[385] => block_reg[3][1].DATAIN
block[386] => block_reg[3][2].DATAIN
block[387] => block_reg[3][3].DATAIN
block[388] => block_reg[3][4].DATAIN
block[389] => block_reg[3][5].DATAIN
block[390] => block_reg[3][6].DATAIN
block[391] => block_reg[3][7].DATAIN
block[392] => block_reg[3][8].DATAIN
block[393] => block_reg[3][9].DATAIN
block[394] => block_reg[3][10].DATAIN
block[395] => block_reg[3][11].DATAIN
block[396] => block_reg[3][12].DATAIN
block[397] => block_reg[3][13].DATAIN
block[398] => block_reg[3][14].DATAIN
block[399] => block_reg[3][15].DATAIN
block[400] => block_reg[3][16].DATAIN
block[401] => block_reg[3][17].DATAIN
block[402] => block_reg[3][18].DATAIN
block[403] => block_reg[3][19].DATAIN
block[404] => block_reg[3][20].DATAIN
block[405] => block_reg[3][21].DATAIN
block[406] => block_reg[3][22].DATAIN
block[407] => block_reg[3][23].DATAIN
block[408] => block_reg[3][24].DATAIN
block[409] => block_reg[3][25].DATAIN
block[410] => block_reg[3][26].DATAIN
block[411] => block_reg[3][27].DATAIN
block[412] => block_reg[3][28].DATAIN
block[413] => block_reg[3][29].DATAIN
block[414] => block_reg[3][30].DATAIN
block[415] => block_reg[3][31].DATAIN
block[416] => block_reg[2][0].DATAIN
block[417] => block_reg[2][1].DATAIN
block[418] => block_reg[2][2].DATAIN
block[419] => block_reg[2][3].DATAIN
block[420] => block_reg[2][4].DATAIN
block[421] => block_reg[2][5].DATAIN
block[422] => block_reg[2][6].DATAIN
block[423] => block_reg[2][7].DATAIN
block[424] => block_reg[2][8].DATAIN
block[425] => block_reg[2][9].DATAIN
block[426] => block_reg[2][10].DATAIN
block[427] => block_reg[2][11].DATAIN
block[428] => block_reg[2][12].DATAIN
block[429] => block_reg[2][13].DATAIN
block[430] => block_reg[2][14].DATAIN
block[431] => block_reg[2][15].DATAIN
block[432] => block_reg[2][16].DATAIN
block[433] => block_reg[2][17].DATAIN
block[434] => block_reg[2][18].DATAIN
block[435] => block_reg[2][19].DATAIN
block[436] => block_reg[2][20].DATAIN
block[437] => block_reg[2][21].DATAIN
block[438] => block_reg[2][22].DATAIN
block[439] => block_reg[2][23].DATAIN
block[440] => block_reg[2][24].DATAIN
block[441] => block_reg[2][25].DATAIN
block[442] => block_reg[2][26].DATAIN
block[443] => block_reg[2][27].DATAIN
block[444] => block_reg[2][28].DATAIN
block[445] => block_reg[2][29].DATAIN
block[446] => block_reg[2][30].DATAIN
block[447] => block_reg[2][31].DATAIN
block[448] => block_reg[1][0].DATAIN
block[449] => block_reg[1][1].DATAIN
block[450] => block_reg[1][2].DATAIN
block[451] => block_reg[1][3].DATAIN
block[452] => block_reg[1][4].DATAIN
block[453] => block_reg[1][5].DATAIN
block[454] => block_reg[1][6].DATAIN
block[455] => block_reg[1][7].DATAIN
block[456] => block_reg[1][8].DATAIN
block[457] => block_reg[1][9].DATAIN
block[458] => block_reg[1][10].DATAIN
block[459] => block_reg[1][11].DATAIN
block[460] => block_reg[1][12].DATAIN
block[461] => block_reg[1][13].DATAIN
block[462] => block_reg[1][14].DATAIN
block[463] => block_reg[1][15].DATAIN
block[464] => block_reg[1][16].DATAIN
block[465] => block_reg[1][17].DATAIN
block[466] => block_reg[1][18].DATAIN
block[467] => block_reg[1][19].DATAIN
block[468] => block_reg[1][20].DATAIN
block[469] => block_reg[1][21].DATAIN
block[470] => block_reg[1][22].DATAIN
block[471] => block_reg[1][23].DATAIN
block[472] => block_reg[1][24].DATAIN
block[473] => block_reg[1][25].DATAIN
block[474] => block_reg[1][26].DATAIN
block[475] => block_reg[1][27].DATAIN
block[476] => block_reg[1][28].DATAIN
block[477] => block_reg[1][29].DATAIN
block[478] => block_reg[1][30].DATAIN
block[479] => block_reg[1][31].DATAIN
block[480] => block_reg[0][0].DATAIN
block[481] => block_reg[0][1].DATAIN
block[482] => block_reg[0][2].DATAIN
block[483] => block_reg[0][3].DATAIN
block[484] => block_reg[0][4].DATAIN
block[485] => block_reg[0][5].DATAIN
block[486] => block_reg[0][6].DATAIN
block[487] => block_reg[0][7].DATAIN
block[488] => block_reg[0][8].DATAIN
block[489] => block_reg[0][9].DATAIN
block[490] => block_reg[0][10].DATAIN
block[491] => block_reg[0][11].DATAIN
block[492] => block_reg[0][12].DATAIN
block[493] => block_reg[0][13].DATAIN
block[494] => block_reg[0][14].DATAIN
block[495] => block_reg[0][15].DATAIN
block[496] => block_reg[0][16].DATAIN
block[497] => block_reg[0][17].DATAIN
block[498] => block_reg[0][18].DATAIN
block[499] => block_reg[0][19].DATAIN
block[500] => block_reg[0][20].DATAIN
block[501] => block_reg[0][21].DATAIN
block[502] => block_reg[0][22].DATAIN
block[503] => block_reg[0][23].DATAIN
block[504] => block_reg[0][24].DATAIN
block[505] => block_reg[0][25].DATAIN
block[506] => block_reg[0][26].DATAIN
block[507] => block_reg[0][27].DATAIN
block[508] => block_reg[0][28].DATAIN
block[509] => block_reg[0][29].DATAIN
block[510] => block_reg[0][30].DATAIN
block[511] => block_reg[0][31].DATAIN
digest[0] <= h3_reg[24].DB_MAX_OUTPUT_PORT_TYPE
digest[1] <= h3_reg[25].DB_MAX_OUTPUT_PORT_TYPE
digest[2] <= h3_reg[26].DB_MAX_OUTPUT_PORT_TYPE
digest[3] <= h3_reg[27].DB_MAX_OUTPUT_PORT_TYPE
digest[4] <= h3_reg[28].DB_MAX_OUTPUT_PORT_TYPE
digest[5] <= h3_reg[29].DB_MAX_OUTPUT_PORT_TYPE
digest[6] <= h3_reg[30].DB_MAX_OUTPUT_PORT_TYPE
digest[7] <= h3_reg[31].DB_MAX_OUTPUT_PORT_TYPE
digest[8] <= h3_reg[16].DB_MAX_OUTPUT_PORT_TYPE
digest[9] <= h3_reg[17].DB_MAX_OUTPUT_PORT_TYPE
digest[10] <= h3_reg[18].DB_MAX_OUTPUT_PORT_TYPE
digest[11] <= h3_reg[19].DB_MAX_OUTPUT_PORT_TYPE
digest[12] <= h3_reg[20].DB_MAX_OUTPUT_PORT_TYPE
digest[13] <= h3_reg[21].DB_MAX_OUTPUT_PORT_TYPE
digest[14] <= h3_reg[22].DB_MAX_OUTPUT_PORT_TYPE
digest[15] <= h3_reg[23].DB_MAX_OUTPUT_PORT_TYPE
digest[16] <= h3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
digest[17] <= h3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
digest[18] <= h3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
digest[19] <= h3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
digest[20] <= h3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
digest[21] <= h3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
digest[22] <= h3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
digest[23] <= h3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
digest[24] <= h3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
digest[25] <= h3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
digest[26] <= h3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
digest[27] <= h3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
digest[28] <= h3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
digest[29] <= h3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
digest[30] <= h3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
digest[31] <= h3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
digest[32] <= h2_reg[24].DB_MAX_OUTPUT_PORT_TYPE
digest[33] <= h2_reg[25].DB_MAX_OUTPUT_PORT_TYPE
digest[34] <= h2_reg[26].DB_MAX_OUTPUT_PORT_TYPE
digest[35] <= h2_reg[27].DB_MAX_OUTPUT_PORT_TYPE
digest[36] <= h2_reg[28].DB_MAX_OUTPUT_PORT_TYPE
digest[37] <= h2_reg[29].DB_MAX_OUTPUT_PORT_TYPE
digest[38] <= h2_reg[30].DB_MAX_OUTPUT_PORT_TYPE
digest[39] <= h2_reg[31].DB_MAX_OUTPUT_PORT_TYPE
digest[40] <= h2_reg[16].DB_MAX_OUTPUT_PORT_TYPE
digest[41] <= h2_reg[17].DB_MAX_OUTPUT_PORT_TYPE
digest[42] <= h2_reg[18].DB_MAX_OUTPUT_PORT_TYPE
digest[43] <= h2_reg[19].DB_MAX_OUTPUT_PORT_TYPE
digest[44] <= h2_reg[20].DB_MAX_OUTPUT_PORT_TYPE
digest[45] <= h2_reg[21].DB_MAX_OUTPUT_PORT_TYPE
digest[46] <= h2_reg[22].DB_MAX_OUTPUT_PORT_TYPE
digest[47] <= h2_reg[23].DB_MAX_OUTPUT_PORT_TYPE
digest[48] <= h2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
digest[49] <= h2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
digest[50] <= h2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
digest[51] <= h2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
digest[52] <= h2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
digest[53] <= h2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
digest[54] <= h2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
digest[55] <= h2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
digest[56] <= h2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
digest[57] <= h2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
digest[58] <= h2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
digest[59] <= h2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
digest[60] <= h2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
digest[61] <= h2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
digest[62] <= h2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
digest[63] <= h2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
digest[64] <= h1_reg[24].DB_MAX_OUTPUT_PORT_TYPE
digest[65] <= h1_reg[25].DB_MAX_OUTPUT_PORT_TYPE
digest[66] <= h1_reg[26].DB_MAX_OUTPUT_PORT_TYPE
digest[67] <= h1_reg[27].DB_MAX_OUTPUT_PORT_TYPE
digest[68] <= h1_reg[28].DB_MAX_OUTPUT_PORT_TYPE
digest[69] <= h1_reg[29].DB_MAX_OUTPUT_PORT_TYPE
digest[70] <= h1_reg[30].DB_MAX_OUTPUT_PORT_TYPE
digest[71] <= h1_reg[31].DB_MAX_OUTPUT_PORT_TYPE
digest[72] <= h1_reg[16].DB_MAX_OUTPUT_PORT_TYPE
digest[73] <= h1_reg[17].DB_MAX_OUTPUT_PORT_TYPE
digest[74] <= h1_reg[18].DB_MAX_OUTPUT_PORT_TYPE
digest[75] <= h1_reg[19].DB_MAX_OUTPUT_PORT_TYPE
digest[76] <= h1_reg[20].DB_MAX_OUTPUT_PORT_TYPE
digest[77] <= h1_reg[21].DB_MAX_OUTPUT_PORT_TYPE
digest[78] <= h1_reg[22].DB_MAX_OUTPUT_PORT_TYPE
digest[79] <= h1_reg[23].DB_MAX_OUTPUT_PORT_TYPE
digest[80] <= h1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
digest[81] <= h1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
digest[82] <= h1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
digest[83] <= h1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
digest[84] <= h1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
digest[85] <= h1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
digest[86] <= h1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
digest[87] <= h1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
digest[88] <= h1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
digest[89] <= h1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
digest[90] <= h1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
digest[91] <= h1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
digest[92] <= h1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
digest[93] <= h1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
digest[94] <= h1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
digest[95] <= h1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
digest[96] <= h0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
digest[97] <= h0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
digest[98] <= h0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
digest[99] <= h0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
digest[100] <= h0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
digest[101] <= h0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
digest[102] <= h0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
digest[103] <= h0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
digest[104] <= h0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
digest[105] <= h0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
digest[106] <= h0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
digest[107] <= h0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
digest[108] <= h0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
digest[109] <= h0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
digest[110] <= h0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
digest[111] <= h0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
digest[112] <= h0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
digest[113] <= h0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
digest[114] <= h0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
digest[115] <= h0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
digest[116] <= h0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
digest[117] <= h0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
digest[118] <= h0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
digest[119] <= h0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
digest[120] <= h0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
digest[121] <= h0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
digest[122] <= h0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
digest[123] <= h0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
digest[124] <= h0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
digest[125] <= h0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
digest[126] <= h0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
digest[127] <= h0_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_pwm:\neo430_pwm_inst_true:neo430_pwm_inst
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => data_o[8]~reg0.CLK
clk_i => data_o[9]~reg0.CLK
clk_i => data_o[10]~reg0.CLK
clk_i => data_o[11]~reg0.CLK
clk_i => data_o[12]~reg0.CLK
clk_i => data_o[13]~reg0.CLK
clk_i => data_o[14]~reg0.CLK
clk_i => data_o[15]~reg0.CLK
clk_i => pwm_out[0].CLK
clk_i => pwm_out[1].CLK
clk_i => pwm_out[2].CLK
clk_i => pwm_out[3].CLK
clk_i => pwm_cnt[0].CLK
clk_i => pwm_cnt[1].CLK
clk_i => pwm_cnt[2].CLK
clk_i => pwm_cnt[3].CLK
clk_i => pwm_cnt[4].CLK
clk_i => pwm_cnt[5].CLK
clk_i => pwm_cnt[6].CLK
clk_i => pwm_cnt[7].CLK
clk_i => pwm_ch[3][0].CLK
clk_i => pwm_ch[3][1].CLK
clk_i => pwm_ch[3][2].CLK
clk_i => pwm_ch[3][3].CLK
clk_i => pwm_ch[3][4].CLK
clk_i => pwm_ch[3][5].CLK
clk_i => pwm_ch[3][6].CLK
clk_i => pwm_ch[3][7].CLK
clk_i => pwm_ch[2][0].CLK
clk_i => pwm_ch[2][1].CLK
clk_i => pwm_ch[2][2].CLK
clk_i => pwm_ch[2][3].CLK
clk_i => pwm_ch[2][4].CLK
clk_i => pwm_ch[2][5].CLK
clk_i => pwm_ch[2][6].CLK
clk_i => pwm_ch[2][7].CLK
clk_i => pwm_ch[1][0].CLK
clk_i => pwm_ch[1][1].CLK
clk_i => pwm_ch[1][2].CLK
clk_i => pwm_ch[1][3].CLK
clk_i => pwm_ch[1][4].CLK
clk_i => pwm_ch[1][5].CLK
clk_i => pwm_ch[1][6].CLK
clk_i => pwm_ch[1][7].CLK
clk_i => pwm_ch[0][0].CLK
clk_i => pwm_ch[0][1].CLK
clk_i => pwm_ch[0][2].CLK
clk_i => pwm_ch[0][3].CLK
clk_i => pwm_ch[0][4].CLK
clk_i => pwm_ch[0][5].CLK
clk_i => pwm_ch[0][6].CLK
clk_i => pwm_ch[0][7].CLK
clk_i => gpio_pwm.CLK
clk_i => size_sel.CLK
clk_i => prsc[0].CLK
clk_i => prsc[1].CLK
clk_i => prsc[2].CLK
clk_i => enable.CLK
rden_i => rd_access.IN1
wren_i => wren.IN1
addr_i[0] => ~NO_FANOUT~
addr_i[1] => Equal1.IN26
addr_i[1] => Equal2.IN26
addr_i[1] => Equal3.IN12
addr_i[2] => Equal1.IN25
addr_i[2] => Equal2.IN12
addr_i[2] => Equal3.IN26
addr_i[3] => Equal0.IN3
addr_i[4] => Equal0.IN2
addr_i[5] => Equal0.IN1
addr_i[6] => Equal0.IN0
addr_i[7] => ~NO_FANOUT~
addr_i[8] => ~NO_FANOUT~
addr_i[9] => ~NO_FANOUT~
addr_i[10] => ~NO_FANOUT~
addr_i[11] => ~NO_FANOUT~
addr_i[12] => ~NO_FANOUT~
addr_i[13] => ~NO_FANOUT~
addr_i[14] => ~NO_FANOUT~
addr_i[15] => ~NO_FANOUT~
data_i[0] => enable.DATAB
data_i[0] => pwm_ch.DATAB
data_i[0] => pwm_ch.DATAB
data_i[1] => prsc.DATAB
data_i[1] => pwm_ch.DATAB
data_i[1] => pwm_ch.DATAB
data_i[2] => prsc.DATAB
data_i[2] => pwm_ch.DATAB
data_i[2] => pwm_ch.DATAB
data_i[3] => prsc.DATAB
data_i[3] => pwm_ch.DATAB
data_i[3] => pwm_ch.DATAB
data_i[4] => gpio_pwm.DATAB
data_i[4] => pwm_ch.DATAB
data_i[4] => pwm_ch.DATAB
data_i[5] => size_sel.DATAB
data_i[5] => pwm_ch.DATAB
data_i[5] => pwm_ch.DATAB
data_i[6] => pwm_ch.DATAB
data_i[6] => pwm_ch.DATAB
data_i[7] => pwm_ch.DATAB
data_i[7] => pwm_ch.DATAB
data_i[8] => pwm_ch.DATAB
data_i[8] => pwm_ch.DATAB
data_i[9] => pwm_ch.DATAB
data_i[9] => pwm_ch.DATAB
data_i[10] => pwm_ch.DATAB
data_i[10] => pwm_ch.DATAB
data_i[11] => pwm_ch.DATAB
data_i[11] => pwm_ch.DATAB
data_i[12] => pwm_ch.DATAB
data_i[12] => pwm_ch.DATAB
data_i[13] => pwm_ch.DATAB
data_i[13] => pwm_ch.DATAB
data_i[14] => pwm_ch.DATAB
data_i[14] => pwm_ch.DATAB
data_i[15] => pwm_ch.DATAB
data_i[15] => pwm_ch.DATAB
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkgen_en_o <= enable.DB_MAX_OUTPUT_PORT_TYPE
clkgen_i[0] => Mux0.IN7
clkgen_i[1] => Mux0.IN6
clkgen_i[2] => Mux0.IN5
clkgen_i[3] => Mux0.IN4
clkgen_i[4] => Mux0.IN3
clkgen_i[5] => Mux0.IN2
clkgen_i[6] => Mux0.IN1
clkgen_i[7] => Mux0.IN0
gpio_pwm_o <= gpio_pwm_o.DB_MAX_OUTPUT_PORT_TYPE
pwm_o[0] <= pwm_out[0].DB_MAX_OUTPUT_PORT_TYPE
pwm_o[1] <= pwm_out[1].DB_MAX_OUTPUT_PORT_TYPE
pwm_o[2] <= pwm_out[2].DB_MAX_OUTPUT_PORT_TYPE
pwm_o[3] <= pwm_o.DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_twi:\neo430_twi_inst_true:neo430_twi_inst
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => data_o[8]~reg0.CLK
clk_i => data_o[9]~reg0.CLK
clk_i => data_o[10]~reg0.CLK
clk_i => data_o[11]~reg0.CLK
clk_i => data_o[12]~reg0.CLK
clk_i => data_o[13]~reg0.CLK
clk_i => data_o[14]~reg0.CLK
clk_i => data_o[15]~reg0.CLK
clk_i => twi_scl_o.CLK
clk_i => twi_sda_o.CLK
clk_i => twi_rtx_sreg[0].CLK
clk_i => twi_rtx_sreg[1].CLK
clk_i => twi_rtx_sreg[2].CLK
clk_i => twi_rtx_sreg[3].CLK
clk_i => twi_rtx_sreg[4].CLK
clk_i => twi_rtx_sreg[5].CLK
clk_i => twi_rtx_sreg[6].CLK
clk_i => twi_rtx_sreg[7].CLK
clk_i => twi_rtx_sreg[8].CLK
clk_i => twi_bitcnt[0].CLK
clk_i => twi_bitcnt[1].CLK
clk_i => twi_bitcnt[2].CLK
clk_i => twi_bitcnt[3].CLK
clk_i => arbiter[0].CLK
clk_i => arbiter[1].CLK
clk_i => arbiter[2].CLK
clk_i => twi_irq_o~reg0.CLK
clk_i => twi_scl_i_ff1.CLK
clk_i => twi_scl_i_ff0.CLK
clk_i => twi_sda_i_ff1.CLK
clk_i => twi_sda_i_ff0.CLK
clk_i => twi_phase_gen[0].CLK
clk_i => twi_phase_gen[1].CLK
clk_i => twi_phase_gen[2].CLK
clk_i => twi_phase_gen[3].CLK
clk_i => ctrl[0].CLK
clk_i => ctrl[4].CLK
clk_i => ctrl[5].CLK
clk_i => ctrl[6].CLK
clk_i => ctrl[7].CLK
clk_i => ctrl[8].CLK
rden_i => rd_en.IN1
wren_i => wr_en.IN1
addr_i[0] => ~NO_FANOUT~
addr_i[1] => Equal2.IN13
addr_i[1] => Equal4.IN27
addr_i[2] => Equal0.IN4
addr_i[3] => Equal0.IN2
addr_i[4] => Equal0.IN3
addr_i[5] => Equal0.IN1
addr_i[6] => Equal0.IN0
addr_i[7] => ~NO_FANOUT~
addr_i[8] => ~NO_FANOUT~
addr_i[9] => ~NO_FANOUT~
addr_i[10] => ~NO_FANOUT~
addr_i[11] => ~NO_FANOUT~
addr_i[12] => ~NO_FANOUT~
addr_i[13] => ~NO_FANOUT~
addr_i[14] => ~NO_FANOUT~
addr_i[15] => ~NO_FANOUT~
data_i[0] => ctrl.DATAB
data_i[0] => twi_rtx_sreg.DATAB
data_i[1] => arbiter.OUTPUTSELECT
data_i[1] => arbiter.OUTPUTSELECT
data_i[1] => twi_rtx_sreg.DATAB
data_i[2] => arbiter.OUTPUTSELECT
data_i[2] => arbiter.OUTPUTSELECT
data_i[2] => twi_rtx_sreg.DATAB
data_i[3] => twi_rtx_sreg.DATAB
data_i[4] => ctrl.DATAB
data_i[4] => twi_rtx_sreg.DATAB
data_i[5] => ctrl.DATAB
data_i[5] => twi_rtx_sreg.DATAB
data_i[6] => ctrl.DATAB
data_i[6] => twi_rtx_sreg.DATAB
data_i[7] => ctrl.DATAB
data_i[7] => twi_rtx_sreg.DATAB
data_i[8] => ctrl.DATAB
data_i[9] => ~NO_FANOUT~
data_i[10] => ~NO_FANOUT~
data_i[11] => ~NO_FANOUT~
data_i[12] => ~NO_FANOUT~
data_i[13] => ~NO_FANOUT~
data_i[14] => ~NO_FANOUT~
data_i[15] => ~NO_FANOUT~
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkgen_en_o <= ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
clkgen_i[0] => Mux0.IN7
clkgen_i[1] => Mux0.IN6
clkgen_i[2] => Mux0.IN5
clkgen_i[3] => Mux0.IN4
clkgen_i[4] => Mux0.IN3
clkgen_i[5] => Mux0.IN2
clkgen_i[6] => Mux0.IN1
clkgen_i[7] => Mux0.IN0
twi_sda_io <> twi_sda_io
twi_scl_io <> twi_scl_io
twi_irq_o <= twi_irq_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => data_o[8]~reg0.CLK
clk_i => data_o[9]~reg0.CLK
clk_i => data_o[10]~reg0.CLK
clk_i => data_o[11]~reg0.CLK
clk_i => data_o[12]~reg0.CLK
clk_i => data_o[13]~reg0.CLK
clk_i => data_o[14]~reg0.CLK
clk_i => data_o[15]~reg0.CLK
clk_i => irq_src_reg[0].CLK
clk_i => irq_src_reg[1].CLK
clk_i => irq_src_reg[2].CLK
clk_i => state.CLK
clk_i => cpu_irq_o~reg0.CLK
clk_i => irq_buf[0].CLK
clk_i => irq_buf[1].CLK
clk_i => irq_buf[2].CLK
clk_i => irq_buf[3].CLK
clk_i => irq_buf[4].CLK
clk_i => irq_buf[5].CLK
clk_i => irq_buf[6].CLK
clk_i => irq_buf[7].CLK
clk_i => ext_ack_o[0]~reg0.CLK
clk_i => ext_ack_o[1]~reg0.CLK
clk_i => ext_ack_o[2]~reg0.CLK
clk_i => ext_ack_o[3]~reg0.CLK
clk_i => ext_ack_o[4]~reg0.CLK
clk_i => ext_ack_o[5]~reg0.CLK
clk_i => ext_ack_o[6]~reg0.CLK
clk_i => ext_ack_o[7]~reg0.CLK
clk_i => irq_raw[0].CLK
clk_i => irq_raw[1].CLK
clk_i => irq_raw[2].CLK
clk_i => irq_raw[3].CLK
clk_i => irq_raw[4].CLK
clk_i => irq_raw[5].CLK
clk_i => irq_raw[6].CLK
clk_i => irq_raw[7].CLK
clk_i => irq_sync[0].CLK
clk_i => irq_sync[1].CLK
clk_i => irq_sync[2].CLK
clk_i => irq_sync[3].CLK
clk_i => irq_sync[4].CLK
clk_i => irq_sync[5].CLK
clk_i => irq_sync[6].CLK
clk_i => irq_sync[7].CLK
clk_i => irq_enable[0].CLK
clk_i => irq_enable[1].CLK
clk_i => irq_enable[2].CLK
clk_i => irq_enable[3].CLK
clk_i => irq_enable[4].CLK
clk_i => irq_enable[5].CLK
clk_i => irq_enable[6].CLK
clk_i => irq_enable[7].CLK
clk_i => enable.CLK
clk_i => irq_sel[0].CLK
clk_i => irq_sel[1].CLK
clk_i => irq_sel[2].CLK
clk_i => ack_trig.CLK
clk_i => sw_trig.CLK
rden_i => rden.IN1
wren_i => wren.IN1
addr_i[0] => ~NO_FANOUT~
addr_i[1] => Equal0.IN5
addr_i[2] => Equal0.IN4
addr_i[3] => Equal0.IN3
addr_i[4] => Equal0.IN0
addr_i[5] => Equal0.IN2
addr_i[6] => Equal0.IN1
addr_i[7] => ~NO_FANOUT~
addr_i[8] => ~NO_FANOUT~
addr_i[9] => ~NO_FANOUT~
addr_i[10] => ~NO_FANOUT~
addr_i[11] => ~NO_FANOUT~
addr_i[12] => ~NO_FANOUT~
addr_i[13] => ~NO_FANOUT~
addr_i[14] => ~NO_FANOUT~
addr_i[15] => ~NO_FANOUT~
data_i[0] => irq_sel[0].DATAIN
data_i[1] => irq_sel[1].DATAIN
data_i[2] => irq_sel[2].DATAIN
data_i[3] => enable.DATAIN
data_i[4] => sw_trig.DATAB
data_i[5] => ack_trig.DATAB
data_i[6] => ~NO_FANOUT~
data_i[7] => ~NO_FANOUT~
data_i[8] => irq_enable[0].DATAIN
data_i[9] => irq_enable[1].DATAIN
data_i[10] => irq_enable[2].DATAIN
data_i[11] => irq_enable[3].DATAIN
data_i[12] => irq_enable[4].DATAIN
data_i[13] => irq_enable[5].DATAIN
data_i[14] => irq_enable[6].DATAIN
data_i[15] => irq_enable[7].DATAIN
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_irq_o <= cpu_irq_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_irq_i[0] => irq_sync[0].DATAIN
ext_irq_i[1] => irq_sync[1].DATAIN
ext_irq_i[2] => irq_sync[2].DATAIN
ext_irq_i[3] => irq_sync[3].DATAIN
ext_irq_i[4] => irq_sync[4].DATAIN
ext_irq_i[5] => irq_sync[5].DATAIN
ext_irq_i[6] => irq_sync[6].DATAIN
ext_irq_i[7] => irq_sync[7].DATAIN
ext_ack_o[0] <= ext_ack_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ack_o[1] <= ext_ack_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ack_o[2] <= ext_ack_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ack_o[3] <= ext_ack_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ack_o[4] <= ext_ack_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ack_o[5] <= ext_ack_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ack_o[6] <= ext_ack_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ack_o[7] <= ext_ack_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_freq_gen:\neo430_freq_gen_inst_true:neo430_freq_gen_inst
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => data_o[8]~reg0.CLK
clk_i => data_o[9]~reg0.CLK
clk_i => data_o[10]~reg0.CLK
clk_i => data_o[11]~reg0.CLK
clk_i => data_o[12]~reg0.CLK
clk_i => data_o[13]~reg0.CLK
clk_i => data_o[14]~reg0.CLK
clk_i => data_o[15]~reg0.CLK
clk_i => freq_gen_o[0]~reg0.CLK
clk_i => freq_gen_o[1]~reg0.CLK
clk_i => freq_gen_o[2]~reg0.CLK
clk_i => nco_phase_accu[2][0].CLK
clk_i => nco_phase_accu[2][1].CLK
clk_i => nco_phase_accu[2][2].CLK
clk_i => nco_phase_accu[2][3].CLK
clk_i => nco_phase_accu[2][4].CLK
clk_i => nco_phase_accu[2][5].CLK
clk_i => nco_phase_accu[2][6].CLK
clk_i => nco_phase_accu[2][7].CLK
clk_i => nco_phase_accu[2][8].CLK
clk_i => nco_phase_accu[2][9].CLK
clk_i => nco_phase_accu[2][10].CLK
clk_i => nco_phase_accu[2][11].CLK
clk_i => nco_phase_accu[2][12].CLK
clk_i => nco_phase_accu[2][13].CLK
clk_i => nco_phase_accu[2][14].CLK
clk_i => nco_phase_accu[2][15].CLK
clk_i => nco_phase_accu[2][16].CLK
clk_i => nco_phase_accu[1][0].CLK
clk_i => nco_phase_accu[1][1].CLK
clk_i => nco_phase_accu[1][2].CLK
clk_i => nco_phase_accu[1][3].CLK
clk_i => nco_phase_accu[1][4].CLK
clk_i => nco_phase_accu[1][5].CLK
clk_i => nco_phase_accu[1][6].CLK
clk_i => nco_phase_accu[1][7].CLK
clk_i => nco_phase_accu[1][8].CLK
clk_i => nco_phase_accu[1][9].CLK
clk_i => nco_phase_accu[1][10].CLK
clk_i => nco_phase_accu[1][11].CLK
clk_i => nco_phase_accu[1][12].CLK
clk_i => nco_phase_accu[1][13].CLK
clk_i => nco_phase_accu[1][14].CLK
clk_i => nco_phase_accu[1][15].CLK
clk_i => nco_phase_accu[1][16].CLK
clk_i => nco_phase_accu[0][0].CLK
clk_i => nco_phase_accu[0][1].CLK
clk_i => nco_phase_accu[0][2].CLK
clk_i => nco_phase_accu[0][3].CLK
clk_i => nco_phase_accu[0][4].CLK
clk_i => nco_phase_accu[0][5].CLK
clk_i => nco_phase_accu[0][6].CLK
clk_i => nco_phase_accu[0][7].CLK
clk_i => nco_phase_accu[0][8].CLK
clk_i => nco_phase_accu[0][9].CLK
clk_i => nco_phase_accu[0][10].CLK
clk_i => nco_phase_accu[0][11].CLK
clk_i => nco_phase_accu[0][12].CLK
clk_i => nco_phase_accu[0][13].CLK
clk_i => nco_phase_accu[0][14].CLK
clk_i => nco_phase_accu[0][15].CLK
clk_i => nco_phase_accu[0][16].CLK
clk_i => nco_prsc_tick[0].CLK
clk_i => nco_prsc_tick[1].CLK
clk_i => nco_prsc_tick[2].CLK
clk_i => clkgen_en_o~reg0.CLK
clk_i => tuning_word[2][0].CLK
clk_i => tuning_word[2][1].CLK
clk_i => tuning_word[2][2].CLK
clk_i => tuning_word[2][3].CLK
clk_i => tuning_word[2][4].CLK
clk_i => tuning_word[2][5].CLK
clk_i => tuning_word[2][6].CLK
clk_i => tuning_word[2][7].CLK
clk_i => tuning_word[2][8].CLK
clk_i => tuning_word[2][9].CLK
clk_i => tuning_word[2][10].CLK
clk_i => tuning_word[2][11].CLK
clk_i => tuning_word[2][12].CLK
clk_i => tuning_word[2][13].CLK
clk_i => tuning_word[2][14].CLK
clk_i => tuning_word[2][15].CLK
clk_i => tuning_word[1][0].CLK
clk_i => tuning_word[1][1].CLK
clk_i => tuning_word[1][2].CLK
clk_i => tuning_word[1][3].CLK
clk_i => tuning_word[1][4].CLK
clk_i => tuning_word[1][5].CLK
clk_i => tuning_word[1][6].CLK
clk_i => tuning_word[1][7].CLK
clk_i => tuning_word[1][8].CLK
clk_i => tuning_word[1][9].CLK
clk_i => tuning_word[1][10].CLK
clk_i => tuning_word[1][11].CLK
clk_i => tuning_word[1][12].CLK
clk_i => tuning_word[1][13].CLK
clk_i => tuning_word[1][14].CLK
clk_i => tuning_word[1][15].CLK
clk_i => tuning_word[0][0].CLK
clk_i => tuning_word[0][1].CLK
clk_i => tuning_word[0][2].CLK
clk_i => tuning_word[0][3].CLK
clk_i => tuning_word[0][4].CLK
clk_i => tuning_word[0][5].CLK
clk_i => tuning_word[0][6].CLK
clk_i => tuning_word[0][7].CLK
clk_i => tuning_word[0][8].CLK
clk_i => tuning_word[0][9].CLK
clk_i => tuning_word[0][10].CLK
clk_i => tuning_word[0][11].CLK
clk_i => tuning_word[0][12].CLK
clk_i => tuning_word[0][13].CLK
clk_i => tuning_word[0][14].CLK
clk_i => tuning_word[0][15].CLK
clk_i => ctrl[0].CLK
clk_i => ctrl[1].CLK
clk_i => ctrl[2].CLK
clk_i => ctrl[3].CLK
clk_i => ctrl[4].CLK
clk_i => ctrl[5].CLK
clk_i => ctrl[6].CLK
clk_i => ctrl[7].CLK
clk_i => ctrl[8].CLK
clk_i => ctrl[9].CLK
clk_i => ctrl[10].CLK
clk_i => ctrl[11].CLK
rden_i => rden.IN1
wren_i => wren.IN1
addr_i[0] => ~NO_FANOUT~
addr_i[1] => Equal1.IN25
addr_i[1] => Equal2.IN11
addr_i[1] => Equal3.IN25
addr_i[1] => Equal4.IN12
addr_i[2] => Equal1.IN24
addr_i[2] => Equal2.IN25
addr_i[2] => Equal3.IN11
addr_i[2] => Equal4.IN11
addr_i[3] => Equal0.IN0
addr_i[4] => Equal0.IN3
addr_i[5] => Equal0.IN2
addr_i[6] => Equal0.IN1
addr_i[7] => ~NO_FANOUT~
addr_i[8] => ~NO_FANOUT~
addr_i[9] => ~NO_FANOUT~
addr_i[10] => ~NO_FANOUT~
addr_i[11] => ~NO_FANOUT~
addr_i[12] => ~NO_FANOUT~
addr_i[13] => ~NO_FANOUT~
addr_i[14] => ~NO_FANOUT~
addr_i[15] => ~NO_FANOUT~
data_i[0] => ctrl.DATAB
data_i[0] => tuning_word.DATAB
data_i[0] => tuning_word.DATAB
data_i[0] => tuning_word.DATAB
data_i[1] => ctrl.DATAB
data_i[1] => tuning_word.DATAB
data_i[1] => tuning_word.DATAB
data_i[1] => tuning_word.DATAB
data_i[2] => ctrl.DATAB
data_i[2] => tuning_word.DATAB
data_i[2] => tuning_word.DATAB
data_i[2] => tuning_word.DATAB
data_i[3] => ctrl.DATAB
data_i[3] => tuning_word.DATAB
data_i[3] => tuning_word.DATAB
data_i[3] => tuning_word.DATAB
data_i[4] => ctrl.DATAB
data_i[4] => tuning_word.DATAB
data_i[4] => tuning_word.DATAB
data_i[4] => tuning_word.DATAB
data_i[5] => ctrl.DATAB
data_i[5] => tuning_word.DATAB
data_i[5] => tuning_word.DATAB
data_i[5] => tuning_word.DATAB
data_i[6] => ctrl.DATAB
data_i[6] => tuning_word.DATAB
data_i[6] => tuning_word.DATAB
data_i[6] => tuning_word.DATAB
data_i[7] => ctrl.DATAB
data_i[7] => tuning_word.DATAB
data_i[7] => tuning_word.DATAB
data_i[7] => tuning_word.DATAB
data_i[8] => ctrl.DATAB
data_i[8] => tuning_word.DATAB
data_i[8] => tuning_word.DATAB
data_i[8] => tuning_word.DATAB
data_i[9] => ctrl.DATAB
data_i[9] => tuning_word.DATAB
data_i[9] => tuning_word.DATAB
data_i[9] => tuning_word.DATAB
data_i[10] => ctrl.DATAB
data_i[10] => tuning_word.DATAB
data_i[10] => tuning_word.DATAB
data_i[10] => tuning_word.DATAB
data_i[11] => ctrl.DATAB
data_i[11] => tuning_word.DATAB
data_i[11] => tuning_word.DATAB
data_i[11] => tuning_word.DATAB
data_i[12] => tuning_word.DATAB
data_i[12] => tuning_word.DATAB
data_i[12] => tuning_word.DATAB
data_i[13] => tuning_word.DATAB
data_i[13] => tuning_word.DATAB
data_i[13] => tuning_word.DATAB
data_i[14] => tuning_word.DATAB
data_i[14] => tuning_word.DATAB
data_i[14] => tuning_word.DATAB
data_i[15] => tuning_word.DATAB
data_i[15] => tuning_word.DATAB
data_i[15] => tuning_word.DATAB
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkgen_en_o <= clkgen_en_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkgen_i[0] => Mux0.IN7
clkgen_i[0] => Mux1.IN7
clkgen_i[0] => Mux2.IN7
clkgen_i[1] => Mux0.IN6
clkgen_i[1] => Mux1.IN6
clkgen_i[1] => Mux2.IN6
clkgen_i[2] => Mux0.IN5
clkgen_i[2] => Mux1.IN5
clkgen_i[2] => Mux2.IN5
clkgen_i[3] => Mux0.IN4
clkgen_i[3] => Mux1.IN4
clkgen_i[3] => Mux2.IN4
clkgen_i[4] => Mux0.IN3
clkgen_i[4] => Mux1.IN3
clkgen_i[4] => Mux2.IN3
clkgen_i[5] => Mux0.IN2
clkgen_i[5] => Mux1.IN2
clkgen_i[5] => Mux2.IN2
clkgen_i[6] => Mux0.IN1
clkgen_i[6] => Mux1.IN1
clkgen_i[6] => Mux2.IN1
clkgen_i[7] => Mux0.IN0
clkgen_i[7] => Mux1.IN0
clkgen_i[7] => Mux2.IN0
freq_gen_o[0] <= freq_gen_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq_gen_o[1] <= freq_gen_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq_gen_o[2] <= freq_gen_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|neo430_test|neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => data_o[8]~reg0.CLK
clk_i => data_o[9]~reg0.CLK
clk_i => data_o[10]~reg0.CLK
clk_i => data_o[11]~reg0.CLK
clk_i => data_o[12]~reg0.CLK
clk_i => data_o[13]~reg0.CLK
clk_i => data_o[14]~reg0.CLK
clk_i => data_o[15]~reg0.CLK
rden_i => rden.IN1
wren_i => ~NO_FANOUT~
addr_i[0] => ~NO_FANOUT~
addr_i[1] => Mux0.IN10
addr_i[1] => Mux1.IN10
addr_i[1] => Mux2.IN10
addr_i[1] => Mux3.IN10
addr_i[1] => Mux4.IN10
addr_i[1] => Mux5.IN10
addr_i[1] => Mux6.IN10
addr_i[1] => Mux7.IN10
addr_i[1] => Mux8.IN10
addr_i[1] => Mux9.IN10
addr_i[2] => Mux0.IN9
addr_i[2] => Mux1.IN9
addr_i[2] => Mux2.IN9
addr_i[2] => Mux3.IN9
addr_i[2] => Mux4.IN9
addr_i[2] => Mux5.IN9
addr_i[2] => Mux6.IN9
addr_i[2] => Mux7.IN9
addr_i[2] => Mux8.IN9
addr_i[2] => Mux9.IN9
addr_i[3] => Mux0.IN8
addr_i[3] => Mux1.IN8
addr_i[3] => Mux2.IN8
addr_i[3] => Mux3.IN8
addr_i[3] => Mux4.IN8
addr_i[3] => Mux5.IN8
addr_i[3] => Mux6.IN8
addr_i[3] => Mux7.IN8
addr_i[3] => Mux8.IN8
addr_i[3] => Mux9.IN8
addr_i[4] => Equal0.IN2
addr_i[5] => Equal0.IN1
addr_i[6] => Equal0.IN0
addr_i[7] => ~NO_FANOUT~
addr_i[8] => ~NO_FANOUT~
addr_i[9] => ~NO_FANOUT~
addr_i[10] => ~NO_FANOUT~
addr_i[11] => ~NO_FANOUT~
addr_i[12] => ~NO_FANOUT~
addr_i[13] => ~NO_FANOUT~
addr_i[14] => ~NO_FANOUT~
addr_i[15] => ~NO_FANOUT~
data_i[0] => ~NO_FANOUT~
data_i[1] => ~NO_FANOUT~
data_i[2] => ~NO_FANOUT~
data_i[3] => ~NO_FANOUT~
data_i[4] => ~NO_FANOUT~
data_i[5] => ~NO_FANOUT~
data_i[6] => ~NO_FANOUT~
data_i[7] => ~NO_FANOUT~
data_i[8] => ~NO_FANOUT~
data_i[9] => ~NO_FANOUT~
data_i[10] => ~NO_FANOUT~
data_i[11] => ~NO_FANOUT~
data_i[12] => ~NO_FANOUT~
data_i[13] => ~NO_FANOUT~
data_i[14] => ~NO_FANOUT~
data_i[15] => ~NO_FANOUT~
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


