\hypertarget{union__hw__uart__s2}{}\section{\+\_\+hw\+\_\+uart\+\_\+s2 Union Reference}
\label{union__hw__uart__s2}\index{\+\_\+hw\+\_\+uart\+\_\+s2@{\+\_\+hw\+\_\+uart\+\_\+s2}}


H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+S2 -\/ U\+A\+RT Status Register 2 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+uart.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__uart__s2_1_1__hw__uart__s2__bitfields}{\+\_\+hw\+\_\+uart\+\_\+s2\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__uart__s2_ac647a195e92c0b6ee7d37da50a9088ae}{}\label{union__hw__uart__s2_ac647a195e92c0b6ee7d37da50a9088ae}

\item 
struct \hyperlink{struct__hw__uart__s2_1_1__hw__uart__s2__bitfields}{\+\_\+hw\+\_\+uart\+\_\+s2\+::\+\_\+hw\+\_\+uart\+\_\+s2\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__uart__s2_aeb2249d92949e19a659679baf2b5449b}{}\label{union__hw__uart__s2_aeb2249d92949e19a659679baf2b5449b}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+S2 -\/ U\+A\+RT Status Register 2 (RW) 

Reset value\+: 0x00U

The S2 register provides inputs to the M\+CU for generation of U\+A\+RT interrupts or D\+MA requests. Also, this register can be polled by the M\+CU to check the status of these bits. This register can be read or written at any time, with the exception of the M\+S\+BF and R\+X\+I\+NV bits, which should be changed by the user only between transmit and receive packets. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+uart.\+h\end{DoxyCompactItemize}
