$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Sun May 27 19:15:29 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " Ainvert $end
$var reg 1 # B $end
$var reg 1 $ Binvert $end
$var reg 1 % carryIn $end
$var reg 3 & operation [2:0] $end
$var wire 1 ' carryOut $end
$var wire 1 ( result $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 Ainvert~combout $end
$var wire 1 1 A~combout $end
$var wire 1 2 B~combout $end
$var wire 1 3 Binvert~combout $end
$var wire 1 4 mux2|f~0_combout $end
$var wire 1 5 carryIn~combout $end
$var wire 1 6 fadder|carryOut~0_combout $end
$var wire 1 7 mux5to1|Mux0~2_combout $end
$var wire 1 8 mux5to1|Mux0~6_combout $end
$var wire 1 9 mux5to1|Mux0~3_combout $end
$var wire 1 : mux5to1|Mux0~4_combout $end
$var wire 1 ; mux5to1|Mux0~5_combout $end
$var wire 1 < operation~combout [2] $end
$var wire 1 = operation~combout [1] $end
$var wire 1 > operation~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
b101 &
0'
1(
x)
0*
1+
x,
1-
1.
1/
10
01
02
03
04
05
06
17
18
09
0:
1;
1>
0=
1<
$end
#10000
1#
12
0)
08
14
1:
16
1'
#20000
1!
0#
11
02
1)
07
06
18
04
0;
0:
0'
0(
#30000
1#
12
0)
08
14
1:
#40000
