# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" \

# Do not sort compile order
nosort
