

================================================================
== Vitis HLS Report for 'write_attn'
================================================================
* Date:           Wed Jul 31 17:05:07 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17038|    17038|  0.170 ms|  0.170 ms|  17038|  17038|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                                         |                                                                               |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                         Instance                                        |                                     Module                                    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46  |write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249  |    17036|    17036|  0.170 ms|  0.170 ms|  17036|  17036|       no|
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     407|    1477|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      74|    -|
|Register         |        -|     -|      74|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     481|    1553|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                         Instance                                        |                                     Module                                    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46  |write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249  |        0|   0|  407|  1477|    0|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                                    |                                                                               |        0|   0|  407|  1477|    0|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  20|          4|    1|          4|
    |ap_done               |   9|          2|    1|          2|
    |attn_blk_n            |   9|          2|    1|          2|
    |attn_stream_read      |   9|          2|    1|          2|
    |m_axi_inout1_AWVALID  |   9|          2|    1|          2|
    |m_axi_inout1_BREADY   |   9|          2|    1|          2|
    |m_axi_inout1_WVALID   |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  74|         16|    7|         16|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                 Name                                                 | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                             |   3|   0|    3|          0|
    |ap_done_reg                                                                                           |   1|   0|    1|          0|
    |attn_read_reg_60                                                                                      |  64|   0|   64|          0|
    |grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln252_reg_65                                                                                    |   5|   0|    5|          0|
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                 |  74|   0|   74|          0|
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|    write_attn|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|    write_attn|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|    write_attn|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|    write_attn|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|    write_attn|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|    write_attn|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|    write_attn|  return value|
|attn_stream_dout            |   in|  128|     ap_fifo|   attn_stream|       pointer|
|attn_stream_num_data_valid  |   in|    2|     ap_fifo|   attn_stream|       pointer|
|attn_stream_fifo_cap        |   in|    2|     ap_fifo|   attn_stream|       pointer|
|attn_stream_empty_n         |   in|    1|     ap_fifo|   attn_stream|       pointer|
|attn_stream_read            |  out|    1|     ap_fifo|   attn_stream|       pointer|
|m_axi_inout1_AWVALID        |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWREADY        |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWADDR         |  out|   64|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWID           |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWLEN          |  out|   32|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWSIZE         |  out|    3|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWBURST        |  out|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWLOCK         |  out|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWCACHE        |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWPROT         |  out|    3|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWQOS          |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWREGION       |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWUSER         |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WVALID         |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WREADY         |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WDATA          |  out|  256|       m_axi|        inout1|       pointer|
|m_axi_inout1_WSTRB          |  out|   32|       m_axi|        inout1|       pointer|
|m_axi_inout1_WLAST          |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WID            |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WUSER          |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARVALID        |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARREADY        |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARADDR         |  out|   64|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARID           |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARLEN          |  out|   32|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARSIZE         |  out|    3|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARBURST        |  out|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARLOCK         |  out|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARCACHE        |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARPROT         |  out|    3|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARQOS          |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARREGION       |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARUSER         |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RVALID         |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RREADY         |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RDATA          |   in|  256|       m_axi|        inout1|       pointer|
|m_axi_inout1_RLAST          |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RID            |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RFIFONUM       |   in|    9|       m_axi|        inout1|       pointer|
|m_axi_inout1_RUSER          |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RRESP          |   in|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_BVALID         |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_BREADY         |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_BRESP          |   in|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_BID            |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_BUSER          |   in|    1|       m_axi|        inout1|       pointer|
|attn_dout                   |   in|   64|     ap_fifo|          attn|       pointer|
|attn_num_data_valid         |   in|    4|     ap_fifo|          attn|       pointer|
|attn_fifo_cap               |   in|    4|     ap_fifo|          attn|       pointer|
|attn_empty_n                |   in|    1|     ap_fifo|          attn|       pointer|
|attn_read                   |  out|    1|     ap_fifo|          attn|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

