date mon dec gmt server ncsa content type text html hw ascii rtf fulladder module fulladder carryout result b c input b c output carryout result reg carryout result always b c carryout result b c endmodule mux module mux z select input select output z reg z always select select b z else select b z else z bx endmodule mux module mux z select input select input output z reg z always select case select b z b z b z b z default z bx endcase endmodule alu module alu b carryin less result carryout operation binvert input b carryin less output result carryout input operation input binvert wire wire bbar bb g b g b g bbar b mux g bb binvert b bbar fulladder g carryout bb carryin mux g result operation less endmodule alu msb module alu msb b carryin less result carryout operation binvert set overflow input b carryin less output result carryout input operation input binvert output set overflow reg overflow set wire wire bbar bb g b g b g bbar b mux g bb binvert b bbar fulladder g carryout bb carryin mux g result operation less always carryin carryout begin overflow carryin carryout set overflow end endmodule alu module alu b r overflow op bneg allzero input b output r input bneg input op output overflow allzero reg allzero wire c wire set alu alu b bneg set r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu alu b c b r c op bneg alu msb alu b c b r c op bneg set overflow always r allzero r b endmodule tester module tester reg b reg operation reg bnegate wire result wire overflow allzero alu alu b result overflow operation bnegate allzero initial begin h b h bnegate operation strobe h b h r h bnegate h v h op h z h b result bnegate overflow operation allzero h b h bnegate operation strobe h b h r h bnegate h v h op h z h b result bnegate overflow operation allzero h b hffffffff bnegate operation strobe h b h r h bnegate h v h op h z h b result bnegate overflow operation allzero finish end endmodule