#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Apr 21 15:46:32 2024
# Process ID: 16968
# Current directory: C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3240 C:\Users\Shafqat Ali Khan\Documents\GitHub\proj\final_project\final_project.xpr
# Log file: C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/vivado.log
# Journal file: C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1208.957 ; gain = 0.000
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sim_1/new/tb_ALU.v} w ]
add_files -fileset sim_1 {{C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sim_1/new/tb_ALU.v}}
update_compile_order -fileset sim_1
set_property top tb_ALU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ALU64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sim_1/new/tb_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
"xelab -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU64bit
Compiling module xil_defaultlib.tb_ALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ALU_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Shafqat -notrace
couldn't read file "C:/Users/Shafqat": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 21 15:54:42 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1208.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_behav -key {Behavioral:sim_1:Functional:tb_ALU} -tclbatch {tb_ALU.tcl} -view {{C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/testbench_RISCV_behav.wcfg}} -view {{C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/testbench_pipelinedProcessor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/testbench_RISCV_behav.wcfg}
WARNING: Simulation object /tb_pipeline/clk was not found in the design.
WARNING: Simulation object /tb_pipeline/reset was not found in the design.
WARNING: Simulation object /tb_pipeline/PC_In was not found in the design.
WARNING: Simulation object /tb_pipeline/PC_Out was not found in the design.
WARNING: Simulation object /tb_pipeline/ReadData1 was not found in the design.
WARNING: Simulation object /tb_pipeline/ReadData2 was not found in the design.
WARNING: Simulation object /tb_pipeline/WriteData was not found in the design.
WARNING: Simulation object /tb_pipeline/Result was not found in the design.
WARNING: Simulation object /tb_pipeline/Read_Data was not found in the design.
WARNING: Simulation object /tb_pipeline/imm_data was not found in the design.
WARNING: Simulation object /tb_pipeline/Instruction was not found in the design.
WARNING: Simulation object /tb_pipeline/opcode was not found in the design.
WARNING: Simulation object /tb_pipeline/rs1 was not found in the design.
WARNING: Simulation object /tb_pipeline/rs2 was not found in the design.
WARNING: Simulation object /tb_pipeline/rd was not found in the design.
WARNING: Simulation object /tb_pipeline/ALUOp was not found in the design.
WARNING: Simulation object /tb_pipeline/adder_out1 was not found in the design.
WARNING: Simulation object /tb_pipeline/adder_out2 was not found in the design.
WARNING: Simulation object /tb_pipeline/Branch was not found in the design.
WARNING: Simulation object /tb_pipeline/MemRead was not found in the design.
WARNING: Simulation object /tb_pipeline/MemWrite was not found in the design.
WARNING: Simulation object /tb_pipeline/MemtoReg was not found in the design.
WARNING: Simulation object /tb_pipeline/ALUSrc was not found in the design.
WARNING: Simulation object /tb_pipeline/RegWrite was not found in the design.
WARNING: Simulation object /tb_pipeline/addermuxselect was not found in the design.
WARNING: Simulation object /tb_pipeline/index0 was not found in the design.
WARNING: Simulation object /tb_pipeline/index1 was not found in the design.
WARNING: Simulation object /tb_pipeline/index2 was not found in the design.
WARNING: Simulation object /tb_pipeline/index3 was not found in the design.
WARNING: Simulation object /tb_pipeline/index4 was not found in the design.
open_wave_config {C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/testbench_pipelinedProcessor_behav.wcfg}
WARNING: Simulation object /testbench_pipelinedProcessor/clk was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/reset was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/PC_In was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/PC_Out was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/adder_out1 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/adder_out2 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/imm_data was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/WriteData was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ReadData1 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ReadData2 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/Result was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/Read_Data was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/muxmid_out was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/Instruction was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/opcode was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/funct7 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/rd was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/rs1 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/rs2 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/Funct was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/Operation was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/funct3 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ALUOp was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/Branch was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/MemRead was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/MemWrite was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/MemtoReg was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ALUSrc was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/RegWrite was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/Zero was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/addermuxselect was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/branch_sel was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/index0 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/index1 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/index2 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/index3 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/index4 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/IF_ID_Instruction was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/IF_ID_PC_Out was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ID_EX_Branch was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ID_EX_MemRead was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ID_EX_MemWrite was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ID_EX_MemtoReg was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ID_EX_ALUSrc was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ID_EX_RegWrite was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ID_EX_ALUOp was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ID_EX_PC_Out was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ID_EX_ReadData1 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ID_EX_ReadData2 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ID_EX_Imm_Data was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ID_EX_RS1 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ID_EX_RS2 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ID_EX_RD was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/ID_EX_Funct was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/EX_MEM_MemRead was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/EX_MEM_MemWrite was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/EX_MEM_MemtoReg was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/EX_MEM_RegWrite was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/EX_MEM_Adder_Out_2 was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/EX_MEM_Result was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/EX_MEM_Write_Data was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/EX_MEM_RD was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/MEM_WB_MemtoReg was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/MEM_WB_RegWrite was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/MEM_WB_Read_Data was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/MEM_WB_Result was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/MEM_WB_RD was not found in the design.
WARNING: Simulation object /testbench_pipelinedProcessor/pipeline/DM/DataMemory was not found in the design.
source tb_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1208.957 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ALU_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
"xelab -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1208.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1208.957 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1208.957 ; gain = 0.000
set_property top testbench_pipelinedProcessor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_pipelinedProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_pipelinedProcessor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ALU64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Mux_3x1_64Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinedProcessor
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PC_In' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Instruction' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'opcode' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUOp' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branch' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'index0' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:45]
INFO: [VRFC 10-2458] undeclared symbol RS1, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
INFO: [VRFC 10-2458] undeclared symbol RS2, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
INFO: [VRFC 10-2458] undeclared symbol RD, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_MemWrite0, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:99]
INFO: [VRFC 10-2458] undeclared symbol ForwardA, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:107]
INFO: [VRFC 10-2458] undeclared symbol ForwardB, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:107]
INFO: [VRFC 10-2458] undeclared symbol mux_ReadData1, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:108]
INFO: [VRFC 10-2458] undeclared symbol mux_ReadData2, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:109]
INFO: [VRFC 10-2458] undeclared symbol adder_out_2, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:116]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_WriteData, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sim_1/new/testbench_pipelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_pipelinedProcessor
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
"xelab -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_pipelinedProcessor_behav xil_defaultlib.testbench_pipelinedProcessor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_pipelinedProcessor_behav xil_defaultlib.testbench_pipelinedProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RS1' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ForwardA' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:107]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'A' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Adder_Out_2' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Write_Data' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'A' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_2x1
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instruction_Parser
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.Mux_3x1
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU64bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.pipelinedProcessor
Compiling module xil_defaultlib.testbench_pipelinedProcessor
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_pipelinedProcessor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1208.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_pipelinedProcessor_behav -key {Behavioral:sim_1:Functional:testbench_pipelinedProcessor} -tclbatch {testbench_pipelinedProcessor.tcl} -view {{C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/testbench_RISCV_behav.wcfg}} -view {{C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/testbench_pipelinedProcessor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/testbench_RISCV_behav.wcfg}
WARNING: Simulation object /tb_pipeline/clk was not found in the design.
WARNING: Simulation object /tb_pipeline/reset was not found in the design.
WARNING: Simulation object /tb_pipeline/PC_In was not found in the design.
WARNING: Simulation object /tb_pipeline/PC_Out was not found in the design.
WARNING: Simulation object /tb_pipeline/ReadData1 was not found in the design.
WARNING: Simulation object /tb_pipeline/ReadData2 was not found in the design.
WARNING: Simulation object /tb_pipeline/WriteData was not found in the design.
WARNING: Simulation object /tb_pipeline/Result was not found in the design.
WARNING: Simulation object /tb_pipeline/Read_Data was not found in the design.
WARNING: Simulation object /tb_pipeline/imm_data was not found in the design.
WARNING: Simulation object /tb_pipeline/Instruction was not found in the design.
WARNING: Simulation object /tb_pipeline/opcode was not found in the design.
WARNING: Simulation object /tb_pipeline/rs1 was not found in the design.
WARNING: Simulation object /tb_pipeline/rs2 was not found in the design.
WARNING: Simulation object /tb_pipeline/rd was not found in the design.
WARNING: Simulation object /tb_pipeline/ALUOp was not found in the design.
WARNING: Simulation object /tb_pipeline/adder_out1 was not found in the design.
WARNING: Simulation object /tb_pipeline/adder_out2 was not found in the design.
WARNING: Simulation object /tb_pipeline/Branch was not found in the design.
WARNING: Simulation object /tb_pipeline/MemRead was not found in the design.
WARNING: Simulation object /tb_pipeline/MemWrite was not found in the design.
WARNING: Simulation object /tb_pipeline/MemtoReg was not found in the design.
WARNING: Simulation object /tb_pipeline/ALUSrc was not found in the design.
WARNING: Simulation object /tb_pipeline/RegWrite was not found in the design.
WARNING: Simulation object /tb_pipeline/addermuxselect was not found in the design.
WARNING: Simulation object /tb_pipeline/index0 was not found in the design.
WARNING: Simulation object /tb_pipeline/index1 was not found in the design.
WARNING: Simulation object /tb_pipeline/index2 was not found in the design.
WARNING: Simulation object /tb_pipeline/index3 was not found in the design.
WARNING: Simulation object /tb_pipeline/index4 was not found in the design.
open_wave_config {C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/testbench_pipelinedProcessor_behav.wcfg}
source testbench_pipelinedProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1208.957 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_pipelinedProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1208.957 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_pipelinedProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_pipelinedProcessor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ALU64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Mux_3x1_64Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinedProcessor
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PC_In' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Instruction' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'opcode' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUOp' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branch' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'index0' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:45]
INFO: [VRFC 10-2458] undeclared symbol RS1, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
INFO: [VRFC 10-2458] undeclared symbol RS2, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
INFO: [VRFC 10-2458] undeclared symbol RD, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_MemWrite0, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:99]
INFO: [VRFC 10-2458] undeclared symbol ForwardA, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:107]
INFO: [VRFC 10-2458] undeclared symbol ForwardB, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:107]
INFO: [VRFC 10-2458] undeclared symbol mux_ReadData1, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:108]
INFO: [VRFC 10-2458] undeclared symbol mux_ReadData2, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:109]
INFO: [VRFC 10-2458] undeclared symbol adder_out_2, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:116]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_WriteData, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sim_1/new/testbench_pipelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_pipelinedProcessor
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
"xelab -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_pipelinedProcessor_behav xil_defaultlib.testbench_pipelinedProcessor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_pipelinedProcessor_behav xil_defaultlib.testbench_pipelinedProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RS1' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ForwardA' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:107]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'A' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Adder_Out_2' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Write_Data' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'A' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_2x1
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instruction_Parser
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.Mux_3x1
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU64bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.pipelinedProcessor
Compiling module xil_defaultlib.testbench_pipelinedProcessor
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_pipelinedProcessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1208.957 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_pipelinedProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_pipelinedProcessor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ALU64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Mux_3x1_64Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinedProcessor
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PC_In' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Instruction' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'opcode' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUOp' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branch' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'index0' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:45]
INFO: [VRFC 10-2458] undeclared symbol RS1, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
INFO: [VRFC 10-2458] undeclared symbol RS2, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
INFO: [VRFC 10-2458] undeclared symbol RD, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_MemWrite0, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:99]
INFO: [VRFC 10-2458] undeclared symbol ForwardA, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:107]
INFO: [VRFC 10-2458] undeclared symbol ForwardB, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:107]
INFO: [VRFC 10-2458] undeclared symbol mux_ReadData1, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:108]
INFO: [VRFC 10-2458] undeclared symbol mux_ReadData2, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:109]
INFO: [VRFC 10-2458] undeclared symbol adder_out_2, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:116]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_WriteData, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sim_1/new/testbench_pipelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_pipelinedProcessor
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
"xelab -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_pipelinedProcessor_behav xil_defaultlib.testbench_pipelinedProcessor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_pipelinedProcessor_behav xil_defaultlib.testbench_pipelinedProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RS1' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ForwardA' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:107]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'A' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Adder_Out_2' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Write_Data' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'A' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_2x1
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instruction_Parser
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.Mux_3x1
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU64bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.pipelinedProcessor
Compiling module xil_defaultlib.testbench_pipelinedProcessor
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_pipelinedProcessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1208.957 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_pipelinedProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_pipelinedProcessor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Mux_3x1_64Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinedProcessor
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PC_In' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Instruction' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'opcode' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUOp' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branch' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'index0' is not allowed [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:45]
INFO: [VRFC 10-2458] undeclared symbol RS1, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
INFO: [VRFC 10-2458] undeclared symbol RS2, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
INFO: [VRFC 10-2458] undeclared symbol RD, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_MemWrite0, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:99]
INFO: [VRFC 10-2458] undeclared symbol ForwardA, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:107]
INFO: [VRFC 10-2458] undeclared symbol ForwardB, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:107]
INFO: [VRFC 10-2458] undeclared symbol mux_ReadData1, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:108]
INFO: [VRFC 10-2458] undeclared symbol mux_ReadData2, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:109]
INFO: [VRFC 10-2458] undeclared symbol adder_out_2, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:116]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_WriteData, assumed default net type wire [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sim_1/new/testbench_pipelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_pipelinedProcessor
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.sim/sim_1/behav/xsim'
"xelab -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_pipelinedProcessor_behav xil_defaultlib.testbench_pipelinedProcessor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_pipelinedProcessor_behav xil_defaultlib.testbench_pipelinedProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RS1' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ForwardA' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:107]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'A' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Adder_Out_2' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Write_Data' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:124]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'A' [C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_2x1
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instruction_Parser
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.Mux_3x1
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU64bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.pipelinedProcessor
Compiling module xil_defaultlib.testbench_pipelinedProcessor
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_pipelinedProcessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1789.801 ; gain = 0.000
