
sd-card.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a91c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000027c  0800aaec  0800aaec  0001aaec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad68  0800ad68  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  0800ad68  0800ad68  0001ad68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad70  0800ad70  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad70  0800ad70  0001ad70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ad74  0800ad74  0001ad74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800ad78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ba0  20000088  0800ae00  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004c28  0800ae00  00024c28  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001eba0  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000041f4  00000000  00000000  0003ec58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a30  00000000  00000000  00042e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001888  00000000  00000000  00044880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000062a4  00000000  00000000  00046108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020d01  00000000  00000000  0004c3ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e01d6  00000000  00000000  0006d0ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014d283  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007614  00000000  00000000  0014d2d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000088 	.word	0x20000088
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800aad4 	.word	0x0800aad4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000008c 	.word	0x2000008c
 800020c:	0800aad4 	.word	0x0800aad4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <toggleLED_1>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static const int rate_1 = 500;

void toggleLED_1(void *parameter) {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  while(1) {
    HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005bc:	2200      	movs	r2, #0
 80005be:	2120      	movs	r1, #32
 80005c0:	4809      	ldr	r0, [pc, #36]	; (80005e8 <toggleLED_1+0x34>)
 80005c2:	f000 ff8f 	bl	80014e4 <HAL_GPIO_WritePin>
    vTaskDelay(rate_1 / portTICK_PERIOD_MS);
 80005c6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80005ca:	4618      	mov	r0, r3
 80005cc:	f008 f90c 	bl	80087e8 <vTaskDelay>
    HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80005d0:	2201      	movs	r2, #1
 80005d2:	2120      	movs	r1, #32
 80005d4:	4804      	ldr	r0, [pc, #16]	; (80005e8 <toggleLED_1+0x34>)
 80005d6:	f000 ff85 	bl	80014e4 <HAL_GPIO_WritePin>
    vTaskDelay(rate_1 / portTICK_PERIOD_MS);
 80005da:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80005de:	4618      	mov	r0, r3
 80005e0:	f008 f902 	bl	80087e8 <vTaskDelay>
    HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005e4:	e7ea      	b.n	80005bc <toggleLED_1+0x8>
 80005e6:	bf00      	nop
 80005e8:	40020000 	.word	0x40020000

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b590      	push	{r4, r7, lr}
 80005ee:	f6ad 0d9c 	subw	sp, sp, #2204	; 0x89c
 80005f2:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f4:	f000 fc9a 	bl	8000f2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f8:	f000 f90e 	bl	8000818 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fc:	f000 f9da 	bl	80009b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000600:	f000 f9ae 	bl	8000960 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000604:	f000 f976 	bl	80008f4 <MX_SPI2_Init>
  MX_FATFS_Init();
 8000608:	f003 f842 	bl	8003690 <MX_FATFS_Init>
//  printf("about to make fs...\r\n");
//  res = f_mkfs("0",FM_ANY,0, work, sizeof work);
//  printf("mkfs res:%u\r\n",res);

  /* Register work area */
  res = f_mount(&fs, "", 0);
 800060c:	f507 63ca 	add.w	r3, r7, #1616	; 0x650
 8000610:	2200      	movs	r2, #0
 8000612:	4973      	ldr	r1, [pc, #460]	; (80007e0 <main+0x1f4>)
 8000614:	4618      	mov	r0, r3
 8000616:	f005 fb59 	bl	8005ccc <f_mount>
 800061a:	4603      	mov	r3, r0
 800061c:	f887 388f 	strb.w	r3, [r7, #2191]	; 0x88f
  printf("mnt res:%u\r\n",res);
 8000620:	f897 388f 	ldrb.w	r3, [r7, #2191]	; 0x88f
 8000624:	4619      	mov	r1, r3
 8000626:	486f      	ldr	r0, [pc, #444]	; (80007e4 <main+0x1f8>)
 8000628:	f009 fac6 	bl	8009bb8 <iprintf>

  /* Create a file as new */
  res = f_open(&fil, "hello.txt", FA_CREATE_NEW | FA_WRITE);
 800062c:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8000630:	2206      	movs	r2, #6
 8000632:	496d      	ldr	r1, [pc, #436]	; (80007e8 <main+0x1fc>)
 8000634:	4618      	mov	r0, r3
 8000636:	f005 fbad 	bl	8005d94 <f_open>
 800063a:	4603      	mov	r3, r0
 800063c:	f887 388f 	strb.w	r3, [r7, #2191]	; 0x88f
  printf("open res:%u\r\n",res);
 8000640:	f897 388f 	ldrb.w	r3, [r7, #2191]	; 0x88f
 8000644:	4619      	mov	r1, r3
 8000646:	4869      	ldr	r0, [pc, #420]	; (80007ec <main+0x200>)
 8000648:	f009 fab6 	bl	8009bb8 <iprintf>

  /* Write a message */
  res = f_write(&fil, "Hello, World!\r\n", 15, &bw);
 800064c:	f207 431c 	addw	r3, r7, #1052	; 0x41c
 8000650:	f507 6084 	add.w	r0, r7, #1056	; 0x420
 8000654:	220f      	movs	r2, #15
 8000656:	4966      	ldr	r1, [pc, #408]	; (80007f0 <main+0x204>)
 8000658:	f005 fd61 	bl	800611e <f_write>
 800065c:	4603      	mov	r3, r0
 800065e:	f887 388f 	strb.w	r3, [r7, #2191]	; 0x88f
  printf("write res:%u\r\n",res);
 8000662:	f897 388f 	ldrb.w	r3, [r7, #2191]	; 0x88f
 8000666:	4619      	mov	r1, r3
 8000668:	4862      	ldr	r0, [pc, #392]	; (80007f4 <main+0x208>)
 800066a:	f009 faa5 	bl	8009bb8 <iprintf>

  /* Close the file */
  f_close(&fil);
 800066e:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8000672:	4618      	mov	r0, r3
 8000674:	f005 ff80 	bl	8006578 <f_close>

  FRESULT fr;
  FILINFO fno;
  const char *fname = "hello.txt";
 8000678:	4b5b      	ldr	r3, [pc, #364]	; (80007e8 <main+0x1fc>)
 800067a:	f8c7 3888 	str.w	r3, [r7, #2184]	; 0x888


  printf("Test for \"%s\"...\r\n", fname);
 800067e:	f8d7 1888 	ldr.w	r1, [r7, #2184]	; 0x888
 8000682:	485d      	ldr	r0, [pc, #372]	; (80007f8 <main+0x20c>)
 8000684:	f009 fa98 	bl	8009bb8 <iprintf>

  fr = f_stat(fname, &fno);
 8000688:	1d3b      	adds	r3, r7, #4
 800068a:	4619      	mov	r1, r3
 800068c:	f8d7 0888 	ldr.w	r0, [r7, #2184]	; 0x888
 8000690:	f005 ffa1 	bl	80065d6 <f_stat>
 8000694:	4603      	mov	r3, r0
 8000696:	f887 3887 	strb.w	r3, [r7, #2183]	; 0x887
  switch (fr) {
 800069a:	f897 3887 	ldrb.w	r3, [r7, #2183]	; 0x887
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d002      	beq.n	80006a8 <main+0xbc>
 80006a2:	2b04      	cmp	r3, #4
 80006a4:	d07d      	beq.n	80007a2 <main+0x1b6>
 80006a6:	e082      	b.n	80007ae <main+0x1c2>

  case FR_OK:
      printf("Size: %lu\r\n", fno.fsize);
 80006a8:	f507 6309 	add.w	r3, r7, #2192	; 0x890
 80006ac:	f6a3 038c 	subw	r3, r3, #2188	; 0x88c
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4619      	mov	r1, r3
 80006b4:	4851      	ldr	r0, [pc, #324]	; (80007fc <main+0x210>)
 80006b6:	f009 fa7f 	bl	8009bb8 <iprintf>
      printf("Timestamp: %u-%02u-%02u, %02u:%02u\r\n",
             (fno.fdate >> 9) + 1980, fno.fdate >> 5 & 15, fno.fdate & 31,
 80006ba:	f507 6309 	add.w	r3, r7, #2192	; 0x890
 80006be:	f6a3 038c 	subw	r3, r3, #2188	; 0x88c
 80006c2:	889b      	ldrh	r3, [r3, #4]
 80006c4:	0a5b      	lsrs	r3, r3, #9
 80006c6:	b29b      	uxth	r3, r3
      printf("Timestamp: %u-%02u-%02u, %02u:%02u\r\n",
 80006c8:	f203 71bc 	addw	r1, r3, #1980	; 0x7bc
             (fno.fdate >> 9) + 1980, fno.fdate >> 5 & 15, fno.fdate & 31,
 80006cc:	f507 6309 	add.w	r3, r7, #2192	; 0x890
 80006d0:	f6a3 038c 	subw	r3, r3, #2188	; 0x88c
 80006d4:	889b      	ldrh	r3, [r3, #4]
      printf("Timestamp: %u-%02u-%02u, %02u:%02u\r\n",
 80006d6:	095b      	lsrs	r3, r3, #5
 80006d8:	b29b      	uxth	r3, r3
 80006da:	f003 020f 	and.w	r2, r3, #15
             (fno.fdate >> 9) + 1980, fno.fdate >> 5 & 15, fno.fdate & 31,
 80006de:	f507 6309 	add.w	r3, r7, #2192	; 0x890
 80006e2:	f6a3 038c 	subw	r3, r3, #2188	; 0x88c
 80006e6:	889b      	ldrh	r3, [r3, #4]
      printf("Timestamp: %u-%02u-%02u, %02u:%02u\r\n",
 80006e8:	f003 001f 	and.w	r0, r3, #31
             fno.ftime >> 11, fno.ftime >> 5 & 63);
 80006ec:	f507 6309 	add.w	r3, r7, #2192	; 0x890
 80006f0:	f6a3 038c 	subw	r3, r3, #2188	; 0x88c
 80006f4:	88db      	ldrh	r3, [r3, #6]
      printf("Timestamp: %u-%02u-%02u, %02u:%02u\r\n",
 80006f6:	0adb      	lsrs	r3, r3, #11
 80006f8:	b29b      	uxth	r3, r3
 80006fa:	461c      	mov	r4, r3
             fno.ftime >> 11, fno.ftime >> 5 & 63);
 80006fc:	f507 6309 	add.w	r3, r7, #2192	; 0x890
 8000700:	f6a3 038c 	subw	r3, r3, #2188	; 0x88c
 8000704:	88db      	ldrh	r3, [r3, #6]
      printf("Timestamp: %u-%02u-%02u, %02u:%02u\r\n",
 8000706:	095b      	lsrs	r3, r3, #5
 8000708:	b29b      	uxth	r3, r3
 800070a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800070e:	9301      	str	r3, [sp, #4]
 8000710:	9400      	str	r4, [sp, #0]
 8000712:	4603      	mov	r3, r0
 8000714:	483a      	ldr	r0, [pc, #232]	; (8000800 <main+0x214>)
 8000716:	f009 fa4f 	bl	8009bb8 <iprintf>
      printf("Attributes: %c%c%c%c%c\r\n",
             (fno.fattrib & AM_DIR) ? 'D' : '-',
 800071a:	f507 6309 	add.w	r3, r7, #2192	; 0x890
 800071e:	f6a3 038c 	subw	r3, r3, #2188	; 0x88c
 8000722:	7a1b      	ldrb	r3, [r3, #8]
 8000724:	f003 0310 	and.w	r3, r3, #16
      printf("Attributes: %c%c%c%c%c\r\n",
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <main+0x144>
 800072c:	2144      	movs	r1, #68	; 0x44
 800072e:	e000      	b.n	8000732 <main+0x146>
 8000730:	212d      	movs	r1, #45	; 0x2d
             (fno.fattrib & AM_RDO) ? 'R' : '-',
 8000732:	f507 6309 	add.w	r3, r7, #2192	; 0x890
 8000736:	f6a3 038c 	subw	r3, r3, #2188	; 0x88c
 800073a:	7a1b      	ldrb	r3, [r3, #8]
 800073c:	f003 0301 	and.w	r3, r3, #1
      printf("Attributes: %c%c%c%c%c\r\n",
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <main+0x15c>
 8000744:	2052      	movs	r0, #82	; 0x52
 8000746:	e000      	b.n	800074a <main+0x15e>
 8000748:	202d      	movs	r0, #45	; 0x2d
             (fno.fattrib & AM_HID) ? 'H' : '-',
 800074a:	f507 6309 	add.w	r3, r7, #2192	; 0x890
 800074e:	f6a3 038c 	subw	r3, r3, #2188	; 0x88c
 8000752:	7a1b      	ldrb	r3, [r3, #8]
 8000754:	f003 0302 	and.w	r3, r3, #2
      printf("Attributes: %c%c%c%c%c\r\n",
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <main+0x174>
 800075c:	2448      	movs	r4, #72	; 0x48
 800075e:	e000      	b.n	8000762 <main+0x176>
 8000760:	242d      	movs	r4, #45	; 0x2d
             (fno.fattrib & AM_SYS) ? 'S' : '-',
 8000762:	f507 6309 	add.w	r3, r7, #2192	; 0x890
 8000766:	f6a3 038c 	subw	r3, r3, #2188	; 0x88c
 800076a:	7a1b      	ldrb	r3, [r3, #8]
 800076c:	f003 0304 	and.w	r3, r3, #4
      printf("Attributes: %c%c%c%c%c\r\n",
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <main+0x18c>
 8000774:	2353      	movs	r3, #83	; 0x53
 8000776:	e000      	b.n	800077a <main+0x18e>
 8000778:	232d      	movs	r3, #45	; 0x2d
             (fno.fattrib & AM_ARC) ? 'A' : '-');
 800077a:	f507 6209 	add.w	r2, r7, #2192	; 0x890
 800077e:	f6a2 028c 	subw	r2, r2, #2188	; 0x88c
 8000782:	7a12      	ldrb	r2, [r2, #8]
 8000784:	f002 0220 	and.w	r2, r2, #32
      printf("Attributes: %c%c%c%c%c\r\n",
 8000788:	2a00      	cmp	r2, #0
 800078a:	d001      	beq.n	8000790 <main+0x1a4>
 800078c:	2241      	movs	r2, #65	; 0x41
 800078e:	e000      	b.n	8000792 <main+0x1a6>
 8000790:	222d      	movs	r2, #45	; 0x2d
 8000792:	9201      	str	r2, [sp, #4]
 8000794:	9300      	str	r3, [sp, #0]
 8000796:	4623      	mov	r3, r4
 8000798:	4602      	mov	r2, r0
 800079a:	481a      	ldr	r0, [pc, #104]	; (8000804 <main+0x218>)
 800079c:	f009 fa0c 	bl	8009bb8 <iprintf>
      break;
 80007a0:	e00b      	b.n	80007ba <main+0x1ce>

  case FR_NO_FILE:
      printf("\"%s\" is not exist.\r\n", fname);
 80007a2:	f8d7 1888 	ldr.w	r1, [r7, #2184]	; 0x888
 80007a6:	4818      	ldr	r0, [pc, #96]	; (8000808 <main+0x21c>)
 80007a8:	f009 fa06 	bl	8009bb8 <iprintf>
      break;
 80007ac:	e005      	b.n	80007ba <main+0x1ce>

  default:
      printf("An error occured. (%d)\n", fr);
 80007ae:	f897 3887 	ldrb.w	r3, [r7, #2183]	; 0x887
 80007b2:	4619      	mov	r1, r3
 80007b4:	4815      	ldr	r0, [pc, #84]	; (800080c <main+0x220>)
 80007b6:	f009 f9ff 	bl	8009bb8 <iprintf>
  }


  /* Unregister work area */
  f_mount(0, "", 0);
 80007ba:	2200      	movs	r2, #0
 80007bc:	4908      	ldr	r1, [pc, #32]	; (80007e0 <main+0x1f4>)
 80007be:	2000      	movs	r0, #0
 80007c0:	f005 fa84 	bl	8005ccc <f_mount>
  //osKernelStart();

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  xTaskCreate(  // Use xTaskCreate() in vanilla FreeRTOS
 80007c4:	2300      	movs	r3, #0
 80007c6:	9301      	str	r3, [sp, #4]
 80007c8:	2301      	movs	r3, #1
 80007ca:	9300      	str	r3, [sp, #0]
 80007cc:	2300      	movs	r3, #0
 80007ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80007d2:	490f      	ldr	r1, [pc, #60]	; (8000810 <main+0x224>)
 80007d4:	480f      	ldr	r0, [pc, #60]	; (8000814 <main+0x228>)
 80007d6:	f007 fec2 	bl	800855e <xTaskCreate>
              NULL,         // Parameter to pass to function
              1,            // Task priority (0 to configMAX_PRIORITIES - 1)
              NULL);         // Task handle


  vTaskStartScheduler();
 80007da:	f008 f839 	bl	8008850 <vTaskStartScheduler>
  while (1)
 80007de:	e7fe      	b.n	80007de <main+0x1f2>
 80007e0:	0800aaec 	.word	0x0800aaec
 80007e4:	0800aaf0 	.word	0x0800aaf0
 80007e8:	0800ab00 	.word	0x0800ab00
 80007ec:	0800ab0c 	.word	0x0800ab0c
 80007f0:	0800ab1c 	.word	0x0800ab1c
 80007f4:	0800ab2c 	.word	0x0800ab2c
 80007f8:	0800ab3c 	.word	0x0800ab3c
 80007fc:	0800ab50 	.word	0x0800ab50
 8000800:	0800ab5c 	.word	0x0800ab5c
 8000804:	0800ab84 	.word	0x0800ab84
 8000808:	0800aba0 	.word	0x0800aba0
 800080c:	0800abb8 	.word	0x0800abb8
 8000810:	0800abd0 	.word	0x0800abd0
 8000814:	080005b5 	.word	0x080005b5

08000818 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b094      	sub	sp, #80	; 0x50
 800081c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800081e:	f107 031c 	add.w	r3, r7, #28
 8000822:	2234      	movs	r2, #52	; 0x34
 8000824:	2100      	movs	r1, #0
 8000826:	4618      	mov	r0, r3
 8000828:	f009 f9be 	bl	8009ba8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800082c:	f107 0308 	add.w	r3, r7, #8
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
 8000834:	605a      	str	r2, [r3, #4]
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	60da      	str	r2, [r3, #12]
 800083a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800083c:	2300      	movs	r3, #0
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	4b2a      	ldr	r3, [pc, #168]	; (80008ec <SystemClock_Config+0xd4>)
 8000842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000844:	4a29      	ldr	r2, [pc, #164]	; (80008ec <SystemClock_Config+0xd4>)
 8000846:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800084a:	6413      	str	r3, [r2, #64]	; 0x40
 800084c:	4b27      	ldr	r3, [pc, #156]	; (80008ec <SystemClock_Config+0xd4>)
 800084e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000850:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000858:	2300      	movs	r3, #0
 800085a:	603b      	str	r3, [r7, #0]
 800085c:	4b24      	ldr	r3, [pc, #144]	; (80008f0 <SystemClock_Config+0xd8>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000864:	4a22      	ldr	r2, [pc, #136]	; (80008f0 <SystemClock_Config+0xd8>)
 8000866:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800086a:	6013      	str	r3, [r2, #0]
 800086c:	4b20      	ldr	r3, [pc, #128]	; (80008f0 <SystemClock_Config+0xd8>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000874:	603b      	str	r3, [r7, #0]
 8000876:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000878:	2302      	movs	r3, #2
 800087a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800087c:	2301      	movs	r3, #1
 800087e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000880:	2310      	movs	r3, #16
 8000882:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000884:	2302      	movs	r3, #2
 8000886:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000888:	2300      	movs	r3, #0
 800088a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800088c:	2310      	movs	r3, #16
 800088e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000890:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000894:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000896:	2304      	movs	r3, #4
 8000898:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800089a:	2302      	movs	r3, #2
 800089c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800089e:	2302      	movs	r3, #2
 80008a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a2:	f107 031c 	add.w	r3, r7, #28
 80008a6:	4618      	mov	r0, r3
 80008a8:	f001 f9b2 	bl	8001c10 <HAL_RCC_OscConfig>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80008b2:	f000 f921 	bl	8000af8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008b6:	230f      	movs	r3, #15
 80008b8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ba:	2302      	movs	r3, #2
 80008bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008be:	2300      	movs	r3, #0
 80008c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008cc:	f107 0308 	add.w	r3, r7, #8
 80008d0:	2102      	movs	r1, #2
 80008d2:	4618      	mov	r0, r3
 80008d4:	f000 fe20 	bl	8001518 <HAL_RCC_ClockConfig>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80008de:	f000 f90b 	bl	8000af8 <Error_Handler>
  }
}
 80008e2:	bf00      	nop
 80008e4:	3750      	adds	r7, #80	; 0x50
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40023800 	.word	0x40023800
 80008f0:	40007000 	.word	0x40007000

080008f4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80008f8:	4b17      	ldr	r3, [pc, #92]	; (8000958 <MX_SPI2_Init+0x64>)
 80008fa:	4a18      	ldr	r2, [pc, #96]	; (800095c <MX_SPI2_Init+0x68>)
 80008fc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008fe:	4b16      	ldr	r3, [pc, #88]	; (8000958 <MX_SPI2_Init+0x64>)
 8000900:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000904:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000906:	4b14      	ldr	r3, [pc, #80]	; (8000958 <MX_SPI2_Init+0x64>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800090c:	4b12      	ldr	r3, [pc, #72]	; (8000958 <MX_SPI2_Init+0x64>)
 800090e:	2200      	movs	r2, #0
 8000910:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000912:	4b11      	ldr	r3, [pc, #68]	; (8000958 <MX_SPI2_Init+0x64>)
 8000914:	2200      	movs	r2, #0
 8000916:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000918:	4b0f      	ldr	r3, [pc, #60]	; (8000958 <MX_SPI2_Init+0x64>)
 800091a:	2200      	movs	r2, #0
 800091c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800091e:	4b0e      	ldr	r3, [pc, #56]	; (8000958 <MX_SPI2_Init+0x64>)
 8000920:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000924:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000926:	4b0c      	ldr	r3, [pc, #48]	; (8000958 <MX_SPI2_Init+0x64>)
 8000928:	2230      	movs	r2, #48	; 0x30
 800092a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800092c:	4b0a      	ldr	r3, [pc, #40]	; (8000958 <MX_SPI2_Init+0x64>)
 800092e:	2200      	movs	r2, #0
 8000930:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000932:	4b09      	ldr	r3, [pc, #36]	; (8000958 <MX_SPI2_Init+0x64>)
 8000934:	2200      	movs	r2, #0
 8000936:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000938:	4b07      	ldr	r3, [pc, #28]	; (8000958 <MX_SPI2_Init+0x64>)
 800093a:	2200      	movs	r2, #0
 800093c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800093e:	4b06      	ldr	r3, [pc, #24]	; (8000958 <MX_SPI2_Init+0x64>)
 8000940:	220a      	movs	r2, #10
 8000942:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000944:	4804      	ldr	r0, [pc, #16]	; (8000958 <MX_SPI2_Init+0x64>)
 8000946:	f001 fc01 	bl	800214c <HAL_SPI_Init>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000950:	f000 f8d2 	bl	8000af8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000954:	bf00      	nop
 8000956:	bd80      	pop	{r7, pc}
 8000958:	200000a4 	.word	0x200000a4
 800095c:	40003800 	.word	0x40003800

08000960 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000964:	4b11      	ldr	r3, [pc, #68]	; (80009ac <MX_USART2_UART_Init+0x4c>)
 8000966:	4a12      	ldr	r2, [pc, #72]	; (80009b0 <MX_USART2_UART_Init+0x50>)
 8000968:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800096a:	4b10      	ldr	r3, [pc, #64]	; (80009ac <MX_USART2_UART_Init+0x4c>)
 800096c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000970:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000972:	4b0e      	ldr	r3, [pc, #56]	; (80009ac <MX_USART2_UART_Init+0x4c>)
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000978:	4b0c      	ldr	r3, [pc, #48]	; (80009ac <MX_USART2_UART_Init+0x4c>)
 800097a:	2200      	movs	r2, #0
 800097c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800097e:	4b0b      	ldr	r3, [pc, #44]	; (80009ac <MX_USART2_UART_Init+0x4c>)
 8000980:	2200      	movs	r2, #0
 8000982:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000984:	4b09      	ldr	r3, [pc, #36]	; (80009ac <MX_USART2_UART_Init+0x4c>)
 8000986:	220c      	movs	r2, #12
 8000988:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800098a:	4b08      	ldr	r3, [pc, #32]	; (80009ac <MX_USART2_UART_Init+0x4c>)
 800098c:	2200      	movs	r2, #0
 800098e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000990:	4b06      	ldr	r3, [pc, #24]	; (80009ac <MX_USART2_UART_Init+0x4c>)
 8000992:	2200      	movs	r2, #0
 8000994:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000996:	4805      	ldr	r0, [pc, #20]	; (80009ac <MX_USART2_UART_Init+0x4c>)
 8000998:	f002 fab8 	bl	8002f0c <HAL_UART_Init>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80009a2:	f000 f8a9 	bl	8000af8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009a6:	bf00      	nop
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	200000fc 	.word	0x200000fc
 80009b0:	40004400 	.word	0x40004400

080009b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b08a      	sub	sp, #40	; 0x28
 80009b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ba:	f107 0314 	add.w	r3, r7, #20
 80009be:	2200      	movs	r2, #0
 80009c0:	601a      	str	r2, [r3, #0]
 80009c2:	605a      	str	r2, [r3, #4]
 80009c4:	609a      	str	r2, [r3, #8]
 80009c6:	60da      	str	r2, [r3, #12]
 80009c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ca:	2300      	movs	r3, #0
 80009cc:	613b      	str	r3, [r7, #16]
 80009ce:	4b34      	ldr	r3, [pc, #208]	; (8000aa0 <MX_GPIO_Init+0xec>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d2:	4a33      	ldr	r2, [pc, #204]	; (8000aa0 <MX_GPIO_Init+0xec>)
 80009d4:	f043 0304 	orr.w	r3, r3, #4
 80009d8:	6313      	str	r3, [r2, #48]	; 0x30
 80009da:	4b31      	ldr	r3, [pc, #196]	; (8000aa0 <MX_GPIO_Init+0xec>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009de:	f003 0304 	and.w	r3, r3, #4
 80009e2:	613b      	str	r3, [r7, #16]
 80009e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009e6:	2300      	movs	r3, #0
 80009e8:	60fb      	str	r3, [r7, #12]
 80009ea:	4b2d      	ldr	r3, [pc, #180]	; (8000aa0 <MX_GPIO_Init+0xec>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ee:	4a2c      	ldr	r2, [pc, #176]	; (8000aa0 <MX_GPIO_Init+0xec>)
 80009f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009f4:	6313      	str	r3, [r2, #48]	; 0x30
 80009f6:	4b2a      	ldr	r3, [pc, #168]	; (8000aa0 <MX_GPIO_Init+0xec>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	60bb      	str	r3, [r7, #8]
 8000a06:	4b26      	ldr	r3, [pc, #152]	; (8000aa0 <MX_GPIO_Init+0xec>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0a:	4a25      	ldr	r2, [pc, #148]	; (8000aa0 <MX_GPIO_Init+0xec>)
 8000a0c:	f043 0301 	orr.w	r3, r3, #1
 8000a10:	6313      	str	r3, [r2, #48]	; 0x30
 8000a12:	4b23      	ldr	r3, [pc, #140]	; (8000aa0 <MX_GPIO_Init+0xec>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a16:	f003 0301 	and.w	r3, r3, #1
 8000a1a:	60bb      	str	r3, [r7, #8]
 8000a1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	607b      	str	r3, [r7, #4]
 8000a22:	4b1f      	ldr	r3, [pc, #124]	; (8000aa0 <MX_GPIO_Init+0xec>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a26:	4a1e      	ldr	r2, [pc, #120]	; (8000aa0 <MX_GPIO_Init+0xec>)
 8000a28:	f043 0302 	orr.w	r3, r3, #2
 8000a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a2e:	4b1c      	ldr	r3, [pc, #112]	; (8000aa0 <MX_GPIO_Init+0xec>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a32:	f003 0302 	and.w	r3, r3, #2
 8000a36:	607b      	str	r3, [r7, #4]
 8000a38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	2102      	movs	r1, #2
 8000a3e:	4819      	ldr	r0, [pc, #100]	; (8000aa4 <MX_GPIO_Init+0xf0>)
 8000a40:	f000 fd50 	bl	80014e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a44:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a4a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000a4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a50:	2300      	movs	r3, #0
 8000a52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a54:	f107 0314 	add.w	r3, r7, #20
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4813      	ldr	r0, [pc, #76]	; (8000aa8 <MX_GPIO_Init+0xf4>)
 8000a5c:	f000 fbae 	bl	80011bc <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8000a60:	2302      	movs	r3, #2
 8000a62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a64:	2301      	movs	r3, #1
 8000a66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000a70:	f107 0314 	add.w	r3, r7, #20
 8000a74:	4619      	mov	r1, r3
 8000a76:	480b      	ldr	r0, [pc, #44]	; (8000aa4 <MX_GPIO_Init+0xf0>)
 8000a78:	f000 fba0 	bl	80011bc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a7c:	2320      	movs	r3, #32
 8000a7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a80:	2301      	movs	r3, #1
 8000a82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	2300      	movs	r3, #0
 8000a86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a8c:	f107 0314 	add.w	r3, r7, #20
 8000a90:	4619      	mov	r1, r3
 8000a92:	4806      	ldr	r0, [pc, #24]	; (8000aac <MX_GPIO_Init+0xf8>)
 8000a94:	f000 fb92 	bl	80011bc <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a98:	bf00      	nop
 8000a9a:	3728      	adds	r7, #40	; 0x28
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	40023800 	.word	0x40023800
 8000aa4:	40020400 	.word	0x40020400
 8000aa8:	40020800 	.word	0x40020800
 8000aac:	40020000 	.word	0x40020000

08000ab0 <__io_putchar>:

/* USER CODE BEGIN 4 */

PUTCHAR_PROTOTYPE
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000ab8:	1d39      	adds	r1, r7, #4
 8000aba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000abe:	2201      	movs	r2, #1
 8000ac0:	4803      	ldr	r0, [pc, #12]	; (8000ad0 <__io_putchar+0x20>)
 8000ac2:	f002 fa70 	bl	8002fa6 <HAL_UART_Transmit>

  return ch;
 8000ac6:	687b      	ldr	r3, [r7, #4]
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	3708      	adds	r7, #8
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	200000fc 	.word	0x200000fc

08000ad4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a04      	ldr	r2, [pc, #16]	; (8000af4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d101      	bne.n	8000aea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ae6:	f000 fa43 	bl	8000f70 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000aea:	bf00      	nop
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40010000 	.word	0x40010000

08000af8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000afc:	b672      	cpsid	i
}
 8000afe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b00:	e7fe      	b.n	8000b00 <Error_Handler+0x8>
	...

08000b04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	607b      	str	r3, [r7, #4]
 8000b0e:	4b12      	ldr	r3, [pc, #72]	; (8000b58 <HAL_MspInit+0x54>)
 8000b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b12:	4a11      	ldr	r2, [pc, #68]	; (8000b58 <HAL_MspInit+0x54>)
 8000b14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b18:	6453      	str	r3, [r2, #68]	; 0x44
 8000b1a:	4b0f      	ldr	r3, [pc, #60]	; (8000b58 <HAL_MspInit+0x54>)
 8000b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b22:	607b      	str	r3, [r7, #4]
 8000b24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b26:	2300      	movs	r3, #0
 8000b28:	603b      	str	r3, [r7, #0]
 8000b2a:	4b0b      	ldr	r3, [pc, #44]	; (8000b58 <HAL_MspInit+0x54>)
 8000b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2e:	4a0a      	ldr	r2, [pc, #40]	; (8000b58 <HAL_MspInit+0x54>)
 8000b30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b34:	6413      	str	r3, [r2, #64]	; 0x40
 8000b36:	4b08      	ldr	r3, [pc, #32]	; (8000b58 <HAL_MspInit+0x54>)
 8000b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b3e:	603b      	str	r3, [r7, #0]
 8000b40:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b42:	2200      	movs	r2, #0
 8000b44:	210f      	movs	r1, #15
 8000b46:	f06f 0001 	mvn.w	r0, #1
 8000b4a:	f000 fb0d 	bl	8001168 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b4e:	bf00      	nop
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40023800 	.word	0x40023800

08000b5c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08a      	sub	sp, #40	; 0x28
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	f107 0314 	add.w	r3, r7, #20
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]
 8000b72:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a19      	ldr	r2, [pc, #100]	; (8000be0 <HAL_SPI_MspInit+0x84>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d12c      	bne.n	8000bd8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000b7e:	2300      	movs	r3, #0
 8000b80:	613b      	str	r3, [r7, #16]
 8000b82:	4b18      	ldr	r3, [pc, #96]	; (8000be4 <HAL_SPI_MspInit+0x88>)
 8000b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b86:	4a17      	ldr	r2, [pc, #92]	; (8000be4 <HAL_SPI_MspInit+0x88>)
 8000b88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b8c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b8e:	4b15      	ldr	r3, [pc, #84]	; (8000be4 <HAL_SPI_MspInit+0x88>)
 8000b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b96:	613b      	str	r3, [r7, #16]
 8000b98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	60fb      	str	r3, [r7, #12]
 8000b9e:	4b11      	ldr	r3, [pc, #68]	; (8000be4 <HAL_SPI_MspInit+0x88>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba2:	4a10      	ldr	r2, [pc, #64]	; (8000be4 <HAL_SPI_MspInit+0x88>)
 8000ba4:	f043 0302 	orr.w	r3, r3, #2
 8000ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8000baa:	4b0e      	ldr	r3, [pc, #56]	; (8000be4 <HAL_SPI_MspInit+0x88>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bae:	f003 0302 	and.w	r3, r3, #2
 8000bb2:	60fb      	str	r3, [r7, #12]
 8000bb4:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000bb6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000bba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc4:	2303      	movs	r3, #3
 8000bc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000bc8:	2305      	movs	r3, #5
 8000bca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bcc:	f107 0314 	add.w	r3, r7, #20
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4805      	ldr	r0, [pc, #20]	; (8000be8 <HAL_SPI_MspInit+0x8c>)
 8000bd4:	f000 faf2 	bl	80011bc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000bd8:	bf00      	nop
 8000bda:	3728      	adds	r7, #40	; 0x28
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	40003800 	.word	0x40003800
 8000be4:	40023800 	.word	0x40023800
 8000be8:	40020400 	.word	0x40020400

08000bec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b08a      	sub	sp, #40	; 0x28
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf4:	f107 0314 	add.w	r3, r7, #20
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	601a      	str	r2, [r3, #0]
 8000bfc:	605a      	str	r2, [r3, #4]
 8000bfe:	609a      	str	r2, [r3, #8]
 8000c00:	60da      	str	r2, [r3, #12]
 8000c02:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a19      	ldr	r2, [pc, #100]	; (8000c70 <HAL_UART_MspInit+0x84>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d12b      	bne.n	8000c66 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c0e:	2300      	movs	r3, #0
 8000c10:	613b      	str	r3, [r7, #16]
 8000c12:	4b18      	ldr	r3, [pc, #96]	; (8000c74 <HAL_UART_MspInit+0x88>)
 8000c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c16:	4a17      	ldr	r2, [pc, #92]	; (8000c74 <HAL_UART_MspInit+0x88>)
 8000c18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c1c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c1e:	4b15      	ldr	r3, [pc, #84]	; (8000c74 <HAL_UART_MspInit+0x88>)
 8000c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c26:	613b      	str	r3, [r7, #16]
 8000c28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	60fb      	str	r3, [r7, #12]
 8000c2e:	4b11      	ldr	r3, [pc, #68]	; (8000c74 <HAL_UART_MspInit+0x88>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c32:	4a10      	ldr	r2, [pc, #64]	; (8000c74 <HAL_UART_MspInit+0x88>)
 8000c34:	f043 0301 	orr.w	r3, r3, #1
 8000c38:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3a:	4b0e      	ldr	r3, [pc, #56]	; (8000c74 <HAL_UART_MspInit+0x88>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	f003 0301 	and.w	r3, r3, #1
 8000c42:	60fb      	str	r3, [r7, #12]
 8000c44:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c46:	230c      	movs	r3, #12
 8000c48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c52:	2303      	movs	r3, #3
 8000c54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c56:	2307      	movs	r3, #7
 8000c58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c5a:	f107 0314 	add.w	r3, r7, #20
 8000c5e:	4619      	mov	r1, r3
 8000c60:	4805      	ldr	r0, [pc, #20]	; (8000c78 <HAL_UART_MspInit+0x8c>)
 8000c62:	f000 faab 	bl	80011bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c66:	bf00      	nop
 8000c68:	3728      	adds	r7, #40	; 0x28
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	40004400 	.word	0x40004400
 8000c74:	40023800 	.word	0x40023800
 8000c78:	40020000 	.word	0x40020000

08000c7c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b08c      	sub	sp, #48	; 0x30
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c84:	2300      	movs	r3, #0
 8000c86:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	6879      	ldr	r1, [r7, #4]
 8000c90:	2019      	movs	r0, #25
 8000c92:	f000 fa69 	bl	8001168 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000c96:	2019      	movs	r0, #25
 8000c98:	f000 fa82 	bl	80011a0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	4b1e      	ldr	r3, [pc, #120]	; (8000d1c <HAL_InitTick+0xa0>)
 8000ca2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ca4:	4a1d      	ldr	r2, [pc, #116]	; (8000d1c <HAL_InitTick+0xa0>)
 8000ca6:	f043 0301 	orr.w	r3, r3, #1
 8000caa:	6453      	str	r3, [r2, #68]	; 0x44
 8000cac:	4b1b      	ldr	r3, [pc, #108]	; (8000d1c <HAL_InitTick+0xa0>)
 8000cae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cb0:	f003 0301 	and.w	r3, r3, #1
 8000cb4:	60fb      	str	r3, [r7, #12]
 8000cb6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000cb8:	f107 0210 	add.w	r2, r7, #16
 8000cbc:	f107 0314 	add.w	r3, r7, #20
 8000cc0:	4611      	mov	r1, r2
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f000 fd42 	bl	800174c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000cc8:	f000 fd2c 	bl	8001724 <HAL_RCC_GetPCLK2Freq>
 8000ccc:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cd0:	4a13      	ldr	r2, [pc, #76]	; (8000d20 <HAL_InitTick+0xa4>)
 8000cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8000cd6:	0c9b      	lsrs	r3, r3, #18
 8000cd8:	3b01      	subs	r3, #1
 8000cda:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000cdc:	4b11      	ldr	r3, [pc, #68]	; (8000d24 <HAL_InitTick+0xa8>)
 8000cde:	4a12      	ldr	r2, [pc, #72]	; (8000d28 <HAL_InitTick+0xac>)
 8000ce0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000ce2:	4b10      	ldr	r3, [pc, #64]	; (8000d24 <HAL_InitTick+0xa8>)
 8000ce4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ce8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000cea:	4a0e      	ldr	r2, [pc, #56]	; (8000d24 <HAL_InitTick+0xa8>)
 8000cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cee:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000cf0:	4b0c      	ldr	r3, [pc, #48]	; (8000d24 <HAL_InitTick+0xa8>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cf6:	4b0b      	ldr	r3, [pc, #44]	; (8000d24 <HAL_InitTick+0xa8>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000cfc:	4809      	ldr	r0, [pc, #36]	; (8000d24 <HAL_InitTick+0xa8>)
 8000cfe:	f001 fe57 	bl	80029b0 <HAL_TIM_Base_Init>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d104      	bne.n	8000d12 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000d08:	4806      	ldr	r0, [pc, #24]	; (8000d24 <HAL_InitTick+0xa8>)
 8000d0a:	f001 feab 	bl	8002a64 <HAL_TIM_Base_Start_IT>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	e000      	b.n	8000d14 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000d12:	2301      	movs	r3, #1
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	3730      	adds	r7, #48	; 0x30
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40023800 	.word	0x40023800
 8000d20:	431bde83 	.word	0x431bde83
 8000d24:	20000140 	.word	0x20000140
 8000d28:	40010000 	.word	0x40010000

08000d2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d30:	e7fe      	b.n	8000d30 <NMI_Handler+0x4>

08000d32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d32:	b480      	push	{r7}
 8000d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d36:	e7fe      	b.n	8000d36 <HardFault_Handler+0x4>

08000d38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d3c:	e7fe      	b.n	8000d3c <MemManage_Handler+0x4>

08000d3e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d3e:	b480      	push	{r7}
 8000d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d42:	e7fe      	b.n	8000d42 <BusFault_Handler+0x4>

08000d44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d48:	e7fe      	b.n	8000d48 <UsageFault_Handler+0x4>

08000d4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr

08000d58 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d5c:	4802      	ldr	r0, [pc, #8]	; (8000d68 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000d5e:	f001 fef1 	bl	8002b44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000d62:	bf00      	nop
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	20000140 	.word	0x20000140

08000d6c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b086      	sub	sp, #24
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	60f8      	str	r0, [r7, #12]
 8000d74:	60b9      	str	r1, [r7, #8]
 8000d76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d78:	2300      	movs	r3, #0
 8000d7a:	617b      	str	r3, [r7, #20]
 8000d7c:	e00a      	b.n	8000d94 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d7e:	f3af 8000 	nop.w
 8000d82:	4601      	mov	r1, r0
 8000d84:	68bb      	ldr	r3, [r7, #8]
 8000d86:	1c5a      	adds	r2, r3, #1
 8000d88:	60ba      	str	r2, [r7, #8]
 8000d8a:	b2ca      	uxtb	r2, r1
 8000d8c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	3301      	adds	r3, #1
 8000d92:	617b      	str	r3, [r7, #20]
 8000d94:	697a      	ldr	r2, [r7, #20]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	dbf0      	blt.n	8000d7e <_read+0x12>
  }

  return len;
 8000d9c:	687b      	ldr	r3, [r7, #4]
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3718      	adds	r7, #24
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b086      	sub	sp, #24
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	60f8      	str	r0, [r7, #12]
 8000dae:	60b9      	str	r1, [r7, #8]
 8000db0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000db2:	2300      	movs	r3, #0
 8000db4:	617b      	str	r3, [r7, #20]
 8000db6:	e009      	b.n	8000dcc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	1c5a      	adds	r2, r3, #1
 8000dbc:	60ba      	str	r2, [r7, #8]
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff fe75 	bl	8000ab0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	617b      	str	r3, [r7, #20]
 8000dcc:	697a      	ldr	r2, [r7, #20]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	dbf1      	blt.n	8000db8 <_write+0x12>
  }
  return len;
 8000dd4:	687b      	ldr	r3, [r7, #4]
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3718      	adds	r7, #24
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <_close>:

int _close(int file)
{
 8000dde:	b480      	push	{r7}
 8000de0:	b083      	sub	sp, #12
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000de6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr

08000df6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000df6:	b480      	push	{r7}
 8000df8:	b083      	sub	sp, #12
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
 8000dfe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e06:	605a      	str	r2, [r3, #4]
  return 0;
 8000e08:	2300      	movs	r3, #0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	370c      	adds	r7, #12
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr

08000e16 <_isatty>:

int _isatty(int file)
{
 8000e16:	b480      	push	{r7}
 8000e18:	b083      	sub	sp, #12
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e1e:	2301      	movs	r3, #1
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr

08000e2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b085      	sub	sp, #20
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	60f8      	str	r0, [r7, #12]
 8000e34:	60b9      	str	r1, [r7, #8]
 8000e36:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e38:	2300      	movs	r3, #0
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	3714      	adds	r7, #20
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
	...

08000e48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e50:	4a14      	ldr	r2, [pc, #80]	; (8000ea4 <_sbrk+0x5c>)
 8000e52:	4b15      	ldr	r3, [pc, #84]	; (8000ea8 <_sbrk+0x60>)
 8000e54:	1ad3      	subs	r3, r2, r3
 8000e56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e5c:	4b13      	ldr	r3, [pc, #76]	; (8000eac <_sbrk+0x64>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d102      	bne.n	8000e6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e64:	4b11      	ldr	r3, [pc, #68]	; (8000eac <_sbrk+0x64>)
 8000e66:	4a12      	ldr	r2, [pc, #72]	; (8000eb0 <_sbrk+0x68>)
 8000e68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e6a:	4b10      	ldr	r3, [pc, #64]	; (8000eac <_sbrk+0x64>)
 8000e6c:	681a      	ldr	r2, [r3, #0]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4413      	add	r3, r2
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	429a      	cmp	r2, r3
 8000e76:	d207      	bcs.n	8000e88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e78:	f008 fe5e 	bl	8009b38 <__errno>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	220c      	movs	r2, #12
 8000e80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e86:	e009      	b.n	8000e9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e88:	4b08      	ldr	r3, [pc, #32]	; (8000eac <_sbrk+0x64>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e8e:	4b07      	ldr	r3, [pc, #28]	; (8000eac <_sbrk+0x64>)
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4413      	add	r3, r2
 8000e96:	4a05      	ldr	r2, [pc, #20]	; (8000eac <_sbrk+0x64>)
 8000e98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e9a:	68fb      	ldr	r3, [r7, #12]
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3718      	adds	r7, #24
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	20020000 	.word	0x20020000
 8000ea8:	00000400 	.word	0x00000400
 8000eac:	20000188 	.word	0x20000188
 8000eb0:	20004c28 	.word	0x20004c28

08000eb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000eb8:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <SystemInit+0x20>)
 8000eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ebe:	4a05      	ldr	r2, [pc, #20]	; (8000ed4 <SystemInit+0x20>)
 8000ec0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ec4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ec8:	bf00      	nop
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	e000ed00 	.word	0xe000ed00

08000ed8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ed8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f10 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000edc:	480d      	ldr	r0, [pc, #52]	; (8000f14 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000ede:	490e      	ldr	r1, [pc, #56]	; (8000f18 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000ee0:	4a0e      	ldr	r2, [pc, #56]	; (8000f1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ee2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ee4:	e002      	b.n	8000eec <LoopCopyDataInit>

08000ee6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ee6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ee8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eea:	3304      	adds	r3, #4

08000eec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ef0:	d3f9      	bcc.n	8000ee6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ef2:	4a0b      	ldr	r2, [pc, #44]	; (8000f20 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ef4:	4c0b      	ldr	r4, [pc, #44]	; (8000f24 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000ef6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ef8:	e001      	b.n	8000efe <LoopFillZerobss>

08000efa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000efa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000efc:	3204      	adds	r2, #4

08000efe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000efe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f00:	d3fb      	bcc.n	8000efa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000f02:	f7ff ffd7 	bl	8000eb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f06:	f008 fe1d 	bl	8009b44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f0a:	f7ff fb6f 	bl	80005ec <main>
  bx  lr    
 8000f0e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f10:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f18:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8000f1c:	0800ad78 	.word	0x0800ad78
  ldr r2, =_sbss
 8000f20:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8000f24:	20004c28 	.word	0x20004c28

08000f28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f28:	e7fe      	b.n	8000f28 <ADC_IRQHandler>
	...

08000f2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f30:	4b0e      	ldr	r3, [pc, #56]	; (8000f6c <HAL_Init+0x40>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a0d      	ldr	r2, [pc, #52]	; (8000f6c <HAL_Init+0x40>)
 8000f36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f3c:	4b0b      	ldr	r3, [pc, #44]	; (8000f6c <HAL_Init+0x40>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a0a      	ldr	r2, [pc, #40]	; (8000f6c <HAL_Init+0x40>)
 8000f42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f48:	4b08      	ldr	r3, [pc, #32]	; (8000f6c <HAL_Init+0x40>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a07      	ldr	r2, [pc, #28]	; (8000f6c <HAL_Init+0x40>)
 8000f4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f54:	2003      	movs	r0, #3
 8000f56:	f000 f8fc 	bl	8001152 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f5a:	200f      	movs	r0, #15
 8000f5c:	f7ff fe8e 	bl	8000c7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f60:	f7ff fdd0 	bl	8000b04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f64:	2300      	movs	r3, #0
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	40023c00 	.word	0x40023c00

08000f70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f74:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <HAL_IncTick+0x20>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	461a      	mov	r2, r3
 8000f7a:	4b06      	ldr	r3, [pc, #24]	; (8000f94 <HAL_IncTick+0x24>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4413      	add	r3, r2
 8000f80:	4a04      	ldr	r2, [pc, #16]	; (8000f94 <HAL_IncTick+0x24>)
 8000f82:	6013      	str	r3, [r2, #0]
}
 8000f84:	bf00      	nop
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	20000008 	.word	0x20000008
 8000f94:	2000018c 	.word	0x2000018c

08000f98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f9c:	4b03      	ldr	r3, [pc, #12]	; (8000fac <HAL_GetTick+0x14>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	2000018c 	.word	0x2000018c

08000fb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fb8:	f7ff ffee 	bl	8000f98 <HAL_GetTick>
 8000fbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000fc8:	d005      	beq.n	8000fd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fca:	4b0a      	ldr	r3, [pc, #40]	; (8000ff4 <HAL_Delay+0x44>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	461a      	mov	r2, r3
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	4413      	add	r3, r2
 8000fd4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fd6:	bf00      	nop
 8000fd8:	f7ff ffde 	bl	8000f98 <HAL_GetTick>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	68fa      	ldr	r2, [r7, #12]
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	d8f7      	bhi.n	8000fd8 <HAL_Delay+0x28>
  {
  }
}
 8000fe8:	bf00      	nop
 8000fea:	bf00      	nop
 8000fec:	3710      	adds	r7, #16
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	20000008 	.word	0x20000008

08000ff8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b085      	sub	sp, #20
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	f003 0307 	and.w	r3, r3, #7
 8001006:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001008:	4b0c      	ldr	r3, [pc, #48]	; (800103c <__NVIC_SetPriorityGrouping+0x44>)
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800100e:	68ba      	ldr	r2, [r7, #8]
 8001010:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001014:	4013      	ands	r3, r2
 8001016:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001020:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001024:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001028:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800102a:	4a04      	ldr	r2, [pc, #16]	; (800103c <__NVIC_SetPriorityGrouping+0x44>)
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	60d3      	str	r3, [r2, #12]
}
 8001030:	bf00      	nop
 8001032:	3714      	adds	r7, #20
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	e000ed00 	.word	0xe000ed00

08001040 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001044:	4b04      	ldr	r3, [pc, #16]	; (8001058 <__NVIC_GetPriorityGrouping+0x18>)
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	0a1b      	lsrs	r3, r3, #8
 800104a:	f003 0307 	and.w	r3, r3, #7
}
 800104e:	4618      	mov	r0, r3
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr
 8001058:	e000ed00 	.word	0xe000ed00

0800105c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800106a:	2b00      	cmp	r3, #0
 800106c:	db0b      	blt.n	8001086 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	f003 021f 	and.w	r2, r3, #31
 8001074:	4907      	ldr	r1, [pc, #28]	; (8001094 <__NVIC_EnableIRQ+0x38>)
 8001076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107a:	095b      	lsrs	r3, r3, #5
 800107c:	2001      	movs	r0, #1
 800107e:	fa00 f202 	lsl.w	r2, r0, r2
 8001082:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001086:	bf00      	nop
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	e000e100 	.word	0xe000e100

08001098 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	6039      	str	r1, [r7, #0]
 80010a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	db0a      	blt.n	80010c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	b2da      	uxtb	r2, r3
 80010b0:	490c      	ldr	r1, [pc, #48]	; (80010e4 <__NVIC_SetPriority+0x4c>)
 80010b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b6:	0112      	lsls	r2, r2, #4
 80010b8:	b2d2      	uxtb	r2, r2
 80010ba:	440b      	add	r3, r1
 80010bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010c0:	e00a      	b.n	80010d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	b2da      	uxtb	r2, r3
 80010c6:	4908      	ldr	r1, [pc, #32]	; (80010e8 <__NVIC_SetPriority+0x50>)
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	f003 030f 	and.w	r3, r3, #15
 80010ce:	3b04      	subs	r3, #4
 80010d0:	0112      	lsls	r2, r2, #4
 80010d2:	b2d2      	uxtb	r2, r2
 80010d4:	440b      	add	r3, r1
 80010d6:	761a      	strb	r2, [r3, #24]
}
 80010d8:	bf00      	nop
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	e000e100 	.word	0xe000e100
 80010e8:	e000ed00 	.word	0xe000ed00

080010ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b089      	sub	sp, #36	; 0x24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	f003 0307 	and.w	r3, r3, #7
 80010fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001100:	69fb      	ldr	r3, [r7, #28]
 8001102:	f1c3 0307 	rsb	r3, r3, #7
 8001106:	2b04      	cmp	r3, #4
 8001108:	bf28      	it	cs
 800110a:	2304      	movcs	r3, #4
 800110c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	3304      	adds	r3, #4
 8001112:	2b06      	cmp	r3, #6
 8001114:	d902      	bls.n	800111c <NVIC_EncodePriority+0x30>
 8001116:	69fb      	ldr	r3, [r7, #28]
 8001118:	3b03      	subs	r3, #3
 800111a:	e000      	b.n	800111e <NVIC_EncodePriority+0x32>
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001120:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	fa02 f303 	lsl.w	r3, r2, r3
 800112a:	43da      	mvns	r2, r3
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	401a      	ands	r2, r3
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001134:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	fa01 f303 	lsl.w	r3, r1, r3
 800113e:	43d9      	mvns	r1, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001144:	4313      	orrs	r3, r2
         );
}
 8001146:	4618      	mov	r0, r3
 8001148:	3724      	adds	r7, #36	; 0x24
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr

08001152 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	b082      	sub	sp, #8
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f7ff ff4c 	bl	8000ff8 <__NVIC_SetPriorityGrouping>
}
 8001160:	bf00      	nop
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	60b9      	str	r1, [r7, #8]
 8001172:	607a      	str	r2, [r7, #4]
 8001174:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001176:	2300      	movs	r3, #0
 8001178:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800117a:	f7ff ff61 	bl	8001040 <__NVIC_GetPriorityGrouping>
 800117e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	68b9      	ldr	r1, [r7, #8]
 8001184:	6978      	ldr	r0, [r7, #20]
 8001186:	f7ff ffb1 	bl	80010ec <NVIC_EncodePriority>
 800118a:	4602      	mov	r2, r0
 800118c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001190:	4611      	mov	r1, r2
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff ff80 	bl	8001098 <__NVIC_SetPriority>
}
 8001198:	bf00      	nop
 800119a:	3718      	adds	r7, #24
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff ff54 	bl	800105c <__NVIC_EnableIRQ>
}
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011bc:	b480      	push	{r7}
 80011be:	b089      	sub	sp, #36	; 0x24
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011c6:	2300      	movs	r3, #0
 80011c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011ca:	2300      	movs	r3, #0
 80011cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011ce:	2300      	movs	r3, #0
 80011d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
 80011d6:	e165      	b.n	80014a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011d8:	2201      	movs	r2, #1
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	697a      	ldr	r2, [r7, #20]
 80011e8:	4013      	ands	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011ec:	693a      	ldr	r2, [r7, #16]
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	429a      	cmp	r2, r3
 80011f2:	f040 8154 	bne.w	800149e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f003 0303 	and.w	r3, r3, #3
 80011fe:	2b01      	cmp	r3, #1
 8001200:	d005      	beq.n	800120e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800120a:	2b02      	cmp	r3, #2
 800120c:	d130      	bne.n	8001270 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	2203      	movs	r2, #3
 800121a:	fa02 f303 	lsl.w	r3, r2, r3
 800121e:	43db      	mvns	r3, r3
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	4013      	ands	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	68da      	ldr	r2, [r3, #12]
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	fa02 f303 	lsl.w	r3, r2, r3
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	4313      	orrs	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001244:	2201      	movs	r2, #1
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	fa02 f303 	lsl.w	r3, r2, r3
 800124c:	43db      	mvns	r3, r3
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	4013      	ands	r3, r2
 8001252:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	091b      	lsrs	r3, r3, #4
 800125a:	f003 0201 	and.w	r2, r3, #1
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	69ba      	ldr	r2, [r7, #24]
 8001266:	4313      	orrs	r3, r2
 8001268:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f003 0303 	and.w	r3, r3, #3
 8001278:	2b03      	cmp	r3, #3
 800127a:	d017      	beq.n	80012ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	2203      	movs	r2, #3
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	43db      	mvns	r3, r3
 800128e:	69ba      	ldr	r2, [r7, #24]
 8001290:	4013      	ands	r3, r2
 8001292:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	689a      	ldr	r2, [r3, #8]
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	fa02 f303 	lsl.w	r3, r2, r3
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	4313      	orrs	r3, r2
 80012a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f003 0303 	and.w	r3, r3, #3
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d123      	bne.n	8001300 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	08da      	lsrs	r2, r3, #3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	3208      	adds	r2, #8
 80012c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	f003 0307 	and.w	r3, r3, #7
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	220f      	movs	r2, #15
 80012d0:	fa02 f303 	lsl.w	r3, r2, r3
 80012d4:	43db      	mvns	r3, r3
 80012d6:	69ba      	ldr	r2, [r7, #24]
 80012d8:	4013      	ands	r3, r2
 80012da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	691a      	ldr	r2, [r3, #16]
 80012e0:	69fb      	ldr	r3, [r7, #28]
 80012e2:	f003 0307 	and.w	r3, r3, #7
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ec:	69ba      	ldr	r2, [r7, #24]
 80012ee:	4313      	orrs	r3, r2
 80012f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	08da      	lsrs	r2, r3, #3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	3208      	adds	r2, #8
 80012fa:	69b9      	ldr	r1, [r7, #24]
 80012fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	2203      	movs	r2, #3
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	43db      	mvns	r3, r3
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	4013      	ands	r3, r2
 8001316:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f003 0203 	and.w	r2, r3, #3
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	005b      	lsls	r3, r3, #1
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	4313      	orrs	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800133c:	2b00      	cmp	r3, #0
 800133e:	f000 80ae 	beq.w	800149e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	60fb      	str	r3, [r7, #12]
 8001346:	4b5d      	ldr	r3, [pc, #372]	; (80014bc <HAL_GPIO_Init+0x300>)
 8001348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800134a:	4a5c      	ldr	r2, [pc, #368]	; (80014bc <HAL_GPIO_Init+0x300>)
 800134c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001350:	6453      	str	r3, [r2, #68]	; 0x44
 8001352:	4b5a      	ldr	r3, [pc, #360]	; (80014bc <HAL_GPIO_Init+0x300>)
 8001354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001356:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800135a:	60fb      	str	r3, [r7, #12]
 800135c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800135e:	4a58      	ldr	r2, [pc, #352]	; (80014c0 <HAL_GPIO_Init+0x304>)
 8001360:	69fb      	ldr	r3, [r7, #28]
 8001362:	089b      	lsrs	r3, r3, #2
 8001364:	3302      	adds	r3, #2
 8001366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800136a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800136c:	69fb      	ldr	r3, [r7, #28]
 800136e:	f003 0303 	and.w	r3, r3, #3
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	220f      	movs	r2, #15
 8001376:	fa02 f303 	lsl.w	r3, r2, r3
 800137a:	43db      	mvns	r3, r3
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	4013      	ands	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a4f      	ldr	r2, [pc, #316]	; (80014c4 <HAL_GPIO_Init+0x308>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d025      	beq.n	80013d6 <HAL_GPIO_Init+0x21a>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4a4e      	ldr	r2, [pc, #312]	; (80014c8 <HAL_GPIO_Init+0x30c>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d01f      	beq.n	80013d2 <HAL_GPIO_Init+0x216>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4a4d      	ldr	r2, [pc, #308]	; (80014cc <HAL_GPIO_Init+0x310>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d019      	beq.n	80013ce <HAL_GPIO_Init+0x212>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4a4c      	ldr	r2, [pc, #304]	; (80014d0 <HAL_GPIO_Init+0x314>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d013      	beq.n	80013ca <HAL_GPIO_Init+0x20e>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4a4b      	ldr	r2, [pc, #300]	; (80014d4 <HAL_GPIO_Init+0x318>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d00d      	beq.n	80013c6 <HAL_GPIO_Init+0x20a>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4a4a      	ldr	r2, [pc, #296]	; (80014d8 <HAL_GPIO_Init+0x31c>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d007      	beq.n	80013c2 <HAL_GPIO_Init+0x206>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a49      	ldr	r2, [pc, #292]	; (80014dc <HAL_GPIO_Init+0x320>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d101      	bne.n	80013be <HAL_GPIO_Init+0x202>
 80013ba:	2306      	movs	r3, #6
 80013bc:	e00c      	b.n	80013d8 <HAL_GPIO_Init+0x21c>
 80013be:	2307      	movs	r3, #7
 80013c0:	e00a      	b.n	80013d8 <HAL_GPIO_Init+0x21c>
 80013c2:	2305      	movs	r3, #5
 80013c4:	e008      	b.n	80013d8 <HAL_GPIO_Init+0x21c>
 80013c6:	2304      	movs	r3, #4
 80013c8:	e006      	b.n	80013d8 <HAL_GPIO_Init+0x21c>
 80013ca:	2303      	movs	r3, #3
 80013cc:	e004      	b.n	80013d8 <HAL_GPIO_Init+0x21c>
 80013ce:	2302      	movs	r3, #2
 80013d0:	e002      	b.n	80013d8 <HAL_GPIO_Init+0x21c>
 80013d2:	2301      	movs	r3, #1
 80013d4:	e000      	b.n	80013d8 <HAL_GPIO_Init+0x21c>
 80013d6:	2300      	movs	r3, #0
 80013d8:	69fa      	ldr	r2, [r7, #28]
 80013da:	f002 0203 	and.w	r2, r2, #3
 80013de:	0092      	lsls	r2, r2, #2
 80013e0:	4093      	lsls	r3, r2
 80013e2:	69ba      	ldr	r2, [r7, #24]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013e8:	4935      	ldr	r1, [pc, #212]	; (80014c0 <HAL_GPIO_Init+0x304>)
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	089b      	lsrs	r3, r3, #2
 80013ee:	3302      	adds	r3, #2
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013f6:	4b3a      	ldr	r3, [pc, #232]	; (80014e0 <HAL_GPIO_Init+0x324>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	43db      	mvns	r3, r3
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	4013      	ands	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d003      	beq.n	800141a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001412:	69ba      	ldr	r2, [r7, #24]
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	4313      	orrs	r3, r2
 8001418:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800141a:	4a31      	ldr	r2, [pc, #196]	; (80014e0 <HAL_GPIO_Init+0x324>)
 800141c:	69bb      	ldr	r3, [r7, #24]
 800141e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001420:	4b2f      	ldr	r3, [pc, #188]	; (80014e0 <HAL_GPIO_Init+0x324>)
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	43db      	mvns	r3, r3
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	4013      	ands	r3, r2
 800142e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001438:	2b00      	cmp	r3, #0
 800143a:	d003      	beq.n	8001444 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800143c:	69ba      	ldr	r2, [r7, #24]
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	4313      	orrs	r3, r2
 8001442:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001444:	4a26      	ldr	r2, [pc, #152]	; (80014e0 <HAL_GPIO_Init+0x324>)
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800144a:	4b25      	ldr	r3, [pc, #148]	; (80014e0 <HAL_GPIO_Init+0x324>)
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	43db      	mvns	r3, r3
 8001454:	69ba      	ldr	r2, [r7, #24]
 8001456:	4013      	ands	r3, r2
 8001458:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001462:	2b00      	cmp	r3, #0
 8001464:	d003      	beq.n	800146e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001466:	69ba      	ldr	r2, [r7, #24]
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	4313      	orrs	r3, r2
 800146c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800146e:	4a1c      	ldr	r2, [pc, #112]	; (80014e0 <HAL_GPIO_Init+0x324>)
 8001470:	69bb      	ldr	r3, [r7, #24]
 8001472:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001474:	4b1a      	ldr	r3, [pc, #104]	; (80014e0 <HAL_GPIO_Init+0x324>)
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	43db      	mvns	r3, r3
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	4013      	ands	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800148c:	2b00      	cmp	r3, #0
 800148e:	d003      	beq.n	8001498 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001490:	69ba      	ldr	r2, [r7, #24]
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	4313      	orrs	r3, r2
 8001496:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001498:	4a11      	ldr	r2, [pc, #68]	; (80014e0 <HAL_GPIO_Init+0x324>)
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800149e:	69fb      	ldr	r3, [r7, #28]
 80014a0:	3301      	adds	r3, #1
 80014a2:	61fb      	str	r3, [r7, #28]
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	2b0f      	cmp	r3, #15
 80014a8:	f67f ae96 	bls.w	80011d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014ac:	bf00      	nop
 80014ae:	bf00      	nop
 80014b0:	3724      	adds	r7, #36	; 0x24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	40023800 	.word	0x40023800
 80014c0:	40013800 	.word	0x40013800
 80014c4:	40020000 	.word	0x40020000
 80014c8:	40020400 	.word	0x40020400
 80014cc:	40020800 	.word	0x40020800
 80014d0:	40020c00 	.word	0x40020c00
 80014d4:	40021000 	.word	0x40021000
 80014d8:	40021400 	.word	0x40021400
 80014dc:	40021800 	.word	0x40021800
 80014e0:	40013c00 	.word	0x40013c00

080014e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	460b      	mov	r3, r1
 80014ee:	807b      	strh	r3, [r7, #2]
 80014f0:	4613      	mov	r3, r2
 80014f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014f4:	787b      	ldrb	r3, [r7, #1]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d003      	beq.n	8001502 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014fa:	887a      	ldrh	r2, [r7, #2]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001500:	e003      	b.n	800150a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001502:	887b      	ldrh	r3, [r7, #2]
 8001504:	041a      	lsls	r2, r3, #16
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	619a      	str	r2, [r3, #24]
}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
	...

08001518 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d101      	bne.n	800152c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	e0cc      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800152c:	4b68      	ldr	r3, [pc, #416]	; (80016d0 <HAL_RCC_ClockConfig+0x1b8>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 030f 	and.w	r3, r3, #15
 8001534:	683a      	ldr	r2, [r7, #0]
 8001536:	429a      	cmp	r2, r3
 8001538:	d90c      	bls.n	8001554 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800153a:	4b65      	ldr	r3, [pc, #404]	; (80016d0 <HAL_RCC_ClockConfig+0x1b8>)
 800153c:	683a      	ldr	r2, [r7, #0]
 800153e:	b2d2      	uxtb	r2, r2
 8001540:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001542:	4b63      	ldr	r3, [pc, #396]	; (80016d0 <HAL_RCC_ClockConfig+0x1b8>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 030f 	and.w	r3, r3, #15
 800154a:	683a      	ldr	r2, [r7, #0]
 800154c:	429a      	cmp	r2, r3
 800154e:	d001      	beq.n	8001554 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e0b8      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 0302 	and.w	r3, r3, #2
 800155c:	2b00      	cmp	r3, #0
 800155e:	d020      	beq.n	80015a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0304 	and.w	r3, r3, #4
 8001568:	2b00      	cmp	r3, #0
 800156a:	d005      	beq.n	8001578 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800156c:	4b59      	ldr	r3, [pc, #356]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	4a58      	ldr	r2, [pc, #352]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001572:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001576:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 0308 	and.w	r3, r3, #8
 8001580:	2b00      	cmp	r3, #0
 8001582:	d005      	beq.n	8001590 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001584:	4b53      	ldr	r3, [pc, #332]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	4a52      	ldr	r2, [pc, #328]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 800158a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800158e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001590:	4b50      	ldr	r3, [pc, #320]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	494d      	ldr	r1, [pc, #308]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 800159e:	4313      	orrs	r3, r2
 80015a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d044      	beq.n	8001638 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d107      	bne.n	80015c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015b6:	4b47      	ldr	r3, [pc, #284]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d119      	bne.n	80015f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e07f      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d003      	beq.n	80015d6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015d2:	2b03      	cmp	r3, #3
 80015d4:	d107      	bne.n	80015e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015d6:	4b3f      	ldr	r3, [pc, #252]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d109      	bne.n	80015f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e06f      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015e6:	4b3b      	ldr	r3, [pc, #236]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f003 0302 	and.w	r3, r3, #2
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d101      	bne.n	80015f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e067      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015f6:	4b37      	ldr	r3, [pc, #220]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f023 0203 	bic.w	r2, r3, #3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	4934      	ldr	r1, [pc, #208]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001604:	4313      	orrs	r3, r2
 8001606:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001608:	f7ff fcc6 	bl	8000f98 <HAL_GetTick>
 800160c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800160e:	e00a      	b.n	8001626 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001610:	f7ff fcc2 	bl	8000f98 <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	f241 3288 	movw	r2, #5000	; 0x1388
 800161e:	4293      	cmp	r3, r2
 8001620:	d901      	bls.n	8001626 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e04f      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001626:	4b2b      	ldr	r3, [pc, #172]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	f003 020c 	and.w	r2, r3, #12
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	429a      	cmp	r2, r3
 8001636:	d1eb      	bne.n	8001610 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001638:	4b25      	ldr	r3, [pc, #148]	; (80016d0 <HAL_RCC_ClockConfig+0x1b8>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f003 030f 	and.w	r3, r3, #15
 8001640:	683a      	ldr	r2, [r7, #0]
 8001642:	429a      	cmp	r2, r3
 8001644:	d20c      	bcs.n	8001660 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001646:	4b22      	ldr	r3, [pc, #136]	; (80016d0 <HAL_RCC_ClockConfig+0x1b8>)
 8001648:	683a      	ldr	r2, [r7, #0]
 800164a:	b2d2      	uxtb	r2, r2
 800164c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800164e:	4b20      	ldr	r3, [pc, #128]	; (80016d0 <HAL_RCC_ClockConfig+0x1b8>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 030f 	and.w	r3, r3, #15
 8001656:	683a      	ldr	r2, [r7, #0]
 8001658:	429a      	cmp	r2, r3
 800165a:	d001      	beq.n	8001660 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	e032      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 0304 	and.w	r3, r3, #4
 8001668:	2b00      	cmp	r3, #0
 800166a:	d008      	beq.n	800167e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800166c:	4b19      	ldr	r3, [pc, #100]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	4916      	ldr	r1, [pc, #88]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 800167a:	4313      	orrs	r3, r2
 800167c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 0308 	and.w	r3, r3, #8
 8001686:	2b00      	cmp	r3, #0
 8001688:	d009      	beq.n	800169e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800168a:	4b12      	ldr	r3, [pc, #72]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	691b      	ldr	r3, [r3, #16]
 8001696:	00db      	lsls	r3, r3, #3
 8001698:	490e      	ldr	r1, [pc, #56]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 800169a:	4313      	orrs	r3, r2
 800169c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800169e:	f000 f887 	bl	80017b0 <HAL_RCC_GetSysClockFreq>
 80016a2:	4602      	mov	r2, r0
 80016a4:	4b0b      	ldr	r3, [pc, #44]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	091b      	lsrs	r3, r3, #4
 80016aa:	f003 030f 	and.w	r3, r3, #15
 80016ae:	490a      	ldr	r1, [pc, #40]	; (80016d8 <HAL_RCC_ClockConfig+0x1c0>)
 80016b0:	5ccb      	ldrb	r3, [r1, r3]
 80016b2:	fa22 f303 	lsr.w	r3, r2, r3
 80016b6:	4a09      	ldr	r2, [pc, #36]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 80016b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80016ba:	4b09      	ldr	r3, [pc, #36]	; (80016e0 <HAL_RCC_ClockConfig+0x1c8>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4618      	mov	r0, r3
 80016c0:	f7ff fadc 	bl	8000c7c <HAL_InitTick>

  return HAL_OK;
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40023c00 	.word	0x40023c00
 80016d4:	40023800 	.word	0x40023800
 80016d8:	0800ac38 	.word	0x0800ac38
 80016dc:	20000000 	.word	0x20000000
 80016e0:	20000004 	.word	0x20000004

080016e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016e8:	4b03      	ldr	r3, [pc, #12]	; (80016f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80016ea:	681b      	ldr	r3, [r3, #0]
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	20000000 	.word	0x20000000

080016fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001700:	f7ff fff0 	bl	80016e4 <HAL_RCC_GetHCLKFreq>
 8001704:	4602      	mov	r2, r0
 8001706:	4b05      	ldr	r3, [pc, #20]	; (800171c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	0a9b      	lsrs	r3, r3, #10
 800170c:	f003 0307 	and.w	r3, r3, #7
 8001710:	4903      	ldr	r1, [pc, #12]	; (8001720 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001712:	5ccb      	ldrb	r3, [r1, r3]
 8001714:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001718:	4618      	mov	r0, r3
 800171a:	bd80      	pop	{r7, pc}
 800171c:	40023800 	.word	0x40023800
 8001720:	0800ac48 	.word	0x0800ac48

08001724 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001728:	f7ff ffdc 	bl	80016e4 <HAL_RCC_GetHCLKFreq>
 800172c:	4602      	mov	r2, r0
 800172e:	4b05      	ldr	r3, [pc, #20]	; (8001744 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	0b5b      	lsrs	r3, r3, #13
 8001734:	f003 0307 	and.w	r3, r3, #7
 8001738:	4903      	ldr	r1, [pc, #12]	; (8001748 <HAL_RCC_GetPCLK2Freq+0x24>)
 800173a:	5ccb      	ldrb	r3, [r1, r3]
 800173c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001740:	4618      	mov	r0, r3
 8001742:	bd80      	pop	{r7, pc}
 8001744:	40023800 	.word	0x40023800
 8001748:	0800ac48 	.word	0x0800ac48

0800174c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	220f      	movs	r2, #15
 800175a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800175c:	4b12      	ldr	r3, [pc, #72]	; (80017a8 <HAL_RCC_GetClockConfig+0x5c>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	f003 0203 	and.w	r2, r3, #3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001768:	4b0f      	ldr	r3, [pc, #60]	; (80017a8 <HAL_RCC_GetClockConfig+0x5c>)
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001774:	4b0c      	ldr	r3, [pc, #48]	; (80017a8 <HAL_RCC_GetClockConfig+0x5c>)
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001780:	4b09      	ldr	r3, [pc, #36]	; (80017a8 <HAL_RCC_GetClockConfig+0x5c>)
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	08db      	lsrs	r3, r3, #3
 8001786:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800178e:	4b07      	ldr	r3, [pc, #28]	; (80017ac <HAL_RCC_GetClockConfig+0x60>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 020f 	and.w	r2, r3, #15
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	601a      	str	r2, [r3, #0]
}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	40023800 	.word	0x40023800
 80017ac:	40023c00 	.word	0x40023c00

080017b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017b4:	b0ae      	sub	sp, #184	; 0xb8
 80017b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80017b8:	2300      	movs	r3, #0
 80017ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80017be:	2300      	movs	r3, #0
 80017c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80017c4:	2300      	movs	r3, #0
 80017c6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80017ca:	2300      	movs	r3, #0
 80017cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80017d0:	2300      	movs	r3, #0
 80017d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80017d6:	4bcb      	ldr	r3, [pc, #812]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	f003 030c 	and.w	r3, r3, #12
 80017de:	2b0c      	cmp	r3, #12
 80017e0:	f200 8206 	bhi.w	8001bf0 <HAL_RCC_GetSysClockFreq+0x440>
 80017e4:	a201      	add	r2, pc, #4	; (adr r2, 80017ec <HAL_RCC_GetSysClockFreq+0x3c>)
 80017e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ea:	bf00      	nop
 80017ec:	08001821 	.word	0x08001821
 80017f0:	08001bf1 	.word	0x08001bf1
 80017f4:	08001bf1 	.word	0x08001bf1
 80017f8:	08001bf1 	.word	0x08001bf1
 80017fc:	08001829 	.word	0x08001829
 8001800:	08001bf1 	.word	0x08001bf1
 8001804:	08001bf1 	.word	0x08001bf1
 8001808:	08001bf1 	.word	0x08001bf1
 800180c:	08001831 	.word	0x08001831
 8001810:	08001bf1 	.word	0x08001bf1
 8001814:	08001bf1 	.word	0x08001bf1
 8001818:	08001bf1 	.word	0x08001bf1
 800181c:	08001a21 	.word	0x08001a21
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001820:	4bb9      	ldr	r3, [pc, #740]	; (8001b08 <HAL_RCC_GetSysClockFreq+0x358>)
 8001822:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001826:	e1e7      	b.n	8001bf8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001828:	4bb8      	ldr	r3, [pc, #736]	; (8001b0c <HAL_RCC_GetSysClockFreq+0x35c>)
 800182a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800182e:	e1e3      	b.n	8001bf8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001830:	4bb4      	ldr	r3, [pc, #720]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001838:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800183c:	4bb1      	ldr	r3, [pc, #708]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d071      	beq.n	800192c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001848:	4bae      	ldr	r3, [pc, #696]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	099b      	lsrs	r3, r3, #6
 800184e:	2200      	movs	r2, #0
 8001850:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001854:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001858:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800185c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001860:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001864:	2300      	movs	r3, #0
 8001866:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800186a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800186e:	4622      	mov	r2, r4
 8001870:	462b      	mov	r3, r5
 8001872:	f04f 0000 	mov.w	r0, #0
 8001876:	f04f 0100 	mov.w	r1, #0
 800187a:	0159      	lsls	r1, r3, #5
 800187c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001880:	0150      	lsls	r0, r2, #5
 8001882:	4602      	mov	r2, r0
 8001884:	460b      	mov	r3, r1
 8001886:	4621      	mov	r1, r4
 8001888:	1a51      	subs	r1, r2, r1
 800188a:	6439      	str	r1, [r7, #64]	; 0x40
 800188c:	4629      	mov	r1, r5
 800188e:	eb63 0301 	sbc.w	r3, r3, r1
 8001892:	647b      	str	r3, [r7, #68]	; 0x44
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	f04f 0300 	mov.w	r3, #0
 800189c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80018a0:	4649      	mov	r1, r9
 80018a2:	018b      	lsls	r3, r1, #6
 80018a4:	4641      	mov	r1, r8
 80018a6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018aa:	4641      	mov	r1, r8
 80018ac:	018a      	lsls	r2, r1, #6
 80018ae:	4641      	mov	r1, r8
 80018b0:	1a51      	subs	r1, r2, r1
 80018b2:	63b9      	str	r1, [r7, #56]	; 0x38
 80018b4:	4649      	mov	r1, r9
 80018b6:	eb63 0301 	sbc.w	r3, r3, r1
 80018ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018bc:	f04f 0200 	mov.w	r2, #0
 80018c0:	f04f 0300 	mov.w	r3, #0
 80018c4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80018c8:	4649      	mov	r1, r9
 80018ca:	00cb      	lsls	r3, r1, #3
 80018cc:	4641      	mov	r1, r8
 80018ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80018d2:	4641      	mov	r1, r8
 80018d4:	00ca      	lsls	r2, r1, #3
 80018d6:	4610      	mov	r0, r2
 80018d8:	4619      	mov	r1, r3
 80018da:	4603      	mov	r3, r0
 80018dc:	4622      	mov	r2, r4
 80018de:	189b      	adds	r3, r3, r2
 80018e0:	633b      	str	r3, [r7, #48]	; 0x30
 80018e2:	462b      	mov	r3, r5
 80018e4:	460a      	mov	r2, r1
 80018e6:	eb42 0303 	adc.w	r3, r2, r3
 80018ea:	637b      	str	r3, [r7, #52]	; 0x34
 80018ec:	f04f 0200 	mov.w	r2, #0
 80018f0:	f04f 0300 	mov.w	r3, #0
 80018f4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80018f8:	4629      	mov	r1, r5
 80018fa:	024b      	lsls	r3, r1, #9
 80018fc:	4621      	mov	r1, r4
 80018fe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001902:	4621      	mov	r1, r4
 8001904:	024a      	lsls	r2, r1, #9
 8001906:	4610      	mov	r0, r2
 8001908:	4619      	mov	r1, r3
 800190a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800190e:	2200      	movs	r2, #0
 8001910:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001914:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001918:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800191c:	f7fe fcc8 	bl	80002b0 <__aeabi_uldivmod>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4613      	mov	r3, r2
 8001926:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800192a:	e067      	b.n	80019fc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800192c:	4b75      	ldr	r3, [pc, #468]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	099b      	lsrs	r3, r3, #6
 8001932:	2200      	movs	r2, #0
 8001934:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001938:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800193c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001940:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001944:	67bb      	str	r3, [r7, #120]	; 0x78
 8001946:	2300      	movs	r3, #0
 8001948:	67fb      	str	r3, [r7, #124]	; 0x7c
 800194a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800194e:	4622      	mov	r2, r4
 8001950:	462b      	mov	r3, r5
 8001952:	f04f 0000 	mov.w	r0, #0
 8001956:	f04f 0100 	mov.w	r1, #0
 800195a:	0159      	lsls	r1, r3, #5
 800195c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001960:	0150      	lsls	r0, r2, #5
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	4621      	mov	r1, r4
 8001968:	1a51      	subs	r1, r2, r1
 800196a:	62b9      	str	r1, [r7, #40]	; 0x28
 800196c:	4629      	mov	r1, r5
 800196e:	eb63 0301 	sbc.w	r3, r3, r1
 8001972:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001974:	f04f 0200 	mov.w	r2, #0
 8001978:	f04f 0300 	mov.w	r3, #0
 800197c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001980:	4649      	mov	r1, r9
 8001982:	018b      	lsls	r3, r1, #6
 8001984:	4641      	mov	r1, r8
 8001986:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800198a:	4641      	mov	r1, r8
 800198c:	018a      	lsls	r2, r1, #6
 800198e:	4641      	mov	r1, r8
 8001990:	ebb2 0a01 	subs.w	sl, r2, r1
 8001994:	4649      	mov	r1, r9
 8001996:	eb63 0b01 	sbc.w	fp, r3, r1
 800199a:	f04f 0200 	mov.w	r2, #0
 800199e:	f04f 0300 	mov.w	r3, #0
 80019a2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80019a6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80019aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80019ae:	4692      	mov	sl, r2
 80019b0:	469b      	mov	fp, r3
 80019b2:	4623      	mov	r3, r4
 80019b4:	eb1a 0303 	adds.w	r3, sl, r3
 80019b8:	623b      	str	r3, [r7, #32]
 80019ba:	462b      	mov	r3, r5
 80019bc:	eb4b 0303 	adc.w	r3, fp, r3
 80019c0:	627b      	str	r3, [r7, #36]	; 0x24
 80019c2:	f04f 0200 	mov.w	r2, #0
 80019c6:	f04f 0300 	mov.w	r3, #0
 80019ca:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80019ce:	4629      	mov	r1, r5
 80019d0:	028b      	lsls	r3, r1, #10
 80019d2:	4621      	mov	r1, r4
 80019d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80019d8:	4621      	mov	r1, r4
 80019da:	028a      	lsls	r2, r1, #10
 80019dc:	4610      	mov	r0, r2
 80019de:	4619      	mov	r1, r3
 80019e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80019e4:	2200      	movs	r2, #0
 80019e6:	673b      	str	r3, [r7, #112]	; 0x70
 80019e8:	677a      	str	r2, [r7, #116]	; 0x74
 80019ea:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80019ee:	f7fe fc5f 	bl	80002b0 <__aeabi_uldivmod>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	4613      	mov	r3, r2
 80019f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80019fc:	4b41      	ldr	r3, [pc, #260]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	0c1b      	lsrs	r3, r3, #16
 8001a02:	f003 0303 	and.w	r3, r3, #3
 8001a06:	3301      	adds	r3, #1
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001a0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001a12:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a1a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001a1e:	e0eb      	b.n	8001bf8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a20:	4b38      	ldr	r3, [pc, #224]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a28:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a2c:	4b35      	ldr	r3, [pc, #212]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d06b      	beq.n	8001b10 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a38:	4b32      	ldr	r3, [pc, #200]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	099b      	lsrs	r3, r3, #6
 8001a3e:	2200      	movs	r2, #0
 8001a40:	66bb      	str	r3, [r7, #104]	; 0x68
 8001a42:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001a44:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a4a:	663b      	str	r3, [r7, #96]	; 0x60
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	667b      	str	r3, [r7, #100]	; 0x64
 8001a50:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001a54:	4622      	mov	r2, r4
 8001a56:	462b      	mov	r3, r5
 8001a58:	f04f 0000 	mov.w	r0, #0
 8001a5c:	f04f 0100 	mov.w	r1, #0
 8001a60:	0159      	lsls	r1, r3, #5
 8001a62:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a66:	0150      	lsls	r0, r2, #5
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	4621      	mov	r1, r4
 8001a6e:	1a51      	subs	r1, r2, r1
 8001a70:	61b9      	str	r1, [r7, #24]
 8001a72:	4629      	mov	r1, r5
 8001a74:	eb63 0301 	sbc.w	r3, r3, r1
 8001a78:	61fb      	str	r3, [r7, #28]
 8001a7a:	f04f 0200 	mov.w	r2, #0
 8001a7e:	f04f 0300 	mov.w	r3, #0
 8001a82:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001a86:	4659      	mov	r1, fp
 8001a88:	018b      	lsls	r3, r1, #6
 8001a8a:	4651      	mov	r1, sl
 8001a8c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a90:	4651      	mov	r1, sl
 8001a92:	018a      	lsls	r2, r1, #6
 8001a94:	4651      	mov	r1, sl
 8001a96:	ebb2 0801 	subs.w	r8, r2, r1
 8001a9a:	4659      	mov	r1, fp
 8001a9c:	eb63 0901 	sbc.w	r9, r3, r1
 8001aa0:	f04f 0200 	mov.w	r2, #0
 8001aa4:	f04f 0300 	mov.w	r3, #0
 8001aa8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001aac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ab0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ab4:	4690      	mov	r8, r2
 8001ab6:	4699      	mov	r9, r3
 8001ab8:	4623      	mov	r3, r4
 8001aba:	eb18 0303 	adds.w	r3, r8, r3
 8001abe:	613b      	str	r3, [r7, #16]
 8001ac0:	462b      	mov	r3, r5
 8001ac2:	eb49 0303 	adc.w	r3, r9, r3
 8001ac6:	617b      	str	r3, [r7, #20]
 8001ac8:	f04f 0200 	mov.w	r2, #0
 8001acc:	f04f 0300 	mov.w	r3, #0
 8001ad0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001ad4:	4629      	mov	r1, r5
 8001ad6:	024b      	lsls	r3, r1, #9
 8001ad8:	4621      	mov	r1, r4
 8001ada:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001ade:	4621      	mov	r1, r4
 8001ae0:	024a      	lsls	r2, r1, #9
 8001ae2:	4610      	mov	r0, r2
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001aea:	2200      	movs	r2, #0
 8001aec:	65bb      	str	r3, [r7, #88]	; 0x58
 8001aee:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001af0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001af4:	f7fe fbdc 	bl	80002b0 <__aeabi_uldivmod>
 8001af8:	4602      	mov	r2, r0
 8001afa:	460b      	mov	r3, r1
 8001afc:	4613      	mov	r3, r2
 8001afe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001b02:	e065      	b.n	8001bd0 <HAL_RCC_GetSysClockFreq+0x420>
 8001b04:	40023800 	.word	0x40023800
 8001b08:	00f42400 	.word	0x00f42400
 8001b0c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b10:	4b3d      	ldr	r3, [pc, #244]	; (8001c08 <HAL_RCC_GetSysClockFreq+0x458>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	099b      	lsrs	r3, r3, #6
 8001b16:	2200      	movs	r2, #0
 8001b18:	4618      	mov	r0, r3
 8001b1a:	4611      	mov	r1, r2
 8001b1c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b20:	653b      	str	r3, [r7, #80]	; 0x50
 8001b22:	2300      	movs	r3, #0
 8001b24:	657b      	str	r3, [r7, #84]	; 0x54
 8001b26:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001b2a:	4642      	mov	r2, r8
 8001b2c:	464b      	mov	r3, r9
 8001b2e:	f04f 0000 	mov.w	r0, #0
 8001b32:	f04f 0100 	mov.w	r1, #0
 8001b36:	0159      	lsls	r1, r3, #5
 8001b38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b3c:	0150      	lsls	r0, r2, #5
 8001b3e:	4602      	mov	r2, r0
 8001b40:	460b      	mov	r3, r1
 8001b42:	4641      	mov	r1, r8
 8001b44:	1a51      	subs	r1, r2, r1
 8001b46:	60b9      	str	r1, [r7, #8]
 8001b48:	4649      	mov	r1, r9
 8001b4a:	eb63 0301 	sbc.w	r3, r3, r1
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	f04f 0200 	mov.w	r2, #0
 8001b54:	f04f 0300 	mov.w	r3, #0
 8001b58:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001b5c:	4659      	mov	r1, fp
 8001b5e:	018b      	lsls	r3, r1, #6
 8001b60:	4651      	mov	r1, sl
 8001b62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b66:	4651      	mov	r1, sl
 8001b68:	018a      	lsls	r2, r1, #6
 8001b6a:	4651      	mov	r1, sl
 8001b6c:	1a54      	subs	r4, r2, r1
 8001b6e:	4659      	mov	r1, fp
 8001b70:	eb63 0501 	sbc.w	r5, r3, r1
 8001b74:	f04f 0200 	mov.w	r2, #0
 8001b78:	f04f 0300 	mov.w	r3, #0
 8001b7c:	00eb      	lsls	r3, r5, #3
 8001b7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b82:	00e2      	lsls	r2, r4, #3
 8001b84:	4614      	mov	r4, r2
 8001b86:	461d      	mov	r5, r3
 8001b88:	4643      	mov	r3, r8
 8001b8a:	18e3      	adds	r3, r4, r3
 8001b8c:	603b      	str	r3, [r7, #0]
 8001b8e:	464b      	mov	r3, r9
 8001b90:	eb45 0303 	adc.w	r3, r5, r3
 8001b94:	607b      	str	r3, [r7, #4]
 8001b96:	f04f 0200 	mov.w	r2, #0
 8001b9a:	f04f 0300 	mov.w	r3, #0
 8001b9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ba2:	4629      	mov	r1, r5
 8001ba4:	028b      	lsls	r3, r1, #10
 8001ba6:	4621      	mov	r1, r4
 8001ba8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001bac:	4621      	mov	r1, r4
 8001bae:	028a      	lsls	r2, r1, #10
 8001bb0:	4610      	mov	r0, r2
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001bb8:	2200      	movs	r2, #0
 8001bba:	64bb      	str	r3, [r7, #72]	; 0x48
 8001bbc:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001bbe:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001bc2:	f7fe fb75 	bl	80002b0 <__aeabi_uldivmod>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	4613      	mov	r3, r2
 8001bcc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001bd0:	4b0d      	ldr	r3, [pc, #52]	; (8001c08 <HAL_RCC_GetSysClockFreq+0x458>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	0f1b      	lsrs	r3, r3, #28
 8001bd6:	f003 0307 	and.w	r3, r3, #7
 8001bda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8001bde:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001be2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001bee:	e003      	b.n	8001bf8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001bf0:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <HAL_RCC_GetSysClockFreq+0x45c>)
 8001bf2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001bf6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bf8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	37b8      	adds	r7, #184	; 0xb8
 8001c00:	46bd      	mov	sp, r7
 8001c02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c06:	bf00      	nop
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	00f42400 	.word	0x00f42400

08001c10 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e28d      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f000 8083 	beq.w	8001d36 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001c30:	4b94      	ldr	r3, [pc, #592]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	f003 030c 	and.w	r3, r3, #12
 8001c38:	2b04      	cmp	r3, #4
 8001c3a:	d019      	beq.n	8001c70 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001c3c:	4b91      	ldr	r3, [pc, #580]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001c44:	2b08      	cmp	r3, #8
 8001c46:	d106      	bne.n	8001c56 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001c48:	4b8e      	ldr	r3, [pc, #568]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c54:	d00c      	beq.n	8001c70 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c56:	4b8b      	ldr	r3, [pc, #556]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001c5e:	2b0c      	cmp	r3, #12
 8001c60:	d112      	bne.n	8001c88 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c62:	4b88      	ldr	r3, [pc, #544]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c6e:	d10b      	bne.n	8001c88 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c70:	4b84      	ldr	r3, [pc, #528]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d05b      	beq.n	8001d34 <HAL_RCC_OscConfig+0x124>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d157      	bne.n	8001d34 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e25a      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c90:	d106      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x90>
 8001c92:	4b7c      	ldr	r3, [pc, #496]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a7b      	ldr	r2, [pc, #492]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c9c:	6013      	str	r3, [r2, #0]
 8001c9e:	e01d      	b.n	8001cdc <HAL_RCC_OscConfig+0xcc>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ca8:	d10c      	bne.n	8001cc4 <HAL_RCC_OscConfig+0xb4>
 8001caa:	4b76      	ldr	r3, [pc, #472]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a75      	ldr	r2, [pc, #468]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cb4:	6013      	str	r3, [r2, #0]
 8001cb6:	4b73      	ldr	r3, [pc, #460]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a72      	ldr	r2, [pc, #456]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cc0:	6013      	str	r3, [r2, #0]
 8001cc2:	e00b      	b.n	8001cdc <HAL_RCC_OscConfig+0xcc>
 8001cc4:	4b6f      	ldr	r3, [pc, #444]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a6e      	ldr	r2, [pc, #440]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cce:	6013      	str	r3, [r2, #0]
 8001cd0:	4b6c      	ldr	r3, [pc, #432]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a6b      	ldr	r2, [pc, #428]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d013      	beq.n	8001d0c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce4:	f7ff f958 	bl	8000f98 <HAL_GetTick>
 8001ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cea:	e008      	b.n	8001cfe <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cec:	f7ff f954 	bl	8000f98 <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	2b64      	cmp	r3, #100	; 0x64
 8001cf8:	d901      	bls.n	8001cfe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e21f      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cfe:	4b61      	ldr	r3, [pc, #388]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d0f0      	beq.n	8001cec <HAL_RCC_OscConfig+0xdc>
 8001d0a:	e014      	b.n	8001d36 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d0c:	f7ff f944 	bl	8000f98 <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d12:	e008      	b.n	8001d26 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d14:	f7ff f940 	bl	8000f98 <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b64      	cmp	r3, #100	; 0x64
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e20b      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d26:	4b57      	ldr	r3, [pc, #348]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1f0      	bne.n	8001d14 <HAL_RCC_OscConfig+0x104>
 8001d32:	e000      	b.n	8001d36 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d06f      	beq.n	8001e22 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001d42:	4b50      	ldr	r3, [pc, #320]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f003 030c 	and.w	r3, r3, #12
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d017      	beq.n	8001d7e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001d4e:	4b4d      	ldr	r3, [pc, #308]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001d56:	2b08      	cmp	r3, #8
 8001d58:	d105      	bne.n	8001d66 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001d5a:	4b4a      	ldr	r3, [pc, #296]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d00b      	beq.n	8001d7e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d66:	4b47      	ldr	r3, [pc, #284]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001d6e:	2b0c      	cmp	r3, #12
 8001d70:	d11c      	bne.n	8001dac <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d72:	4b44      	ldr	r3, [pc, #272]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d116      	bne.n	8001dac <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d7e:	4b41      	ldr	r3, [pc, #260]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d005      	beq.n	8001d96 <HAL_RCC_OscConfig+0x186>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d001      	beq.n	8001d96 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e1d3      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d96:	4b3b      	ldr	r3, [pc, #236]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	00db      	lsls	r3, r3, #3
 8001da4:	4937      	ldr	r1, [pc, #220]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001da6:	4313      	orrs	r3, r2
 8001da8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001daa:	e03a      	b.n	8001e22 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d020      	beq.n	8001df6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001db4:	4b34      	ldr	r3, [pc, #208]	; (8001e88 <HAL_RCC_OscConfig+0x278>)
 8001db6:	2201      	movs	r2, #1
 8001db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dba:	f7ff f8ed 	bl	8000f98 <HAL_GetTick>
 8001dbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dc0:	e008      	b.n	8001dd4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dc2:	f7ff f8e9 	bl	8000f98 <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e1b4      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dd4:	4b2b      	ldr	r3, [pc, #172]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0302 	and.w	r3, r3, #2
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d0f0      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001de0:	4b28      	ldr	r3, [pc, #160]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	691b      	ldr	r3, [r3, #16]
 8001dec:	00db      	lsls	r3, r3, #3
 8001dee:	4925      	ldr	r1, [pc, #148]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001df0:	4313      	orrs	r3, r2
 8001df2:	600b      	str	r3, [r1, #0]
 8001df4:	e015      	b.n	8001e22 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001df6:	4b24      	ldr	r3, [pc, #144]	; (8001e88 <HAL_RCC_OscConfig+0x278>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dfc:	f7ff f8cc 	bl	8000f98 <HAL_GetTick>
 8001e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e04:	f7ff f8c8 	bl	8000f98 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e193      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e16:	4b1b      	ldr	r3, [pc, #108]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0302 	and.w	r3, r3, #2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1f0      	bne.n	8001e04 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0308 	and.w	r3, r3, #8
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d036      	beq.n	8001e9c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d016      	beq.n	8001e64 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e36:	4b15      	ldr	r3, [pc, #84]	; (8001e8c <HAL_RCC_OscConfig+0x27c>)
 8001e38:	2201      	movs	r2, #1
 8001e3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e3c:	f7ff f8ac 	bl	8000f98 <HAL_GetTick>
 8001e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e42:	e008      	b.n	8001e56 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e44:	f7ff f8a8 	bl	8000f98 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	d901      	bls.n	8001e56 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e173      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e56:	4b0b      	ldr	r3, [pc, #44]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d0f0      	beq.n	8001e44 <HAL_RCC_OscConfig+0x234>
 8001e62:	e01b      	b.n	8001e9c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e64:	4b09      	ldr	r3, [pc, #36]	; (8001e8c <HAL_RCC_OscConfig+0x27c>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e6a:	f7ff f895 	bl	8000f98 <HAL_GetTick>
 8001e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e70:	e00e      	b.n	8001e90 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e72:	f7ff f891 	bl	8000f98 <HAL_GetTick>
 8001e76:	4602      	mov	r2, r0
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	1ad3      	subs	r3, r2, r3
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d907      	bls.n	8001e90 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001e80:	2303      	movs	r3, #3
 8001e82:	e15c      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
 8001e84:	40023800 	.word	0x40023800
 8001e88:	42470000 	.word	0x42470000
 8001e8c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e90:	4b8a      	ldr	r3, [pc, #552]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001e92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e94:	f003 0302 	and.w	r3, r3, #2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d1ea      	bne.n	8001e72 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0304 	and.w	r3, r3, #4
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	f000 8097 	beq.w	8001fd8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eae:	4b83      	ldr	r3, [pc, #524]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d10f      	bne.n	8001eda <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60bb      	str	r3, [r7, #8]
 8001ebe:	4b7f      	ldr	r3, [pc, #508]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec2:	4a7e      	ldr	r2, [pc, #504]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001ec4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eca:	4b7c      	ldr	r3, [pc, #496]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed2:	60bb      	str	r3, [r7, #8]
 8001ed4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eda:	4b79      	ldr	r3, [pc, #484]	; (80020c0 <HAL_RCC_OscConfig+0x4b0>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d118      	bne.n	8001f18 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ee6:	4b76      	ldr	r3, [pc, #472]	; (80020c0 <HAL_RCC_OscConfig+0x4b0>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a75      	ldr	r2, [pc, #468]	; (80020c0 <HAL_RCC_OscConfig+0x4b0>)
 8001eec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ef0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ef2:	f7ff f851 	bl	8000f98 <HAL_GetTick>
 8001ef6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef8:	e008      	b.n	8001f0c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001efa:	f7ff f84d 	bl	8000f98 <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d901      	bls.n	8001f0c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	e118      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f0c:	4b6c      	ldr	r3, [pc, #432]	; (80020c0 <HAL_RCC_OscConfig+0x4b0>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d0f0      	beq.n	8001efa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d106      	bne.n	8001f2e <HAL_RCC_OscConfig+0x31e>
 8001f20:	4b66      	ldr	r3, [pc, #408]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f24:	4a65      	ldr	r2, [pc, #404]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f26:	f043 0301 	orr.w	r3, r3, #1
 8001f2a:	6713      	str	r3, [r2, #112]	; 0x70
 8001f2c:	e01c      	b.n	8001f68 <HAL_RCC_OscConfig+0x358>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	2b05      	cmp	r3, #5
 8001f34:	d10c      	bne.n	8001f50 <HAL_RCC_OscConfig+0x340>
 8001f36:	4b61      	ldr	r3, [pc, #388]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f3a:	4a60      	ldr	r2, [pc, #384]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f3c:	f043 0304 	orr.w	r3, r3, #4
 8001f40:	6713      	str	r3, [r2, #112]	; 0x70
 8001f42:	4b5e      	ldr	r3, [pc, #376]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f46:	4a5d      	ldr	r2, [pc, #372]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	6713      	str	r3, [r2, #112]	; 0x70
 8001f4e:	e00b      	b.n	8001f68 <HAL_RCC_OscConfig+0x358>
 8001f50:	4b5a      	ldr	r3, [pc, #360]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f54:	4a59      	ldr	r2, [pc, #356]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f56:	f023 0301 	bic.w	r3, r3, #1
 8001f5a:	6713      	str	r3, [r2, #112]	; 0x70
 8001f5c:	4b57      	ldr	r3, [pc, #348]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f60:	4a56      	ldr	r2, [pc, #344]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f62:	f023 0304 	bic.w	r3, r3, #4
 8001f66:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d015      	beq.n	8001f9c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f70:	f7ff f812 	bl	8000f98 <HAL_GetTick>
 8001f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f76:	e00a      	b.n	8001f8e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f78:	f7ff f80e 	bl	8000f98 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e0d7      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f8e:	4b4b      	ldr	r3, [pc, #300]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f92:	f003 0302 	and.w	r3, r3, #2
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d0ee      	beq.n	8001f78 <HAL_RCC_OscConfig+0x368>
 8001f9a:	e014      	b.n	8001fc6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f9c:	f7fe fffc 	bl	8000f98 <HAL_GetTick>
 8001fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fa2:	e00a      	b.n	8001fba <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fa4:	f7fe fff8 	bl	8000f98 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e0c1      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fba:	4b40      	ldr	r3, [pc, #256]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1ee      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001fc6:	7dfb      	ldrb	r3, [r7, #23]
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d105      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fcc:	4b3b      	ldr	r3, [pc, #236]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd0:	4a3a      	ldr	r2, [pc, #232]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001fd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fd6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	f000 80ad 	beq.w	800213c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001fe2:	4b36      	ldr	r3, [pc, #216]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	f003 030c 	and.w	r3, r3, #12
 8001fea:	2b08      	cmp	r3, #8
 8001fec:	d060      	beq.n	80020b0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d145      	bne.n	8002082 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ff6:	4b33      	ldr	r3, [pc, #204]	; (80020c4 <HAL_RCC_OscConfig+0x4b4>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ffc:	f7fe ffcc 	bl	8000f98 <HAL_GetTick>
 8002000:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002002:	e008      	b.n	8002016 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002004:	f7fe ffc8 	bl	8000f98 <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b02      	cmp	r3, #2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e093      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002016:	4b29      	ldr	r3, [pc, #164]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d1f0      	bne.n	8002004 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	69da      	ldr	r2, [r3, #28]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6a1b      	ldr	r3, [r3, #32]
 800202a:	431a      	orrs	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002030:	019b      	lsls	r3, r3, #6
 8002032:	431a      	orrs	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002038:	085b      	lsrs	r3, r3, #1
 800203a:	3b01      	subs	r3, #1
 800203c:	041b      	lsls	r3, r3, #16
 800203e:	431a      	orrs	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002044:	061b      	lsls	r3, r3, #24
 8002046:	431a      	orrs	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204c:	071b      	lsls	r3, r3, #28
 800204e:	491b      	ldr	r1, [pc, #108]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8002050:	4313      	orrs	r3, r2
 8002052:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002054:	4b1b      	ldr	r3, [pc, #108]	; (80020c4 <HAL_RCC_OscConfig+0x4b4>)
 8002056:	2201      	movs	r2, #1
 8002058:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800205a:	f7fe ff9d 	bl	8000f98 <HAL_GetTick>
 800205e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002060:	e008      	b.n	8002074 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002062:	f7fe ff99 	bl	8000f98 <HAL_GetTick>
 8002066:	4602      	mov	r2, r0
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	2b02      	cmp	r3, #2
 800206e:	d901      	bls.n	8002074 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	e064      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002074:	4b11      	ldr	r3, [pc, #68]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d0f0      	beq.n	8002062 <HAL_RCC_OscConfig+0x452>
 8002080:	e05c      	b.n	800213c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002082:	4b10      	ldr	r3, [pc, #64]	; (80020c4 <HAL_RCC_OscConfig+0x4b4>)
 8002084:	2200      	movs	r2, #0
 8002086:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002088:	f7fe ff86 	bl	8000f98 <HAL_GetTick>
 800208c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800208e:	e008      	b.n	80020a2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002090:	f7fe ff82 	bl	8000f98 <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	2b02      	cmp	r3, #2
 800209c:	d901      	bls.n	80020a2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e04d      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020a2:	4b06      	ldr	r3, [pc, #24]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d1f0      	bne.n	8002090 <HAL_RCC_OscConfig+0x480>
 80020ae:	e045      	b.n	800213c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d107      	bne.n	80020c8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e040      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
 80020bc:	40023800 	.word	0x40023800
 80020c0:	40007000 	.word	0x40007000
 80020c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80020c8:	4b1f      	ldr	r3, [pc, #124]	; (8002148 <HAL_RCC_OscConfig+0x538>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	699b      	ldr	r3, [r3, #24]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d030      	beq.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d129      	bne.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d122      	bne.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020f2:	68fa      	ldr	r2, [r7, #12]
 80020f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80020f8:	4013      	ands	r3, r2
 80020fa:	687a      	ldr	r2, [r7, #4]
 80020fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80020fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002100:	4293      	cmp	r3, r2
 8002102:	d119      	bne.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800210e:	085b      	lsrs	r3, r3, #1
 8002110:	3b01      	subs	r3, #1
 8002112:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002114:	429a      	cmp	r2, r3
 8002116:	d10f      	bne.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002122:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002124:	429a      	cmp	r2, r3
 8002126:	d107      	bne.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002134:	429a      	cmp	r2, r3
 8002136:	d001      	beq.n	800213c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e000      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800213c:	2300      	movs	r3, #0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3718      	adds	r7, #24
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40023800 	.word	0x40023800

0800214c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d101      	bne.n	800215e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e07b      	b.n	8002256 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002162:	2b00      	cmp	r3, #0
 8002164:	d108      	bne.n	8002178 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800216e:	d009      	beq.n	8002184 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	61da      	str	r2, [r3, #28]
 8002176:	e005      	b.n	8002184 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2200      	movs	r2, #0
 8002188:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b00      	cmp	r3, #0
 8002194:	d106      	bne.n	80021a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2200      	movs	r2, #0
 800219a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f7fe fcdc 	bl	8000b5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2202      	movs	r2, #2
 80021a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021ba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80021cc:	431a      	orrs	r2, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	691b      	ldr	r3, [r3, #16]
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	431a      	orrs	r2, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	695b      	ldr	r3, [r3, #20]
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	431a      	orrs	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021f4:	431a      	orrs	r2, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	69db      	ldr	r3, [r3, #28]
 80021fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80021fe:	431a      	orrs	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a1b      	ldr	r3, [r3, #32]
 8002204:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002208:	ea42 0103 	orr.w	r1, r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002210:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	430a      	orrs	r2, r1
 800221a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	699b      	ldr	r3, [r3, #24]
 8002220:	0c1b      	lsrs	r3, r3, #16
 8002222:	f003 0104 	and.w	r1, r3, #4
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222a:	f003 0210 	and.w	r2, r3, #16
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	430a      	orrs	r2, r1
 8002234:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	69da      	ldr	r2, [r3, #28]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002244:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	3708      	adds	r7, #8
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b088      	sub	sp, #32
 8002262:	af00      	add	r7, sp, #0
 8002264:	60f8      	str	r0, [r7, #12]
 8002266:	60b9      	str	r1, [r7, #8]
 8002268:	603b      	str	r3, [r7, #0]
 800226a:	4613      	mov	r3, r2
 800226c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800226e:	2300      	movs	r3, #0
 8002270:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002278:	2b01      	cmp	r3, #1
 800227a:	d101      	bne.n	8002280 <HAL_SPI_Transmit+0x22>
 800227c:	2302      	movs	r3, #2
 800227e:	e126      	b.n	80024ce <HAL_SPI_Transmit+0x270>
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2201      	movs	r2, #1
 8002284:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002288:	f7fe fe86 	bl	8000f98 <HAL_GetTick>
 800228c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800228e:	88fb      	ldrh	r3, [r7, #6]
 8002290:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b01      	cmp	r3, #1
 800229c:	d002      	beq.n	80022a4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800229e:	2302      	movs	r3, #2
 80022a0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80022a2:	e10b      	b.n	80024bc <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d002      	beq.n	80022b0 <HAL_SPI_Transmit+0x52>
 80022aa:	88fb      	ldrh	r3, [r7, #6]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d102      	bne.n	80022b6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80022b4:	e102      	b.n	80024bc <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2203      	movs	r2, #3
 80022ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2200      	movs	r2, #0
 80022c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	68ba      	ldr	r2, [r7, #8]
 80022c8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	88fa      	ldrh	r2, [r7, #6]
 80022ce:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	88fa      	ldrh	r2, [r7, #6]
 80022d4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2200      	movs	r2, #0
 80022da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2200      	movs	r2, #0
 80022e0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2200      	movs	r2, #0
 80022ec:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2200      	movs	r2, #0
 80022f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80022fc:	d10f      	bne.n	800231e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800230c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800231c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002328:	2b40      	cmp	r3, #64	; 0x40
 800232a:	d007      	beq.n	800233c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800233a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002344:	d14b      	bne.n	80023de <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d002      	beq.n	8002354 <HAL_SPI_Transmit+0xf6>
 800234e:	8afb      	ldrh	r3, [r7, #22]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d13e      	bne.n	80023d2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002358:	881a      	ldrh	r2, [r3, #0]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002364:	1c9a      	adds	r2, r3, #2
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800236e:	b29b      	uxth	r3, r3
 8002370:	3b01      	subs	r3, #1
 8002372:	b29a      	uxth	r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002378:	e02b      	b.n	80023d2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f003 0302 	and.w	r3, r3, #2
 8002384:	2b02      	cmp	r3, #2
 8002386:	d112      	bne.n	80023ae <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238c:	881a      	ldrh	r2, [r3, #0]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002398:	1c9a      	adds	r2, r3, #2
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	3b01      	subs	r3, #1
 80023a6:	b29a      	uxth	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	86da      	strh	r2, [r3, #54]	; 0x36
 80023ac:	e011      	b.n	80023d2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80023ae:	f7fe fdf3 	bl	8000f98 <HAL_GetTick>
 80023b2:	4602      	mov	r2, r0
 80023b4:	69bb      	ldr	r3, [r7, #24]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	683a      	ldr	r2, [r7, #0]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d803      	bhi.n	80023c6 <HAL_SPI_Transmit+0x168>
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023c4:	d102      	bne.n	80023cc <HAL_SPI_Transmit+0x16e>
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d102      	bne.n	80023d2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	77fb      	strb	r3, [r7, #31]
          goto error;
 80023d0:	e074      	b.n	80024bc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d1ce      	bne.n	800237a <HAL_SPI_Transmit+0x11c>
 80023dc:	e04c      	b.n	8002478 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d002      	beq.n	80023ec <HAL_SPI_Transmit+0x18e>
 80023e6:	8afb      	ldrh	r3, [r7, #22]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d140      	bne.n	800246e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	330c      	adds	r3, #12
 80023f6:	7812      	ldrb	r2, [r2, #0]
 80023f8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	1c5a      	adds	r2, r3, #1
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002408:	b29b      	uxth	r3, r3
 800240a:	3b01      	subs	r3, #1
 800240c:	b29a      	uxth	r2, r3
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002412:	e02c      	b.n	800246e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b02      	cmp	r3, #2
 8002420:	d113      	bne.n	800244a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	330c      	adds	r3, #12
 800242c:	7812      	ldrb	r2, [r2, #0]
 800242e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002434:	1c5a      	adds	r2, r3, #1
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800243e:	b29b      	uxth	r3, r3
 8002440:	3b01      	subs	r3, #1
 8002442:	b29a      	uxth	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	86da      	strh	r2, [r3, #54]	; 0x36
 8002448:	e011      	b.n	800246e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800244a:	f7fe fda5 	bl	8000f98 <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	683a      	ldr	r2, [r7, #0]
 8002456:	429a      	cmp	r2, r3
 8002458:	d803      	bhi.n	8002462 <HAL_SPI_Transmit+0x204>
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002460:	d102      	bne.n	8002468 <HAL_SPI_Transmit+0x20a>
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d102      	bne.n	800246e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002468:	2303      	movs	r3, #3
 800246a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800246c:	e026      	b.n	80024bc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002472:	b29b      	uxth	r3, r3
 8002474:	2b00      	cmp	r3, #0
 8002476:	d1cd      	bne.n	8002414 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	6839      	ldr	r1, [r7, #0]
 800247c:	68f8      	ldr	r0, [r7, #12]
 800247e:	f000 fa55 	bl	800292c <SPI_EndRxTxTransaction>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d002      	beq.n	800248e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2220      	movs	r2, #32
 800248c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d10a      	bne.n	80024ac <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002496:	2300      	movs	r3, #0
 8002498:	613b      	str	r3, [r7, #16]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	613b      	str	r3, [r7, #16]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	613b      	str	r3, [r7, #16]
 80024aa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d002      	beq.n	80024ba <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	77fb      	strb	r3, [r7, #31]
 80024b8:	e000      	b.n	80024bc <HAL_SPI_Transmit+0x25e>
  }

error:
 80024ba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2201      	movs	r2, #1
 80024c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80024cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3720      	adds	r7, #32
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}

080024d6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80024d6:	b580      	push	{r7, lr}
 80024d8:	b08c      	sub	sp, #48	; 0x30
 80024da:	af00      	add	r7, sp, #0
 80024dc:	60f8      	str	r0, [r7, #12]
 80024de:	60b9      	str	r1, [r7, #8]
 80024e0:	607a      	str	r2, [r7, #4]
 80024e2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80024e4:	2301      	movs	r3, #1
 80024e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80024e8:	2300      	movs	r3, #0
 80024ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d101      	bne.n	80024fc <HAL_SPI_TransmitReceive+0x26>
 80024f8:	2302      	movs	r3, #2
 80024fa:	e18a      	b.n	8002812 <HAL_SPI_TransmitReceive+0x33c>
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002504:	f7fe fd48 	bl	8000f98 <HAL_GetTick>
 8002508:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002510:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800251a:	887b      	ldrh	r3, [r7, #2]
 800251c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800251e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002522:	2b01      	cmp	r3, #1
 8002524:	d00f      	beq.n	8002546 <HAL_SPI_TransmitReceive+0x70>
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800252c:	d107      	bne.n	800253e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d103      	bne.n	800253e <HAL_SPI_TransmitReceive+0x68>
 8002536:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800253a:	2b04      	cmp	r3, #4
 800253c:	d003      	beq.n	8002546 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800253e:	2302      	movs	r3, #2
 8002540:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002544:	e15b      	b.n	80027fe <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d005      	beq.n	8002558 <HAL_SPI_TransmitReceive+0x82>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d002      	beq.n	8002558 <HAL_SPI_TransmitReceive+0x82>
 8002552:	887b      	ldrh	r3, [r7, #2]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d103      	bne.n	8002560 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800255e:	e14e      	b.n	80027fe <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002566:	b2db      	uxtb	r3, r3
 8002568:	2b04      	cmp	r3, #4
 800256a:	d003      	beq.n	8002574 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2205      	movs	r2, #5
 8002570:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2200      	movs	r2, #0
 8002578:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	887a      	ldrh	r2, [r7, #2]
 8002584:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	887a      	ldrh	r2, [r7, #2]
 800258a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	68ba      	ldr	r2, [r7, #8]
 8002590:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	887a      	ldrh	r2, [r7, #2]
 8002596:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	887a      	ldrh	r2, [r7, #2]
 800259c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2200      	movs	r2, #0
 80025a2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2200      	movs	r2, #0
 80025a8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025b4:	2b40      	cmp	r3, #64	; 0x40
 80025b6:	d007      	beq.n	80025c8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80025d0:	d178      	bne.n	80026c4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d002      	beq.n	80025e0 <HAL_SPI_TransmitReceive+0x10a>
 80025da:	8b7b      	ldrh	r3, [r7, #26]
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d166      	bne.n	80026ae <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e4:	881a      	ldrh	r2, [r3, #0]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f0:	1c9a      	adds	r2, r3, #2
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	3b01      	subs	r3, #1
 80025fe:	b29a      	uxth	r2, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002604:	e053      	b.n	80026ae <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f003 0302 	and.w	r3, r3, #2
 8002610:	2b02      	cmp	r3, #2
 8002612:	d11b      	bne.n	800264c <HAL_SPI_TransmitReceive+0x176>
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002618:	b29b      	uxth	r3, r3
 800261a:	2b00      	cmp	r3, #0
 800261c:	d016      	beq.n	800264c <HAL_SPI_TransmitReceive+0x176>
 800261e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002620:	2b01      	cmp	r3, #1
 8002622:	d113      	bne.n	800264c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002628:	881a      	ldrh	r2, [r3, #0]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002634:	1c9a      	adds	r2, r3, #2
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800263e:	b29b      	uxth	r3, r3
 8002640:	3b01      	subs	r3, #1
 8002642:	b29a      	uxth	r2, r3
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002648:	2300      	movs	r3, #0
 800264a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	2b01      	cmp	r3, #1
 8002658:	d119      	bne.n	800268e <HAL_SPI_TransmitReceive+0x1b8>
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800265e:	b29b      	uxth	r3, r3
 8002660:	2b00      	cmp	r3, #0
 8002662:	d014      	beq.n	800268e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	68da      	ldr	r2, [r3, #12]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800266e:	b292      	uxth	r2, r2
 8002670:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002676:	1c9a      	adds	r2, r3, #2
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002680:	b29b      	uxth	r3, r3
 8002682:	3b01      	subs	r3, #1
 8002684:	b29a      	uxth	r2, r3
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800268a:	2301      	movs	r3, #1
 800268c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800268e:	f7fe fc83 	bl	8000f98 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800269a:	429a      	cmp	r2, r3
 800269c:	d807      	bhi.n	80026ae <HAL_SPI_TransmitReceive+0x1d8>
 800269e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026a4:	d003      	beq.n	80026ae <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80026ac:	e0a7      	b.n	80027fe <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1a6      	bne.n	8002606 <HAL_SPI_TransmitReceive+0x130>
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026bc:	b29b      	uxth	r3, r3
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1a1      	bne.n	8002606 <HAL_SPI_TransmitReceive+0x130>
 80026c2:	e07c      	b.n	80027be <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d002      	beq.n	80026d2 <HAL_SPI_TransmitReceive+0x1fc>
 80026cc:	8b7b      	ldrh	r3, [r7, #26]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d16b      	bne.n	80027aa <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	330c      	adds	r3, #12
 80026dc:	7812      	ldrb	r2, [r2, #0]
 80026de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e4:	1c5a      	adds	r2, r3, #1
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	3b01      	subs	r3, #1
 80026f2:	b29a      	uxth	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80026f8:	e057      	b.n	80027aa <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	f003 0302 	and.w	r3, r3, #2
 8002704:	2b02      	cmp	r3, #2
 8002706:	d11c      	bne.n	8002742 <HAL_SPI_TransmitReceive+0x26c>
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800270c:	b29b      	uxth	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d017      	beq.n	8002742 <HAL_SPI_TransmitReceive+0x26c>
 8002712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002714:	2b01      	cmp	r3, #1
 8002716:	d114      	bne.n	8002742 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	330c      	adds	r3, #12
 8002722:	7812      	ldrb	r2, [r2, #0]
 8002724:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272a:	1c5a      	adds	r2, r3, #1
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002734:	b29b      	uxth	r3, r3
 8002736:	3b01      	subs	r3, #1
 8002738:	b29a      	uxth	r2, r3
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800273e:	2300      	movs	r3, #0
 8002740:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f003 0301 	and.w	r3, r3, #1
 800274c:	2b01      	cmp	r3, #1
 800274e:	d119      	bne.n	8002784 <HAL_SPI_TransmitReceive+0x2ae>
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002754:	b29b      	uxth	r3, r3
 8002756:	2b00      	cmp	r3, #0
 8002758:	d014      	beq.n	8002784 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68da      	ldr	r2, [r3, #12]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002764:	b2d2      	uxtb	r2, r2
 8002766:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800276c:	1c5a      	adds	r2, r3, #1
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002776:	b29b      	uxth	r3, r3
 8002778:	3b01      	subs	r3, #1
 800277a:	b29a      	uxth	r2, r3
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002780:	2301      	movs	r3, #1
 8002782:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002784:	f7fe fc08 	bl	8000f98 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002790:	429a      	cmp	r2, r3
 8002792:	d803      	bhi.n	800279c <HAL_SPI_TransmitReceive+0x2c6>
 8002794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002796:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800279a:	d102      	bne.n	80027a2 <HAL_SPI_TransmitReceive+0x2cc>
 800279c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d103      	bne.n	80027aa <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80027a8:	e029      	b.n	80027fe <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d1a2      	bne.n	80026fa <HAL_SPI_TransmitReceive+0x224>
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027b8:	b29b      	uxth	r3, r3
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d19d      	bne.n	80026fa <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80027be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027c0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80027c2:	68f8      	ldr	r0, [r7, #12]
 80027c4:	f000 f8b2 	bl	800292c <SPI_EndRxTxTransaction>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d006      	beq.n	80027dc <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2220      	movs	r2, #32
 80027d8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80027da:	e010      	b.n	80027fe <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d10b      	bne.n	80027fc <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	617b      	str	r3, [r7, #20]
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	617b      	str	r3, [r7, #20]
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	e000      	b.n	80027fe <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80027fc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800280e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002812:	4618      	mov	r0, r3
 8002814:	3730      	adds	r7, #48	; 0x30
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
	...

0800281c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b088      	sub	sp, #32
 8002820:	af00      	add	r7, sp, #0
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	603b      	str	r3, [r7, #0]
 8002828:	4613      	mov	r3, r2
 800282a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800282c:	f7fe fbb4 	bl	8000f98 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002834:	1a9b      	subs	r3, r3, r2
 8002836:	683a      	ldr	r2, [r7, #0]
 8002838:	4413      	add	r3, r2
 800283a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800283c:	f7fe fbac 	bl	8000f98 <HAL_GetTick>
 8002840:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002842:	4b39      	ldr	r3, [pc, #228]	; (8002928 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	015b      	lsls	r3, r3, #5
 8002848:	0d1b      	lsrs	r3, r3, #20
 800284a:	69fa      	ldr	r2, [r7, #28]
 800284c:	fb02 f303 	mul.w	r3, r2, r3
 8002850:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002852:	e054      	b.n	80028fe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800285a:	d050      	beq.n	80028fe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800285c:	f7fe fb9c 	bl	8000f98 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	69fa      	ldr	r2, [r7, #28]
 8002868:	429a      	cmp	r2, r3
 800286a:	d902      	bls.n	8002872 <SPI_WaitFlagStateUntilTimeout+0x56>
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d13d      	bne.n	80028ee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	685a      	ldr	r2, [r3, #4]
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002880:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800288a:	d111      	bne.n	80028b0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002894:	d004      	beq.n	80028a0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800289e:	d107      	bne.n	80028b0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028b8:	d10f      	bne.n	80028da <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80028c8:	601a      	str	r2, [r3, #0]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80028d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2201      	movs	r2, #1
 80028de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2200      	movs	r2, #0
 80028e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e017      	b.n	800291e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d101      	bne.n	80028f8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80028f4:	2300      	movs	r3, #0
 80028f6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	3b01      	subs	r3, #1
 80028fc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	689a      	ldr	r2, [r3, #8]
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	4013      	ands	r3, r2
 8002908:	68ba      	ldr	r2, [r7, #8]
 800290a:	429a      	cmp	r2, r3
 800290c:	bf0c      	ite	eq
 800290e:	2301      	moveq	r3, #1
 8002910:	2300      	movne	r3, #0
 8002912:	b2db      	uxtb	r3, r3
 8002914:	461a      	mov	r2, r3
 8002916:	79fb      	ldrb	r3, [r7, #7]
 8002918:	429a      	cmp	r2, r3
 800291a:	d19b      	bne.n	8002854 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800291c:	2300      	movs	r3, #0
}
 800291e:	4618      	mov	r0, r3
 8002920:	3720      	adds	r7, #32
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	20000000 	.word	0x20000000

0800292c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b088      	sub	sp, #32
 8002930:	af02      	add	r7, sp, #8
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002938:	4b1b      	ldr	r3, [pc, #108]	; (80029a8 <SPI_EndRxTxTransaction+0x7c>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a1b      	ldr	r2, [pc, #108]	; (80029ac <SPI_EndRxTxTransaction+0x80>)
 800293e:	fba2 2303 	umull	r2, r3, r2, r3
 8002942:	0d5b      	lsrs	r3, r3, #21
 8002944:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002948:	fb02 f303 	mul.w	r3, r2, r3
 800294c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002956:	d112      	bne.n	800297e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	9300      	str	r3, [sp, #0]
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	2200      	movs	r2, #0
 8002960:	2180      	movs	r1, #128	; 0x80
 8002962:	68f8      	ldr	r0, [r7, #12]
 8002964:	f7ff ff5a 	bl	800281c <SPI_WaitFlagStateUntilTimeout>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d016      	beq.n	800299c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002972:	f043 0220 	orr.w	r2, r3, #32
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e00f      	b.n	800299e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d00a      	beq.n	800299a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	3b01      	subs	r3, #1
 8002988:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002994:	2b80      	cmp	r3, #128	; 0x80
 8002996:	d0f2      	beq.n	800297e <SPI_EndRxTxTransaction+0x52>
 8002998:	e000      	b.n	800299c <SPI_EndRxTxTransaction+0x70>
        break;
 800299a:	bf00      	nop
  }

  return HAL_OK;
 800299c:	2300      	movs	r3, #0
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3718      	adds	r7, #24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	20000000 	.word	0x20000000
 80029ac:	165e9f81 	.word	0x165e9f81

080029b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d101      	bne.n	80029c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e041      	b.n	8002a46 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d106      	bne.n	80029dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f000 f839 	bl	8002a4e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2202      	movs	r2, #2
 80029e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	3304      	adds	r3, #4
 80029ec:	4619      	mov	r1, r3
 80029ee:	4610      	mov	r0, r2
 80029f0:	f000 f9d8 	bl	8002da4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2201      	movs	r2, #1
 8002a28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002a4e:	b480      	push	{r7}
 8002a50:	b083      	sub	sp, #12
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002a56:	bf00      	nop
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
	...

08002a64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d001      	beq.n	8002a7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e04e      	b.n	8002b1a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2202      	movs	r2, #2
 8002a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	68da      	ldr	r2, [r3, #12]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f042 0201 	orr.w	r2, r2, #1
 8002a92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a23      	ldr	r2, [pc, #140]	; (8002b28 <HAL_TIM_Base_Start_IT+0xc4>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d022      	beq.n	8002ae4 <HAL_TIM_Base_Start_IT+0x80>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002aa6:	d01d      	beq.n	8002ae4 <HAL_TIM_Base_Start_IT+0x80>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a1f      	ldr	r2, [pc, #124]	; (8002b2c <HAL_TIM_Base_Start_IT+0xc8>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d018      	beq.n	8002ae4 <HAL_TIM_Base_Start_IT+0x80>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a1e      	ldr	r2, [pc, #120]	; (8002b30 <HAL_TIM_Base_Start_IT+0xcc>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d013      	beq.n	8002ae4 <HAL_TIM_Base_Start_IT+0x80>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a1c      	ldr	r2, [pc, #112]	; (8002b34 <HAL_TIM_Base_Start_IT+0xd0>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d00e      	beq.n	8002ae4 <HAL_TIM_Base_Start_IT+0x80>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a1b      	ldr	r2, [pc, #108]	; (8002b38 <HAL_TIM_Base_Start_IT+0xd4>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d009      	beq.n	8002ae4 <HAL_TIM_Base_Start_IT+0x80>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a19      	ldr	r2, [pc, #100]	; (8002b3c <HAL_TIM_Base_Start_IT+0xd8>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d004      	beq.n	8002ae4 <HAL_TIM_Base_Start_IT+0x80>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a18      	ldr	r2, [pc, #96]	; (8002b40 <HAL_TIM_Base_Start_IT+0xdc>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d111      	bne.n	8002b08 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f003 0307 	and.w	r3, r3, #7
 8002aee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2b06      	cmp	r3, #6
 8002af4:	d010      	beq.n	8002b18 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f042 0201 	orr.w	r2, r2, #1
 8002b04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b06:	e007      	b.n	8002b18 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f042 0201 	orr.w	r2, r2, #1
 8002b16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3714      	adds	r7, #20
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr
 8002b26:	bf00      	nop
 8002b28:	40010000 	.word	0x40010000
 8002b2c:	40000400 	.word	0x40000400
 8002b30:	40000800 	.word	0x40000800
 8002b34:	40000c00 	.word	0x40000c00
 8002b38:	40010400 	.word	0x40010400
 8002b3c:	40014000 	.word	0x40014000
 8002b40:	40001800 	.word	0x40001800

08002b44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d122      	bne.n	8002ba0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d11b      	bne.n	8002ba0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f06f 0202 	mvn.w	r2, #2
 8002b70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2201      	movs	r2, #1
 8002b76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	699b      	ldr	r3, [r3, #24]
 8002b7e:	f003 0303 	and.w	r3, r3, #3
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d003      	beq.n	8002b8e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f8ee 	bl	8002d68 <HAL_TIM_IC_CaptureCallback>
 8002b8c:	e005      	b.n	8002b9a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 f8e0 	bl	8002d54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f000 f8f1 	bl	8002d7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	f003 0304 	and.w	r3, r3, #4
 8002baa:	2b04      	cmp	r3, #4
 8002bac:	d122      	bne.n	8002bf4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	f003 0304 	and.w	r3, r3, #4
 8002bb8:	2b04      	cmp	r3, #4
 8002bba:	d11b      	bne.n	8002bf4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f06f 0204 	mvn.w	r2, #4
 8002bc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2202      	movs	r2, #2
 8002bca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	699b      	ldr	r3, [r3, #24]
 8002bd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d003      	beq.n	8002be2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 f8c4 	bl	8002d68 <HAL_TIM_IC_CaptureCallback>
 8002be0:	e005      	b.n	8002bee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f000 f8b6 	bl	8002d54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f000 f8c7 	bl	8002d7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	f003 0308 	and.w	r3, r3, #8
 8002bfe:	2b08      	cmp	r3, #8
 8002c00:	d122      	bne.n	8002c48 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	f003 0308 	and.w	r3, r3, #8
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d11b      	bne.n	8002c48 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f06f 0208 	mvn.w	r2, #8
 8002c18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2204      	movs	r2, #4
 8002c1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	69db      	ldr	r3, [r3, #28]
 8002c26:	f003 0303 	and.w	r3, r3, #3
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d003      	beq.n	8002c36 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f000 f89a 	bl	8002d68 <HAL_TIM_IC_CaptureCallback>
 8002c34:	e005      	b.n	8002c42 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f000 f88c 	bl	8002d54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f000 f89d 	bl	8002d7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	f003 0310 	and.w	r3, r3, #16
 8002c52:	2b10      	cmp	r3, #16
 8002c54:	d122      	bne.n	8002c9c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	f003 0310 	and.w	r3, r3, #16
 8002c60:	2b10      	cmp	r3, #16
 8002c62:	d11b      	bne.n	8002c9c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f06f 0210 	mvn.w	r2, #16
 8002c6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2208      	movs	r2, #8
 8002c72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	69db      	ldr	r3, [r3, #28]
 8002c7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d003      	beq.n	8002c8a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f000 f870 	bl	8002d68 <HAL_TIM_IC_CaptureCallback>
 8002c88:	e005      	b.n	8002c96 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 f862 	bl	8002d54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f000 f873 	bl	8002d7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	691b      	ldr	r3, [r3, #16]
 8002ca2:	f003 0301 	and.w	r3, r3, #1
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d10e      	bne.n	8002cc8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	f003 0301 	and.w	r3, r3, #1
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d107      	bne.n	8002cc8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f06f 0201 	mvn.w	r2, #1
 8002cc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f7fd ff06 	bl	8000ad4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	691b      	ldr	r3, [r3, #16]
 8002cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cd2:	2b80      	cmp	r3, #128	; 0x80
 8002cd4:	d10e      	bne.n	8002cf4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ce0:	2b80      	cmp	r3, #128	; 0x80
 8002ce2:	d107      	bne.n	8002cf4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 f902 	bl	8002ef8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	691b      	ldr	r3, [r3, #16]
 8002cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cfe:	2b40      	cmp	r3, #64	; 0x40
 8002d00:	d10e      	bne.n	8002d20 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d0c:	2b40      	cmp	r3, #64	; 0x40
 8002d0e:	d107      	bne.n	8002d20 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f000 f838 	bl	8002d90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	f003 0320 	and.w	r3, r3, #32
 8002d2a:	2b20      	cmp	r3, #32
 8002d2c:	d10e      	bne.n	8002d4c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	f003 0320 	and.w	r3, r3, #32
 8002d38:	2b20      	cmp	r3, #32
 8002d3a:	d107      	bne.n	8002d4c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f06f 0220 	mvn.w	r2, #32
 8002d44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f000 f8cc 	bl	8002ee4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d4c:	bf00      	nop
 8002d4e:	3708      	adds	r7, #8
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr

08002d68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d84:	bf00      	nop
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d98:	bf00      	nop
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4a40      	ldr	r2, [pc, #256]	; (8002eb8 <TIM_Base_SetConfig+0x114>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d013      	beq.n	8002de4 <TIM_Base_SetConfig+0x40>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dc2:	d00f      	beq.n	8002de4 <TIM_Base_SetConfig+0x40>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	4a3d      	ldr	r2, [pc, #244]	; (8002ebc <TIM_Base_SetConfig+0x118>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d00b      	beq.n	8002de4 <TIM_Base_SetConfig+0x40>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4a3c      	ldr	r2, [pc, #240]	; (8002ec0 <TIM_Base_SetConfig+0x11c>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d007      	beq.n	8002de4 <TIM_Base_SetConfig+0x40>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a3b      	ldr	r2, [pc, #236]	; (8002ec4 <TIM_Base_SetConfig+0x120>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d003      	beq.n	8002de4 <TIM_Base_SetConfig+0x40>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	4a3a      	ldr	r2, [pc, #232]	; (8002ec8 <TIM_Base_SetConfig+0x124>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d108      	bne.n	8002df6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	68fa      	ldr	r2, [r7, #12]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4a2f      	ldr	r2, [pc, #188]	; (8002eb8 <TIM_Base_SetConfig+0x114>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d02b      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e04:	d027      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4a2c      	ldr	r2, [pc, #176]	; (8002ebc <TIM_Base_SetConfig+0x118>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d023      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a2b      	ldr	r2, [pc, #172]	; (8002ec0 <TIM_Base_SetConfig+0x11c>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d01f      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a2a      	ldr	r2, [pc, #168]	; (8002ec4 <TIM_Base_SetConfig+0x120>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d01b      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a29      	ldr	r2, [pc, #164]	; (8002ec8 <TIM_Base_SetConfig+0x124>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d017      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a28      	ldr	r2, [pc, #160]	; (8002ecc <TIM_Base_SetConfig+0x128>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d013      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a27      	ldr	r2, [pc, #156]	; (8002ed0 <TIM_Base_SetConfig+0x12c>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d00f      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a26      	ldr	r2, [pc, #152]	; (8002ed4 <TIM_Base_SetConfig+0x130>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d00b      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a25      	ldr	r2, [pc, #148]	; (8002ed8 <TIM_Base_SetConfig+0x134>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d007      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a24      	ldr	r2, [pc, #144]	; (8002edc <TIM_Base_SetConfig+0x138>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d003      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a23      	ldr	r2, [pc, #140]	; (8002ee0 <TIM_Base_SetConfig+0x13c>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d108      	bne.n	8002e68 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	695b      	ldr	r3, [r3, #20]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	68fa      	ldr	r2, [r7, #12]
 8002e7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	689a      	ldr	r2, [r3, #8]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4a0a      	ldr	r2, [pc, #40]	; (8002eb8 <TIM_Base_SetConfig+0x114>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d003      	beq.n	8002e9c <TIM_Base_SetConfig+0xf8>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	4a0c      	ldr	r2, [pc, #48]	; (8002ec8 <TIM_Base_SetConfig+0x124>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d103      	bne.n	8002ea4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	691a      	ldr	r2, [r3, #16]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	615a      	str	r2, [r3, #20]
}
 8002eaa:	bf00      	nop
 8002eac:	3714      	adds	r7, #20
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	40010000 	.word	0x40010000
 8002ebc:	40000400 	.word	0x40000400
 8002ec0:	40000800 	.word	0x40000800
 8002ec4:	40000c00 	.word	0x40000c00
 8002ec8:	40010400 	.word	0x40010400
 8002ecc:	40014000 	.word	0x40014000
 8002ed0:	40014400 	.word	0x40014400
 8002ed4:	40014800 	.word	0x40014800
 8002ed8:	40001800 	.word	0x40001800
 8002edc:	40001c00 	.word	0x40001c00
 8002ee0:	40002000 	.word	0x40002000

08002ee4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002eec:	bf00      	nop
 8002eee:	370c      	adds	r7, #12
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr

08002ef8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f00:	bf00      	nop
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr

08002f0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e03f      	b.n	8002f9e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d106      	bne.n	8002f38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f7fd fe5a 	bl	8000bec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2224      	movs	r2, #36	; 0x24
 8002f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68da      	ldr	r2, [r3, #12]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f000 f929 	bl	80031a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	691a      	ldr	r2, [r3, #16]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	695a      	ldr	r2, [r3, #20]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	68da      	ldr	r2, [r3, #12]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2220      	movs	r2, #32
 8002f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2220      	movs	r2, #32
 8002f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}

08002fa6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fa6:	b580      	push	{r7, lr}
 8002fa8:	b08a      	sub	sp, #40	; 0x28
 8002faa:	af02      	add	r7, sp, #8
 8002fac:	60f8      	str	r0, [r7, #12]
 8002fae:	60b9      	str	r1, [r7, #8]
 8002fb0:	603b      	str	r3, [r7, #0]
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b20      	cmp	r3, #32
 8002fc4:	d17c      	bne.n	80030c0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d002      	beq.n	8002fd2 <HAL_UART_Transmit+0x2c>
 8002fcc:	88fb      	ldrh	r3, [r7, #6]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d101      	bne.n	8002fd6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e075      	b.n	80030c2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d101      	bne.n	8002fe4 <HAL_UART_Transmit+0x3e>
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	e06e      	b.n	80030c2 <HAL_UART_Transmit+0x11c>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2221      	movs	r2, #33	; 0x21
 8002ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ffa:	f7fd ffcd 	bl	8000f98 <HAL_GetTick>
 8002ffe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	88fa      	ldrh	r2, [r7, #6]
 8003004:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	88fa      	ldrh	r2, [r7, #6]
 800300a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003014:	d108      	bne.n	8003028 <HAL_UART_Transmit+0x82>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d104      	bne.n	8003028 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800301e:	2300      	movs	r3, #0
 8003020:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	61bb      	str	r3, [r7, #24]
 8003026:	e003      	b.n	8003030 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800302c:	2300      	movs	r3, #0
 800302e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003038:	e02a      	b.n	8003090 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	9300      	str	r3, [sp, #0]
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	2200      	movs	r2, #0
 8003042:	2180      	movs	r1, #128	; 0x80
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f000 f840 	bl	80030ca <UART_WaitOnFlagUntilTimeout>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d001      	beq.n	8003054 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e036      	b.n	80030c2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d10b      	bne.n	8003072 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	881b      	ldrh	r3, [r3, #0]
 800305e:	461a      	mov	r2, r3
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003068:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	3302      	adds	r3, #2
 800306e:	61bb      	str	r3, [r7, #24]
 8003070:	e007      	b.n	8003082 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	781a      	ldrb	r2, [r3, #0]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	3301      	adds	r3, #1
 8003080:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003086:	b29b      	uxth	r3, r3
 8003088:	3b01      	subs	r3, #1
 800308a:	b29a      	uxth	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003094:	b29b      	uxth	r3, r3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1cf      	bne.n	800303a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	9300      	str	r3, [sp, #0]
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	2200      	movs	r2, #0
 80030a2:	2140      	movs	r1, #64	; 0x40
 80030a4:	68f8      	ldr	r0, [r7, #12]
 80030a6:	f000 f810 	bl	80030ca <UART_WaitOnFlagUntilTimeout>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d001      	beq.n	80030b4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e006      	b.n	80030c2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2220      	movs	r2, #32
 80030b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80030bc:	2300      	movs	r3, #0
 80030be:	e000      	b.n	80030c2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80030c0:	2302      	movs	r3, #2
  }
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3720      	adds	r7, #32
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}

080030ca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b090      	sub	sp, #64	; 0x40
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	60f8      	str	r0, [r7, #12]
 80030d2:	60b9      	str	r1, [r7, #8]
 80030d4:	603b      	str	r3, [r7, #0]
 80030d6:	4613      	mov	r3, r2
 80030d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030da:	e050      	b.n	800317e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030e2:	d04c      	beq.n	800317e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80030e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d007      	beq.n	80030fa <UART_WaitOnFlagUntilTimeout+0x30>
 80030ea:	f7fd ff55 	bl	8000f98 <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d241      	bcs.n	800317e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	330c      	adds	r3, #12
 8003100:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003104:	e853 3f00 	ldrex	r3, [r3]
 8003108:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800310a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003110:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	330c      	adds	r3, #12
 8003118:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800311a:	637a      	str	r2, [r7, #52]	; 0x34
 800311c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800311e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003120:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003122:	e841 2300 	strex	r3, r2, [r1]
 8003126:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1e5      	bne.n	80030fa <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	3314      	adds	r3, #20
 8003134:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	e853 3f00 	ldrex	r3, [r3]
 800313c:	613b      	str	r3, [r7, #16]
   return(result);
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	f023 0301 	bic.w	r3, r3, #1
 8003144:	63bb      	str	r3, [r7, #56]	; 0x38
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	3314      	adds	r3, #20
 800314c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800314e:	623a      	str	r2, [r7, #32]
 8003150:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003152:	69f9      	ldr	r1, [r7, #28]
 8003154:	6a3a      	ldr	r2, [r7, #32]
 8003156:	e841 2300 	strex	r3, r2, [r1]
 800315a:	61bb      	str	r3, [r7, #24]
   return(result);
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d1e5      	bne.n	800312e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2220      	movs	r2, #32
 8003166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2220      	movs	r2, #32
 800316e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e00f      	b.n	800319e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	4013      	ands	r3, r2
 8003188:	68ba      	ldr	r2, [r7, #8]
 800318a:	429a      	cmp	r2, r3
 800318c:	bf0c      	ite	eq
 800318e:	2301      	moveq	r3, #1
 8003190:	2300      	movne	r3, #0
 8003192:	b2db      	uxtb	r3, r3
 8003194:	461a      	mov	r2, r3
 8003196:	79fb      	ldrb	r3, [r7, #7]
 8003198:	429a      	cmp	r2, r3
 800319a:	d09f      	beq.n	80030dc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3740      	adds	r7, #64	; 0x40
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
	...

080031a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031ac:	b0c0      	sub	sp, #256	; 0x100
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	691b      	ldr	r3, [r3, #16]
 80031bc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80031c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031c4:	68d9      	ldr	r1, [r3, #12]
 80031c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	ea40 0301 	orr.w	r3, r0, r1
 80031d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80031d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	431a      	orrs	r2, r3
 80031e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031e4:	695b      	ldr	r3, [r3, #20]
 80031e6:	431a      	orrs	r2, r3
 80031e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031ec:	69db      	ldr	r3, [r3, #28]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80031f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003200:	f021 010c 	bic.w	r1, r1, #12
 8003204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800320e:	430b      	orrs	r3, r1
 8003210:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	695b      	ldr	r3, [r3, #20]
 800321a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800321e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003222:	6999      	ldr	r1, [r3, #24]
 8003224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	ea40 0301 	orr.w	r3, r0, r1
 800322e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	4b8f      	ldr	r3, [pc, #572]	; (8003474 <UART_SetConfig+0x2cc>)
 8003238:	429a      	cmp	r2, r3
 800323a:	d005      	beq.n	8003248 <UART_SetConfig+0xa0>
 800323c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	4b8d      	ldr	r3, [pc, #564]	; (8003478 <UART_SetConfig+0x2d0>)
 8003244:	429a      	cmp	r2, r3
 8003246:	d104      	bne.n	8003252 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003248:	f7fe fa6c 	bl	8001724 <HAL_RCC_GetPCLK2Freq>
 800324c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003250:	e003      	b.n	800325a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003252:	f7fe fa53 	bl	80016fc <HAL_RCC_GetPCLK1Freq>
 8003256:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800325a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800325e:	69db      	ldr	r3, [r3, #28]
 8003260:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003264:	f040 810c 	bne.w	8003480 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003268:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800326c:	2200      	movs	r2, #0
 800326e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003272:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003276:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800327a:	4622      	mov	r2, r4
 800327c:	462b      	mov	r3, r5
 800327e:	1891      	adds	r1, r2, r2
 8003280:	65b9      	str	r1, [r7, #88]	; 0x58
 8003282:	415b      	adcs	r3, r3
 8003284:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003286:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800328a:	4621      	mov	r1, r4
 800328c:	eb12 0801 	adds.w	r8, r2, r1
 8003290:	4629      	mov	r1, r5
 8003292:	eb43 0901 	adc.w	r9, r3, r1
 8003296:	f04f 0200 	mov.w	r2, #0
 800329a:	f04f 0300 	mov.w	r3, #0
 800329e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032aa:	4690      	mov	r8, r2
 80032ac:	4699      	mov	r9, r3
 80032ae:	4623      	mov	r3, r4
 80032b0:	eb18 0303 	adds.w	r3, r8, r3
 80032b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80032b8:	462b      	mov	r3, r5
 80032ba:	eb49 0303 	adc.w	r3, r9, r3
 80032be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80032c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80032ce:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80032d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80032d6:	460b      	mov	r3, r1
 80032d8:	18db      	adds	r3, r3, r3
 80032da:	653b      	str	r3, [r7, #80]	; 0x50
 80032dc:	4613      	mov	r3, r2
 80032de:	eb42 0303 	adc.w	r3, r2, r3
 80032e2:	657b      	str	r3, [r7, #84]	; 0x54
 80032e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80032e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80032ec:	f7fc ffe0 	bl	80002b0 <__aeabi_uldivmod>
 80032f0:	4602      	mov	r2, r0
 80032f2:	460b      	mov	r3, r1
 80032f4:	4b61      	ldr	r3, [pc, #388]	; (800347c <UART_SetConfig+0x2d4>)
 80032f6:	fba3 2302 	umull	r2, r3, r3, r2
 80032fa:	095b      	lsrs	r3, r3, #5
 80032fc:	011c      	lsls	r4, r3, #4
 80032fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003302:	2200      	movs	r2, #0
 8003304:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003308:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800330c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003310:	4642      	mov	r2, r8
 8003312:	464b      	mov	r3, r9
 8003314:	1891      	adds	r1, r2, r2
 8003316:	64b9      	str	r1, [r7, #72]	; 0x48
 8003318:	415b      	adcs	r3, r3
 800331a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800331c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003320:	4641      	mov	r1, r8
 8003322:	eb12 0a01 	adds.w	sl, r2, r1
 8003326:	4649      	mov	r1, r9
 8003328:	eb43 0b01 	adc.w	fp, r3, r1
 800332c:	f04f 0200 	mov.w	r2, #0
 8003330:	f04f 0300 	mov.w	r3, #0
 8003334:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003338:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800333c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003340:	4692      	mov	sl, r2
 8003342:	469b      	mov	fp, r3
 8003344:	4643      	mov	r3, r8
 8003346:	eb1a 0303 	adds.w	r3, sl, r3
 800334a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800334e:	464b      	mov	r3, r9
 8003350:	eb4b 0303 	adc.w	r3, fp, r3
 8003354:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003364:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003368:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800336c:	460b      	mov	r3, r1
 800336e:	18db      	adds	r3, r3, r3
 8003370:	643b      	str	r3, [r7, #64]	; 0x40
 8003372:	4613      	mov	r3, r2
 8003374:	eb42 0303 	adc.w	r3, r2, r3
 8003378:	647b      	str	r3, [r7, #68]	; 0x44
 800337a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800337e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003382:	f7fc ff95 	bl	80002b0 <__aeabi_uldivmod>
 8003386:	4602      	mov	r2, r0
 8003388:	460b      	mov	r3, r1
 800338a:	4611      	mov	r1, r2
 800338c:	4b3b      	ldr	r3, [pc, #236]	; (800347c <UART_SetConfig+0x2d4>)
 800338e:	fba3 2301 	umull	r2, r3, r3, r1
 8003392:	095b      	lsrs	r3, r3, #5
 8003394:	2264      	movs	r2, #100	; 0x64
 8003396:	fb02 f303 	mul.w	r3, r2, r3
 800339a:	1acb      	subs	r3, r1, r3
 800339c:	00db      	lsls	r3, r3, #3
 800339e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80033a2:	4b36      	ldr	r3, [pc, #216]	; (800347c <UART_SetConfig+0x2d4>)
 80033a4:	fba3 2302 	umull	r2, r3, r3, r2
 80033a8:	095b      	lsrs	r3, r3, #5
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80033b0:	441c      	add	r4, r3
 80033b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033b6:	2200      	movs	r2, #0
 80033b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80033bc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80033c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80033c4:	4642      	mov	r2, r8
 80033c6:	464b      	mov	r3, r9
 80033c8:	1891      	adds	r1, r2, r2
 80033ca:	63b9      	str	r1, [r7, #56]	; 0x38
 80033cc:	415b      	adcs	r3, r3
 80033ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80033d4:	4641      	mov	r1, r8
 80033d6:	1851      	adds	r1, r2, r1
 80033d8:	6339      	str	r1, [r7, #48]	; 0x30
 80033da:	4649      	mov	r1, r9
 80033dc:	414b      	adcs	r3, r1
 80033de:	637b      	str	r3, [r7, #52]	; 0x34
 80033e0:	f04f 0200 	mov.w	r2, #0
 80033e4:	f04f 0300 	mov.w	r3, #0
 80033e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80033ec:	4659      	mov	r1, fp
 80033ee:	00cb      	lsls	r3, r1, #3
 80033f0:	4651      	mov	r1, sl
 80033f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033f6:	4651      	mov	r1, sl
 80033f8:	00ca      	lsls	r2, r1, #3
 80033fa:	4610      	mov	r0, r2
 80033fc:	4619      	mov	r1, r3
 80033fe:	4603      	mov	r3, r0
 8003400:	4642      	mov	r2, r8
 8003402:	189b      	adds	r3, r3, r2
 8003404:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003408:	464b      	mov	r3, r9
 800340a:	460a      	mov	r2, r1
 800340c:	eb42 0303 	adc.w	r3, r2, r3
 8003410:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003420:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003424:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003428:	460b      	mov	r3, r1
 800342a:	18db      	adds	r3, r3, r3
 800342c:	62bb      	str	r3, [r7, #40]	; 0x28
 800342e:	4613      	mov	r3, r2
 8003430:	eb42 0303 	adc.w	r3, r2, r3
 8003434:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003436:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800343a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800343e:	f7fc ff37 	bl	80002b0 <__aeabi_uldivmod>
 8003442:	4602      	mov	r2, r0
 8003444:	460b      	mov	r3, r1
 8003446:	4b0d      	ldr	r3, [pc, #52]	; (800347c <UART_SetConfig+0x2d4>)
 8003448:	fba3 1302 	umull	r1, r3, r3, r2
 800344c:	095b      	lsrs	r3, r3, #5
 800344e:	2164      	movs	r1, #100	; 0x64
 8003450:	fb01 f303 	mul.w	r3, r1, r3
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	00db      	lsls	r3, r3, #3
 8003458:	3332      	adds	r3, #50	; 0x32
 800345a:	4a08      	ldr	r2, [pc, #32]	; (800347c <UART_SetConfig+0x2d4>)
 800345c:	fba2 2303 	umull	r2, r3, r2, r3
 8003460:	095b      	lsrs	r3, r3, #5
 8003462:	f003 0207 	and.w	r2, r3, #7
 8003466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4422      	add	r2, r4
 800346e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003470:	e105      	b.n	800367e <UART_SetConfig+0x4d6>
 8003472:	bf00      	nop
 8003474:	40011000 	.word	0x40011000
 8003478:	40011400 	.word	0x40011400
 800347c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003480:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003484:	2200      	movs	r2, #0
 8003486:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800348a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800348e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003492:	4642      	mov	r2, r8
 8003494:	464b      	mov	r3, r9
 8003496:	1891      	adds	r1, r2, r2
 8003498:	6239      	str	r1, [r7, #32]
 800349a:	415b      	adcs	r3, r3
 800349c:	627b      	str	r3, [r7, #36]	; 0x24
 800349e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80034a2:	4641      	mov	r1, r8
 80034a4:	1854      	adds	r4, r2, r1
 80034a6:	4649      	mov	r1, r9
 80034a8:	eb43 0501 	adc.w	r5, r3, r1
 80034ac:	f04f 0200 	mov.w	r2, #0
 80034b0:	f04f 0300 	mov.w	r3, #0
 80034b4:	00eb      	lsls	r3, r5, #3
 80034b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034ba:	00e2      	lsls	r2, r4, #3
 80034bc:	4614      	mov	r4, r2
 80034be:	461d      	mov	r5, r3
 80034c0:	4643      	mov	r3, r8
 80034c2:	18e3      	adds	r3, r4, r3
 80034c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80034c8:	464b      	mov	r3, r9
 80034ca:	eb45 0303 	adc.w	r3, r5, r3
 80034ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80034d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	2200      	movs	r2, #0
 80034da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80034de:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80034e2:	f04f 0200 	mov.w	r2, #0
 80034e6:	f04f 0300 	mov.w	r3, #0
 80034ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80034ee:	4629      	mov	r1, r5
 80034f0:	008b      	lsls	r3, r1, #2
 80034f2:	4621      	mov	r1, r4
 80034f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034f8:	4621      	mov	r1, r4
 80034fa:	008a      	lsls	r2, r1, #2
 80034fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003500:	f7fc fed6 	bl	80002b0 <__aeabi_uldivmod>
 8003504:	4602      	mov	r2, r0
 8003506:	460b      	mov	r3, r1
 8003508:	4b60      	ldr	r3, [pc, #384]	; (800368c <UART_SetConfig+0x4e4>)
 800350a:	fba3 2302 	umull	r2, r3, r3, r2
 800350e:	095b      	lsrs	r3, r3, #5
 8003510:	011c      	lsls	r4, r3, #4
 8003512:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003516:	2200      	movs	r2, #0
 8003518:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800351c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003520:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003524:	4642      	mov	r2, r8
 8003526:	464b      	mov	r3, r9
 8003528:	1891      	adds	r1, r2, r2
 800352a:	61b9      	str	r1, [r7, #24]
 800352c:	415b      	adcs	r3, r3
 800352e:	61fb      	str	r3, [r7, #28]
 8003530:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003534:	4641      	mov	r1, r8
 8003536:	1851      	adds	r1, r2, r1
 8003538:	6139      	str	r1, [r7, #16]
 800353a:	4649      	mov	r1, r9
 800353c:	414b      	adcs	r3, r1
 800353e:	617b      	str	r3, [r7, #20]
 8003540:	f04f 0200 	mov.w	r2, #0
 8003544:	f04f 0300 	mov.w	r3, #0
 8003548:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800354c:	4659      	mov	r1, fp
 800354e:	00cb      	lsls	r3, r1, #3
 8003550:	4651      	mov	r1, sl
 8003552:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003556:	4651      	mov	r1, sl
 8003558:	00ca      	lsls	r2, r1, #3
 800355a:	4610      	mov	r0, r2
 800355c:	4619      	mov	r1, r3
 800355e:	4603      	mov	r3, r0
 8003560:	4642      	mov	r2, r8
 8003562:	189b      	adds	r3, r3, r2
 8003564:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003568:	464b      	mov	r3, r9
 800356a:	460a      	mov	r2, r1
 800356c:	eb42 0303 	adc.w	r3, r2, r3
 8003570:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	67bb      	str	r3, [r7, #120]	; 0x78
 800357e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003580:	f04f 0200 	mov.w	r2, #0
 8003584:	f04f 0300 	mov.w	r3, #0
 8003588:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800358c:	4649      	mov	r1, r9
 800358e:	008b      	lsls	r3, r1, #2
 8003590:	4641      	mov	r1, r8
 8003592:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003596:	4641      	mov	r1, r8
 8003598:	008a      	lsls	r2, r1, #2
 800359a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800359e:	f7fc fe87 	bl	80002b0 <__aeabi_uldivmod>
 80035a2:	4602      	mov	r2, r0
 80035a4:	460b      	mov	r3, r1
 80035a6:	4b39      	ldr	r3, [pc, #228]	; (800368c <UART_SetConfig+0x4e4>)
 80035a8:	fba3 1302 	umull	r1, r3, r3, r2
 80035ac:	095b      	lsrs	r3, r3, #5
 80035ae:	2164      	movs	r1, #100	; 0x64
 80035b0:	fb01 f303 	mul.w	r3, r1, r3
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	011b      	lsls	r3, r3, #4
 80035b8:	3332      	adds	r3, #50	; 0x32
 80035ba:	4a34      	ldr	r2, [pc, #208]	; (800368c <UART_SetConfig+0x4e4>)
 80035bc:	fba2 2303 	umull	r2, r3, r2, r3
 80035c0:	095b      	lsrs	r3, r3, #5
 80035c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035c6:	441c      	add	r4, r3
 80035c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80035cc:	2200      	movs	r2, #0
 80035ce:	673b      	str	r3, [r7, #112]	; 0x70
 80035d0:	677a      	str	r2, [r7, #116]	; 0x74
 80035d2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80035d6:	4642      	mov	r2, r8
 80035d8:	464b      	mov	r3, r9
 80035da:	1891      	adds	r1, r2, r2
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	415b      	adcs	r3, r3
 80035e0:	60fb      	str	r3, [r7, #12]
 80035e2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035e6:	4641      	mov	r1, r8
 80035e8:	1851      	adds	r1, r2, r1
 80035ea:	6039      	str	r1, [r7, #0]
 80035ec:	4649      	mov	r1, r9
 80035ee:	414b      	adcs	r3, r1
 80035f0:	607b      	str	r3, [r7, #4]
 80035f2:	f04f 0200 	mov.w	r2, #0
 80035f6:	f04f 0300 	mov.w	r3, #0
 80035fa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80035fe:	4659      	mov	r1, fp
 8003600:	00cb      	lsls	r3, r1, #3
 8003602:	4651      	mov	r1, sl
 8003604:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003608:	4651      	mov	r1, sl
 800360a:	00ca      	lsls	r2, r1, #3
 800360c:	4610      	mov	r0, r2
 800360e:	4619      	mov	r1, r3
 8003610:	4603      	mov	r3, r0
 8003612:	4642      	mov	r2, r8
 8003614:	189b      	adds	r3, r3, r2
 8003616:	66bb      	str	r3, [r7, #104]	; 0x68
 8003618:	464b      	mov	r3, r9
 800361a:	460a      	mov	r2, r1
 800361c:	eb42 0303 	adc.w	r3, r2, r3
 8003620:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	663b      	str	r3, [r7, #96]	; 0x60
 800362c:	667a      	str	r2, [r7, #100]	; 0x64
 800362e:	f04f 0200 	mov.w	r2, #0
 8003632:	f04f 0300 	mov.w	r3, #0
 8003636:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800363a:	4649      	mov	r1, r9
 800363c:	008b      	lsls	r3, r1, #2
 800363e:	4641      	mov	r1, r8
 8003640:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003644:	4641      	mov	r1, r8
 8003646:	008a      	lsls	r2, r1, #2
 8003648:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800364c:	f7fc fe30 	bl	80002b0 <__aeabi_uldivmod>
 8003650:	4602      	mov	r2, r0
 8003652:	460b      	mov	r3, r1
 8003654:	4b0d      	ldr	r3, [pc, #52]	; (800368c <UART_SetConfig+0x4e4>)
 8003656:	fba3 1302 	umull	r1, r3, r3, r2
 800365a:	095b      	lsrs	r3, r3, #5
 800365c:	2164      	movs	r1, #100	; 0x64
 800365e:	fb01 f303 	mul.w	r3, r1, r3
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	011b      	lsls	r3, r3, #4
 8003666:	3332      	adds	r3, #50	; 0x32
 8003668:	4a08      	ldr	r2, [pc, #32]	; (800368c <UART_SetConfig+0x4e4>)
 800366a:	fba2 2303 	umull	r2, r3, r2, r3
 800366e:	095b      	lsrs	r3, r3, #5
 8003670:	f003 020f 	and.w	r2, r3, #15
 8003674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4422      	add	r2, r4
 800367c:	609a      	str	r2, [r3, #8]
}
 800367e:	bf00      	nop
 8003680:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003684:	46bd      	mov	sp, r7
 8003686:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800368a:	bf00      	nop
 800368c:	51eb851f 	.word	0x51eb851f

08003690 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8003694:	4904      	ldr	r1, [pc, #16]	; (80036a8 <MX_FATFS_Init+0x18>)
 8003696:	4805      	ldr	r0, [pc, #20]	; (80036ac <MX_FATFS_Init+0x1c>)
 8003698:	f003 f82a 	bl	80066f0 <FATFS_LinkDriver>
 800369c:	4603      	mov	r3, r0
 800369e:	461a      	mov	r2, r3
 80036a0:	4b03      	ldr	r3, [pc, #12]	; (80036b0 <MX_FATFS_Init+0x20>)
 80036a2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80036a4:	bf00      	nop
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	20000194 	.word	0x20000194
 80036ac:	2000000c 	.word	0x2000000c
 80036b0:	20000190 	.word	0x20000190

080036b4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80036b4:	b480      	push	{r7}
 80036b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80036b8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr

080036c4 <GenerateCRCTable>:
void get_trail(uint8_t* ocr);
uint8_t send_SD_cmd(SD_cmd_t cmd, uint32_t cmd_arg);


void GenerateCRCTable()
{
 80036c4:	b480      	push	{r7}
 80036c6:	b085      	sub	sp, #20
 80036c8:	af00      	add	r7, sp, #0
  int i, j;
  uint8_t CRCPoly = 0x89;  // the value of our CRC-7 polynomial
 80036ca:	2389      	movs	r3, #137	; 0x89
 80036cc:	71fb      	strb	r3, [r7, #7]

  // generate a table value for all 256 possible byte values
  for (i = 0; i < 256; ++i) {
 80036ce:	2300      	movs	r3, #0
 80036d0:	60fb      	str	r3, [r7, #12]
 80036d2:	e03c      	b.n	800374e <GenerateCRCTable+0x8a>
    CRCTable[i] = (i & 0x80) ? i ^ CRCPoly : i;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d007      	beq.n	80036ee <GenerateCRCTable+0x2a>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	b25a      	sxtb	r2, r3
 80036e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e6:	4053      	eors	r3, r2
 80036e8:	b25b      	sxtb	r3, r3
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	e001      	b.n	80036f2 <GenerateCRCTable+0x2e>
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	491c      	ldr	r1, [pc, #112]	; (8003764 <GenerateCRCTable+0xa0>)
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	440a      	add	r2, r1
 80036f8:	7013      	strb	r3, [r2, #0]
    for (j = 1; j < 8; ++j) {
 80036fa:	2301      	movs	r3, #1
 80036fc:	60bb      	str	r3, [r7, #8]
 80036fe:	e020      	b.n	8003742 <GenerateCRCTable+0x7e>
        CRCTable[i] <<= 1;
 8003700:	4a18      	ldr	r2, [pc, #96]	; (8003764 <GenerateCRCTable+0xa0>)
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	4413      	add	r3, r2
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	005b      	lsls	r3, r3, #1
 800370a:	b2d9      	uxtb	r1, r3
 800370c:	4a15      	ldr	r2, [pc, #84]	; (8003764 <GenerateCRCTable+0xa0>)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	4413      	add	r3, r2
 8003712:	460a      	mov	r2, r1
 8003714:	701a      	strb	r2, [r3, #0]
        if (CRCTable[i] & 0x80){
 8003716:	4a13      	ldr	r2, [pc, #76]	; (8003764 <GenerateCRCTable+0xa0>)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	4413      	add	r3, r2
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	b25b      	sxtb	r3, r3
 8003720:	2b00      	cmp	r3, #0
 8003722:	da0b      	bge.n	800373c <GenerateCRCTable+0x78>
            CRCTable[i] ^= CRCPoly;
 8003724:	4a0f      	ldr	r2, [pc, #60]	; (8003764 <GenerateCRCTable+0xa0>)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	4413      	add	r3, r2
 800372a:	781a      	ldrb	r2, [r3, #0]
 800372c:	79fb      	ldrb	r3, [r7, #7]
 800372e:	4053      	eors	r3, r2
 8003730:	b2d9      	uxtb	r1, r3
 8003732:	4a0c      	ldr	r2, [pc, #48]	; (8003764 <GenerateCRCTable+0xa0>)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	4413      	add	r3, r2
 8003738:	460a      	mov	r2, r1
 800373a:	701a      	strb	r2, [r3, #0]
    for (j = 1; j < 8; ++j) {
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	3301      	adds	r3, #1
 8003740:	60bb      	str	r3, [r7, #8]
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	2b07      	cmp	r3, #7
 8003746:	dddb      	ble.n	8003700 <GenerateCRCTable+0x3c>
  for (i = 0; i < 256; ++i) {
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	3301      	adds	r3, #1
 800374c:	60fb      	str	r3, [r7, #12]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2bff      	cmp	r3, #255	; 0xff
 8003752:	ddbf      	ble.n	80036d4 <GenerateCRCTable+0x10>
        }
    }
  }
}
 8003754:	bf00      	nop
 8003756:	bf00      	nop
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	20000198 	.word	0x20000198

08003768 <CRCAdd>:

uint8_t CRCAdd(uint8_t CRC_val , uint8_t message_byte){
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	4603      	mov	r3, r0
 8003770:	460a      	mov	r2, r1
 8003772:	71fb      	strb	r3, [r7, #7]
 8003774:	4613      	mov	r3, r2
 8003776:	71bb      	strb	r3, [r7, #6]
	 return CRCTable[(CRC_val << 1) ^ message_byte];
 8003778:	79fb      	ldrb	r3, [r7, #7]
 800377a:	005a      	lsls	r2, r3, #1
 800377c:	79bb      	ldrb	r3, [r7, #6]
 800377e:	4053      	eors	r3, r2
 8003780:	4a03      	ldr	r2, [pc, #12]	; (8003790 <CRCAdd+0x28>)
 8003782:	5cd3      	ldrb	r3, [r2, r3]
}
 8003784:	4618      	mov	r0, r3
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr
 8003790:	20000198 	.word	0x20000198

08003794 <getCRC>:


// returns the CRC-7 for a message of "length" bytes
uint8_t getCRC(uint8_t message[], int length)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]

  int i;
  uint8_t CRC_val = 0;
 800379e:	2300      	movs	r3, #0
 80037a0:	72fb      	strb	r3, [r7, #11]

  for (i = 0; i < length; ++i){
 80037a2:	2300      	movs	r3, #0
 80037a4:	60fb      	str	r3, [r7, #12]
 80037a6:	e00d      	b.n	80037c4 <getCRC+0x30>
	  CRC_val = CRCAdd(CRC_val, message[i]);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	4413      	add	r3, r2
 80037ae:	781a      	ldrb	r2, [r3, #0]
 80037b0:	7afb      	ldrb	r3, [r7, #11]
 80037b2:	4611      	mov	r1, r2
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7ff ffd7 	bl	8003768 <CRCAdd>
 80037ba:	4603      	mov	r3, r0
 80037bc:	72fb      	strb	r3, [r7, #11]
  for (i = 0; i < length; ++i){
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	3301      	adds	r3, #1
 80037c2:	60fb      	str	r3, [r7, #12]
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	429a      	cmp	r2, r3
 80037ca:	dbed      	blt.n	80037a8 <getCRC+0x14>
  }

  return CRC_val;
 80037cc:	7afb      	ldrb	r3, [r7, #11]

}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3710      	adds	r7, #16
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
	...

080037d8 <send_SD_cmd>:

uint8_t send_SD_cmd(SD_cmd_t cmd, uint32_t cmd_arg){
 80037d8:	b580      	push	{r7, lr}
 80037da:	b094      	sub	sp, #80	; 0x50
 80037dc:	af02      	add	r7, sp, #8
 80037de:	4603      	mov	r3, r0
 80037e0:	6039      	str	r1, [r7, #0]
 80037e2:	71fb      	strb	r3, [r7, #7]

	//should assert that resp!=NULL
	if( (cmd==ACMD41)||(cmd==ACMD23)){
 80037e4:	79fb      	ldrb	r3, [r7, #7]
 80037e6:	2b29      	cmp	r3, #41	; 0x29
 80037e8:	d002      	beq.n	80037f0 <send_SD_cmd+0x18>
 80037ea:	79fb      	ldrb	r3, [r7, #7]
 80037ec:	2b57      	cmp	r3, #87	; 0x57
 80037ee:	d10c      	bne.n	800380a <send_SD_cmd+0x32>
		uint8_t acmd_resp = send_SD_cmd(CMD55,0);
 80037f0:	2100      	movs	r1, #0
 80037f2:	2037      	movs	r0, #55	; 0x37
 80037f4:	f7ff fff0 	bl	80037d8 <send_SD_cmd>
 80037f8:	4603      	mov	r3, r0
 80037fa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		if(acmd_resp == 0xFF){
 80037fe:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003802:	2bff      	cmp	r3, #255	; 0xff
 8003804:	d101      	bne.n	800380a <send_SD_cmd+0x32>
			return 0xFF;
 8003806:	23ff      	movs	r3, #255	; 0xff
 8003808:	e08e      	b.n	8003928 <send_SD_cmd+0x150>
		}
	}


	uint8_t tx_high = 0xFF;
 800380a:	23ff      	movs	r3, #255	; 0xff
 800380c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	uint8_t MSG[35] = {'\0'};
 8003810:	2300      	movs	r3, #0
 8003812:	617b      	str	r3, [r7, #20]
 8003814:	f107 0318 	add.w	r3, r7, #24
 8003818:	221f      	movs	r2, #31
 800381a:	2100      	movs	r1, #0
 800381c:	4618      	mov	r0, r3
 800381e:	f006 f9c3 	bl	8009ba8 <memset>
	uint8_t spi_rx = 0xFF;
 8003822:	23ff      	movs	r3, #255	; 0xff
 8003824:	74fb      	strb	r3, [r7, #19]
	uint8_t rec_res = 0;
 8003826:	2300      	movs	r3, #0
 8003828:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    HAL_SPI_Transmit(&HSPI, &tx_high , 1, 50);
 800382c:	f107 013a 	add.w	r1, r7, #58	; 0x3a
 8003830:	2332      	movs	r3, #50	; 0x32
 8003832:	2201      	movs	r2, #1
 8003834:	483e      	ldr	r0, [pc, #248]	; (8003930 <send_SD_cmd+0x158>)
 8003836:	f7fe fd12 	bl	800225e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&HSPI, &tx_high , 1, 50);
 800383a:	f107 013a 	add.w	r1, r7, #58	; 0x3a
 800383e:	2332      	movs	r3, #50	; 0x32
 8003840:	2201      	movs	r2, #1
 8003842:	483b      	ldr	r0, [pc, #236]	; (8003930 <send_SD_cmd+0x158>)
 8003844:	f7fe fd0b 	bl	800225e <HAL_SPI_Transmit>


	HAL_StatusTypeDef status;
	uint8_t spi_tx_bf[6] = {0};
 8003848:	2300      	movs	r3, #0
 800384a:	60fb      	str	r3, [r7, #12]
 800384c:	2300      	movs	r3, #0
 800384e:	823b      	strh	r3, [r7, #16]

	spi_tx_bf[0] = (0x40)| cmd;
 8003850:	79fb      	ldrb	r3, [r7, #7]
 8003852:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003856:	b2db      	uxtb	r3, r3
 8003858:	733b      	strb	r3, [r7, #12]

	spi_tx_bf[4] =  cmd_arg & 0x000000FF;
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	b2db      	uxtb	r3, r3
 800385e:	743b      	strb	r3, [r7, #16]
	spi_tx_bf[3] = (cmd_arg & 0x0000FF00) >> 8;
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	0a1b      	lsrs	r3, r3, #8
 8003864:	b2db      	uxtb	r3, r3
 8003866:	73fb      	strb	r3, [r7, #15]
	spi_tx_bf[2] = (cmd_arg & 0x00FF0000) >> 16;
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	0c1b      	lsrs	r3, r3, #16
 800386c:	b2db      	uxtb	r3, r3
 800386e:	73bb      	strb	r3, [r7, #14]
	spi_tx_bf[1] = (cmd_arg & 0xFF000000) >> 24;
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	0e1b      	lsrs	r3, r3, #24
 8003874:	b2db      	uxtb	r3, r3
 8003876:	737b      	strb	r3, [r7, #13]

	spi_tx_bf[5] = (getCRC(spi_tx_bf,5)<<1)  + 1;
 8003878:	f107 030c 	add.w	r3, r7, #12
 800387c:	2105      	movs	r1, #5
 800387e:	4618      	mov	r0, r3
 8003880:	f7ff ff88 	bl	8003794 <getCRC>
 8003884:	4603      	mov	r3, r0
 8003886:	005b      	lsls	r3, r3, #1
 8003888:	b2db      	uxtb	r3, r3
 800388a:	3301      	adds	r3, #1
 800388c:	b2db      	uxtb	r3, r3
 800388e:	747b      	strb	r3, [r7, #17]

	//printf(MSG, "cmd:%u %u %u %u %u %u\r\n",spi_tx_bf[0],spi_tx_bf[1],spi_tx_bf[2],spi_tx_bf[3],spi_tx_bf[4],spi_tx_bf[5]);

    HAL_SPI_Transmit(&HSPI, spi_tx_bf , 6, 50);
 8003890:	f107 010c 	add.w	r1, r7, #12
 8003894:	2332      	movs	r3, #50	; 0x32
 8003896:	2206      	movs	r2, #6
 8003898:	4825      	ldr	r0, [pc, #148]	; (8003930 <send_SD_cmd+0x158>)
 800389a:	f7fe fce0 	bl	800225e <HAL_SPI_Transmit>

	int count = 0;
 800389e:	2300      	movs	r3, #0
 80038a0:	643b      	str	r3, [r7, #64]	; 0x40


	while( count<N_CS && !rec_res  ){
 80038a2:	e013      	b.n	80038cc <send_SD_cmd+0xf4>
		HAL_SPI_TransmitReceive(&HSPI, &tx_high, &spi_rx , 1, 50);
 80038a4:	f107 0213 	add.w	r2, r7, #19
 80038a8:	f107 013a 	add.w	r1, r7, #58	; 0x3a
 80038ac:	2332      	movs	r3, #50	; 0x32
 80038ae:	9300      	str	r3, [sp, #0]
 80038b0:	2301      	movs	r3, #1
 80038b2:	481f      	ldr	r0, [pc, #124]	; (8003930 <send_SD_cmd+0x158>)
 80038b4:	f7fe fe0f 	bl	80024d6 <HAL_SPI_TransmitReceive>
		if( (spi_rx&0x80) == 0){
 80038b8:	7cfb      	ldrb	r3, [r7, #19]
 80038ba:	b25b      	sxtb	r3, r3
 80038bc:	2b00      	cmp	r3, #0
 80038be:	db02      	blt.n	80038c6 <send_SD_cmd+0xee>
			rec_res = 1;
 80038c0:	2301      	movs	r3, #1
 80038c2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
		//printf("resp:%u\r\n",spi_rx);

		count++;
 80038c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038c8:	3301      	adds	r3, #1
 80038ca:	643b      	str	r3, [r7, #64]	; 0x40
	while( count<N_CS && !rec_res  ){
 80038cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038ce:	2b07      	cmp	r3, #7
 80038d0:	dc03      	bgt.n	80038da <send_SD_cmd+0x102>
 80038d2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d0e4      	beq.n	80038a4 <send_SD_cmd+0xcc>
	}


	if(cmd!=CMD58 && cmd!=CMD8 && cmd!=CMD9 && spi_rx!=0xFF){
 80038da:	79fb      	ldrb	r3, [r7, #7]
 80038dc:	2b3a      	cmp	r3, #58	; 0x3a
 80038de:	d022      	beq.n	8003926 <send_SD_cmd+0x14e>
 80038e0:	79fb      	ldrb	r3, [r7, #7]
 80038e2:	2b08      	cmp	r3, #8
 80038e4:	d01f      	beq.n	8003926 <send_SD_cmd+0x14e>
 80038e6:	79fb      	ldrb	r3, [r7, #7]
 80038e8:	2b09      	cmp	r3, #9
 80038ea:	d01c      	beq.n	8003926 <send_SD_cmd+0x14e>
 80038ec:	7cfb      	ldrb	r3, [r7, #19]
 80038ee:	2bff      	cmp	r3, #255	; 0xff
 80038f0:	d019      	beq.n	8003926 <send_SD_cmd+0x14e>
		uint8_t spi_rx_clear = 0x0;
 80038f2:	2300      	movs	r3, #0
 80038f4:	72fb      	strb	r3, [r7, #11]

		for(int ii=0; ii<8; ii++){
 80038f6:	2300      	movs	r3, #0
 80038f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038fa:	e00f      	b.n	800391c <send_SD_cmd+0x144>
			HAL_SPI_TransmitReceive(&HSPI, &tx_high, &spi_rx_clear , 1, 50);
 80038fc:	f107 020b 	add.w	r2, r7, #11
 8003900:	f107 013a 	add.w	r1, r7, #58	; 0x3a
 8003904:	2332      	movs	r3, #50	; 0x32
 8003906:	9300      	str	r3, [sp, #0]
 8003908:	2301      	movs	r3, #1
 800390a:	4809      	ldr	r0, [pc, #36]	; (8003930 <send_SD_cmd+0x158>)
 800390c:	f7fe fde3 	bl	80024d6 <HAL_SPI_TransmitReceive>
			if(spi_rx_clear==0xFF){
 8003910:	7afb      	ldrb	r3, [r7, #11]
 8003912:	2bff      	cmp	r3, #255	; 0xff
 8003914:	d006      	beq.n	8003924 <send_SD_cmd+0x14c>
		for(int ii=0; ii<8; ii++){
 8003916:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003918:	3301      	adds	r3, #1
 800391a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800391c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800391e:	2b07      	cmp	r3, #7
 8003920:	ddec      	ble.n	80038fc <send_SD_cmd+0x124>
 8003922:	e000      	b.n	8003926 <send_SD_cmd+0x14e>
				break;
 8003924:	bf00      	nop
			}
		}
	}

	return spi_rx;
 8003926:	7cfb      	ldrb	r3, [r7, #19]
}
 8003928:	4618      	mov	r0, r3
 800392a:	3748      	adds	r7, #72	; 0x48
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	200000a4 	.word	0x200000a4

08003934 <get_trail>:

void get_trail(uint8_t* ocr){
 8003934:	b580      	push	{r7, lr}
 8003936:	b088      	sub	sp, #32
 8003938:	af02      	add	r7, sp, #8
 800393a:	6078      	str	r0, [r7, #4]
	    uint8_t tx_high = 0xFF;
 800393c:	23ff      	movs	r3, #255	; 0xff
 800393e:	75fb      	strb	r3, [r7, #23]
		uint8_t rx_buff[4] = {0};
 8003940:	2300      	movs	r3, #0
 8003942:	613b      	str	r3, [r7, #16]
		HAL_SPI_TransmitReceive(&HSPI, &tx_high, ocr, 1, 50);
 8003944:	f107 0117 	add.w	r1, r7, #23
 8003948:	2332      	movs	r3, #50	; 0x32
 800394a:	9300      	str	r3, [sp, #0]
 800394c:	2301      	movs	r3, #1
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	481a      	ldr	r0, [pc, #104]	; (80039bc <get_trail+0x88>)
 8003952:	f7fe fdc0 	bl	80024d6 <HAL_SPI_TransmitReceive>
		HAL_SPI_TransmitReceive(&HSPI, &tx_high, ocr+1, 1, 50);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	1c5a      	adds	r2, r3, #1
 800395a:	f107 0117 	add.w	r1, r7, #23
 800395e:	2332      	movs	r3, #50	; 0x32
 8003960:	9300      	str	r3, [sp, #0]
 8003962:	2301      	movs	r3, #1
 8003964:	4815      	ldr	r0, [pc, #84]	; (80039bc <get_trail+0x88>)
 8003966:	f7fe fdb6 	bl	80024d6 <HAL_SPI_TransmitReceive>
		HAL_SPI_TransmitReceive(&HSPI, &tx_high, ocr+2, 1, 50);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	1c9a      	adds	r2, r3, #2
 800396e:	f107 0117 	add.w	r1, r7, #23
 8003972:	2332      	movs	r3, #50	; 0x32
 8003974:	9300      	str	r3, [sp, #0]
 8003976:	2301      	movs	r3, #1
 8003978:	4810      	ldr	r0, [pc, #64]	; (80039bc <get_trail+0x88>)
 800397a:	f7fe fdac 	bl	80024d6 <HAL_SPI_TransmitReceive>
		HAL_SPI_TransmitReceive(&HSPI, &tx_high, ocr+3, 1, 50);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	1cda      	adds	r2, r3, #3
 8003982:	f107 0117 	add.w	r1, r7, #23
 8003986:	2332      	movs	r3, #50	; 0x32
 8003988:	9300      	str	r3, [sp, #0]
 800398a:	2301      	movs	r3, #1
 800398c:	480b      	ldr	r0, [pc, #44]	; (80039bc <get_trail+0x88>)
 800398e:	f7fe fda2 	bl	80024d6 <HAL_SPI_TransmitReceive>


		//sprintf(MSG, "trail:%u %u %u %u\r\n",ocr[0],ocr[1],ocr[2],ocr[3]);
		//HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
		//printf("trail:%u %u %u %u\r\n",ocr[0],ocr[1],ocr[2],ocr[3]);
		uint8_t spi_rx_clear = 0x0;
 8003992:	2300      	movs	r3, #0
 8003994:	73fb      	strb	r3, [r7, #15]
		while(spi_rx_clear!=0xFF){
 8003996:	e009      	b.n	80039ac <get_trail+0x78>
			HAL_SPI_TransmitReceive(&HSPI, &tx_high, &spi_rx_clear , 1, 50);
 8003998:	f107 020f 	add.w	r2, r7, #15
 800399c:	f107 0117 	add.w	r1, r7, #23
 80039a0:	2332      	movs	r3, #50	; 0x32
 80039a2:	9300      	str	r3, [sp, #0]
 80039a4:	2301      	movs	r3, #1
 80039a6:	4805      	ldr	r0, [pc, #20]	; (80039bc <get_trail+0x88>)
 80039a8:	f7fe fd95 	bl	80024d6 <HAL_SPI_TransmitReceive>
		while(spi_rx_clear!=0xFF){
 80039ac:	7bfb      	ldrb	r3, [r7, #15]
 80039ae:	2bff      	cmp	r3, #255	; 0xff
 80039b0:	d1f2      	bne.n	8003998 <get_trail+0x64>
		}
}
 80039b2:	bf00      	nop
 80039b4:	bf00      	nop
 80039b6:	3718      	adds	r7, #24
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	200000a4 	.word	0x200000a4

080039c0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b088      	sub	sp, #32
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	4603      	mov	r3, r0
 80039c8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */

    Stat = STA_NOINIT;
 80039ca:	4b4b      	ldr	r3, [pc, #300]	; (8003af8 <USER_initialize+0x138>)
 80039cc:	2201      	movs	r2, #1
 80039ce:	701a      	strb	r2, [r3, #0]
	if(pdrv!=0){
 80039d0:	79fb      	ldrb	r3, [r7, #7]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <USER_initialize+0x1e>
	  return Stat;
 80039d6:	4b48      	ldr	r3, [pc, #288]	; (8003af8 <USER_initialize+0x138>)
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	e088      	b.n	8003af0 <USER_initialize+0x130>
	}

    GenerateCRCTable();
 80039de:	f7ff fe71 	bl	80036c4 <GenerateCRCTable>


    uint8_t spi_tx = 0xFF;
 80039e2:	23ff      	movs	r3, #255	; 0xff
 80039e4:	73fb      	strb	r3, [r7, #15]


    SD_CS_HIGH();
 80039e6:	2201      	movs	r2, #1
 80039e8:	2102      	movs	r1, #2
 80039ea:	4844      	ldr	r0, [pc, #272]	; (8003afc <USER_initialize+0x13c>)
 80039ec:	f7fd fd7a 	bl	80014e4 <HAL_GPIO_WritePin>

    HAL_Delay(50); //delay at least 1 ms
 80039f0:	2032      	movs	r0, #50	; 0x32
 80039f2:	f7fd fadd 	bl	8000fb0 <HAL_Delay>

    //only need 72, do a bunch more
    for(int ii = 0; ii<10; ii++){
 80039f6:	2300      	movs	r3, #0
 80039f8:	61fb      	str	r3, [r7, #28]
 80039fa:	e009      	b.n	8003a10 <USER_initialize+0x50>
  	  HAL_SPI_Transmit(&HSPI, &spi_tx , 1, 0);
 80039fc:	f107 010f 	add.w	r1, r7, #15
 8003a00:	2300      	movs	r3, #0
 8003a02:	2201      	movs	r2, #1
 8003a04:	483e      	ldr	r0, [pc, #248]	; (8003b00 <USER_initialize+0x140>)
 8003a06:	f7fe fc2a 	bl	800225e <HAL_SPI_Transmit>
    for(int ii = 0; ii<10; ii++){
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	61fb      	str	r3, [r7, #28]
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	2b09      	cmp	r3, #9
 8003a14:	ddf2      	ble.n	80039fc <USER_initialize+0x3c>
    }

    uint8_t R1_resp = 0;
 8003a16:	2300      	movs	r3, #0
 8003a18:	75fb      	strb	r3, [r7, #23]
    uint8_t ocr[4] = {0};
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	60bb      	str	r3, [r7, #8]


    SD_CS_LOW();
 8003a1e:	2200      	movs	r2, #0
 8003a20:	2102      	movs	r1, #2
 8003a22:	4836      	ldr	r0, [pc, #216]	; (8003afc <USER_initialize+0x13c>)
 8003a24:	f7fd fd5e 	bl	80014e4 <HAL_GPIO_WritePin>

    //online comments indicate this makes things more consistent
    for(int ii = 0; ii<2; ii++){
 8003a28:	2300      	movs	r3, #0
 8003a2a:	61bb      	str	r3, [r7, #24]
 8003a2c:	e009      	b.n	8003a42 <USER_initialize+0x82>
  	  HAL_SPI_Transmit(&HSPI, &spi_tx , 1, 0);
 8003a2e:	f107 010f 	add.w	r1, r7, #15
 8003a32:	2300      	movs	r3, #0
 8003a34:	2201      	movs	r2, #1
 8003a36:	4832      	ldr	r0, [pc, #200]	; (8003b00 <USER_initialize+0x140>)
 8003a38:	f7fe fc11 	bl	800225e <HAL_SPI_Transmit>
    for(int ii = 0; ii<2; ii++){
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	3301      	adds	r3, #1
 8003a40:	61bb      	str	r3, [r7, #24]
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	ddf2      	ble.n	8003a2e <USER_initialize+0x6e>
    }

    R1_resp = send_SD_cmd(CMD0,0);
 8003a48:	2100      	movs	r1, #0
 8003a4a:	2000      	movs	r0, #0
 8003a4c:	f7ff fec4 	bl	80037d8 <send_SD_cmd>
 8003a50:	4603      	mov	r3, r0
 8003a52:	75fb      	strb	r3, [r7, #23]


    if(R1_resp == 0x01){
 8003a54:	7dfb      	ldrb	r3, [r7, #23]
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d144      	bne.n	8003ae4 <USER_initialize+0x124>


  	  R1_resp = send_SD_cmd(CMD8,0x01AA);
 8003a5a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003a5e:	2008      	movs	r0, #8
 8003a60:	f7ff feba 	bl	80037d8 <send_SD_cmd>
 8003a64:	4603      	mov	r3, r0
 8003a66:	75fb      	strb	r3, [r7, #23]
  	  get_trail(ocr);
 8003a68:	f107 0308 	add.w	r3, r7, #8
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f7ff ff61 	bl	8003934 <get_trail>


  	  if( (R1_resp!=0x01)){ //if error or no response, SD1 or MMC
 8003a72:	7dfb      	ldrb	r3, [r7, #23]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d135      	bne.n	8003ae4 <USER_initialize+0x124>
  		  //Won't support this

  	  }
  	  else if( (ocr[2] == 0x01)&&(ocr[3] == 0xAA)  ){ //SD v2
 8003a78:	7abb      	ldrb	r3, [r7, #10]
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d132      	bne.n	8003ae4 <USER_initialize+0x124>
 8003a7e:	7afb      	ldrb	r3, [r7, #11]
 8003a80:	2baa      	cmp	r3, #170	; 0xaa
 8003a82:	d12f      	bne.n	8003ae4 <USER_initialize+0x124>
  		  //printf("SD 2.0+\r\n");



  		  uint32_t t_init = HAL_GetTick();
 8003a84:	f7fd fa88 	bl	8000f98 <HAL_GetTick>
 8003a88:	6138      	str	r0, [r7, #16]
  		  while( (HAL_GetTick()-t_init) < 2000){ //really should be 1000ms, being extra safe
 8003a8a:	e009      	b.n	8003aa0 <USER_initialize+0xe0>


  			  R1_resp = send_SD_cmd(ACMD41,0x40000000);
 8003a8c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003a90:	2029      	movs	r0, #41	; 0x29
 8003a92:	f7ff fea1 	bl	80037d8 <send_SD_cmd>
 8003a96:	4603      	mov	r3, r0
 8003a98:	75fb      	strb	r3, [r7, #23]

  			  if(R1_resp==0x00){
 8003a9a:	7dfb      	ldrb	r3, [r7, #23]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d008      	beq.n	8003ab2 <USER_initialize+0xf2>
  		  while( (HAL_GetTick()-t_init) < 2000){ //really should be 1000ms, being extra safe
 8003aa0:	f7fd fa7a 	bl	8000f98 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003aae:	d3ed      	bcc.n	8003a8c <USER_initialize+0xcc>
 8003ab0:	e000      	b.n	8003ab4 <USER_initialize+0xf4>
  				  break;
 8003ab2:	bf00      	nop
  		  }




  		  R1_resp = send_SD_cmd(CMD58,0x00000000);
 8003ab4:	2100      	movs	r1, #0
 8003ab6:	203a      	movs	r0, #58	; 0x3a
 8003ab8:	f7ff fe8e 	bl	80037d8 <send_SD_cmd>
 8003abc:	4603      	mov	r3, r0
 8003abe:	75fb      	strb	r3, [r7, #23]
  		  get_trail(ocr);
 8003ac0:	f107 0308 	add.w	r3, r7, #8
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7ff ff35 	bl	8003934 <get_trail>

  		  //printf("OCR status:\r\n");
  		  //printf("\tCCS(0=bytes,1=blocks):%u\r\n", (ocr[0]>>6)&0x01 );

  		  //force 512 byte blocks
  		  R1_resp = send_SD_cmd(CMD16,0x00000200);
 8003aca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003ace:	2010      	movs	r0, #16
 8003ad0:	f7ff fe82 	bl	80037d8 <send_SD_cmd>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	75fb      	strb	r3, [r7, #23]


  		  //I don't, but could check voltage here
  		  Stat=0;
 8003ad8:	4b07      	ldr	r3, [pc, #28]	; (8003af8 <USER_initialize+0x138>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	701a      	strb	r2, [r3, #0]
  		  //after init, can speed up spi
  		  HSPI.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003ade:	4b08      	ldr	r3, [pc, #32]	; (8003b00 <USER_initialize+0x140>)
 8003ae0:	2210      	movs	r2, #16
 8003ae2:	61da      	str	r2, [r3, #28]
    }
    else{
  	  //printf("error, CMD0 response:%u\r\n",R1_resp);
    }

    Stat = 0;
 8003ae4:	4b04      	ldr	r3, [pc, #16]	; (8003af8 <USER_initialize+0x138>)
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	701a      	strb	r2, [r3, #0]

    return Stat;
 8003aea:	4b03      	ldr	r3, [pc, #12]	; (8003af8 <USER_initialize+0x138>)
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3720      	adds	r7, #32
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	20000009 	.word	0x20000009
 8003afc:	40020400 	.word	0x40020400
 8003b00:	200000a4 	.word	0x200000a4

08003b04 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */

    //Stat = STA_NOINIT;
    return Stat;
 8003b0e:	4b04      	ldr	r3, [pc, #16]	; (8003b20 <USER_status+0x1c>)
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	370c      	adds	r7, #12
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr
 8003b20:	20000009 	.word	0x20000009

08003b24 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b08e      	sub	sp, #56	; 0x38
 8003b28:	af02      	add	r7, sp, #8
 8003b2a:	60b9      	str	r1, [r7, #8]
 8003b2c:	607a      	str	r2, [r7, #4]
 8003b2e:	603b      	str	r3, [r7, #0]
 8003b30:	4603      	mov	r3, r0
 8003b32:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */

	if(pdrv!=0){
 8003b34:	7bfb      	ldrb	r3, [r7, #15]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d001      	beq.n	8003b3e <USER_read+0x1a>
		return RES_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e0d7      	b.n	8003cee <USER_read+0x1ca>
	}
	if(USER_status(pdrv)!=0){
 8003b3e:	7bfb      	ldrb	r3, [r7, #15]
 8003b40:	4618      	mov	r0, r3
 8003b42:	f7ff ffdf 	bl	8003b04 <USER_status>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d001      	beq.n	8003b50 <USER_read+0x2c>
		return RES_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e0ce      	b.n	8003cee <USER_read+0x1ca>
	}


	if(count==0){
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d101      	bne.n	8003b5a <USER_read+0x36>
	    return RES_OK;
 8003b56:	2300      	movs	r3, #0
 8003b58:	e0c9      	b.n	8003cee <USER_read+0x1ca>
	}
	else if(count==1){
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d149      	bne.n	8003bf4 <USER_read+0xd0>
	  uint8_t R1_resp = send_SD_cmd(CMD17,sector);
 8003b60:	6879      	ldr	r1, [r7, #4]
 8003b62:	2011      	movs	r0, #17
 8003b64:	f7ff fe38 	bl	80037d8 <send_SD_cmd>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	76bb      	strb	r3, [r7, #26]

	  uint8_t spi_tx = 0xFF;
 8003b6c:	23ff      	movs	r3, #255	; 0xff
 8003b6e:	767b      	strb	r3, [r7, #25]
	  uint8_t spi_rx = 0xFF;
 8003b70:	23ff      	movs	r3, #255	; 0xff
 8003b72:	763b      	strb	r3, [r7, #24]

	  int ii = 0;
 8003b74:	2300      	movs	r3, #0
 8003b76:	62fb      	str	r3, [r7, #44]	; 0x2c
	  while( (spi_rx == 0xFF)&&(ii<100) ){
 8003b78:	e00c      	b.n	8003b94 <USER_read+0x70>
		ii++;
 8003b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
		HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx , 1, 50);
 8003b80:	f107 0218 	add.w	r2, r7, #24
 8003b84:	f107 0119 	add.w	r1, r7, #25
 8003b88:	2332      	movs	r3, #50	; 0x32
 8003b8a:	9300      	str	r3, [sp, #0]
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	485a      	ldr	r0, [pc, #360]	; (8003cf8 <USER_read+0x1d4>)
 8003b90:	f7fe fca1 	bl	80024d6 <HAL_SPI_TransmitReceive>
	  while( (spi_rx == 0xFF)&&(ii<100) ){
 8003b94:	7e3b      	ldrb	r3, [r7, #24]
 8003b96:	2bff      	cmp	r3, #255	; 0xff
 8003b98:	d102      	bne.n	8003ba0 <USER_read+0x7c>
 8003b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b9c:	2b63      	cmp	r3, #99	; 0x63
 8003b9e:	ddec      	ble.n	8003b7a <USER_read+0x56>
	  }

	  //capture data
	  for(ii=0;ii<512;ii++){
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ba4:	e00d      	b.n	8003bc2 <USER_read+0x9e>
	 	HAL_SPI_TransmitReceive(&HSPI, &spi_tx, buff+ii , 1, 50);
 8003ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ba8:	68ba      	ldr	r2, [r7, #8]
 8003baa:	441a      	add	r2, r3
 8003bac:	f107 0119 	add.w	r1, r7, #25
 8003bb0:	2332      	movs	r3, #50	; 0x32
 8003bb2:	9300      	str	r3, [sp, #0]
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	4850      	ldr	r0, [pc, #320]	; (8003cf8 <USER_read+0x1d4>)
 8003bb8:	f7fe fc8d 	bl	80024d6 <HAL_SPI_TransmitReceive>
	  for(ii=0;ii<512;ii++){
 8003bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bc8:	dbed      	blt.n	8003ba6 <USER_read+0x82>
	  }

		//read CRC - don't use for now
	  for(ii=0;ii<2;ii++){
 8003bca:	2300      	movs	r3, #0
 8003bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003bce:	e00c      	b.n	8003bea <USER_read+0xc6>
		HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx  , 1, 50);
 8003bd0:	f107 0218 	add.w	r2, r7, #24
 8003bd4:	f107 0119 	add.w	r1, r7, #25
 8003bd8:	2332      	movs	r3, #50	; 0x32
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	2301      	movs	r3, #1
 8003bde:	4846      	ldr	r0, [pc, #280]	; (8003cf8 <USER_read+0x1d4>)
 8003be0:	f7fe fc79 	bl	80024d6 <HAL_SPI_TransmitReceive>
	  for(ii=0;ii<2;ii++){
 8003be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003be6:	3301      	adds	r3, #1
 8003be8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	ddef      	ble.n	8003bd0 <USER_read+0xac>
	  }

	  return RES_OK;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	e07c      	b.n	8003cee <USER_read+0x1ca>

	}
	else{
	  uint8_t R1_resp = send_SD_cmd(CMD18,sector);
 8003bf4:	6879      	ldr	r1, [r7, #4]
 8003bf6:	2012      	movs	r0, #18
 8003bf8:	f7ff fdee 	bl	80037d8 <send_SD_cmd>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	76fb      	strb	r3, [r7, #27]

	  uint8_t spi_tx = 0xFF;
 8003c00:	23ff      	movs	r3, #255	; 0xff
 8003c02:	75fb      	strb	r3, [r7, #23]
	  uint8_t spi_rx = 0xFF;
 8003c04:	23ff      	movs	r3, #255	; 0xff
 8003c06:	75bb      	strb	r3, [r7, #22]


	  for(int jj=0; jj<count; jj++){
 8003c08:	2300      	movs	r3, #0
 8003c0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c0c:	e046      	b.n	8003c9c <USER_read+0x178>

		int ii = 0;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	627b      	str	r3, [r7, #36]	; 0x24
		spi_rx = 0xFF;
 8003c12:	23ff      	movs	r3, #255	; 0xff
 8003c14:	75bb      	strb	r3, [r7, #22]
		while( (spi_rx == 0xFF)&&(ii<100) ){
 8003c16:	e00c      	b.n	8003c32 <USER_read+0x10e>
		  ii++;
 8003c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	627b      	str	r3, [r7, #36]	; 0x24
		  HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx , 1, 50);
 8003c1e:	f107 0216 	add.w	r2, r7, #22
 8003c22:	f107 0117 	add.w	r1, r7, #23
 8003c26:	2332      	movs	r3, #50	; 0x32
 8003c28:	9300      	str	r3, [sp, #0]
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	4832      	ldr	r0, [pc, #200]	; (8003cf8 <USER_read+0x1d4>)
 8003c2e:	f7fe fc52 	bl	80024d6 <HAL_SPI_TransmitReceive>
		while( (spi_rx == 0xFF)&&(ii<100) ){
 8003c32:	7dbb      	ldrb	r3, [r7, #22]
 8003c34:	2bff      	cmp	r3, #255	; 0xff
 8003c36:	d102      	bne.n	8003c3e <USER_read+0x11a>
 8003c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3a:	2b63      	cmp	r3, #99	; 0x63
 8003c3c:	ddec      	ble.n	8003c18 <USER_read+0xf4>
		}

			//capture data
		for(ii=0;ii<512;ii++){
 8003c3e:	2300      	movs	r3, #0
 8003c40:	627b      	str	r3, [r7, #36]	; 0x24
 8003c42:	e011      	b.n	8003c68 <USER_read+0x144>
		  HAL_SPI_TransmitReceive(&HSPI, &spi_tx, buff+ii+(jj*512) , 1, 50);
 8003c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c46:	025b      	lsls	r3, r3, #9
 8003c48:	461a      	mov	r2, r3
 8003c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4c:	4413      	add	r3, r2
 8003c4e:	68ba      	ldr	r2, [r7, #8]
 8003c50:	441a      	add	r2, r3
 8003c52:	f107 0117 	add.w	r1, r7, #23
 8003c56:	2332      	movs	r3, #50	; 0x32
 8003c58:	9300      	str	r3, [sp, #0]
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	4826      	ldr	r0, [pc, #152]	; (8003cf8 <USER_read+0x1d4>)
 8003c5e:	f7fe fc3a 	bl	80024d6 <HAL_SPI_TransmitReceive>
		for(ii=0;ii<512;ii++){
 8003c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c64:	3301      	adds	r3, #1
 8003c66:	627b      	str	r3, [r7, #36]	; 0x24
 8003c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c6e:	dbe9      	blt.n	8003c44 <USER_read+0x120>
		}

			//read CRC - don't use for now
		for(ii=0;ii<2;ii++){
 8003c70:	2300      	movs	r3, #0
 8003c72:	627b      	str	r3, [r7, #36]	; 0x24
 8003c74:	e00c      	b.n	8003c90 <USER_read+0x16c>
		  HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 8003c76:	f107 0216 	add.w	r2, r7, #22
 8003c7a:	f107 0117 	add.w	r1, r7, #23
 8003c7e:	2332      	movs	r3, #50	; 0x32
 8003c80:	9300      	str	r3, [sp, #0]
 8003c82:	2301      	movs	r3, #1
 8003c84:	481c      	ldr	r0, [pc, #112]	; (8003cf8 <USER_read+0x1d4>)
 8003c86:	f7fe fc26 	bl	80024d6 <HAL_SPI_TransmitReceive>
		for(ii=0;ii<2;ii++){
 8003c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	627b      	str	r3, [r7, #36]	; 0x24
 8003c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	ddef      	ble.n	8003c76 <USER_read+0x152>
	  for(int jj=0; jj<count; jj++){
 8003c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c98:	3301      	adds	r3, #1
 8003c9a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c9e:	683a      	ldr	r2, [r7, #0]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d8b4      	bhi.n	8003c0e <USER_read+0xea>
		}
	  }


	  R1_resp = send_SD_cmd(CMD12,0x0);
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	200c      	movs	r0, #12
 8003ca8:	f7ff fd96 	bl	80037d8 <send_SD_cmd>
 8003cac:	4603      	mov	r3, r0
 8003cae:	76fb      	strb	r3, [r7, #27]

	  int busy = 1;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	623b      	str	r3, [r7, #32]
	  int counter = 0;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	61fb      	str	r3, [r7, #28]
	  while(busy&&(counter<1000) ){
 8003cb8:	e011      	b.n	8003cde <USER_read+0x1ba>
		HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 8003cba:	f107 0216 	add.w	r2, r7, #22
 8003cbe:	f107 0117 	add.w	r1, r7, #23
 8003cc2:	2332      	movs	r3, #50	; 0x32
 8003cc4:	9300      	str	r3, [sp, #0]
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	480b      	ldr	r0, [pc, #44]	; (8003cf8 <USER_read+0x1d4>)
 8003cca:	f7fe fc04 	bl	80024d6 <HAL_SPI_TransmitReceive>
		if(spi_rx!=0){
 8003cce:	7dbb      	ldrb	r3, [r7, #22]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d001      	beq.n	8003cd8 <USER_read+0x1b4>
		  busy = 0;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	623b      	str	r3, [r7, #32]
		}
		counter++;
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	3301      	adds	r3, #1
 8003cdc:	61fb      	str	r3, [r7, #28]
	  while(busy&&(counter<1000) ){
 8003cde:	6a3b      	ldr	r3, [r7, #32]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d003      	beq.n	8003cec <USER_read+0x1c8>
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003cea:	dbe6      	blt.n	8003cba <USER_read+0x196>
	  }

	  return RES_OK;
 8003cec:	2300      	movs	r3, #0
	}

	//shouldn't get here
    return RES_OK;
  /* USER CODE END READ */
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3730      	adds	r7, #48	; 0x30
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	200000a4 	.word	0x200000a4

08003cfc <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b094      	sub	sp, #80	; 0x50
 8003d00:	af02      	add	r7, sp, #8
 8003d02:	60b9      	str	r1, [r7, #8]
 8003d04:	607a      	str	r2, [r7, #4]
 8003d06:	603b      	str	r3, [r7, #0]
 8003d08:	4603      	mov	r3, r0
 8003d0a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */

	if(pdrv!=0){
 8003d0c:	7bfb      	ldrb	r3, [r7, #15]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d001      	beq.n	8003d16 <USER_write+0x1a>
		return RES_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e135      	b.n	8003f82 <USER_write+0x286>
	}
	if(USER_status(pdrv)!=0){
 8003d16:	7bfb      	ldrb	r3, [r7, #15]
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f7ff fef3 	bl	8003b04 <USER_status>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d001      	beq.n	8003d28 <USER_write+0x2c>
		return RES_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e12c      	b.n	8003f82 <USER_write+0x286>
	}

	if(count==0){
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <USER_write+0x36>
	  return RES_OK;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	e127      	b.n	8003f82 <USER_write+0x286>
	}
	else if(count==1){
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d169      	bne.n	8003e0c <USER_write+0x110>
	  uint8_t R1_resp = send_SD_cmd(CMD24,sector);
 8003d38:	6879      	ldr	r1, [r7, #4]
 8003d3a:	2018      	movs	r0, #24
 8003d3c:	f7ff fd4c 	bl	80037d8 <send_SD_cmd>
 8003d40:	4603      	mov	r3, r0
 8003d42:	76bb      	strb	r3, [r7, #26]

	  uint8_t spi_tx = 0xFF;
 8003d44:	23ff      	movs	r3, #255	; 0xff
 8003d46:	767b      	strb	r3, [r7, #25]
	  uint8_t spi_rx = 0xFF;
 8003d48:	23ff      	movs	r3, #255	; 0xff
 8003d4a:	763b      	strb	r3, [r7, #24]

	  //1 byte of delat


	  //send data packet
	  spi_tx = 0xFE;
 8003d4c:	23fe      	movs	r3, #254	; 0xfe
 8003d4e:	767b      	strb	r3, [r7, #25]
	  HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx , 1, 50);
 8003d50:	f107 0218 	add.w	r2, r7, #24
 8003d54:	f107 0119 	add.w	r1, r7, #25
 8003d58:	2332      	movs	r3, #50	; 0x32
 8003d5a:	9300      	str	r3, [sp, #0]
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	488b      	ldr	r0, [pc, #556]	; (8003f8c <USER_write+0x290>)
 8003d60:	f7fe fbb9 	bl	80024d6 <HAL_SPI_TransmitReceive>

	  //send data
	  for(int ii=0;ii<512;ii++){
 8003d64:	2300      	movs	r3, #0
 8003d66:	647b      	str	r3, [r7, #68]	; 0x44
 8003d68:	e00d      	b.n	8003d86 <USER_write+0x8a>
		HAL_SPI_TransmitReceive(&HSPI, buff+ii, &spi_rx, 1, 50);
 8003d6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d6c:	68ba      	ldr	r2, [r7, #8]
 8003d6e:	18d1      	adds	r1, r2, r3
 8003d70:	f107 0218 	add.w	r2, r7, #24
 8003d74:	2332      	movs	r3, #50	; 0x32
 8003d76:	9300      	str	r3, [sp, #0]
 8003d78:	2301      	movs	r3, #1
 8003d7a:	4884      	ldr	r0, [pc, #528]	; (8003f8c <USER_write+0x290>)
 8003d7c:	f7fe fbab 	bl	80024d6 <HAL_SPI_TransmitReceive>
	  for(int ii=0;ii<512;ii++){
 8003d80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d82:	3301      	adds	r3, #1
 8003d84:	647b      	str	r3, [r7, #68]	; 0x44
 8003d86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d8c:	dbed      	blt.n	8003d6a <USER_write+0x6e>
	  }

	  //crc, dummy packets
	  for(int ii=0;ii<2;ii++){
 8003d8e:	2300      	movs	r3, #0
 8003d90:	643b      	str	r3, [r7, #64]	; 0x40
 8003d92:	e00c      	b.n	8003dae <USER_write+0xb2>
		HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 8003d94:	f107 0218 	add.w	r2, r7, #24
 8003d98:	f107 0119 	add.w	r1, r7, #25
 8003d9c:	2332      	movs	r3, #50	; 0x32
 8003d9e:	9300      	str	r3, [sp, #0]
 8003da0:	2301      	movs	r3, #1
 8003da2:	487a      	ldr	r0, [pc, #488]	; (8003f8c <USER_write+0x290>)
 8003da4:	f7fe fb97 	bl	80024d6 <HAL_SPI_TransmitReceive>
	  for(int ii=0;ii<2;ii++){
 8003da8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003daa:	3301      	adds	r3, #1
 8003dac:	643b      	str	r3, [r7, #64]	; 0x40
 8003dae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	ddef      	ble.n	8003d94 <USER_write+0x98>
	  }

	    //get data response, fail if not data accepted
	  spi_tx = 0xFF;
 8003db4:	23ff      	movs	r3, #255	; 0xff
 8003db6:	767b      	strb	r3, [r7, #25]
	  HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 8003db8:	f107 0218 	add.w	r2, r7, #24
 8003dbc:	f107 0119 	add.w	r1, r7, #25
 8003dc0:	2332      	movs	r3, #50	; 0x32
 8003dc2:	9300      	str	r3, [sp, #0]
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	4871      	ldr	r0, [pc, #452]	; (8003f8c <USER_write+0x290>)
 8003dc8:	f7fe fb85 	bl	80024d6 <HAL_SPI_TransmitReceive>

	  int busy = 1;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	63fb      	str	r3, [r7, #60]	; 0x3c
	  int counter = 0;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	63bb      	str	r3, [r7, #56]	; 0x38
	  while(busy&&(counter<1000) ){
 8003dd4:	e011      	b.n	8003dfa <USER_write+0xfe>
		HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 8003dd6:	f107 0218 	add.w	r2, r7, #24
 8003dda:	f107 0119 	add.w	r1, r7, #25
 8003dde:	2332      	movs	r3, #50	; 0x32
 8003de0:	9300      	str	r3, [sp, #0]
 8003de2:	2301      	movs	r3, #1
 8003de4:	4869      	ldr	r0, [pc, #420]	; (8003f8c <USER_write+0x290>)
 8003de6:	f7fe fb76 	bl	80024d6 <HAL_SPI_TransmitReceive>
		if(spi_rx!=0){
 8003dea:	7e3b      	ldrb	r3, [r7, #24]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d001      	beq.n	8003df4 <USER_write+0xf8>
	  	  busy = 0;
 8003df0:	2300      	movs	r3, #0
 8003df2:	63fb      	str	r3, [r7, #60]	; 0x3c
		}
		counter++;
 8003df4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003df6:	3301      	adds	r3, #1
 8003df8:	63bb      	str	r3, [r7, #56]	; 0x38
	  while(busy&&(counter<1000) ){
 8003dfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d003      	beq.n	8003e08 <USER_write+0x10c>
 8003e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e06:	dbe6      	blt.n	8003dd6 <USER_write+0xda>
	  }

	  return RES_OK;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	e0ba      	b.n	8003f82 <USER_write+0x286>
	}
	else{
		uint8_t R1_resp = send_SD_cmd(CMD25,sector);
 8003e0c:	6879      	ldr	r1, [r7, #4]
 8003e0e:	2019      	movs	r0, #25
 8003e10:	f7ff fce2 	bl	80037d8 <send_SD_cmd>
 8003e14:	4603      	mov	r3, r0
 8003e16:	76fb      	strb	r3, [r7, #27]

		uint8_t spi_tx = 0xFF;
 8003e18:	23ff      	movs	r3, #255	; 0xff
 8003e1a:	75fb      	strb	r3, [r7, #23]
		uint8_t spi_rx = 0xFF;
 8003e1c:	23ff      	movs	r3, #255	; 0xff
 8003e1e:	75bb      	strb	r3, [r7, #22]

		//one buffer of nothing
		HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 8003e20:	f107 0216 	add.w	r2, r7, #22
 8003e24:	f107 0117 	add.w	r1, r7, #23
 8003e28:	2332      	movs	r3, #50	; 0x32
 8003e2a:	9300      	str	r3, [sp, #0]
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	4857      	ldr	r0, [pc, #348]	; (8003f8c <USER_write+0x290>)
 8003e30:	f7fe fb51 	bl	80024d6 <HAL_SPI_TransmitReceive>


		for(int jj=0; jj<count; jj++){
 8003e34:	2300      	movs	r3, #0
 8003e36:	637b      	str	r3, [r7, #52]	; 0x34
 8003e38:	e068      	b.n	8003f0c <USER_write+0x210>


			//send data packet
			spi_tx = 0xFC;
 8003e3a:	23fc      	movs	r3, #252	; 0xfc
 8003e3c:	75fb      	strb	r3, [r7, #23]
			HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx , 1, 50);
 8003e3e:	f107 0216 	add.w	r2, r7, #22
 8003e42:	f107 0117 	add.w	r1, r7, #23
 8003e46:	2332      	movs	r3, #50	; 0x32
 8003e48:	9300      	str	r3, [sp, #0]
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	484f      	ldr	r0, [pc, #316]	; (8003f8c <USER_write+0x290>)
 8003e4e:	f7fe fb42 	bl	80024d6 <HAL_SPI_TransmitReceive>

			//send data
			//spi_tx = 0xAC;
			for(int ii=0;ii<512;ii++){
 8003e52:	2300      	movs	r3, #0
 8003e54:	633b      	str	r3, [r7, #48]	; 0x30
 8003e56:	e011      	b.n	8003e7c <USER_write+0x180>
	//			HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
				HAL_SPI_TransmitReceive(&HSPI, buff+ii+(512*jj), &spi_rx, 1, 50);
 8003e58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e5a:	025b      	lsls	r3, r3, #9
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e60:	4413      	add	r3, r2
 8003e62:	68ba      	ldr	r2, [r7, #8]
 8003e64:	18d1      	adds	r1, r2, r3
 8003e66:	f107 0216 	add.w	r2, r7, #22
 8003e6a:	2332      	movs	r3, #50	; 0x32
 8003e6c:	9300      	str	r3, [sp, #0]
 8003e6e:	2301      	movs	r3, #1
 8003e70:	4846      	ldr	r0, [pc, #280]	; (8003f8c <USER_write+0x290>)
 8003e72:	f7fe fb30 	bl	80024d6 <HAL_SPI_TransmitReceive>
			for(int ii=0;ii<512;ii++){
 8003e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e78:	3301      	adds	r3, #1
 8003e7a:	633b      	str	r3, [r7, #48]	; 0x30
 8003e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e82:	dbe9      	blt.n	8003e58 <USER_write+0x15c>
			}

			spi_tx = 0x00;
 8003e84:	2300      	movs	r3, #0
 8003e86:	75fb      	strb	r3, [r7, #23]
			//crc, dummy packets
			for(int ii=0;ii<2;ii++){
 8003e88:	2300      	movs	r3, #0
 8003e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e8c:	e00c      	b.n	8003ea8 <USER_write+0x1ac>
				HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 8003e8e:	f107 0216 	add.w	r2, r7, #22
 8003e92:	f107 0117 	add.w	r1, r7, #23
 8003e96:	2332      	movs	r3, #50	; 0x32
 8003e98:	9300      	str	r3, [sp, #0]
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	483b      	ldr	r0, [pc, #236]	; (8003f8c <USER_write+0x290>)
 8003e9e:	f7fe fb1a 	bl	80024d6 <HAL_SPI_TransmitReceive>
			for(int ii=0;ii<2;ii++){
 8003ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	ddef      	ble.n	8003e8e <USER_write+0x192>
			}

			//get data response, fail if not data accepted
			spi_tx = 0xFF;
 8003eae:	23ff      	movs	r3, #255	; 0xff
 8003eb0:	75fb      	strb	r3, [r7, #23]
			HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 8003eb2:	f107 0216 	add.w	r2, r7, #22
 8003eb6:	f107 0117 	add.w	r1, r7, #23
 8003eba:	2332      	movs	r3, #50	; 0x32
 8003ebc:	9300      	str	r3, [sp, #0]
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	4832      	ldr	r0, [pc, #200]	; (8003f8c <USER_write+0x290>)
 8003ec2:	f7fe fb08 	bl	80024d6 <HAL_SPI_TransmitReceive>

			int busy = 1;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	62bb      	str	r3, [r7, #40]	; 0x28
			int counter = 0;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	627b      	str	r3, [r7, #36]	; 0x24
			spi_tx = 0xFF;
 8003ece:	23ff      	movs	r3, #255	; 0xff
 8003ed0:	75fb      	strb	r3, [r7, #23]

			while(busy&&(counter<1000) ){
 8003ed2:	e011      	b.n	8003ef8 <USER_write+0x1fc>
				HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 8003ed4:	f107 0216 	add.w	r2, r7, #22
 8003ed8:	f107 0117 	add.w	r1, r7, #23
 8003edc:	2332      	movs	r3, #50	; 0x32
 8003ede:	9300      	str	r3, [sp, #0]
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	482a      	ldr	r0, [pc, #168]	; (8003f8c <USER_write+0x290>)
 8003ee4:	f7fe faf7 	bl	80024d6 <HAL_SPI_TransmitReceive>
				if(spi_rx!=0){
 8003ee8:	7dbb      	ldrb	r3, [r7, #22]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d001      	beq.n	8003ef2 <USER_write+0x1f6>
					busy = 0;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				counter++;
 8003ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	627b      	str	r3, [r7, #36]	; 0x24
			while(busy&&(counter<1000) ){
 8003ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d003      	beq.n	8003f06 <USER_write+0x20a>
 8003efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f00:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f04:	dbe6      	blt.n	8003ed4 <USER_write+0x1d8>
		for(int jj=0; jj<count; jj++){
 8003f06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f08:	3301      	adds	r3, #1
 8003f0a:	637b      	str	r3, [r7, #52]	; 0x34
 8003f0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f0e:	683a      	ldr	r2, [r7, #0]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d892      	bhi.n	8003e3a <USER_write+0x13e>
			}

		}

		//send stop token
		spi_tx = 0xFD;
 8003f14:	23fd      	movs	r3, #253	; 0xfd
 8003f16:	75fb      	strb	r3, [r7, #23]
		HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx , 1, 50);
 8003f18:	f107 0216 	add.w	r2, r7, #22
 8003f1c:	f107 0117 	add.w	r1, r7, #23
 8003f20:	2332      	movs	r3, #50	; 0x32
 8003f22:	9300      	str	r3, [sp, #0]
 8003f24:	2301      	movs	r3, #1
 8003f26:	4819      	ldr	r0, [pc, #100]	; (8003f8c <USER_write+0x290>)
 8003f28:	f7fe fad5 	bl	80024d6 <HAL_SPI_TransmitReceive>

		//
		spi_tx = 0xFF;
 8003f2c:	23ff      	movs	r3, #255	; 0xff
 8003f2e:	75fb      	strb	r3, [r7, #23]
		HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx , 1, 50);
 8003f30:	f107 0216 	add.w	r2, r7, #22
 8003f34:	f107 0117 	add.w	r1, r7, #23
 8003f38:	2332      	movs	r3, #50	; 0x32
 8003f3a:	9300      	str	r3, [sp, #0]
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	4813      	ldr	r0, [pc, #76]	; (8003f8c <USER_write+0x290>)
 8003f40:	f7fe fac9 	bl	80024d6 <HAL_SPI_TransmitReceive>


		int busy = 1;
 8003f44:	2301      	movs	r3, #1
 8003f46:	623b      	str	r3, [r7, #32]
		int counter = 0;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	61fb      	str	r3, [r7, #28]
		while(busy&&(counter<1000) ){
 8003f4c:	e011      	b.n	8003f72 <USER_write+0x276>
			HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx, 1, 50);
 8003f4e:	f107 0216 	add.w	r2, r7, #22
 8003f52:	f107 0117 	add.w	r1, r7, #23
 8003f56:	2332      	movs	r3, #50	; 0x32
 8003f58:	9300      	str	r3, [sp, #0]
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	480b      	ldr	r0, [pc, #44]	; (8003f8c <USER_write+0x290>)
 8003f5e:	f7fe faba 	bl	80024d6 <HAL_SPI_TransmitReceive>
			if(spi_rx!=0){
 8003f62:	7dbb      	ldrb	r3, [r7, #22]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d001      	beq.n	8003f6c <USER_write+0x270>
				busy = 0;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	623b      	str	r3, [r7, #32]
			}
			else{
			}
			counter++;
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	3301      	adds	r3, #1
 8003f70:	61fb      	str	r3, [r7, #28]
		while(busy&&(counter<1000) ){
 8003f72:	6a3b      	ldr	r3, [r7, #32]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d003      	beq.n	8003f80 <USER_write+0x284>
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f7e:	dbe6      	blt.n	8003f4e <USER_write+0x252>
		}
	}

	//shouldn't get here
    return RES_OK;
 8003f80:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3748      	adds	r7, #72	; 0x48
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	200000a4 	.word	0x200000a4

08003f90 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b08e      	sub	sp, #56	; 0x38
 8003f94:	af02      	add	r7, sp, #8
 8003f96:	4603      	mov	r3, r0
 8003f98:	603a      	str	r2, [r7, #0]
 8003f9a:	71fb      	strb	r3, [r7, #7]
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	switch(cmd){
 8003fa6:	79bb      	ldrb	r3, [r7, #6]
 8003fa8:	2b04      	cmp	r3, #4
 8003faa:	f200 809c 	bhi.w	80040e6 <USER_ioctl+0x156>
 8003fae:	a201      	add	r2, pc, #4	; (adr r2, 8003fb4 <USER_ioctl+0x24>)
 8003fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fb4:	08003fc9 	.word	0x08003fc9
 8003fb8:	08003fef 	.word	0x08003fef
 8003fbc:	08003fdf 	.word	0x08003fdf
 8003fc0:	08003fd1 	.word	0x08003fd1
 8003fc4:	080040df 	.word	0x080040df

	case CTRL_SYNC:
		// nothing to do here
		res = RES_OK;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8003fce:	e08d      	b.n	80040ec <USER_ioctl+0x15c>
	case GET_BLOCK_SIZE:
		*(int*)buff = 1; //could check, but doing this for now
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8003fdc:	e086      	b.n	80040ec <USER_ioctl+0x15c>
	case GET_SECTOR_SIZE:
		*(int*)buff = 512; //buffer size is always 512
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fe4:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8003fec:	e07e      	b.n	80040ec <USER_ioctl+0x15c>

	case GET_SECTOR_COUNT:
		if(USER_status(pdrv)!=0){
 8003fee:	79fb      	ldrb	r3, [r7, #7]
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f7ff fd87 	bl	8003b04 <USER_status>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d001      	beq.n	8004000 <USER_ioctl+0x70>
			return RES_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e077      	b.n	80040f0 <USER_ioctl+0x160>
		}
		else{
			BYTE buffer[16] = {0};
 8004000:	2300      	movs	r3, #0
 8004002:	613b      	str	r3, [r7, #16]
 8004004:	f107 0314 	add.w	r3, r7, #20
 8004008:	2200      	movs	r2, #0
 800400a:	601a      	str	r2, [r3, #0]
 800400c:	605a      	str	r2, [r3, #4]
 800400e:	609a      	str	r2, [r3, #8]
			//printf("GET_BLOCK_SIZE\r\n");
			uint8_t R1_resp = send_SD_cmd(CMD9,0x0);
 8004010:	2100      	movs	r1, #0
 8004012:	2009      	movs	r0, #9
 8004014:	f7ff fbe0 	bl	80037d8 <send_SD_cmd>
 8004018:	4603      	mov	r3, r0
 800401a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			//printf("cmd resp:%u\r\n",R1_resp);
			uint8_t spi_tx = 0xFF;
 800401e:	23ff      	movs	r3, #255	; 0xff
 8004020:	73fb      	strb	r3, [r7, #15]
			uint8_t spi_rx = 0xFF;
 8004022:	23ff      	movs	r3, #255	; 0xff
 8004024:	73bb      	strb	r3, [r7, #14]

			int ii = 0;
 8004026:	2300      	movs	r3, #0
 8004028:	62bb      	str	r3, [r7, #40]	; 0x28
			while( (spi_rx == 0xFF)&&(ii<10000) ){
 800402a:	e00c      	b.n	8004046 <USER_ioctl+0xb6>
				ii++;
 800402c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800402e:	3301      	adds	r3, #1
 8004030:	62bb      	str	r3, [r7, #40]	; 0x28
				HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx , 1, 50);
 8004032:	f107 020e 	add.w	r2, r7, #14
 8004036:	f107 010f 	add.w	r1, r7, #15
 800403a:	2332      	movs	r3, #50	; 0x32
 800403c:	9300      	str	r3, [sp, #0]
 800403e:	2301      	movs	r3, #1
 8004040:	482d      	ldr	r0, [pc, #180]	; (80040f8 <USER_ioctl+0x168>)
 8004042:	f7fe fa48 	bl	80024d6 <HAL_SPI_TransmitReceive>
			while( (spi_rx == 0xFF)&&(ii<10000) ){
 8004046:	7bbb      	ldrb	r3, [r7, #14]
 8004048:	2bff      	cmp	r3, #255	; 0xff
 800404a:	d104      	bne.n	8004056 <USER_ioctl+0xc6>
 800404c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800404e:	f242 720f 	movw	r2, #9999	; 0x270f
 8004052:	4293      	cmp	r3, r2
 8004054:	ddea      	ble.n	800402c <USER_ioctl+0x9c>

			//printf("ii:%u\r\n",ii);
			//printf("data token:%u\r\n",spi_rx);

			//capture data
			for(ii=0;ii<16;ii++){
 8004056:	2300      	movs	r3, #0
 8004058:	62bb      	str	r3, [r7, #40]	; 0x28
 800405a:	e010      	b.n	800407e <USER_ioctl+0xee>
				HAL_SPI_TransmitReceive(&HSPI, &spi_tx, buffer+15-ii , 1, 50);
 800405c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800405e:	f1c3 030f 	rsb	r3, r3, #15
 8004062:	f107 0210 	add.w	r2, r7, #16
 8004066:	441a      	add	r2, r3
 8004068:	f107 010f 	add.w	r1, r7, #15
 800406c:	2332      	movs	r3, #50	; 0x32
 800406e:	9300      	str	r3, [sp, #0]
 8004070:	2301      	movs	r3, #1
 8004072:	4821      	ldr	r0, [pc, #132]	; (80040f8 <USER_ioctl+0x168>)
 8004074:	f7fe fa2f 	bl	80024d6 <HAL_SPI_TransmitReceive>
			for(ii=0;ii<16;ii++){
 8004078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800407a:	3301      	adds	r3, #1
 800407c:	62bb      	str	r3, [r7, #40]	; 0x28
 800407e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004080:	2b0f      	cmp	r3, #15
 8004082:	ddeb      	ble.n	800405c <USER_ioctl+0xcc>
				//printf("(%u,%u)\r\n",8*(15-ii),buffer[15-ii]);

			}


			for(ii=0;ii<2;ii++){
 8004084:	2300      	movs	r3, #0
 8004086:	62bb      	str	r3, [r7, #40]	; 0x28
 8004088:	e00c      	b.n	80040a4 <USER_ioctl+0x114>
				HAL_SPI_TransmitReceive(&HSPI, &spi_tx, &spi_rx  , 1, 50);
 800408a:	f107 020e 	add.w	r2, r7, #14
 800408e:	f107 010f 	add.w	r1, r7, #15
 8004092:	2332      	movs	r3, #50	; 0x32
 8004094:	9300      	str	r3, [sp, #0]
 8004096:	2301      	movs	r3, #1
 8004098:	4817      	ldr	r0, [pc, #92]	; (80040f8 <USER_ioctl+0x168>)
 800409a:	f7fe fa1c 	bl	80024d6 <HAL_SPI_TransmitReceive>
			for(ii=0;ii<2;ii++){
 800409e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040a0:	3301      	adds	r3, #1
 80040a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80040a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	ddef      	ble.n	800408a <USER_ioctl+0xfa>
				//printf("rx crc:%u\r\n",spi_rx);
			}

			//printf( "sector size: %u\r\n", ((buffer[5]&0x3F)<<1)|(buffer[4]>>7) );//  | buffer[4]>>7) );
			uint32_t mem_size = 0;
 80040aa:	2300      	movs	r3, #0
 80040ac:	623b      	str	r3, [r7, #32]
			mem_size = (uint32_t)buffer[6] | ( ((uint32_t) buffer[7])<<8) | (((uint32_t)(buffer[8]&0x3F))<<16) ;
 80040ae:	7dbb      	ldrb	r3, [r7, #22]
 80040b0:	461a      	mov	r2, r3
 80040b2:	7dfb      	ldrb	r3, [r7, #23]
 80040b4:	021b      	lsls	r3, r3, #8
 80040b6:	431a      	orrs	r2, r3
 80040b8:	7e3b      	ldrb	r3, [r7, #24]
 80040ba:	041b      	lsls	r3, r3, #16
 80040bc:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80040c0:	4313      	orrs	r3, r2
 80040c2:	623b      	str	r3, [r7, #32]
//			printf("64:%u\r\n",buffer[8]);


//			printf("mem size(kB):%u\r\n",(mem_size+1)*512);
//			printf("mem size(sectors):%u\r\n",(mem_size+1)*1000);
		  *(int*)buff = ((mem_size+1)*1000);
 80040c4:	6a3b      	ldr	r3, [r7, #32]
 80040c6:	3301      	adds	r3, #1
 80040c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80040cc:	fb02 f303 	mul.w	r3, r2, r3
 80040d0:	461a      	mov	r2, r3
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	601a      	str	r2, [r3, #0]
	      res =  RES_OK;
 80040d6:	2300      	movs	r3, #0
 80040d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		}

		break;
 80040dc:	e006      	b.n	80040ec <USER_ioctl+0x15c>
	case CTRL_TRIM:
//		printf("CTRL_TRIM\r\n");
		//not implementing
	    res =  RES_OK;
 80040de:	2300      	movs	r3, #0
 80040e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		break;
 80040e4:	e002      	b.n	80040ec <USER_ioctl+0x15c>
	default:
		res = RES_PARERR;
 80040e6:	2304      	movs	r3, #4
 80040e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}
	return res;
 80040ec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f


  /* USER CODE END IOCTL */
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3730      	adds	r7, #48	; 0x30
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	200000a4 	.word	0x200000a4

080040fc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
 8004102:	4603      	mov	r3, r0
 8004104:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8004106:	79fb      	ldrb	r3, [r7, #7]
 8004108:	4a08      	ldr	r2, [pc, #32]	; (800412c <disk_status+0x30>)
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	4413      	add	r3, r2
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	79fa      	ldrb	r2, [r7, #7]
 8004114:	4905      	ldr	r1, [pc, #20]	; (800412c <disk_status+0x30>)
 8004116:	440a      	add	r2, r1
 8004118:	7a12      	ldrb	r2, [r2, #8]
 800411a:	4610      	mov	r0, r2
 800411c:	4798      	blx	r3
 800411e:	4603      	mov	r3, r0
 8004120:	73fb      	strb	r3, [r7, #15]
  return stat;
 8004122:	7bfb      	ldrb	r3, [r7, #15]
}
 8004124:	4618      	mov	r0, r3
 8004126:	3710      	adds	r7, #16
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}
 800412c:	200002c0 	.word	0x200002c0

08004130 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	4603      	mov	r3, r0
 8004138:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800413a:	2300      	movs	r3, #0
 800413c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800413e:	79fb      	ldrb	r3, [r7, #7]
 8004140:	4a0d      	ldr	r2, [pc, #52]	; (8004178 <disk_initialize+0x48>)
 8004142:	5cd3      	ldrb	r3, [r2, r3]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d111      	bne.n	800416c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8004148:	79fb      	ldrb	r3, [r7, #7]
 800414a:	4a0b      	ldr	r2, [pc, #44]	; (8004178 <disk_initialize+0x48>)
 800414c:	2101      	movs	r1, #1
 800414e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8004150:	79fb      	ldrb	r3, [r7, #7]
 8004152:	4a09      	ldr	r2, [pc, #36]	; (8004178 <disk_initialize+0x48>)
 8004154:	009b      	lsls	r3, r3, #2
 8004156:	4413      	add	r3, r2
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	79fa      	ldrb	r2, [r7, #7]
 800415e:	4906      	ldr	r1, [pc, #24]	; (8004178 <disk_initialize+0x48>)
 8004160:	440a      	add	r2, r1
 8004162:	7a12      	ldrb	r2, [r2, #8]
 8004164:	4610      	mov	r0, r2
 8004166:	4798      	blx	r3
 8004168:	4603      	mov	r3, r0
 800416a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800416c:	7bfb      	ldrb	r3, [r7, #15]
}
 800416e:	4618      	mov	r0, r3
 8004170:	3710      	adds	r7, #16
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	200002c0 	.word	0x200002c0

0800417c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800417c:	b590      	push	{r4, r7, lr}
 800417e:	b087      	sub	sp, #28
 8004180:	af00      	add	r7, sp, #0
 8004182:	60b9      	str	r1, [r7, #8]
 8004184:	607a      	str	r2, [r7, #4]
 8004186:	603b      	str	r3, [r7, #0]
 8004188:	4603      	mov	r3, r0
 800418a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800418c:	7bfb      	ldrb	r3, [r7, #15]
 800418e:	4a0a      	ldr	r2, [pc, #40]	; (80041b8 <disk_read+0x3c>)
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	4413      	add	r3, r2
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	689c      	ldr	r4, [r3, #8]
 8004198:	7bfb      	ldrb	r3, [r7, #15]
 800419a:	4a07      	ldr	r2, [pc, #28]	; (80041b8 <disk_read+0x3c>)
 800419c:	4413      	add	r3, r2
 800419e:	7a18      	ldrb	r0, [r3, #8]
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	68b9      	ldr	r1, [r7, #8]
 80041a6:	47a0      	blx	r4
 80041a8:	4603      	mov	r3, r0
 80041aa:	75fb      	strb	r3, [r7, #23]
  return res;
 80041ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	371c      	adds	r7, #28
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd90      	pop	{r4, r7, pc}
 80041b6:	bf00      	nop
 80041b8:	200002c0 	.word	0x200002c0

080041bc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80041bc:	b590      	push	{r4, r7, lr}
 80041be:	b087      	sub	sp, #28
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60b9      	str	r1, [r7, #8]
 80041c4:	607a      	str	r2, [r7, #4]
 80041c6:	603b      	str	r3, [r7, #0]
 80041c8:	4603      	mov	r3, r0
 80041ca:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80041cc:	7bfb      	ldrb	r3, [r7, #15]
 80041ce:	4a0a      	ldr	r2, [pc, #40]	; (80041f8 <disk_write+0x3c>)
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	4413      	add	r3, r2
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	68dc      	ldr	r4, [r3, #12]
 80041d8:	7bfb      	ldrb	r3, [r7, #15]
 80041da:	4a07      	ldr	r2, [pc, #28]	; (80041f8 <disk_write+0x3c>)
 80041dc:	4413      	add	r3, r2
 80041de:	7a18      	ldrb	r0, [r3, #8]
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	68b9      	ldr	r1, [r7, #8]
 80041e6:	47a0      	blx	r4
 80041e8:	4603      	mov	r3, r0
 80041ea:	75fb      	strb	r3, [r7, #23]
  return res;
 80041ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	371c      	adds	r7, #28
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd90      	pop	{r4, r7, pc}
 80041f6:	bf00      	nop
 80041f8:	200002c0 	.word	0x200002c0

080041fc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	4603      	mov	r3, r0
 8004204:	603a      	str	r2, [r7, #0]
 8004206:	71fb      	strb	r3, [r7, #7]
 8004208:	460b      	mov	r3, r1
 800420a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800420c:	79fb      	ldrb	r3, [r7, #7]
 800420e:	4a09      	ldr	r2, [pc, #36]	; (8004234 <disk_ioctl+0x38>)
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	4413      	add	r3, r2
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	79fa      	ldrb	r2, [r7, #7]
 800421a:	4906      	ldr	r1, [pc, #24]	; (8004234 <disk_ioctl+0x38>)
 800421c:	440a      	add	r2, r1
 800421e:	7a10      	ldrb	r0, [r2, #8]
 8004220:	79b9      	ldrb	r1, [r7, #6]
 8004222:	683a      	ldr	r2, [r7, #0]
 8004224:	4798      	blx	r3
 8004226:	4603      	mov	r3, r0
 8004228:	73fb      	strb	r3, [r7, #15]
  return res;
 800422a:	7bfb      	ldrb	r3, [r7, #15]
}
 800422c:	4618      	mov	r0, r3
 800422e:	3710      	adds	r7, #16
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}
 8004234:	200002c0 	.word	0x200002c0

08004238 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8004238:	b480      	push	{r7}
 800423a:	b085      	sub	sp, #20
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	3301      	adds	r3, #1
 8004244:	781b      	ldrb	r3, [r3, #0]
 8004246:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8004248:	89fb      	ldrh	r3, [r7, #14]
 800424a:	021b      	lsls	r3, r3, #8
 800424c:	b21a      	sxth	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	781b      	ldrb	r3, [r3, #0]
 8004252:	b21b      	sxth	r3, r3
 8004254:	4313      	orrs	r3, r2
 8004256:	b21b      	sxth	r3, r3
 8004258:	81fb      	strh	r3, [r7, #14]
	return rv;
 800425a:	89fb      	ldrh	r3, [r7, #14]
}
 800425c:	4618      	mov	r0, r3
 800425e:	3714      	adds	r7, #20
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8004268:	b480      	push	{r7}
 800426a:	b085      	sub	sp, #20
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	3303      	adds	r3, #3
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	021b      	lsls	r3, r3, #8
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	3202      	adds	r2, #2
 8004280:	7812      	ldrb	r2, [r2, #0]
 8004282:	4313      	orrs	r3, r2
 8004284:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	021b      	lsls	r3, r3, #8
 800428a:	687a      	ldr	r2, [r7, #4]
 800428c:	3201      	adds	r2, #1
 800428e:	7812      	ldrb	r2, [r2, #0]
 8004290:	4313      	orrs	r3, r2
 8004292:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	021b      	lsls	r3, r3, #8
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	7812      	ldrb	r2, [r2, #0]
 800429c:	4313      	orrs	r3, r2
 800429e:	60fb      	str	r3, [r7, #12]
	return rv;
 80042a0:	68fb      	ldr	r3, [r7, #12]
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3714      	adds	r7, #20
 80042a6:	46bd      	mov	sp, r7
 80042a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ac:	4770      	bx	lr

080042ae <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80042ae:	b480      	push	{r7}
 80042b0:	b083      	sub	sp, #12
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	6078      	str	r0, [r7, #4]
 80042b6:	460b      	mov	r3, r1
 80042b8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	1c5a      	adds	r2, r3, #1
 80042be:	607a      	str	r2, [r7, #4]
 80042c0:	887a      	ldrh	r2, [r7, #2]
 80042c2:	b2d2      	uxtb	r2, r2
 80042c4:	701a      	strb	r2, [r3, #0]
 80042c6:	887b      	ldrh	r3, [r7, #2]
 80042c8:	0a1b      	lsrs	r3, r3, #8
 80042ca:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	1c5a      	adds	r2, r3, #1
 80042d0:	607a      	str	r2, [r7, #4]
 80042d2:	887a      	ldrh	r2, [r7, #2]
 80042d4:	b2d2      	uxtb	r2, r2
 80042d6:	701a      	strb	r2, [r3, #0]
}
 80042d8:	bf00      	nop
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	1c5a      	adds	r2, r3, #1
 80042f2:	607a      	str	r2, [r7, #4]
 80042f4:	683a      	ldr	r2, [r7, #0]
 80042f6:	b2d2      	uxtb	r2, r2
 80042f8:	701a      	strb	r2, [r3, #0]
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	0a1b      	lsrs	r3, r3, #8
 80042fe:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	1c5a      	adds	r2, r3, #1
 8004304:	607a      	str	r2, [r7, #4]
 8004306:	683a      	ldr	r2, [r7, #0]
 8004308:	b2d2      	uxtb	r2, r2
 800430a:	701a      	strb	r2, [r3, #0]
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	0a1b      	lsrs	r3, r3, #8
 8004310:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	1c5a      	adds	r2, r3, #1
 8004316:	607a      	str	r2, [r7, #4]
 8004318:	683a      	ldr	r2, [r7, #0]
 800431a:	b2d2      	uxtb	r2, r2
 800431c:	701a      	strb	r2, [r3, #0]
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	0a1b      	lsrs	r3, r3, #8
 8004322:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	1c5a      	adds	r2, r3, #1
 8004328:	607a      	str	r2, [r7, #4]
 800432a:	683a      	ldr	r2, [r7, #0]
 800432c:	b2d2      	uxtb	r2, r2
 800432e:	701a      	strb	r2, [r3, #0]
}
 8004330:	bf00      	nop
 8004332:	370c      	adds	r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr

0800433c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800433c:	b480      	push	{r7}
 800433e:	b087      	sub	sp, #28
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00d      	beq.n	8004372 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8004356:	693a      	ldr	r2, [r7, #16]
 8004358:	1c53      	adds	r3, r2, #1
 800435a:	613b      	str	r3, [r7, #16]
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	1c59      	adds	r1, r3, #1
 8004360:	6179      	str	r1, [r7, #20]
 8004362:	7812      	ldrb	r2, [r2, #0]
 8004364:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	3b01      	subs	r3, #1
 800436a:	607b      	str	r3, [r7, #4]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1f1      	bne.n	8004356 <mem_cpy+0x1a>
	}
}
 8004372:	bf00      	nop
 8004374:	371c      	adds	r7, #28
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr

0800437e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800437e:	b480      	push	{r7}
 8004380:	b087      	sub	sp, #28
 8004382:	af00      	add	r7, sp, #0
 8004384:	60f8      	str	r0, [r7, #12]
 8004386:	60b9      	str	r1, [r7, #8]
 8004388:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	1c5a      	adds	r2, r3, #1
 8004392:	617a      	str	r2, [r7, #20]
 8004394:	68ba      	ldr	r2, [r7, #8]
 8004396:	b2d2      	uxtb	r2, r2
 8004398:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	3b01      	subs	r3, #1
 800439e:	607b      	str	r3, [r7, #4]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d1f3      	bne.n	800438e <mem_set+0x10>
}
 80043a6:	bf00      	nop
 80043a8:	bf00      	nop
 80043aa:	371c      	adds	r7, #28
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr

080043b4 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80043b4:	b480      	push	{r7}
 80043b6:	b089      	sub	sp, #36	; 0x24
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	60b9      	str	r1, [r7, #8]
 80043be:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	61fb      	str	r3, [r7, #28]
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80043c8:	2300      	movs	r3, #0
 80043ca:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	1c5a      	adds	r2, r3, #1
 80043d0:	61fa      	str	r2, [r7, #28]
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	4619      	mov	r1, r3
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	1c5a      	adds	r2, r3, #1
 80043da:	61ba      	str	r2, [r7, #24]
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	1acb      	subs	r3, r1, r3
 80043e0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	3b01      	subs	r3, #1
 80043e6:	607b      	str	r3, [r7, #4]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d002      	beq.n	80043f4 <mem_cmp+0x40>
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d0eb      	beq.n	80043cc <mem_cmp+0x18>

	return r;
 80043f4:	697b      	ldr	r3, [r7, #20]
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3724      	adds	r7, #36	; 0x24
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr

08004402 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8004402:	b480      	push	{r7}
 8004404:	b083      	sub	sp, #12
 8004406:	af00      	add	r7, sp, #0
 8004408:	6078      	str	r0, [r7, #4]
 800440a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800440c:	e002      	b.n	8004414 <chk_chr+0x12>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	3301      	adds	r3, #1
 8004412:	607b      	str	r3, [r7, #4]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d005      	beq.n	8004428 <chk_chr+0x26>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	461a      	mov	r2, r3
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	4293      	cmp	r3, r2
 8004426:	d1f2      	bne.n	800440e <chk_chr+0xc>
	return *str;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	781b      	ldrb	r3, [r3, #0]
}
 800442c:	4618      	mov	r0, r3
 800442e:	370c      	adds	r7, #12
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b082      	sub	sp, #8
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d009      	beq.n	800445a <lock_fs+0x22>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	4618      	mov	r0, r3
 800444c:	f002 f986 	bl	800675c <ff_req_grant>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d001      	beq.n	800445a <lock_fs+0x22>
 8004456:	2301      	movs	r3, #1
 8004458:	e000      	b.n	800445c <lock_fs+0x24>
 800445a:	2300      	movs	r3, #0
}
 800445c:	4618      	mov	r0, r3
 800445e:	3708      	adds	r7, #8
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}

08004464 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	460b      	mov	r3, r1
 800446e:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d00d      	beq.n	8004492 <unlock_fs+0x2e>
 8004476:	78fb      	ldrb	r3, [r7, #3]
 8004478:	2b0c      	cmp	r3, #12
 800447a:	d00a      	beq.n	8004492 <unlock_fs+0x2e>
 800447c:	78fb      	ldrb	r3, [r7, #3]
 800447e:	2b0b      	cmp	r3, #11
 8004480:	d007      	beq.n	8004492 <unlock_fs+0x2e>
 8004482:	78fb      	ldrb	r3, [r7, #3]
 8004484:	2b0f      	cmp	r3, #15
 8004486:	d004      	beq.n	8004492 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	4618      	mov	r0, r3
 800448e:	f002 f97a 	bl	8006786 <ff_rel_grant>
	}
}
 8004492:	bf00      	nop
 8004494:	3708      	adds	r7, #8
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
	...

0800449c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800449c:	b480      	push	{r7}
 800449e:	b085      	sub	sp, #20
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80044a6:	2300      	movs	r3, #0
 80044a8:	60bb      	str	r3, [r7, #8]
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	60fb      	str	r3, [r7, #12]
 80044ae:	e029      	b.n	8004504 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80044b0:	4a27      	ldr	r2, [pc, #156]	; (8004550 <chk_lock+0xb4>)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	011b      	lsls	r3, r3, #4
 80044b6:	4413      	add	r3, r2
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d01d      	beq.n	80044fa <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80044be:	4a24      	ldr	r2, [pc, #144]	; (8004550 <chk_lock+0xb4>)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	011b      	lsls	r3, r3, #4
 80044c4:	4413      	add	r3, r2
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d116      	bne.n	80044fe <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80044d0:	4a1f      	ldr	r2, [pc, #124]	; (8004550 <chk_lock+0xb4>)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	011b      	lsls	r3, r3, #4
 80044d6:	4413      	add	r3, r2
 80044d8:	3304      	adds	r3, #4
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d10c      	bne.n	80044fe <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80044e4:	4a1a      	ldr	r2, [pc, #104]	; (8004550 <chk_lock+0xb4>)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	011b      	lsls	r3, r3, #4
 80044ea:	4413      	add	r3, r2
 80044ec:	3308      	adds	r3, #8
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d102      	bne.n	80044fe <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80044f8:	e007      	b.n	800450a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80044fa:	2301      	movs	r3, #1
 80044fc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	3301      	adds	r3, #1
 8004502:	60fb      	str	r3, [r7, #12]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2b01      	cmp	r3, #1
 8004508:	d9d2      	bls.n	80044b0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2b02      	cmp	r3, #2
 800450e:	d109      	bne.n	8004524 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d102      	bne.n	800451c <chk_lock+0x80>
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	2b02      	cmp	r3, #2
 800451a:	d101      	bne.n	8004520 <chk_lock+0x84>
 800451c:	2300      	movs	r3, #0
 800451e:	e010      	b.n	8004542 <chk_lock+0xa6>
 8004520:	2312      	movs	r3, #18
 8004522:	e00e      	b.n	8004542 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d108      	bne.n	800453c <chk_lock+0xa0>
 800452a:	4a09      	ldr	r2, [pc, #36]	; (8004550 <chk_lock+0xb4>)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	011b      	lsls	r3, r3, #4
 8004530:	4413      	add	r3, r2
 8004532:	330c      	adds	r3, #12
 8004534:	881b      	ldrh	r3, [r3, #0]
 8004536:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800453a:	d101      	bne.n	8004540 <chk_lock+0xa4>
 800453c:	2310      	movs	r3, #16
 800453e:	e000      	b.n	8004542 <chk_lock+0xa6>
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3714      	adds	r7, #20
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	200002a0 	.word	0x200002a0

08004554 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800455a:	2300      	movs	r3, #0
 800455c:	607b      	str	r3, [r7, #4]
 800455e:	e002      	b.n	8004566 <enq_lock+0x12>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	3301      	adds	r3, #1
 8004564:	607b      	str	r3, [r7, #4]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2b01      	cmp	r3, #1
 800456a:	d806      	bhi.n	800457a <enq_lock+0x26>
 800456c:	4a09      	ldr	r2, [pc, #36]	; (8004594 <enq_lock+0x40>)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	011b      	lsls	r3, r3, #4
 8004572:	4413      	add	r3, r2
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d1f2      	bne.n	8004560 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2b02      	cmp	r3, #2
 800457e:	bf14      	ite	ne
 8004580:	2301      	movne	r3, #1
 8004582:	2300      	moveq	r3, #0
 8004584:	b2db      	uxtb	r3, r3
}
 8004586:	4618      	mov	r0, r3
 8004588:	370c      	adds	r7, #12
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	200002a0 	.word	0x200002a0

08004598 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8004598:	b480      	push	{r7}
 800459a:	b085      	sub	sp, #20
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80045a2:	2300      	movs	r3, #0
 80045a4:	60fb      	str	r3, [r7, #12]
 80045a6:	e01f      	b.n	80045e8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80045a8:	4a41      	ldr	r2, [pc, #260]	; (80046b0 <inc_lock+0x118>)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	011b      	lsls	r3, r3, #4
 80045ae:	4413      	add	r3, r2
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d113      	bne.n	80045e2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80045ba:	4a3d      	ldr	r2, [pc, #244]	; (80046b0 <inc_lock+0x118>)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	011b      	lsls	r3, r3, #4
 80045c0:	4413      	add	r3, r2
 80045c2:	3304      	adds	r3, #4
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d109      	bne.n	80045e2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80045ce:	4a38      	ldr	r2, [pc, #224]	; (80046b0 <inc_lock+0x118>)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	011b      	lsls	r3, r3, #4
 80045d4:	4413      	add	r3, r2
 80045d6:	3308      	adds	r3, #8
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80045de:	429a      	cmp	r2, r3
 80045e0:	d006      	beq.n	80045f0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	3301      	adds	r3, #1
 80045e6:	60fb      	str	r3, [r7, #12]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d9dc      	bls.n	80045a8 <inc_lock+0x10>
 80045ee:	e000      	b.n	80045f2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80045f0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2b02      	cmp	r3, #2
 80045f6:	d132      	bne.n	800465e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80045f8:	2300      	movs	r3, #0
 80045fa:	60fb      	str	r3, [r7, #12]
 80045fc:	e002      	b.n	8004604 <inc_lock+0x6c>
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	3301      	adds	r3, #1
 8004602:	60fb      	str	r3, [r7, #12]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2b01      	cmp	r3, #1
 8004608:	d806      	bhi.n	8004618 <inc_lock+0x80>
 800460a:	4a29      	ldr	r2, [pc, #164]	; (80046b0 <inc_lock+0x118>)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	011b      	lsls	r3, r3, #4
 8004610:	4413      	add	r3, r2
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d1f2      	bne.n	80045fe <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2b02      	cmp	r3, #2
 800461c:	d101      	bne.n	8004622 <inc_lock+0x8a>
 800461e:	2300      	movs	r3, #0
 8004620:	e040      	b.n	80046a4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	4922      	ldr	r1, [pc, #136]	; (80046b0 <inc_lock+0x118>)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	440b      	add	r3, r1
 800462e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	689a      	ldr	r2, [r3, #8]
 8004634:	491e      	ldr	r1, [pc, #120]	; (80046b0 <inc_lock+0x118>)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	011b      	lsls	r3, r3, #4
 800463a:	440b      	add	r3, r1
 800463c:	3304      	adds	r3, #4
 800463e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	695a      	ldr	r2, [r3, #20]
 8004644:	491a      	ldr	r1, [pc, #104]	; (80046b0 <inc_lock+0x118>)
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	011b      	lsls	r3, r3, #4
 800464a:	440b      	add	r3, r1
 800464c:	3308      	adds	r3, #8
 800464e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8004650:	4a17      	ldr	r2, [pc, #92]	; (80046b0 <inc_lock+0x118>)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	011b      	lsls	r3, r3, #4
 8004656:	4413      	add	r3, r2
 8004658:	330c      	adds	r3, #12
 800465a:	2200      	movs	r2, #0
 800465c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d009      	beq.n	8004678 <inc_lock+0xe0>
 8004664:	4a12      	ldr	r2, [pc, #72]	; (80046b0 <inc_lock+0x118>)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	011b      	lsls	r3, r3, #4
 800466a:	4413      	add	r3, r2
 800466c:	330c      	adds	r3, #12
 800466e:	881b      	ldrh	r3, [r3, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d001      	beq.n	8004678 <inc_lock+0xe0>
 8004674:	2300      	movs	r3, #0
 8004676:	e015      	b.n	80046a4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d108      	bne.n	8004690 <inc_lock+0xf8>
 800467e:	4a0c      	ldr	r2, [pc, #48]	; (80046b0 <inc_lock+0x118>)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	011b      	lsls	r3, r3, #4
 8004684:	4413      	add	r3, r2
 8004686:	330c      	adds	r3, #12
 8004688:	881b      	ldrh	r3, [r3, #0]
 800468a:	3301      	adds	r3, #1
 800468c:	b29a      	uxth	r2, r3
 800468e:	e001      	b.n	8004694 <inc_lock+0xfc>
 8004690:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004694:	4906      	ldr	r1, [pc, #24]	; (80046b0 <inc_lock+0x118>)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	011b      	lsls	r3, r3, #4
 800469a:	440b      	add	r3, r1
 800469c:	330c      	adds	r3, #12
 800469e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	3301      	adds	r3, #1
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3714      	adds	r7, #20
 80046a8:	46bd      	mov	sp, r7
 80046aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ae:	4770      	bx	lr
 80046b0:	200002a0 	.word	0x200002a0

080046b4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	3b01      	subs	r3, #1
 80046c0:	607b      	str	r3, [r7, #4]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d825      	bhi.n	8004714 <dec_lock+0x60>
		n = Files[i].ctr;
 80046c8:	4a17      	ldr	r2, [pc, #92]	; (8004728 <dec_lock+0x74>)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	011b      	lsls	r3, r3, #4
 80046ce:	4413      	add	r3, r2
 80046d0:	330c      	adds	r3, #12
 80046d2:	881b      	ldrh	r3, [r3, #0]
 80046d4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80046d6:	89fb      	ldrh	r3, [r7, #14]
 80046d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046dc:	d101      	bne.n	80046e2 <dec_lock+0x2e>
 80046de:	2300      	movs	r3, #0
 80046e0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80046e2:	89fb      	ldrh	r3, [r7, #14]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d002      	beq.n	80046ee <dec_lock+0x3a>
 80046e8:	89fb      	ldrh	r3, [r7, #14]
 80046ea:	3b01      	subs	r3, #1
 80046ec:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80046ee:	4a0e      	ldr	r2, [pc, #56]	; (8004728 <dec_lock+0x74>)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	011b      	lsls	r3, r3, #4
 80046f4:	4413      	add	r3, r2
 80046f6:	330c      	adds	r3, #12
 80046f8:	89fa      	ldrh	r2, [r7, #14]
 80046fa:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80046fc:	89fb      	ldrh	r3, [r7, #14]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d105      	bne.n	800470e <dec_lock+0x5a>
 8004702:	4a09      	ldr	r2, [pc, #36]	; (8004728 <dec_lock+0x74>)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	011b      	lsls	r3, r3, #4
 8004708:	4413      	add	r3, r2
 800470a:	2200      	movs	r2, #0
 800470c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800470e:	2300      	movs	r3, #0
 8004710:	737b      	strb	r3, [r7, #13]
 8004712:	e001      	b.n	8004718 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8004714:	2302      	movs	r3, #2
 8004716:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8004718:	7b7b      	ldrb	r3, [r7, #13]
}
 800471a:	4618      	mov	r0, r3
 800471c:	3714      	adds	r7, #20
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	200002a0 	.word	0x200002a0

0800472c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800472c:	b480      	push	{r7}
 800472e:	b085      	sub	sp, #20
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8004734:	2300      	movs	r3, #0
 8004736:	60fb      	str	r3, [r7, #12]
 8004738:	e010      	b.n	800475c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800473a:	4a0d      	ldr	r2, [pc, #52]	; (8004770 <clear_lock+0x44>)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	011b      	lsls	r3, r3, #4
 8004740:	4413      	add	r3, r2
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	429a      	cmp	r2, r3
 8004748:	d105      	bne.n	8004756 <clear_lock+0x2a>
 800474a:	4a09      	ldr	r2, [pc, #36]	; (8004770 <clear_lock+0x44>)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	011b      	lsls	r3, r3, #4
 8004750:	4413      	add	r3, r2
 8004752:	2200      	movs	r2, #0
 8004754:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	3301      	adds	r3, #1
 800475a:	60fb      	str	r3, [r7, #12]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2b01      	cmp	r3, #1
 8004760:	d9eb      	bls.n	800473a <clear_lock+0xe>
	}
}
 8004762:	bf00      	nop
 8004764:	bf00      	nop
 8004766:	3714      	adds	r7, #20
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr
 8004770:	200002a0 	.word	0x200002a0

08004774 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b086      	sub	sp, #24
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800477c:	2300      	movs	r3, #0
 800477e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	78db      	ldrb	r3, [r3, #3]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d034      	beq.n	80047f2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	7858      	ldrb	r0, [r3, #1]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8004798:	2301      	movs	r3, #1
 800479a:	697a      	ldr	r2, [r7, #20]
 800479c:	f7ff fd0e 	bl	80041bc <disk_write>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d002      	beq.n	80047ac <sync_window+0x38>
			res = FR_DISK_ERR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	73fb      	strb	r3, [r7, #15]
 80047aa:	e022      	b.n	80047f2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2200      	movs	r2, #0
 80047b0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b6:	697a      	ldr	r2, [r7, #20]
 80047b8:	1ad2      	subs	r2, r2, r3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	69db      	ldr	r3, [r3, #28]
 80047be:	429a      	cmp	r2, r3
 80047c0:	d217      	bcs.n	80047f2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	789b      	ldrb	r3, [r3, #2]
 80047c6:	613b      	str	r3, [r7, #16]
 80047c8:	e010      	b.n	80047ec <sync_window+0x78>
					wsect += fs->fsize;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	69db      	ldr	r3, [r3, #28]
 80047ce:	697a      	ldr	r2, [r7, #20]
 80047d0:	4413      	add	r3, r2
 80047d2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	7858      	ldrb	r0, [r3, #1]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80047de:	2301      	movs	r3, #1
 80047e0:	697a      	ldr	r2, [r7, #20]
 80047e2:	f7ff fceb 	bl	80041bc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	3b01      	subs	r3, #1
 80047ea:	613b      	str	r3, [r7, #16]
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d8eb      	bhi.n	80047ca <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80047f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3718      	adds	r7, #24
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}

080047fc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8004806:	2300      	movs	r3, #0
 8004808:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480e:	683a      	ldr	r2, [r7, #0]
 8004810:	429a      	cmp	r2, r3
 8004812:	d01b      	beq.n	800484c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f7ff ffad 	bl	8004774 <sync_window>
 800481a:	4603      	mov	r3, r0
 800481c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800481e:	7bfb      	ldrb	r3, [r7, #15]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d113      	bne.n	800484c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	7858      	ldrb	r0, [r3, #1]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800482e:	2301      	movs	r3, #1
 8004830:	683a      	ldr	r2, [r7, #0]
 8004832:	f7ff fca3 	bl	800417c <disk_read>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d004      	beq.n	8004846 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800483c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004840:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8004842:	2301      	movs	r3, #1
 8004844:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	683a      	ldr	r2, [r7, #0]
 800484a:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800484c:	7bfb      	ldrb	r3, [r7, #15]
}
 800484e:	4618      	mov	r0, r3
 8004850:	3710      	adds	r7, #16
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
	...

08004858 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b084      	sub	sp, #16
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f7ff ff87 	bl	8004774 <sync_window>
 8004866:	4603      	mov	r3, r0
 8004868:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800486a:	7bfb      	ldrb	r3, [r7, #15]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d158      	bne.n	8004922 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	781b      	ldrb	r3, [r3, #0]
 8004874:	2b03      	cmp	r3, #3
 8004876:	d148      	bne.n	800490a <sync_fs+0xb2>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	791b      	ldrb	r3, [r3, #4]
 800487c:	2b01      	cmp	r3, #1
 800487e:	d144      	bne.n	800490a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	3334      	adds	r3, #52	; 0x34
 8004884:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004888:	2100      	movs	r1, #0
 800488a:	4618      	mov	r0, r3
 800488c:	f7ff fd77 	bl	800437e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	3334      	adds	r3, #52	; 0x34
 8004894:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8004898:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800489c:	4618      	mov	r0, r3
 800489e:	f7ff fd06 	bl	80042ae <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	3334      	adds	r3, #52	; 0x34
 80048a6:	4921      	ldr	r1, [pc, #132]	; (800492c <sync_fs+0xd4>)
 80048a8:	4618      	mov	r0, r3
 80048aa:	f7ff fd1b 	bl	80042e4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	3334      	adds	r3, #52	; 0x34
 80048b2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80048b6:	491e      	ldr	r1, [pc, #120]	; (8004930 <sync_fs+0xd8>)
 80048b8:	4618      	mov	r0, r3
 80048ba:	f7ff fd13 	bl	80042e4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	3334      	adds	r3, #52	; 0x34
 80048c2:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	695b      	ldr	r3, [r3, #20]
 80048ca:	4619      	mov	r1, r3
 80048cc:	4610      	mov	r0, r2
 80048ce:	f7ff fd09 	bl	80042e4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	3334      	adds	r3, #52	; 0x34
 80048d6:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	691b      	ldr	r3, [r3, #16]
 80048de:	4619      	mov	r1, r3
 80048e0:	4610      	mov	r0, r2
 80048e2:	f7ff fcff 	bl	80042e4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	1c5a      	adds	r2, r3, #1
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	7858      	ldrb	r0, [r3, #1]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048fe:	2301      	movs	r3, #1
 8004900:	f7ff fc5c 	bl	80041bc <disk_write>
			fs->fsi_flag = 0;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	785b      	ldrb	r3, [r3, #1]
 800490e:	2200      	movs	r2, #0
 8004910:	2100      	movs	r1, #0
 8004912:	4618      	mov	r0, r3
 8004914:	f7ff fc72 	bl	80041fc <disk_ioctl>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	d001      	beq.n	8004922 <sync_fs+0xca>
 800491e:	2301      	movs	r3, #1
 8004920:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8004922:	7bfb      	ldrb	r3, [r7, #15]
}
 8004924:	4618      	mov	r0, r3
 8004926:	3710      	adds	r7, #16
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}
 800492c:	41615252 	.word	0x41615252
 8004930:	61417272 	.word	0x61417272

08004934 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8004934:	b480      	push	{r7}
 8004936:	b083      	sub	sp, #12
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	3b02      	subs	r3, #2
 8004942:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	3b02      	subs	r3, #2
 800494a:	683a      	ldr	r2, [r7, #0]
 800494c:	429a      	cmp	r2, r3
 800494e:	d301      	bcc.n	8004954 <clust2sect+0x20>
 8004950:	2300      	movs	r3, #0
 8004952:	e008      	b.n	8004966 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	895b      	ldrh	r3, [r3, #10]
 8004958:	461a      	mov	r2, r3
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	fb03 f202 	mul.w	r2, r3, r2
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004964:	4413      	add	r3, r2
}
 8004966:	4618      	mov	r0, r3
 8004968:	370c      	adds	r7, #12
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr

08004972 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8004972:	b580      	push	{r7, lr}
 8004974:	b086      	sub	sp, #24
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
 800497a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	2b01      	cmp	r3, #1
 8004986:	d904      	bls.n	8004992 <get_fat+0x20>
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	429a      	cmp	r2, r3
 8004990:	d302      	bcc.n	8004998 <get_fat+0x26>
		val = 1;	/* Internal error */
 8004992:	2301      	movs	r3, #1
 8004994:	617b      	str	r3, [r7, #20]
 8004996:	e08f      	b.n	8004ab8 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8004998:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800499c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	781b      	ldrb	r3, [r3, #0]
 80049a2:	2b03      	cmp	r3, #3
 80049a4:	d062      	beq.n	8004a6c <get_fat+0xfa>
 80049a6:	2b03      	cmp	r3, #3
 80049a8:	dc7c      	bgt.n	8004aa4 <get_fat+0x132>
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d002      	beq.n	80049b4 <get_fat+0x42>
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d042      	beq.n	8004a38 <get_fat+0xc6>
 80049b2:	e077      	b.n	8004aa4 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	60fb      	str	r3, [r7, #12]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	085b      	lsrs	r3, r3, #1
 80049bc:	68fa      	ldr	r2, [r7, #12]
 80049be:	4413      	add	r3, r2
 80049c0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	0a5b      	lsrs	r3, r3, #9
 80049ca:	4413      	add	r3, r2
 80049cc:	4619      	mov	r1, r3
 80049ce:	6938      	ldr	r0, [r7, #16]
 80049d0:	f7ff ff14 	bl	80047fc <move_window>
 80049d4:	4603      	mov	r3, r0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d167      	bne.n	8004aaa <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	1c5a      	adds	r2, r3, #1
 80049de:	60fa      	str	r2, [r7, #12]
 80049e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049e4:	693a      	ldr	r2, [r7, #16]
 80049e6:	4413      	add	r3, r2
 80049e8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80049ec:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	0a5b      	lsrs	r3, r3, #9
 80049f6:	4413      	add	r3, r2
 80049f8:	4619      	mov	r1, r3
 80049fa:	6938      	ldr	r0, [r7, #16]
 80049fc:	f7ff fefe 	bl	80047fc <move_window>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d153      	bne.n	8004aae <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a0c:	693a      	ldr	r2, [r7, #16]
 8004a0e:	4413      	add	r3, r2
 8004a10:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004a14:	021b      	lsls	r3, r3, #8
 8004a16:	461a      	mov	r2, r3
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	f003 0301 	and.w	r3, r3, #1
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d002      	beq.n	8004a2e <get_fat+0xbc>
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	091b      	lsrs	r3, r3, #4
 8004a2c:	e002      	b.n	8004a34 <get_fat+0xc2>
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a34:	617b      	str	r3, [r7, #20]
			break;
 8004a36:	e03f      	b.n	8004ab8 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	0a1b      	lsrs	r3, r3, #8
 8004a40:	4413      	add	r3, r2
 8004a42:	4619      	mov	r1, r3
 8004a44:	6938      	ldr	r0, [r7, #16]
 8004a46:	f7ff fed9 	bl	80047fc <move_window>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d130      	bne.n	8004ab2 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	005b      	lsls	r3, r3, #1
 8004a5a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8004a5e:	4413      	add	r3, r2
 8004a60:	4618      	mov	r0, r3
 8004a62:	f7ff fbe9 	bl	8004238 <ld_word>
 8004a66:	4603      	mov	r3, r0
 8004a68:	617b      	str	r3, [r7, #20]
			break;
 8004a6a:	e025      	b.n	8004ab8 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	09db      	lsrs	r3, r3, #7
 8004a74:	4413      	add	r3, r2
 8004a76:	4619      	mov	r1, r3
 8004a78:	6938      	ldr	r0, [r7, #16]
 8004a7a:	f7ff febf 	bl	80047fc <move_window>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d118      	bne.n	8004ab6 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8004a92:	4413      	add	r3, r2
 8004a94:	4618      	mov	r0, r3
 8004a96:	f7ff fbe7 	bl	8004268 <ld_dword>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004aa0:	617b      	str	r3, [r7, #20]
			break;
 8004aa2:	e009      	b.n	8004ab8 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	617b      	str	r3, [r7, #20]
 8004aa8:	e006      	b.n	8004ab8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004aaa:	bf00      	nop
 8004aac:	e004      	b.n	8004ab8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004aae:	bf00      	nop
 8004ab0:	e002      	b.n	8004ab8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004ab2:	bf00      	nop
 8004ab4:	e000      	b.n	8004ab8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004ab6:	bf00      	nop
		}
	}

	return val;
 8004ab8:	697b      	ldr	r3, [r7, #20]
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3718      	adds	r7, #24
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}

08004ac2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8004ac2:	b590      	push	{r4, r7, lr}
 8004ac4:	b089      	sub	sp, #36	; 0x24
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	60f8      	str	r0, [r7, #12]
 8004aca:	60b9      	str	r1, [r7, #8]
 8004acc:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8004ace:	2302      	movs	r3, #2
 8004ad0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	f240 80d2 	bls.w	8004c7e <put_fat+0x1bc>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	699b      	ldr	r3, [r3, #24]
 8004ade:	68ba      	ldr	r2, [r7, #8]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	f080 80cc 	bcs.w	8004c7e <put_fat+0x1bc>
		switch (fs->fs_type) {
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	781b      	ldrb	r3, [r3, #0]
 8004aea:	2b03      	cmp	r3, #3
 8004aec:	f000 8096 	beq.w	8004c1c <put_fat+0x15a>
 8004af0:	2b03      	cmp	r3, #3
 8004af2:	f300 80cd 	bgt.w	8004c90 <put_fat+0x1ce>
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d002      	beq.n	8004b00 <put_fat+0x3e>
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d06e      	beq.n	8004bdc <put_fat+0x11a>
 8004afe:	e0c7      	b.n	8004c90 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	61bb      	str	r3, [r7, #24]
 8004b04:	69bb      	ldr	r3, [r7, #24]
 8004b06:	085b      	lsrs	r3, r3, #1
 8004b08:	69ba      	ldr	r2, [r7, #24]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	0a5b      	lsrs	r3, r3, #9
 8004b16:	4413      	add	r3, r2
 8004b18:	4619      	mov	r1, r3
 8004b1a:	68f8      	ldr	r0, [r7, #12]
 8004b1c:	f7ff fe6e 	bl	80047fc <move_window>
 8004b20:	4603      	mov	r3, r0
 8004b22:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004b24:	7ffb      	ldrb	r3, [r7, #31]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	f040 80ab 	bne.w	8004c82 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	1c59      	adds	r1, r3, #1
 8004b36:	61b9      	str	r1, [r7, #24]
 8004b38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b3c:	4413      	add	r3, r2
 8004b3e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	f003 0301 	and.w	r3, r3, #1
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d00d      	beq.n	8004b66 <put_fat+0xa4>
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	b25b      	sxtb	r3, r3
 8004b50:	f003 030f 	and.w	r3, r3, #15
 8004b54:	b25a      	sxtb	r2, r3
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	011b      	lsls	r3, r3, #4
 8004b5c:	b25b      	sxtb	r3, r3
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	b25b      	sxtb	r3, r3
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	e001      	b.n	8004b6a <put_fat+0xa8>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	697a      	ldr	r2, [r7, #20]
 8004b6c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2201      	movs	r2, #1
 8004b72:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	0a5b      	lsrs	r3, r3, #9
 8004b7c:	4413      	add	r3, r2
 8004b7e:	4619      	mov	r1, r3
 8004b80:	68f8      	ldr	r0, [r7, #12]
 8004b82:	f7ff fe3b 	bl	80047fc <move_window>
 8004b86:	4603      	mov	r3, r0
 8004b88:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004b8a:	7ffb      	ldrb	r3, [r7, #31]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d17a      	bne.n	8004c86 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b9c:	4413      	add	r3, r2
 8004b9e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	f003 0301 	and.w	r3, r3, #1
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d003      	beq.n	8004bb2 <put_fat+0xf0>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	091b      	lsrs	r3, r3, #4
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	e00e      	b.n	8004bd0 <put_fat+0x10e>
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	781b      	ldrb	r3, [r3, #0]
 8004bb6:	b25b      	sxtb	r3, r3
 8004bb8:	f023 030f 	bic.w	r3, r3, #15
 8004bbc:	b25a      	sxtb	r2, r3
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	0a1b      	lsrs	r3, r3, #8
 8004bc2:	b25b      	sxtb	r3, r3
 8004bc4:	f003 030f 	and.w	r3, r3, #15
 8004bc8:	b25b      	sxtb	r3, r3
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	b25b      	sxtb	r3, r3
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	70da      	strb	r2, [r3, #3]
			break;
 8004bda:	e059      	b.n	8004c90 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	0a1b      	lsrs	r3, r3, #8
 8004be4:	4413      	add	r3, r2
 8004be6:	4619      	mov	r1, r3
 8004be8:	68f8      	ldr	r0, [r7, #12]
 8004bea:	f7ff fe07 	bl	80047fc <move_window>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004bf2:	7ffb      	ldrb	r3, [r7, #31]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d148      	bne.n	8004c8a <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	005b      	lsls	r3, r3, #1
 8004c02:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8004c06:	4413      	add	r3, r2
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	b292      	uxth	r2, r2
 8004c0c:	4611      	mov	r1, r2
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7ff fb4d 	bl	80042ae <st_word>
			fs->wflag = 1;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2201      	movs	r2, #1
 8004c18:	70da      	strb	r2, [r3, #3]
			break;
 8004c1a:	e039      	b.n	8004c90 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	09db      	lsrs	r3, r3, #7
 8004c24:	4413      	add	r3, r2
 8004c26:	4619      	mov	r1, r3
 8004c28:	68f8      	ldr	r0, [r7, #12]
 8004c2a:	f7ff fde7 	bl	80047fc <move_window>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004c32:	7ffb      	ldrb	r3, [r7, #31]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d12a      	bne.n	8004c8e <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8004c4c:	4413      	add	r3, r2
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f7ff fb0a 	bl	8004268 <ld_dword>
 8004c54:	4603      	mov	r3, r0
 8004c56:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8004c5a:	4323      	orrs	r3, r4
 8004c5c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8004c6c:	4413      	add	r3, r2
 8004c6e:	6879      	ldr	r1, [r7, #4]
 8004c70:	4618      	mov	r0, r3
 8004c72:	f7ff fb37 	bl	80042e4 <st_dword>
			fs->wflag = 1;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	70da      	strb	r2, [r3, #3]
			break;
 8004c7c:	e008      	b.n	8004c90 <put_fat+0x1ce>
		}
	}
 8004c7e:	bf00      	nop
 8004c80:	e006      	b.n	8004c90 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8004c82:	bf00      	nop
 8004c84:	e004      	b.n	8004c90 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8004c86:	bf00      	nop
 8004c88:	e002      	b.n	8004c90 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8004c8a:	bf00      	nop
 8004c8c:	e000      	b.n	8004c90 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8004c8e:	bf00      	nop
	return res;
 8004c90:	7ffb      	ldrb	r3, [r7, #31]
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3724      	adds	r7, #36	; 0x24
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd90      	pop	{r4, r7, pc}

08004c9a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8004c9a:	b580      	push	{r7, lr}
 8004c9c:	b088      	sub	sp, #32
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	60f8      	str	r0, [r7, #12]
 8004ca2:	60b9      	str	r1, [r7, #8]
 8004ca4:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d904      	bls.n	8004cc0 <remove_chain+0x26>
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	699b      	ldr	r3, [r3, #24]
 8004cba:	68ba      	ldr	r2, [r7, #8]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d301      	bcc.n	8004cc4 <remove_chain+0x2a>
 8004cc0:	2302      	movs	r3, #2
 8004cc2:	e04b      	b.n	8004d5c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d00c      	beq.n	8004ce4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8004cca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004cce:	6879      	ldr	r1, [r7, #4]
 8004cd0:	69b8      	ldr	r0, [r7, #24]
 8004cd2:	f7ff fef6 	bl	8004ac2 <put_fat>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8004cda:	7ffb      	ldrb	r3, [r7, #31]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d001      	beq.n	8004ce4 <remove_chain+0x4a>
 8004ce0:	7ffb      	ldrb	r3, [r7, #31]
 8004ce2:	e03b      	b.n	8004d5c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8004ce4:	68b9      	ldr	r1, [r7, #8]
 8004ce6:	68f8      	ldr	r0, [r7, #12]
 8004ce8:	f7ff fe43 	bl	8004972 <get_fat>
 8004cec:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d031      	beq.n	8004d58 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d101      	bne.n	8004cfe <remove_chain+0x64>
 8004cfa:	2302      	movs	r3, #2
 8004cfc:	e02e      	b.n	8004d5c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d04:	d101      	bne.n	8004d0a <remove_chain+0x70>
 8004d06:	2301      	movs	r3, #1
 8004d08:	e028      	b.n	8004d5c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	68b9      	ldr	r1, [r7, #8]
 8004d0e:	69b8      	ldr	r0, [r7, #24]
 8004d10:	f7ff fed7 	bl	8004ac2 <put_fat>
 8004d14:	4603      	mov	r3, r0
 8004d16:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8004d18:	7ffb      	ldrb	r3, [r7, #31]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <remove_chain+0x88>
 8004d1e:	7ffb      	ldrb	r3, [r7, #31]
 8004d20:	e01c      	b.n	8004d5c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8004d22:	69bb      	ldr	r3, [r7, #24]
 8004d24:	695a      	ldr	r2, [r3, #20]
 8004d26:	69bb      	ldr	r3, [r7, #24]
 8004d28:	699b      	ldr	r3, [r3, #24]
 8004d2a:	3b02      	subs	r3, #2
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d20b      	bcs.n	8004d48 <remove_chain+0xae>
			fs->free_clst++;
 8004d30:	69bb      	ldr	r3, [r7, #24]
 8004d32:	695b      	ldr	r3, [r3, #20]
 8004d34:	1c5a      	adds	r2, r3, #1
 8004d36:	69bb      	ldr	r3, [r7, #24]
 8004d38:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	791b      	ldrb	r3, [r3, #4]
 8004d3e:	f043 0301 	orr.w	r3, r3, #1
 8004d42:	b2da      	uxtb	r2, r3
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	699b      	ldr	r3, [r3, #24]
 8004d50:	68ba      	ldr	r2, [r7, #8]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d3c6      	bcc.n	8004ce4 <remove_chain+0x4a>
 8004d56:	e000      	b.n	8004d5a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8004d58:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8004d5a:	2300      	movs	r3, #0
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3720      	adds	r7, #32
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b088      	sub	sp, #32
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d10d      	bne.n	8004d96 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d004      	beq.n	8004d90 <create_chain+0x2c>
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	699b      	ldr	r3, [r3, #24]
 8004d8a:	69ba      	ldr	r2, [r7, #24]
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d31b      	bcc.n	8004dc8 <create_chain+0x64>
 8004d90:	2301      	movs	r3, #1
 8004d92:	61bb      	str	r3, [r7, #24]
 8004d94:	e018      	b.n	8004dc8 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8004d96:	6839      	ldr	r1, [r7, #0]
 8004d98:	6878      	ldr	r0, [r7, #4]
 8004d9a:	f7ff fdea 	bl	8004972 <get_fat>
 8004d9e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2b01      	cmp	r3, #1
 8004da4:	d801      	bhi.n	8004daa <create_chain+0x46>
 8004da6:	2301      	movs	r3, #1
 8004da8:	e070      	b.n	8004e8c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004db0:	d101      	bne.n	8004db6 <create_chain+0x52>
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	e06a      	b.n	8004e8c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	699b      	ldr	r3, [r3, #24]
 8004dba:	68fa      	ldr	r2, [r7, #12]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d201      	bcs.n	8004dc4 <create_chain+0x60>
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	e063      	b.n	8004e8c <create_chain+0x128>
		scl = clst;
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	3301      	adds	r3, #1
 8004dd0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	699b      	ldr	r3, [r3, #24]
 8004dd6:	69fa      	ldr	r2, [r7, #28]
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d307      	bcc.n	8004dec <create_chain+0x88>
				ncl = 2;
 8004ddc:	2302      	movs	r3, #2
 8004dde:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8004de0:	69fa      	ldr	r2, [r7, #28]
 8004de2:	69bb      	ldr	r3, [r7, #24]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d901      	bls.n	8004dec <create_chain+0x88>
 8004de8:	2300      	movs	r3, #0
 8004dea:	e04f      	b.n	8004e8c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8004dec:	69f9      	ldr	r1, [r7, #28]
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f7ff fdbf 	bl	8004972 <get_fat>
 8004df4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d00e      	beq.n	8004e1a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d003      	beq.n	8004e0a <create_chain+0xa6>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e08:	d101      	bne.n	8004e0e <create_chain+0xaa>
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	e03e      	b.n	8004e8c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8004e0e:	69fa      	ldr	r2, [r7, #28]
 8004e10:	69bb      	ldr	r3, [r7, #24]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d1da      	bne.n	8004dcc <create_chain+0x68>
 8004e16:	2300      	movs	r3, #0
 8004e18:	e038      	b.n	8004e8c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8004e1a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8004e1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e20:	69f9      	ldr	r1, [r7, #28]
 8004e22:	6938      	ldr	r0, [r7, #16]
 8004e24:	f7ff fe4d 	bl	8004ac2 <put_fat>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8004e2c:	7dfb      	ldrb	r3, [r7, #23]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d109      	bne.n	8004e46 <create_chain+0xe2>
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d006      	beq.n	8004e46 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8004e38:	69fa      	ldr	r2, [r7, #28]
 8004e3a:	6839      	ldr	r1, [r7, #0]
 8004e3c:	6938      	ldr	r0, [r7, #16]
 8004e3e:	f7ff fe40 	bl	8004ac2 <put_fat>
 8004e42:	4603      	mov	r3, r0
 8004e44:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8004e46:	7dfb      	ldrb	r3, [r7, #23]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d116      	bne.n	8004e7a <create_chain+0x116>
		fs->last_clst = ncl;
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	69fa      	ldr	r2, [r7, #28]
 8004e50:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	695a      	ldr	r2, [r3, #20]
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	699b      	ldr	r3, [r3, #24]
 8004e5a:	3b02      	subs	r3, #2
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d804      	bhi.n	8004e6a <create_chain+0x106>
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	695b      	ldr	r3, [r3, #20]
 8004e64:	1e5a      	subs	r2, r3, #1
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	791b      	ldrb	r3, [r3, #4]
 8004e6e:	f043 0301 	orr.w	r3, r3, #1
 8004e72:	b2da      	uxtb	r2, r3
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	711a      	strb	r2, [r3, #4]
 8004e78:	e007      	b.n	8004e8a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8004e7a:	7dfb      	ldrb	r3, [r7, #23]
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d102      	bne.n	8004e86 <create_chain+0x122>
 8004e80:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e84:	e000      	b.n	8004e88 <create_chain+0x124>
 8004e86:	2301      	movs	r3, #1
 8004e88:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8004e8a:	69fb      	ldr	r3, [r7, #28]
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3720      	adds	r7, #32
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b087      	sub	sp, #28
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ea8:	3304      	adds	r3, #4
 8004eaa:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	0a5b      	lsrs	r3, r3, #9
 8004eb0:	68fa      	ldr	r2, [r7, #12]
 8004eb2:	8952      	ldrh	r2, [r2, #10]
 8004eb4:	fbb3 f3f2 	udiv	r3, r3, r2
 8004eb8:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	1d1a      	adds	r2, r3, #4
 8004ebe:	613a      	str	r2, [r7, #16]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d101      	bne.n	8004ece <clmt_clust+0x3a>
 8004eca:	2300      	movs	r3, #0
 8004ecc:	e010      	b.n	8004ef0 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8004ece:	697a      	ldr	r2, [r7, #20]
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d307      	bcc.n	8004ee6 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8004ed6:	697a      	ldr	r2, [r7, #20]
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	617b      	str	r3, [r7, #20]
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	3304      	adds	r3, #4
 8004ee2:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8004ee4:	e7e9      	b.n	8004eba <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8004ee6:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	4413      	add	r3, r2
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	371c      	adds	r7, #28
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr

08004efc <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b086      	sub	sp, #24
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f12:	d204      	bcs.n	8004f1e <dir_sdi+0x22>
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	f003 031f 	and.w	r3, r3, #31
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <dir_sdi+0x26>
		return FR_INT_ERR;
 8004f1e:	2302      	movs	r3, #2
 8004f20:	e063      	b.n	8004fea <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	683a      	ldr	r2, [r7, #0]
 8004f26:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d106      	bne.n	8004f42 <dir_sdi+0x46>
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	d902      	bls.n	8004f42 <dir_sdi+0x46>
		clst = fs->dirbase;
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f40:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d10c      	bne.n	8004f62 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	095b      	lsrs	r3, r3, #5
 8004f4c:	693a      	ldr	r2, [r7, #16]
 8004f4e:	8912      	ldrh	r2, [r2, #8]
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d301      	bcc.n	8004f58 <dir_sdi+0x5c>
 8004f54:	2302      	movs	r3, #2
 8004f56:	e048      	b.n	8004fea <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	61da      	str	r2, [r3, #28]
 8004f60:	e029      	b.n	8004fb6 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	895b      	ldrh	r3, [r3, #10]
 8004f66:	025b      	lsls	r3, r3, #9
 8004f68:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8004f6a:	e019      	b.n	8004fa0 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6979      	ldr	r1, [r7, #20]
 8004f70:	4618      	mov	r0, r3
 8004f72:	f7ff fcfe 	bl	8004972 <get_fat>
 8004f76:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f7e:	d101      	bne.n	8004f84 <dir_sdi+0x88>
 8004f80:	2301      	movs	r3, #1
 8004f82:	e032      	b.n	8004fea <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d904      	bls.n	8004f94 <dir_sdi+0x98>
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	697a      	ldr	r2, [r7, #20]
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d301      	bcc.n	8004f98 <dir_sdi+0x9c>
 8004f94:	2302      	movs	r3, #2
 8004f96:	e028      	b.n	8004fea <dir_sdi+0xee>
			ofs -= csz;
 8004f98:	683a      	ldr	r2, [r7, #0]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8004fa0:	683a      	ldr	r2, [r7, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d2e1      	bcs.n	8004f6c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8004fa8:	6979      	ldr	r1, [r7, #20]
 8004faa:	6938      	ldr	r0, [r7, #16]
 8004fac:	f7ff fcc2 	bl	8004934 <clust2sect>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	69db      	ldr	r3, [r3, #28]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d101      	bne.n	8004fc8 <dir_sdi+0xcc>
 8004fc4:	2302      	movs	r3, #2
 8004fc6:	e010      	b.n	8004fea <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	69da      	ldr	r2, [r3, #28]
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	0a5b      	lsrs	r3, r3, #9
 8004fd0:	441a      	add	r2, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fe2:	441a      	add	r2, r3
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8004fe8:	2300      	movs	r3, #0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3718      	adds	r7, #24
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}

08004ff2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8004ff2:	b580      	push	{r7, lr}
 8004ff4:	b086      	sub	sp, #24
 8004ff6:	af00      	add	r7, sp, #0
 8004ff8:	6078      	str	r0, [r7, #4]
 8004ffa:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	3320      	adds	r3, #32
 8005008:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	69db      	ldr	r3, [r3, #28]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d003      	beq.n	800501a <dir_next+0x28>
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005018:	d301      	bcc.n	800501e <dir_next+0x2c>
 800501a:	2304      	movs	r3, #4
 800501c:	e0aa      	b.n	8005174 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005024:	2b00      	cmp	r3, #0
 8005026:	f040 8098 	bne.w	800515a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	69db      	ldr	r3, [r3, #28]
 800502e:	1c5a      	adds	r2, r3, #1
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	699b      	ldr	r3, [r3, #24]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d10b      	bne.n	8005054 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	095b      	lsrs	r3, r3, #5
 8005040:	68fa      	ldr	r2, [r7, #12]
 8005042:	8912      	ldrh	r2, [r2, #8]
 8005044:	4293      	cmp	r3, r2
 8005046:	f0c0 8088 	bcc.w	800515a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	61da      	str	r2, [r3, #28]
 8005050:	2304      	movs	r3, #4
 8005052:	e08f      	b.n	8005174 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	0a5b      	lsrs	r3, r3, #9
 8005058:	68fa      	ldr	r2, [r7, #12]
 800505a:	8952      	ldrh	r2, [r2, #10]
 800505c:	3a01      	subs	r2, #1
 800505e:	4013      	ands	r3, r2
 8005060:	2b00      	cmp	r3, #0
 8005062:	d17a      	bne.n	800515a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005064:	687a      	ldr	r2, [r7, #4]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	699b      	ldr	r3, [r3, #24]
 800506a:	4619      	mov	r1, r3
 800506c:	4610      	mov	r0, r2
 800506e:	f7ff fc80 	bl	8004972 <get_fat>
 8005072:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	2b01      	cmp	r3, #1
 8005078:	d801      	bhi.n	800507e <dir_next+0x8c>
 800507a:	2302      	movs	r3, #2
 800507c:	e07a      	b.n	8005174 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005084:	d101      	bne.n	800508a <dir_next+0x98>
 8005086:	2301      	movs	r3, #1
 8005088:	e074      	b.n	8005174 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	699b      	ldr	r3, [r3, #24]
 800508e:	697a      	ldr	r2, [r7, #20]
 8005090:	429a      	cmp	r2, r3
 8005092:	d358      	bcc.n	8005146 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d104      	bne.n	80050a4 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	61da      	str	r2, [r3, #28]
 80050a0:	2304      	movs	r3, #4
 80050a2:	e067      	b.n	8005174 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	4619      	mov	r1, r3
 80050ac:	4610      	mov	r0, r2
 80050ae:	f7ff fe59 	bl	8004d64 <create_chain>
 80050b2:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d101      	bne.n	80050be <dir_next+0xcc>
 80050ba:	2307      	movs	r3, #7
 80050bc:	e05a      	b.n	8005174 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d101      	bne.n	80050c8 <dir_next+0xd6>
 80050c4:	2302      	movs	r3, #2
 80050c6:	e055      	b.n	8005174 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050ce:	d101      	bne.n	80050d4 <dir_next+0xe2>
 80050d0:	2301      	movs	r3, #1
 80050d2:	e04f      	b.n	8005174 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80050d4:	68f8      	ldr	r0, [r7, #12]
 80050d6:	f7ff fb4d 	bl	8004774 <sync_window>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d001      	beq.n	80050e4 <dir_next+0xf2>
 80050e0:	2301      	movs	r3, #1
 80050e2:	e047      	b.n	8005174 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	3334      	adds	r3, #52	; 0x34
 80050e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050ec:	2100      	movs	r1, #0
 80050ee:	4618      	mov	r0, r3
 80050f0:	f7ff f945 	bl	800437e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80050f4:	2300      	movs	r3, #0
 80050f6:	613b      	str	r3, [r7, #16]
 80050f8:	6979      	ldr	r1, [r7, #20]
 80050fa:	68f8      	ldr	r0, [r7, #12]
 80050fc:	f7ff fc1a 	bl	8004934 <clust2sect>
 8005100:	4602      	mov	r2, r0
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	631a      	str	r2, [r3, #48]	; 0x30
 8005106:	e012      	b.n	800512e <dir_next+0x13c>
						fs->wflag = 1;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2201      	movs	r2, #1
 800510c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f7ff fb30 	bl	8004774 <sync_window>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d001      	beq.n	800511e <dir_next+0x12c>
 800511a:	2301      	movs	r3, #1
 800511c:	e02a      	b.n	8005174 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	3301      	adds	r3, #1
 8005122:	613b      	str	r3, [r7, #16]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005128:	1c5a      	adds	r2, r3, #1
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	631a      	str	r2, [r3, #48]	; 0x30
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	895b      	ldrh	r3, [r3, #10]
 8005132:	461a      	mov	r2, r3
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	4293      	cmp	r3, r2
 8005138:	d3e6      	bcc.n	8005108 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	1ad2      	subs	r2, r2, r3
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	697a      	ldr	r2, [r7, #20]
 800514a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800514c:	6979      	ldr	r1, [r7, #20]
 800514e:	68f8      	ldr	r0, [r7, #12]
 8005150:	f7ff fbf0 	bl	8004934 <clust2sect>
 8005154:	4602      	mov	r2, r0
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	68ba      	ldr	r2, [r7, #8]
 800515e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800516c:	441a      	add	r2, r3
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005172:	2300      	movs	r3, #0
}
 8005174:	4618      	mov	r0, r3
 8005176:	3718      	adds	r7, #24
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}

0800517c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b086      	sub	sp, #24
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
 8005184:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800518c:	2100      	movs	r1, #0
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f7ff feb4 	bl	8004efc <dir_sdi>
 8005194:	4603      	mov	r3, r0
 8005196:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8005198:	7dfb      	ldrb	r3, [r7, #23]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d12b      	bne.n	80051f6 <dir_alloc+0x7a>
		n = 0;
 800519e:	2300      	movs	r3, #0
 80051a0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	69db      	ldr	r3, [r3, #28]
 80051a6:	4619      	mov	r1, r3
 80051a8:	68f8      	ldr	r0, [r7, #12]
 80051aa:	f7ff fb27 	bl	80047fc <move_window>
 80051ae:	4603      	mov	r3, r0
 80051b0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80051b2:	7dfb      	ldrb	r3, [r7, #23]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d11d      	bne.n	80051f4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6a1b      	ldr	r3, [r3, #32]
 80051bc:	781b      	ldrb	r3, [r3, #0]
 80051be:	2be5      	cmp	r3, #229	; 0xe5
 80051c0:	d004      	beq.n	80051cc <dir_alloc+0x50>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a1b      	ldr	r3, [r3, #32]
 80051c6:	781b      	ldrb	r3, [r3, #0]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d107      	bne.n	80051dc <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	3301      	adds	r3, #1
 80051d0:	613b      	str	r3, [r7, #16]
 80051d2:	693a      	ldr	r2, [r7, #16]
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d102      	bne.n	80051e0 <dir_alloc+0x64>
 80051da:	e00c      	b.n	80051f6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80051dc:	2300      	movs	r3, #0
 80051de:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80051e0:	2101      	movs	r1, #1
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f7ff ff05 	bl	8004ff2 <dir_next>
 80051e8:	4603      	mov	r3, r0
 80051ea:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80051ec:	7dfb      	ldrb	r3, [r7, #23]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d0d7      	beq.n	80051a2 <dir_alloc+0x26>
 80051f2:	e000      	b.n	80051f6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80051f4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80051f6:	7dfb      	ldrb	r3, [r7, #23]
 80051f8:	2b04      	cmp	r3, #4
 80051fa:	d101      	bne.n	8005200 <dir_alloc+0x84>
 80051fc:	2307      	movs	r3, #7
 80051fe:	75fb      	strb	r3, [r7, #23]
	return res;
 8005200:	7dfb      	ldrb	r3, [r7, #23]
}
 8005202:	4618      	mov	r0, r3
 8005204:	3718      	adds	r7, #24
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}

0800520a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800520a:	b580      	push	{r7, lr}
 800520c:	b084      	sub	sp, #16
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
 8005212:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	331a      	adds	r3, #26
 8005218:	4618      	mov	r0, r3
 800521a:	f7ff f80d 	bl	8004238 <ld_word>
 800521e:	4603      	mov	r3, r0
 8005220:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	781b      	ldrb	r3, [r3, #0]
 8005226:	2b03      	cmp	r3, #3
 8005228:	d109      	bne.n	800523e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	3314      	adds	r3, #20
 800522e:	4618      	mov	r0, r3
 8005230:	f7ff f802 	bl	8004238 <ld_word>
 8005234:	4603      	mov	r3, r0
 8005236:	041b      	lsls	r3, r3, #16
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	4313      	orrs	r3, r2
 800523c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800523e:	68fb      	ldr	r3, [r7, #12]
}
 8005240:	4618      	mov	r0, r3
 8005242:	3710      	adds	r7, #16
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}

08005248 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b084      	sub	sp, #16
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	331a      	adds	r3, #26
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	b292      	uxth	r2, r2
 800525c:	4611      	mov	r1, r2
 800525e:	4618      	mov	r0, r3
 8005260:	f7ff f825 	bl	80042ae <st_word>
	if (fs->fs_type == FS_FAT32) {
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	2b03      	cmp	r3, #3
 800526a:	d109      	bne.n	8005280 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	f103 0214 	add.w	r2, r3, #20
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	0c1b      	lsrs	r3, r3, #16
 8005276:	b29b      	uxth	r3, r3
 8005278:	4619      	mov	r1, r3
 800527a:	4610      	mov	r0, r2
 800527c:	f7ff f817 	bl	80042ae <st_word>
	}
}
 8005280:	bf00      	nop
 8005282:	3710      	adds	r7, #16
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}

08005288 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b086      	sub	sp, #24
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8005296:	2100      	movs	r1, #0
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f7ff fe2f 	bl	8004efc <dir_sdi>
 800529e:	4603      	mov	r3, r0
 80052a0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80052a2:	7dfb      	ldrb	r3, [r7, #23]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d001      	beq.n	80052ac <dir_find+0x24>
 80052a8:	7dfb      	ldrb	r3, [r7, #23]
 80052aa:	e03e      	b.n	800532a <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	69db      	ldr	r3, [r3, #28]
 80052b0:	4619      	mov	r1, r3
 80052b2:	6938      	ldr	r0, [r7, #16]
 80052b4:	f7ff faa2 	bl	80047fc <move_window>
 80052b8:	4603      	mov	r3, r0
 80052ba:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80052bc:	7dfb      	ldrb	r3, [r7, #23]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d12f      	bne.n	8005322 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
 80052c6:	781b      	ldrb	r3, [r3, #0]
 80052c8:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80052ca:	7bfb      	ldrb	r3, [r7, #15]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d102      	bne.n	80052d6 <dir_find+0x4e>
 80052d0:	2304      	movs	r3, #4
 80052d2:	75fb      	strb	r3, [r7, #23]
 80052d4:	e028      	b.n	8005328 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a1b      	ldr	r3, [r3, #32]
 80052da:	330b      	adds	r3, #11
 80052dc:	781b      	ldrb	r3, [r3, #0]
 80052de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052e2:	b2da      	uxtb	r2, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a1b      	ldr	r3, [r3, #32]
 80052ec:	330b      	adds	r3, #11
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	f003 0308 	and.w	r3, r3, #8
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d10a      	bne.n	800530e <dir_find+0x86>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6a18      	ldr	r0, [r3, #32]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	3324      	adds	r3, #36	; 0x24
 8005300:	220b      	movs	r2, #11
 8005302:	4619      	mov	r1, r3
 8005304:	f7ff f856 	bl	80043b4 <mem_cmp>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d00b      	beq.n	8005326 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800530e:	2100      	movs	r1, #0
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f7ff fe6e 	bl	8004ff2 <dir_next>
 8005316:	4603      	mov	r3, r0
 8005318:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800531a:	7dfb      	ldrb	r3, [r7, #23]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d0c5      	beq.n	80052ac <dir_find+0x24>
 8005320:	e002      	b.n	8005328 <dir_find+0xa0>
		if (res != FR_OK) break;
 8005322:	bf00      	nop
 8005324:	e000      	b.n	8005328 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8005326:	bf00      	nop

	return res;
 8005328:	7dfb      	ldrb	r3, [r7, #23]
}
 800532a:	4618      	mov	r0, r3
 800532c:	3718      	adds	r7, #24
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}

08005332 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8005332:	b580      	push	{r7, lr}
 8005334:	b084      	sub	sp, #16
 8005336:	af00      	add	r7, sp, #0
 8005338:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8005340:	2101      	movs	r1, #1
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f7ff ff1a 	bl	800517c <dir_alloc>
 8005348:	4603      	mov	r3, r0
 800534a:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800534c:	7bfb      	ldrb	r3, [r7, #15]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d11c      	bne.n	800538c <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	69db      	ldr	r3, [r3, #28]
 8005356:	4619      	mov	r1, r3
 8005358:	68b8      	ldr	r0, [r7, #8]
 800535a:	f7ff fa4f 	bl	80047fc <move_window>
 800535e:	4603      	mov	r3, r0
 8005360:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8005362:	7bfb      	ldrb	r3, [r7, #15]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d111      	bne.n	800538c <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a1b      	ldr	r3, [r3, #32]
 800536c:	2220      	movs	r2, #32
 800536e:	2100      	movs	r1, #0
 8005370:	4618      	mov	r0, r3
 8005372:	f7ff f804 	bl	800437e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a18      	ldr	r0, [r3, #32]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	3324      	adds	r3, #36	; 0x24
 800537e:	220b      	movs	r2, #11
 8005380:	4619      	mov	r1, r3
 8005382:	f7fe ffdb 	bl	800433c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	2201      	movs	r2, #1
 800538a:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800538c:	7bfb      	ldrb	r3, [r7, #15]
}
 800538e:	4618      	mov	r0, r3
 8005390:	3710      	adds	r7, #16
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}

08005396 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8005396:	b580      	push	{r7, lr}
 8005398:	b086      	sub	sp, #24
 800539a:	af00      	add	r7, sp, #0
 800539c:	6078      	str	r0, [r7, #4]
 800539e:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	2200      	movs	r2, #0
 80053a4:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	69db      	ldr	r3, [r3, #28]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d04e      	beq.n	800544c <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 80053ae:	2300      	movs	r3, #0
 80053b0:	613b      	str	r3, [r7, #16]
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 80053b6:	e021      	b.n	80053fc <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a1a      	ldr	r2, [r3, #32]
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	1c59      	adds	r1, r3, #1
 80053c0:	6179      	str	r1, [r7, #20]
 80053c2:	4413      	add	r3, r2
 80053c4:	781b      	ldrb	r3, [r3, #0]
 80053c6:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 80053c8:	7bfb      	ldrb	r3, [r7, #15]
 80053ca:	2b20      	cmp	r3, #32
 80053cc:	d100      	bne.n	80053d0 <get_fileinfo+0x3a>
 80053ce:	e015      	b.n	80053fc <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 80053d0:	7bfb      	ldrb	r3, [r7, #15]
 80053d2:	2b05      	cmp	r3, #5
 80053d4:	d101      	bne.n	80053da <get_fileinfo+0x44>
 80053d6:	23e5      	movs	r3, #229	; 0xe5
 80053d8:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	2b09      	cmp	r3, #9
 80053de:	d106      	bne.n	80053ee <get_fileinfo+0x58>
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	1c5a      	adds	r2, r3, #1
 80053e4:	613a      	str	r2, [r7, #16]
 80053e6:	683a      	ldr	r2, [r7, #0]
 80053e8:	4413      	add	r3, r2
 80053ea:	222e      	movs	r2, #46	; 0x2e
 80053ec:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	1c5a      	adds	r2, r3, #1
 80053f2:	613a      	str	r2, [r7, #16]
 80053f4:	683a      	ldr	r2, [r7, #0]
 80053f6:	4413      	add	r3, r2
 80053f8:	7bfa      	ldrb	r2, [r7, #15]
 80053fa:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	2b0a      	cmp	r3, #10
 8005400:	d9da      	bls.n	80053b8 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8005402:	683a      	ldr	r2, [r7, #0]
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	4413      	add	r3, r2
 8005408:	3309      	adds	r3, #9
 800540a:	2200      	movs	r2, #0
 800540c:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	7ada      	ldrb	r2, [r3, #11]
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6a1b      	ldr	r3, [r3, #32]
 800541c:	331c      	adds	r3, #28
 800541e:	4618      	mov	r0, r3
 8005420:	f7fe ff22 	bl	8004268 <ld_dword>
 8005424:	4602      	mov	r2, r0
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6a1b      	ldr	r3, [r3, #32]
 800542e:	3316      	adds	r3, #22
 8005430:	4618      	mov	r0, r3
 8005432:	f7fe ff19 	bl	8004268 <ld_dword>
 8005436:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	b29a      	uxth	r2, r3
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	80da      	strh	r2, [r3, #6]
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	0c1b      	lsrs	r3, r3, #16
 8005444:	b29a      	uxth	r2, r3
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	809a      	strh	r2, [r3, #4]
 800544a:	e000      	b.n	800544e <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800544c:	bf00      	nop
}
 800544e:	3718      	adds	r7, #24
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}

08005454 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b088      	sub	sp, #32
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	60fb      	str	r3, [r7, #12]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	3324      	adds	r3, #36	; 0x24
 8005468:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800546a:	220b      	movs	r2, #11
 800546c:	2120      	movs	r1, #32
 800546e:	68b8      	ldr	r0, [r7, #8]
 8005470:	f7fe ff85 	bl	800437e <mem_set>
	si = i = 0; ni = 8;
 8005474:	2300      	movs	r3, #0
 8005476:	613b      	str	r3, [r7, #16]
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	61fb      	str	r3, [r7, #28]
 800547c:	2308      	movs	r3, #8
 800547e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8005480:	69fb      	ldr	r3, [r7, #28]
 8005482:	1c5a      	adds	r2, r3, #1
 8005484:	61fa      	str	r2, [r7, #28]
 8005486:	68fa      	ldr	r2, [r7, #12]
 8005488:	4413      	add	r3, r2
 800548a:	781b      	ldrb	r3, [r3, #0]
 800548c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800548e:	7efb      	ldrb	r3, [r7, #27]
 8005490:	2b20      	cmp	r3, #32
 8005492:	d94e      	bls.n	8005532 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8005494:	7efb      	ldrb	r3, [r7, #27]
 8005496:	2b2f      	cmp	r3, #47	; 0x2f
 8005498:	d006      	beq.n	80054a8 <create_name+0x54>
 800549a:	7efb      	ldrb	r3, [r7, #27]
 800549c:	2b5c      	cmp	r3, #92	; 0x5c
 800549e:	d110      	bne.n	80054c2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80054a0:	e002      	b.n	80054a8 <create_name+0x54>
 80054a2:	69fb      	ldr	r3, [r7, #28]
 80054a4:	3301      	adds	r3, #1
 80054a6:	61fb      	str	r3, [r7, #28]
 80054a8:	68fa      	ldr	r2, [r7, #12]
 80054aa:	69fb      	ldr	r3, [r7, #28]
 80054ac:	4413      	add	r3, r2
 80054ae:	781b      	ldrb	r3, [r3, #0]
 80054b0:	2b2f      	cmp	r3, #47	; 0x2f
 80054b2:	d0f6      	beq.n	80054a2 <create_name+0x4e>
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	69fb      	ldr	r3, [r7, #28]
 80054b8:	4413      	add	r3, r2
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	2b5c      	cmp	r3, #92	; 0x5c
 80054be:	d0f0      	beq.n	80054a2 <create_name+0x4e>
			break;
 80054c0:	e038      	b.n	8005534 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80054c2:	7efb      	ldrb	r3, [r7, #27]
 80054c4:	2b2e      	cmp	r3, #46	; 0x2e
 80054c6:	d003      	beq.n	80054d0 <create_name+0x7c>
 80054c8:	693a      	ldr	r2, [r7, #16]
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d30c      	bcc.n	80054ea <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	2b0b      	cmp	r3, #11
 80054d4:	d002      	beq.n	80054dc <create_name+0x88>
 80054d6:	7efb      	ldrb	r3, [r7, #27]
 80054d8:	2b2e      	cmp	r3, #46	; 0x2e
 80054da:	d001      	beq.n	80054e0 <create_name+0x8c>
 80054dc:	2306      	movs	r3, #6
 80054de:	e044      	b.n	800556a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80054e0:	2308      	movs	r3, #8
 80054e2:	613b      	str	r3, [r7, #16]
 80054e4:	230b      	movs	r3, #11
 80054e6:	617b      	str	r3, [r7, #20]
			continue;
 80054e8:	e022      	b.n	8005530 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80054ea:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	da04      	bge.n	80054fc <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80054f2:	7efb      	ldrb	r3, [r7, #27]
 80054f4:	3b80      	subs	r3, #128	; 0x80
 80054f6:	4a1f      	ldr	r2, [pc, #124]	; (8005574 <create_name+0x120>)
 80054f8:	5cd3      	ldrb	r3, [r2, r3]
 80054fa:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80054fc:	7efb      	ldrb	r3, [r7, #27]
 80054fe:	4619      	mov	r1, r3
 8005500:	481d      	ldr	r0, [pc, #116]	; (8005578 <create_name+0x124>)
 8005502:	f7fe ff7e 	bl	8004402 <chk_chr>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d001      	beq.n	8005510 <create_name+0xbc>
 800550c:	2306      	movs	r3, #6
 800550e:	e02c      	b.n	800556a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8005510:	7efb      	ldrb	r3, [r7, #27]
 8005512:	2b60      	cmp	r3, #96	; 0x60
 8005514:	d905      	bls.n	8005522 <create_name+0xce>
 8005516:	7efb      	ldrb	r3, [r7, #27]
 8005518:	2b7a      	cmp	r3, #122	; 0x7a
 800551a:	d802      	bhi.n	8005522 <create_name+0xce>
 800551c:	7efb      	ldrb	r3, [r7, #27]
 800551e:	3b20      	subs	r3, #32
 8005520:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	1c5a      	adds	r2, r3, #1
 8005526:	613a      	str	r2, [r7, #16]
 8005528:	68ba      	ldr	r2, [r7, #8]
 800552a:	4413      	add	r3, r2
 800552c:	7efa      	ldrb	r2, [r7, #27]
 800552e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8005530:	e7a6      	b.n	8005480 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8005532:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	441a      	add	r2, r3
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d101      	bne.n	8005548 <create_name+0xf4>
 8005544:	2306      	movs	r3, #6
 8005546:	e010      	b.n	800556a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	781b      	ldrb	r3, [r3, #0]
 800554c:	2be5      	cmp	r3, #229	; 0xe5
 800554e:	d102      	bne.n	8005556 <create_name+0x102>
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	2205      	movs	r2, #5
 8005554:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8005556:	7efb      	ldrb	r3, [r7, #27]
 8005558:	2b20      	cmp	r3, #32
 800555a:	d801      	bhi.n	8005560 <create_name+0x10c>
 800555c:	2204      	movs	r2, #4
 800555e:	e000      	b.n	8005562 <create_name+0x10e>
 8005560:	2200      	movs	r2, #0
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	330b      	adds	r3, #11
 8005566:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8005568:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800556a:	4618      	mov	r0, r3
 800556c:	3720      	adds	r7, #32
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}
 8005572:	bf00      	nop
 8005574:	0800ac50 	.word	0x0800ac50
 8005578:	0800abdc 	.word	0x0800abdc

0800557c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b086      	sub	sp, #24
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8005590:	e002      	b.n	8005598 <follow_path+0x1c>
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	3301      	adds	r3, #1
 8005596:	603b      	str	r3, [r7, #0]
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	781b      	ldrb	r3, [r3, #0]
 800559c:	2b2f      	cmp	r3, #47	; 0x2f
 800559e:	d0f8      	beq.n	8005592 <follow_path+0x16>
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	781b      	ldrb	r3, [r3, #0]
 80055a4:	2b5c      	cmp	r3, #92	; 0x5c
 80055a6:	d0f4      	beq.n	8005592 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	2200      	movs	r2, #0
 80055ac:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	781b      	ldrb	r3, [r3, #0]
 80055b2:	2b1f      	cmp	r3, #31
 80055b4:	d80a      	bhi.n	80055cc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2280      	movs	r2, #128	; 0x80
 80055ba:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80055be:	2100      	movs	r1, #0
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f7ff fc9b 	bl	8004efc <dir_sdi>
 80055c6:	4603      	mov	r3, r0
 80055c8:	75fb      	strb	r3, [r7, #23]
 80055ca:	e043      	b.n	8005654 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80055cc:	463b      	mov	r3, r7
 80055ce:	4619      	mov	r1, r3
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f7ff ff3f 	bl	8005454 <create_name>
 80055d6:	4603      	mov	r3, r0
 80055d8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80055da:	7dfb      	ldrb	r3, [r7, #23]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d134      	bne.n	800564a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	f7ff fe51 	bl	8005288 <dir_find>
 80055e6:	4603      	mov	r3, r0
 80055e8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80055f0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80055f2:	7dfb      	ldrb	r3, [r7, #23]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d00a      	beq.n	800560e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80055f8:	7dfb      	ldrb	r3, [r7, #23]
 80055fa:	2b04      	cmp	r3, #4
 80055fc:	d127      	bne.n	800564e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80055fe:	7afb      	ldrb	r3, [r7, #11]
 8005600:	f003 0304 	and.w	r3, r3, #4
 8005604:	2b00      	cmp	r3, #0
 8005606:	d122      	bne.n	800564e <follow_path+0xd2>
 8005608:	2305      	movs	r3, #5
 800560a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800560c:	e01f      	b.n	800564e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800560e:	7afb      	ldrb	r3, [r7, #11]
 8005610:	f003 0304 	and.w	r3, r3, #4
 8005614:	2b00      	cmp	r3, #0
 8005616:	d11c      	bne.n	8005652 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	799b      	ldrb	r3, [r3, #6]
 800561c:	f003 0310 	and.w	r3, r3, #16
 8005620:	2b00      	cmp	r3, #0
 8005622:	d102      	bne.n	800562a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8005624:	2305      	movs	r3, #5
 8005626:	75fb      	strb	r3, [r7, #23]
 8005628:	e014      	b.n	8005654 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	695b      	ldr	r3, [r3, #20]
 8005634:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005638:	4413      	add	r3, r2
 800563a:	4619      	mov	r1, r3
 800563c:	68f8      	ldr	r0, [r7, #12]
 800563e:	f7ff fde4 	bl	800520a <ld_clust>
 8005642:	4602      	mov	r2, r0
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8005648:	e7c0      	b.n	80055cc <follow_path+0x50>
			if (res != FR_OK) break;
 800564a:	bf00      	nop
 800564c:	e002      	b.n	8005654 <follow_path+0xd8>
				break;
 800564e:	bf00      	nop
 8005650:	e000      	b.n	8005654 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8005652:	bf00      	nop
			}
		}
	}

	return res;
 8005654:	7dfb      	ldrb	r3, [r7, #23]
}
 8005656:	4618      	mov	r0, r3
 8005658:	3718      	adds	r7, #24
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}

0800565e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800565e:	b480      	push	{r7}
 8005660:	b087      	sub	sp, #28
 8005662:	af00      	add	r7, sp, #0
 8005664:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8005666:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800566a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d031      	beq.n	80056d8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	617b      	str	r3, [r7, #20]
 800567a:	e002      	b.n	8005682 <get_ldnumber+0x24>
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	3301      	adds	r3, #1
 8005680:	617b      	str	r3, [r7, #20]
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	781b      	ldrb	r3, [r3, #0]
 8005686:	2b20      	cmp	r3, #32
 8005688:	d903      	bls.n	8005692 <get_ldnumber+0x34>
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	781b      	ldrb	r3, [r3, #0]
 800568e:	2b3a      	cmp	r3, #58	; 0x3a
 8005690:	d1f4      	bne.n	800567c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	781b      	ldrb	r3, [r3, #0]
 8005696:	2b3a      	cmp	r3, #58	; 0x3a
 8005698:	d11c      	bne.n	80056d4 <get_ldnumber+0x76>
			tp = *path;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	1c5a      	adds	r2, r3, #1
 80056a4:	60fa      	str	r2, [r7, #12]
 80056a6:	781b      	ldrb	r3, [r3, #0]
 80056a8:	3b30      	subs	r3, #48	; 0x30
 80056aa:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	2b09      	cmp	r3, #9
 80056b0:	d80e      	bhi.n	80056d0 <get_ldnumber+0x72>
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d10a      	bne.n	80056d0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d107      	bne.n	80056d0 <get_ldnumber+0x72>
					vol = (int)i;
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	3301      	adds	r3, #1
 80056c8:	617b      	str	r3, [r7, #20]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	697a      	ldr	r2, [r7, #20]
 80056ce:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	e002      	b.n	80056da <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80056d4:	2300      	movs	r3, #0
 80056d6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80056d8:	693b      	ldr	r3, [r7, #16]
}
 80056da:	4618      	mov	r0, r3
 80056dc:	371c      	adds	r7, #28
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
	...

080056e8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b082      	sub	sp, #8
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2200      	movs	r2, #0
 80056f6:	70da      	strb	r2, [r3, #3]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80056fe:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8005700:	6839      	ldr	r1, [r7, #0]
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f7ff f87a 	bl	80047fc <move_window>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d001      	beq.n	8005712 <check_fs+0x2a>
 800570e:	2304      	movs	r3, #4
 8005710:	e038      	b.n	8005784 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	3334      	adds	r3, #52	; 0x34
 8005716:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800571a:	4618      	mov	r0, r3
 800571c:	f7fe fd8c 	bl	8004238 <ld_word>
 8005720:	4603      	mov	r3, r0
 8005722:	461a      	mov	r2, r3
 8005724:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8005728:	429a      	cmp	r2, r3
 800572a:	d001      	beq.n	8005730 <check_fs+0x48>
 800572c:	2303      	movs	r3, #3
 800572e:	e029      	b.n	8005784 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005736:	2be9      	cmp	r3, #233	; 0xe9
 8005738:	d009      	beq.n	800574e <check_fs+0x66>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005740:	2beb      	cmp	r3, #235	; 0xeb
 8005742:	d11e      	bne.n	8005782 <check_fs+0x9a>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800574a:	2b90      	cmp	r3, #144	; 0x90
 800574c:	d119      	bne.n	8005782 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	3334      	adds	r3, #52	; 0x34
 8005752:	3336      	adds	r3, #54	; 0x36
 8005754:	4618      	mov	r0, r3
 8005756:	f7fe fd87 	bl	8004268 <ld_dword>
 800575a:	4603      	mov	r3, r0
 800575c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005760:	4a0a      	ldr	r2, [pc, #40]	; (800578c <check_fs+0xa4>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d101      	bne.n	800576a <check_fs+0x82>
 8005766:	2300      	movs	r3, #0
 8005768:	e00c      	b.n	8005784 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	3334      	adds	r3, #52	; 0x34
 800576e:	3352      	adds	r3, #82	; 0x52
 8005770:	4618      	mov	r0, r3
 8005772:	f7fe fd79 	bl	8004268 <ld_dword>
 8005776:	4603      	mov	r3, r0
 8005778:	4a05      	ldr	r2, [pc, #20]	; (8005790 <check_fs+0xa8>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d101      	bne.n	8005782 <check_fs+0x9a>
 800577e:	2300      	movs	r3, #0
 8005780:	e000      	b.n	8005784 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8005782:	2302      	movs	r3, #2
}
 8005784:	4618      	mov	r0, r3
 8005786:	3708      	adds	r7, #8
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}
 800578c:	00544146 	.word	0x00544146
 8005790:	33544146 	.word	0x33544146

08005794 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b096      	sub	sp, #88	; 0x58
 8005798:	af00      	add	r7, sp, #0
 800579a:	60f8      	str	r0, [r7, #12]
 800579c:	60b9      	str	r1, [r7, #8]
 800579e:	4613      	mov	r3, r2
 80057a0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	2200      	movs	r2, #0
 80057a6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80057a8:	68f8      	ldr	r0, [r7, #12]
 80057aa:	f7ff ff58 	bl	800565e <get_ldnumber>
 80057ae:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80057b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	da01      	bge.n	80057ba <find_volume+0x26>
 80057b6:	230b      	movs	r3, #11
 80057b8:	e235      	b.n	8005c26 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80057ba:	4aa5      	ldr	r2, [pc, #660]	; (8005a50 <find_volume+0x2bc>)
 80057bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057c2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80057c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d101      	bne.n	80057ce <find_volume+0x3a>
 80057ca:	230c      	movs	r3, #12
 80057cc:	e22b      	b.n	8005c26 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 80057ce:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80057d0:	f7fe fe32 	bl	8004438 <lock_fs>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d101      	bne.n	80057de <find_volume+0x4a>
 80057da:	230f      	movs	r3, #15
 80057dc:	e223      	b.n	8005c26 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80057e2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80057e4:	79fb      	ldrb	r3, [r7, #7]
 80057e6:	f023 0301 	bic.w	r3, r3, #1
 80057ea:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80057ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ee:	781b      	ldrb	r3, [r3, #0]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d01a      	beq.n	800582a <find_volume+0x96>
		stat = disk_status(fs->drv);
 80057f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057f6:	785b      	ldrb	r3, [r3, #1]
 80057f8:	4618      	mov	r0, r3
 80057fa:	f7fe fc7f 	bl	80040fc <disk_status>
 80057fe:	4603      	mov	r3, r0
 8005800:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8005804:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005808:	f003 0301 	and.w	r3, r3, #1
 800580c:	2b00      	cmp	r3, #0
 800580e:	d10c      	bne.n	800582a <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8005810:	79fb      	ldrb	r3, [r7, #7]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d007      	beq.n	8005826 <find_volume+0x92>
 8005816:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800581a:	f003 0304 	and.w	r3, r3, #4
 800581e:	2b00      	cmp	r3, #0
 8005820:	d001      	beq.n	8005826 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8005822:	230a      	movs	r3, #10
 8005824:	e1ff      	b.n	8005c26 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 8005826:	2300      	movs	r3, #0
 8005828:	e1fd      	b.n	8005c26 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800582a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800582c:	2200      	movs	r2, #0
 800582e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8005830:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005832:	b2da      	uxtb	r2, r3
 8005834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005836:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8005838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800583a:	785b      	ldrb	r3, [r3, #1]
 800583c:	4618      	mov	r0, r3
 800583e:	f7fe fc77 	bl	8004130 <disk_initialize>
 8005842:	4603      	mov	r3, r0
 8005844:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8005848:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800584c:	f003 0301 	and.w	r3, r3, #1
 8005850:	2b00      	cmp	r3, #0
 8005852:	d001      	beq.n	8005858 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8005854:	2303      	movs	r3, #3
 8005856:	e1e6      	b.n	8005c26 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8005858:	79fb      	ldrb	r3, [r7, #7]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d007      	beq.n	800586e <find_volume+0xda>
 800585e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005862:	f003 0304 	and.w	r3, r3, #4
 8005866:	2b00      	cmp	r3, #0
 8005868:	d001      	beq.n	800586e <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800586a:	230a      	movs	r3, #10
 800586c:	e1db      	b.n	8005c26 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800586e:	2300      	movs	r3, #0
 8005870:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8005872:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005874:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005876:	f7ff ff37 	bl	80056e8 <check_fs>
 800587a:	4603      	mov	r3, r0
 800587c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8005880:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005884:	2b02      	cmp	r3, #2
 8005886:	d149      	bne.n	800591c <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8005888:	2300      	movs	r3, #0
 800588a:	643b      	str	r3, [r7, #64]	; 0x40
 800588c:	e01e      	b.n	80058cc <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800588e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005890:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005894:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005896:	011b      	lsls	r3, r3, #4
 8005898:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800589c:	4413      	add	r3, r2
 800589e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80058a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058a2:	3304      	adds	r3, #4
 80058a4:	781b      	ldrb	r3, [r3, #0]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d006      	beq.n	80058b8 <find_volume+0x124>
 80058aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ac:	3308      	adds	r3, #8
 80058ae:	4618      	mov	r0, r3
 80058b0:	f7fe fcda 	bl	8004268 <ld_dword>
 80058b4:	4602      	mov	r2, r0
 80058b6:	e000      	b.n	80058ba <find_volume+0x126>
 80058b8:	2200      	movs	r2, #0
 80058ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058bc:	009b      	lsls	r3, r3, #2
 80058be:	3358      	adds	r3, #88	; 0x58
 80058c0:	443b      	add	r3, r7
 80058c2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80058c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058c8:	3301      	adds	r3, #1
 80058ca:	643b      	str	r3, [r7, #64]	; 0x40
 80058cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058ce:	2b03      	cmp	r3, #3
 80058d0:	d9dd      	bls.n	800588e <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80058d2:	2300      	movs	r3, #0
 80058d4:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80058d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d002      	beq.n	80058e2 <find_volume+0x14e>
 80058dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058de:	3b01      	subs	r3, #1
 80058e0:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80058e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	3358      	adds	r3, #88	; 0x58
 80058e8:	443b      	add	r3, r7
 80058ea:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80058ee:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80058f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d005      	beq.n	8005902 <find_volume+0x16e>
 80058f6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80058f8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80058fa:	f7ff fef5 	bl	80056e8 <check_fs>
 80058fe:	4603      	mov	r3, r0
 8005900:	e000      	b.n	8005904 <find_volume+0x170>
 8005902:	2303      	movs	r3, #3
 8005904:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8005908:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800590c:	2b01      	cmp	r3, #1
 800590e:	d905      	bls.n	800591c <find_volume+0x188>
 8005910:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005912:	3301      	adds	r3, #1
 8005914:	643b      	str	r3, [r7, #64]	; 0x40
 8005916:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005918:	2b03      	cmp	r3, #3
 800591a:	d9e2      	bls.n	80058e2 <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800591c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005920:	2b04      	cmp	r3, #4
 8005922:	d101      	bne.n	8005928 <find_volume+0x194>
 8005924:	2301      	movs	r3, #1
 8005926:	e17e      	b.n	8005c26 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8005928:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800592c:	2b01      	cmp	r3, #1
 800592e:	d901      	bls.n	8005934 <find_volume+0x1a0>
 8005930:	230d      	movs	r3, #13
 8005932:	e178      	b.n	8005c26 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8005934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005936:	3334      	adds	r3, #52	; 0x34
 8005938:	330b      	adds	r3, #11
 800593a:	4618      	mov	r0, r3
 800593c:	f7fe fc7c 	bl	8004238 <ld_word>
 8005940:	4603      	mov	r3, r0
 8005942:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005946:	d001      	beq.n	800594c <find_volume+0x1b8>
 8005948:	230d      	movs	r3, #13
 800594a:	e16c      	b.n	8005c26 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800594c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800594e:	3334      	adds	r3, #52	; 0x34
 8005950:	3316      	adds	r3, #22
 8005952:	4618      	mov	r0, r3
 8005954:	f7fe fc70 	bl	8004238 <ld_word>
 8005958:	4603      	mov	r3, r0
 800595a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800595c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800595e:	2b00      	cmp	r3, #0
 8005960:	d106      	bne.n	8005970 <find_volume+0x1dc>
 8005962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005964:	3334      	adds	r3, #52	; 0x34
 8005966:	3324      	adds	r3, #36	; 0x24
 8005968:	4618      	mov	r0, r3
 800596a:	f7fe fc7d 	bl	8004268 <ld_dword>
 800596e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8005970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005972:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005974:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8005976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005978:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800597c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800597e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8005980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005982:	789b      	ldrb	r3, [r3, #2]
 8005984:	2b01      	cmp	r3, #1
 8005986:	d005      	beq.n	8005994 <find_volume+0x200>
 8005988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800598a:	789b      	ldrb	r3, [r3, #2]
 800598c:	2b02      	cmp	r3, #2
 800598e:	d001      	beq.n	8005994 <find_volume+0x200>
 8005990:	230d      	movs	r3, #13
 8005992:	e148      	b.n	8005c26 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8005994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005996:	789b      	ldrb	r3, [r3, #2]
 8005998:	461a      	mov	r2, r3
 800599a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800599c:	fb02 f303 	mul.w	r3, r2, r3
 80059a0:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80059a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059a8:	b29a      	uxth	r2, r3
 80059aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ac:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80059ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059b0:	895b      	ldrh	r3, [r3, #10]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d008      	beq.n	80059c8 <find_volume+0x234>
 80059b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059b8:	895b      	ldrh	r3, [r3, #10]
 80059ba:	461a      	mov	r2, r3
 80059bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059be:	895b      	ldrh	r3, [r3, #10]
 80059c0:	3b01      	subs	r3, #1
 80059c2:	4013      	ands	r3, r2
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d001      	beq.n	80059cc <find_volume+0x238>
 80059c8:	230d      	movs	r3, #13
 80059ca:	e12c      	b.n	8005c26 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80059cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ce:	3334      	adds	r3, #52	; 0x34
 80059d0:	3311      	adds	r3, #17
 80059d2:	4618      	mov	r0, r3
 80059d4:	f7fe fc30 	bl	8004238 <ld_word>
 80059d8:	4603      	mov	r3, r0
 80059da:	461a      	mov	r2, r3
 80059dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059de:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80059e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059e2:	891b      	ldrh	r3, [r3, #8]
 80059e4:	f003 030f 	and.w	r3, r3, #15
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d001      	beq.n	80059f2 <find_volume+0x25e>
 80059ee:	230d      	movs	r3, #13
 80059f0:	e119      	b.n	8005c26 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80059f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059f4:	3334      	adds	r3, #52	; 0x34
 80059f6:	3313      	adds	r3, #19
 80059f8:	4618      	mov	r0, r3
 80059fa:	f7fe fc1d 	bl	8004238 <ld_word>
 80059fe:	4603      	mov	r3, r0
 8005a00:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8005a02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d106      	bne.n	8005a16 <find_volume+0x282>
 8005a08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a0a:	3334      	adds	r3, #52	; 0x34
 8005a0c:	3320      	adds	r3, #32
 8005a0e:	4618      	mov	r0, r3
 8005a10:	f7fe fc2a 	bl	8004268 <ld_dword>
 8005a14:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8005a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a18:	3334      	adds	r3, #52	; 0x34
 8005a1a:	330e      	adds	r3, #14
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f7fe fc0b 	bl	8004238 <ld_word>
 8005a22:	4603      	mov	r3, r0
 8005a24:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8005a26:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d101      	bne.n	8005a30 <find_volume+0x29c>
 8005a2c:	230d      	movs	r3, #13
 8005a2e:	e0fa      	b.n	8005c26 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8005a30:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005a32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a34:	4413      	add	r3, r2
 8005a36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a38:	8912      	ldrh	r2, [r2, #8]
 8005a3a:	0912      	lsrs	r2, r2, #4
 8005a3c:	b292      	uxth	r2, r2
 8005a3e:	4413      	add	r3, r2
 8005a40:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8005a42:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d204      	bcs.n	8005a54 <find_volume+0x2c0>
 8005a4a:	230d      	movs	r3, #13
 8005a4c:	e0eb      	b.n	8005c26 <find_volume+0x492>
 8005a4e:	bf00      	nop
 8005a50:	20000298 	.word	0x20000298
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8005a54:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a5c:	8952      	ldrh	r2, [r2, #10]
 8005a5e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a62:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8005a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d101      	bne.n	8005a6e <find_volume+0x2da>
 8005a6a:	230d      	movs	r3, #13
 8005a6c:	e0db      	b.n	8005c26 <find_volume+0x492>
		fmt = FS_FAT32;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8005a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a76:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d802      	bhi.n	8005a84 <find_volume+0x2f0>
 8005a7e:	2302      	movs	r3, #2
 8005a80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8005a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a86:	f640 72f5 	movw	r2, #4085	; 0xff5
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d802      	bhi.n	8005a94 <find_volume+0x300>
 8005a8e:	2301      	movs	r3, #1
 8005a90:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8005a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a96:	1c9a      	adds	r2, r3, #2
 8005a98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a9a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8005a9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a9e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005aa0:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8005aa2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005aa4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005aa6:	441a      	add	r2, r3
 8005aa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005aaa:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8005aac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ab0:	441a      	add	r2, r3
 8005ab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ab4:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8005ab6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005aba:	2b03      	cmp	r3, #3
 8005abc:	d11e      	bne.n	8005afc <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8005abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ac0:	3334      	adds	r3, #52	; 0x34
 8005ac2:	332a      	adds	r3, #42	; 0x2a
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f7fe fbb7 	bl	8004238 <ld_word>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d001      	beq.n	8005ad4 <find_volume+0x340>
 8005ad0:	230d      	movs	r3, #13
 8005ad2:	e0a8      	b.n	8005c26 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8005ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ad6:	891b      	ldrh	r3, [r3, #8]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d001      	beq.n	8005ae0 <find_volume+0x34c>
 8005adc:	230d      	movs	r3, #13
 8005ade:	e0a2      	b.n	8005c26 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8005ae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ae2:	3334      	adds	r3, #52	; 0x34
 8005ae4:	332c      	adds	r3, #44	; 0x2c
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f7fe fbbe 	bl	8004268 <ld_dword>
 8005aec:	4602      	mov	r2, r0
 8005aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005af0:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8005af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005af4:	699b      	ldr	r3, [r3, #24]
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	647b      	str	r3, [r7, #68]	; 0x44
 8005afa:	e01f      	b.n	8005b3c <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8005afc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005afe:	891b      	ldrh	r3, [r3, #8]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d101      	bne.n	8005b08 <find_volume+0x374>
 8005b04:	230d      	movs	r3, #13
 8005b06:	e08e      	b.n	8005c26 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8005b08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b0e:	441a      	add	r2, r3
 8005b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b12:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8005b14:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005b18:	2b02      	cmp	r3, #2
 8005b1a:	d103      	bne.n	8005b24 <find_volume+0x390>
 8005b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b1e:	699b      	ldr	r3, [r3, #24]
 8005b20:	005b      	lsls	r3, r3, #1
 8005b22:	e00a      	b.n	8005b3a <find_volume+0x3a6>
 8005b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b26:	699a      	ldr	r2, [r3, #24]
 8005b28:	4613      	mov	r3, r2
 8005b2a:	005b      	lsls	r3, r3, #1
 8005b2c:	4413      	add	r3, r2
 8005b2e:	085a      	lsrs	r2, r3, #1
 8005b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	f003 0301 	and.w	r3, r3, #1
 8005b38:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8005b3a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8005b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b3e:	69da      	ldr	r2, [r3, #28]
 8005b40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b42:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005b46:	0a5b      	lsrs	r3, r3, #9
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d201      	bcs.n	8005b50 <find_volume+0x3bc>
 8005b4c:	230d      	movs	r3, #13
 8005b4e:	e06a      	b.n	8005c26 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8005b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005b56:	615a      	str	r2, [r3, #20]
 8005b58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b5a:	695a      	ldr	r2, [r3, #20]
 8005b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b5e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8005b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b62:	2280      	movs	r2, #128	; 0x80
 8005b64:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8005b66:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005b6a:	2b03      	cmp	r3, #3
 8005b6c:	d149      	bne.n	8005c02 <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8005b6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b70:	3334      	adds	r3, #52	; 0x34
 8005b72:	3330      	adds	r3, #48	; 0x30
 8005b74:	4618      	mov	r0, r3
 8005b76:	f7fe fb5f 	bl	8004238 <ld_word>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d140      	bne.n	8005c02 <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8005b80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b82:	3301      	adds	r3, #1
 8005b84:	4619      	mov	r1, r3
 8005b86:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005b88:	f7fe fe38 	bl	80047fc <move_window>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d137      	bne.n	8005c02 <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 8005b92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b94:	2200      	movs	r2, #0
 8005b96:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8005b98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b9a:	3334      	adds	r3, #52	; 0x34
 8005b9c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f7fe fb49 	bl	8004238 <ld_word>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	461a      	mov	r2, r3
 8005baa:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d127      	bne.n	8005c02 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8005bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bb4:	3334      	adds	r3, #52	; 0x34
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f7fe fb56 	bl	8004268 <ld_dword>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	4a1c      	ldr	r2, [pc, #112]	; (8005c30 <find_volume+0x49c>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d11e      	bne.n	8005c02 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8005bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bc6:	3334      	adds	r3, #52	; 0x34
 8005bc8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f7fe fb4b 	bl	8004268 <ld_dword>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	4a17      	ldr	r2, [pc, #92]	; (8005c34 <find_volume+0x4a0>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d113      	bne.n	8005c02 <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8005bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bdc:	3334      	adds	r3, #52	; 0x34
 8005bde:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8005be2:	4618      	mov	r0, r3
 8005be4:	f7fe fb40 	bl	8004268 <ld_dword>
 8005be8:	4602      	mov	r2, r0
 8005bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bec:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8005bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bf0:	3334      	adds	r3, #52	; 0x34
 8005bf2:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f7fe fb36 	bl	8004268 <ld_dword>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c00:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8005c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c04:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8005c08:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8005c0a:	4b0b      	ldr	r3, [pc, #44]	; (8005c38 <find_volume+0x4a4>)
 8005c0c:	881b      	ldrh	r3, [r3, #0]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	b29a      	uxth	r2, r3
 8005c12:	4b09      	ldr	r3, [pc, #36]	; (8005c38 <find_volume+0x4a4>)
 8005c14:	801a      	strh	r2, [r3, #0]
 8005c16:	4b08      	ldr	r3, [pc, #32]	; (8005c38 <find_volume+0x4a4>)
 8005c18:	881a      	ldrh	r2, [r3, #0]
 8005c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c1c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8005c1e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005c20:	f7fe fd84 	bl	800472c <clear_lock>
#endif
	return FR_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3758      	adds	r7, #88	; 0x58
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	41615252 	.word	0x41615252
 8005c34:	61417272 	.word	0x61417272
 8005c38:	2000029c 	.word	0x2000029c

08005c3c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8005c46:	2309      	movs	r3, #9
 8005c48:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d02e      	beq.n	8005cae <validate+0x72>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d02a      	beq.n	8005cae <validate+0x72>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d025      	beq.n	8005cae <validate+0x72>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	889a      	ldrh	r2, [r3, #4]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	88db      	ldrh	r3, [r3, #6]
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	d11e      	bne.n	8005cae <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4618      	mov	r0, r3
 8005c76:	f7fe fbdf 	bl	8004438 <lock_fs>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d014      	beq.n	8005caa <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	785b      	ldrb	r3, [r3, #1]
 8005c86:	4618      	mov	r0, r3
 8005c88:	f7fe fa38 	bl	80040fc <disk_status>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	f003 0301 	and.w	r3, r3, #1
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d102      	bne.n	8005c9c <validate+0x60>
				res = FR_OK;
 8005c96:	2300      	movs	r3, #0
 8005c98:	73fb      	strb	r3, [r7, #15]
 8005c9a:	e008      	b.n	8005cae <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2100      	movs	r1, #0
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f7fe fbde 	bl	8004464 <unlock_fs>
 8005ca8:	e001      	b.n	8005cae <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8005caa:	230f      	movs	r3, #15
 8005cac:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8005cae:	7bfb      	ldrb	r3, [r7, #15]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d102      	bne.n	8005cba <validate+0x7e>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	e000      	b.n	8005cbc <validate+0x80>
 8005cba:	2300      	movs	r3, #0
 8005cbc:	683a      	ldr	r2, [r7, #0]
 8005cbe:	6013      	str	r3, [r2, #0]
	return res;
 8005cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3710      	adds	r7, #16
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}
	...

08005ccc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b088      	sub	sp, #32
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	60f8      	str	r0, [r7, #12]
 8005cd4:	60b9      	str	r1, [r7, #8]
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8005cde:	f107 0310 	add.w	r3, r7, #16
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f7ff fcbb 	bl	800565e <get_ldnumber>
 8005ce8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8005cea:	69fb      	ldr	r3, [r7, #28]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	da01      	bge.n	8005cf4 <f_mount+0x28>
 8005cf0:	230b      	movs	r3, #11
 8005cf2:	e048      	b.n	8005d86 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8005cf4:	4a26      	ldr	r2, [pc, #152]	; (8005d90 <f_mount+0xc4>)
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cfc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8005cfe:	69bb      	ldr	r3, [r7, #24]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d00f      	beq.n	8005d24 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8005d04:	69b8      	ldr	r0, [r7, #24]
 8005d06:	f7fe fd11 	bl	800472c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f000 fd18 	bl	8006744 <ff_del_syncobj>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d101      	bne.n	8005d1e <f_mount+0x52>
 8005d1a:	2302      	movs	r3, #2
 8005d1c:	e033      	b.n	8005d86 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8005d1e:	69bb      	ldr	r3, [r7, #24]
 8005d20:	2200      	movs	r2, #0
 8005d22:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00f      	beq.n	8005d4a <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8005d30:	69fb      	ldr	r3, [r7, #28]
 8005d32:	b2da      	uxtb	r2, r3
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	330c      	adds	r3, #12
 8005d38:	4619      	mov	r1, r3
 8005d3a:	4610      	mov	r0, r2
 8005d3c:	f000 fce7 	bl	800670e <ff_cre_syncobj>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d101      	bne.n	8005d4a <f_mount+0x7e>
 8005d46:	2302      	movs	r3, #2
 8005d48:	e01d      	b.n	8005d86 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8005d4a:	68fa      	ldr	r2, [r7, #12]
 8005d4c:	4910      	ldr	r1, [pc, #64]	; (8005d90 <f_mount+0xc4>)
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d002      	beq.n	8005d60 <f_mount+0x94>
 8005d5a:	79fb      	ldrb	r3, [r7, #7]
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d001      	beq.n	8005d64 <f_mount+0x98>
 8005d60:	2300      	movs	r3, #0
 8005d62:	e010      	b.n	8005d86 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8005d64:	f107 010c 	add.w	r1, r7, #12
 8005d68:	f107 0308 	add.w	r3, r7, #8
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f7ff fd10 	bl	8005794 <find_volume>
 8005d74:	4603      	mov	r3, r0
 8005d76:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	7dfa      	ldrb	r2, [r7, #23]
 8005d7c:	4611      	mov	r1, r2
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f7fe fb70 	bl	8004464 <unlock_fs>
 8005d84:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3720      	adds	r7, #32
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	20000298 	.word	0x20000298

08005d94 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b098      	sub	sp, #96	; 0x60
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	4613      	mov	r3, r2
 8005da0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d101      	bne.n	8005dac <f_open+0x18>
 8005da8:	2309      	movs	r3, #9
 8005daa:	e1b4      	b.n	8006116 <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8005dac:	79fb      	ldrb	r3, [r7, #7]
 8005dae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005db2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8005db4:	79fa      	ldrb	r2, [r7, #7]
 8005db6:	f107 0110 	add.w	r1, r7, #16
 8005dba:	f107 0308 	add.w	r3, r7, #8
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f7ff fce8 	bl	8005794 <find_volume>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8005dca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	f040 8191 	bne.w	80060f6 <f_open+0x362>
		dj.obj.fs = fs;
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8005dd8:	68ba      	ldr	r2, [r7, #8]
 8005dda:	f107 0314 	add.w	r3, r7, #20
 8005dde:	4611      	mov	r1, r2
 8005de0:	4618      	mov	r0, r3
 8005de2:	f7ff fbcb 	bl	800557c <follow_path>
 8005de6:	4603      	mov	r3, r0
 8005de8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8005dec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d11a      	bne.n	8005e2a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8005df4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005df8:	b25b      	sxtb	r3, r3
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	da03      	bge.n	8005e06 <f_open+0x72>
				res = FR_INVALID_NAME;
 8005dfe:	2306      	movs	r3, #6
 8005e00:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8005e04:	e011      	b.n	8005e2a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8005e06:	79fb      	ldrb	r3, [r7, #7]
 8005e08:	f023 0301 	bic.w	r3, r3, #1
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	bf14      	ite	ne
 8005e10:	2301      	movne	r3, #1
 8005e12:	2300      	moveq	r3, #0
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	461a      	mov	r2, r3
 8005e18:	f107 0314 	add.w	r3, r7, #20
 8005e1c:	4611      	mov	r1, r2
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f7fe fb3c 	bl	800449c <chk_lock>
 8005e24:	4603      	mov	r3, r0
 8005e26:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8005e2a:	79fb      	ldrb	r3, [r7, #7]
 8005e2c:	f003 031c 	and.w	r3, r3, #28
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d07f      	beq.n	8005f34 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8005e34:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d017      	beq.n	8005e6c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8005e3c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005e40:	2b04      	cmp	r3, #4
 8005e42:	d10e      	bne.n	8005e62 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8005e44:	f7fe fb86 	bl	8004554 <enq_lock>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d006      	beq.n	8005e5c <f_open+0xc8>
 8005e4e:	f107 0314 	add.w	r3, r7, #20
 8005e52:	4618      	mov	r0, r3
 8005e54:	f7ff fa6d 	bl	8005332 <dir_register>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	e000      	b.n	8005e5e <f_open+0xca>
 8005e5c:	2312      	movs	r3, #18
 8005e5e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8005e62:	79fb      	ldrb	r3, [r7, #7]
 8005e64:	f043 0308 	orr.w	r3, r3, #8
 8005e68:	71fb      	strb	r3, [r7, #7]
 8005e6a:	e010      	b.n	8005e8e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8005e6c:	7ebb      	ldrb	r3, [r7, #26]
 8005e6e:	f003 0311 	and.w	r3, r3, #17
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d003      	beq.n	8005e7e <f_open+0xea>
					res = FR_DENIED;
 8005e76:	2307      	movs	r3, #7
 8005e78:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8005e7c:	e007      	b.n	8005e8e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8005e7e:	79fb      	ldrb	r3, [r7, #7]
 8005e80:	f003 0304 	and.w	r3, r3, #4
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d002      	beq.n	8005e8e <f_open+0xfa>
 8005e88:	2308      	movs	r3, #8
 8005e8a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8005e8e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d168      	bne.n	8005f68 <f_open+0x1d4>
 8005e96:	79fb      	ldrb	r3, [r7, #7]
 8005e98:	f003 0308 	and.w	r3, r3, #8
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d063      	beq.n	8005f68 <f_open+0x1d4>
				dw = GET_FATTIME();
 8005ea0:	f7fd fc08 	bl	80036b4 <get_fattime>
 8005ea4:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8005ea6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ea8:	330e      	adds	r3, #14
 8005eaa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005eac:	4618      	mov	r0, r3
 8005eae:	f7fe fa19 	bl	80042e4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8005eb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005eb4:	3316      	adds	r3, #22
 8005eb6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f7fe fa13 	bl	80042e4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8005ebe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ec0:	330b      	adds	r3, #11
 8005ec2:	2220      	movs	r2, #32
 8005ec4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005eca:	4611      	mov	r1, r2
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f7ff f99c 	bl	800520a <ld_clust>
 8005ed2:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005ed8:	2200      	movs	r2, #0
 8005eda:	4618      	mov	r0, r3
 8005edc:	f7ff f9b4 	bl	8005248 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8005ee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ee2:	331c      	adds	r3, #28
 8005ee4:	2100      	movs	r1, #0
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f7fe f9fc 	bl	80042e4 <st_dword>
					fs->wflag = 1;
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8005ef2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d037      	beq.n	8005f68 <f_open+0x1d4>
						dw = fs->winsect;
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005efc:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8005efe:	f107 0314 	add.w	r3, r7, #20
 8005f02:	2200      	movs	r2, #0
 8005f04:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005f06:	4618      	mov	r0, r3
 8005f08:	f7fe fec7 	bl	8004c9a <remove_chain>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8005f12:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d126      	bne.n	8005f68 <f_open+0x1d4>
							res = move_window(fs, dw);
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f7fe fc6c 	bl	80047fc <move_window>
 8005f24:	4603      	mov	r3, r0
 8005f26:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005f2e:	3a01      	subs	r2, #1
 8005f30:	611a      	str	r2, [r3, #16]
 8005f32:	e019      	b.n	8005f68 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8005f34:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d115      	bne.n	8005f68 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8005f3c:	7ebb      	ldrb	r3, [r7, #26]
 8005f3e:	f003 0310 	and.w	r3, r3, #16
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d003      	beq.n	8005f4e <f_open+0x1ba>
					res = FR_NO_FILE;
 8005f46:	2304      	movs	r3, #4
 8005f48:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8005f4c:	e00c      	b.n	8005f68 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8005f4e:	79fb      	ldrb	r3, [r7, #7]
 8005f50:	f003 0302 	and.w	r3, r3, #2
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d007      	beq.n	8005f68 <f_open+0x1d4>
 8005f58:	7ebb      	ldrb	r3, [r7, #26]
 8005f5a:	f003 0301 	and.w	r3, r3, #1
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d002      	beq.n	8005f68 <f_open+0x1d4>
						res = FR_DENIED;
 8005f62:	2307      	movs	r3, #7
 8005f64:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8005f68:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d128      	bne.n	8005fc2 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8005f70:	79fb      	ldrb	r3, [r7, #7]
 8005f72:	f003 0308 	and.w	r3, r3, #8
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d003      	beq.n	8005f82 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8005f7a:	79fb      	ldrb	r3, [r7, #7]
 8005f7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f80:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8005f8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8005f90:	79fb      	ldrb	r3, [r7, #7]
 8005f92:	f023 0301 	bic.w	r3, r3, #1
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	bf14      	ite	ne
 8005f9a:	2301      	movne	r3, #1
 8005f9c:	2300      	moveq	r3, #0
 8005f9e:	b2db      	uxtb	r3, r3
 8005fa0:	461a      	mov	r2, r3
 8005fa2:	f107 0314 	add.w	r3, r7, #20
 8005fa6:	4611      	mov	r1, r2
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f7fe faf5 	bl	8004598 <inc_lock>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	691b      	ldr	r3, [r3, #16]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d102      	bne.n	8005fc2 <f_open+0x22e>
 8005fbc:	2302      	movs	r3, #2
 8005fbe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8005fc2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	f040 8095 	bne.w	80060f6 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005fd0:	4611      	mov	r1, r2
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f7ff f919 	bl	800520a <ld_clust>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8005fde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fe0:	331c      	adds	r3, #28
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f7fe f940 	bl	8004268 <ld_dword>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8005ff4:	693a      	ldr	r2, [r7, #16]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	88da      	ldrh	r2, [r3, #6]
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	79fa      	ldrb	r2, [r7, #7]
 8006006:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2200      	movs	r2, #0
 800600c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2200      	movs	r2, #0
 8006012:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	3330      	adds	r3, #48	; 0x30
 800601e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006022:	2100      	movs	r1, #0
 8006024:	4618      	mov	r0, r3
 8006026:	f7fe f9aa 	bl	800437e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800602a:	79fb      	ldrb	r3, [r7, #7]
 800602c:	f003 0320 	and.w	r3, r3, #32
 8006030:	2b00      	cmp	r3, #0
 8006032:	d060      	beq.n	80060f6 <f_open+0x362>
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d05c      	beq.n	80060f6 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	68da      	ldr	r2, [r3, #12]
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	895b      	ldrh	r3, [r3, #10]
 8006048:	025b      	lsls	r3, r3, #9
 800604a:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	657b      	str	r3, [r7, #84]	; 0x54
 8006058:	e016      	b.n	8006088 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800605e:	4618      	mov	r0, r3
 8006060:	f7fe fc87 	bl	8004972 <get_fat>
 8006064:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8006066:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006068:	2b01      	cmp	r3, #1
 800606a:	d802      	bhi.n	8006072 <f_open+0x2de>
 800606c:	2302      	movs	r3, #2
 800606e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8006072:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006074:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006078:	d102      	bne.n	8006080 <f_open+0x2ec>
 800607a:	2301      	movs	r3, #1
 800607c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006080:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006082:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	657b      	str	r3, [r7, #84]	; 0x54
 8006088:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800608c:	2b00      	cmp	r3, #0
 800608e:	d103      	bne.n	8006098 <f_open+0x304>
 8006090:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006092:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006094:	429a      	cmp	r2, r3
 8006096:	d8e0      	bhi.n	800605a <f_open+0x2c6>
				}
				fp->clust = clst;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800609c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800609e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d127      	bne.n	80060f6 <f_open+0x362>
 80060a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d022      	beq.n	80060f6 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80060b4:	4618      	mov	r0, r3
 80060b6:	f7fe fc3d 	bl	8004934 <clust2sect>
 80060ba:	6478      	str	r0, [r7, #68]	; 0x44
 80060bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d103      	bne.n	80060ca <f_open+0x336>
						res = FR_INT_ERR;
 80060c2:	2302      	movs	r3, #2
 80060c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80060c8:	e015      	b.n	80060f6 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80060ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060cc:	0a5a      	lsrs	r2, r3, #9
 80060ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060d0:	441a      	add	r2, r3
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	7858      	ldrb	r0, [r3, #1]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6a1a      	ldr	r2, [r3, #32]
 80060e4:	2301      	movs	r3, #1
 80060e6:	f7fe f849 	bl	800417c <disk_read>
 80060ea:	4603      	mov	r3, r0
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d002      	beq.n	80060f6 <f_open+0x362>
 80060f0:	2301      	movs	r3, #1
 80060f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80060f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d002      	beq.n	8006104 <f_open+0x370>
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2200      	movs	r2, #0
 8006102:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 800610a:	4611      	mov	r1, r2
 800610c:	4618      	mov	r0, r3
 800610e:	f7fe f9a9 	bl	8004464 <unlock_fs>
 8006112:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8006116:	4618      	mov	r0, r3
 8006118:	3760      	adds	r7, #96	; 0x60
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}

0800611e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800611e:	b580      	push	{r7, lr}
 8006120:	b08c      	sub	sp, #48	; 0x30
 8006122:	af00      	add	r7, sp, #0
 8006124:	60f8      	str	r0, [r7, #12]
 8006126:	60b9      	str	r1, [r7, #8]
 8006128:	607a      	str	r2, [r7, #4]
 800612a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	2200      	movs	r2, #0
 8006134:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f107 0210 	add.w	r2, r7, #16
 800613c:	4611      	mov	r1, r2
 800613e:	4618      	mov	r0, r3
 8006140:	f7ff fd7c 	bl	8005c3c <validate>
 8006144:	4603      	mov	r3, r0
 8006146:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800614a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800614e:	2b00      	cmp	r3, #0
 8006150:	d107      	bne.n	8006162 <f_write+0x44>
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	7d5b      	ldrb	r3, [r3, #21]
 8006156:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800615a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800615e:	2b00      	cmp	r3, #0
 8006160:	d009      	beq.n	8006176 <f_write+0x58>
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8006168:	4611      	mov	r1, r2
 800616a:	4618      	mov	r0, r3
 800616c:	f7fe f97a 	bl	8004464 <unlock_fs>
 8006170:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006174:	e173      	b.n	800645e <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	7d1b      	ldrb	r3, [r3, #20]
 800617a:	f003 0302 	and.w	r3, r3, #2
 800617e:	2b00      	cmp	r3, #0
 8006180:	d106      	bne.n	8006190 <f_write+0x72>
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	2107      	movs	r1, #7
 8006186:	4618      	mov	r0, r3
 8006188:	f7fe f96c 	bl	8004464 <unlock_fs>
 800618c:	2307      	movs	r3, #7
 800618e:	e166      	b.n	800645e <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	699a      	ldr	r2, [r3, #24]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	441a      	add	r2, r3
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	699b      	ldr	r3, [r3, #24]
 800619c:	429a      	cmp	r2, r3
 800619e:	f080 814b 	bcs.w	8006438 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	699b      	ldr	r3, [r3, #24]
 80061a6:	43db      	mvns	r3, r3
 80061a8:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80061aa:	e145      	b.n	8006438 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	699b      	ldr	r3, [r3, #24]
 80061b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f040 8101 	bne.w	80063bc <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	699b      	ldr	r3, [r3, #24]
 80061be:	0a5b      	lsrs	r3, r3, #9
 80061c0:	693a      	ldr	r2, [r7, #16]
 80061c2:	8952      	ldrh	r2, [r2, #10]
 80061c4:	3a01      	subs	r2, #1
 80061c6:	4013      	ands	r3, r2
 80061c8:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80061ca:	69bb      	ldr	r3, [r7, #24]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d14d      	bne.n	800626c <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	699b      	ldr	r3, [r3, #24]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d10c      	bne.n	80061f2 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80061de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d11a      	bne.n	800621a <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2100      	movs	r1, #0
 80061e8:	4618      	mov	r0, r3
 80061ea:	f7fe fdbb 	bl	8004d64 <create_chain>
 80061ee:	62b8      	str	r0, [r7, #40]	; 0x28
 80061f0:	e013      	b.n	800621a <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d007      	beq.n	800620a <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	699b      	ldr	r3, [r3, #24]
 80061fe:	4619      	mov	r1, r3
 8006200:	68f8      	ldr	r0, [r7, #12]
 8006202:	f7fe fe47 	bl	8004e94 <clmt_clust>
 8006206:	62b8      	str	r0, [r7, #40]	; 0x28
 8006208:	e007      	b.n	800621a <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800620a:	68fa      	ldr	r2, [r7, #12]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	69db      	ldr	r3, [r3, #28]
 8006210:	4619      	mov	r1, r3
 8006212:	4610      	mov	r0, r2
 8006214:	f7fe fda6 	bl	8004d64 <create_chain>
 8006218:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800621a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800621c:	2b00      	cmp	r3, #0
 800621e:	f000 8110 	beq.w	8006442 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8006222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006224:	2b01      	cmp	r3, #1
 8006226:	d109      	bne.n	800623c <f_write+0x11e>
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2202      	movs	r2, #2
 800622c:	755a      	strb	r2, [r3, #21]
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	2102      	movs	r1, #2
 8006232:	4618      	mov	r0, r3
 8006234:	f7fe f916 	bl	8004464 <unlock_fs>
 8006238:	2302      	movs	r3, #2
 800623a:	e110      	b.n	800645e <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800623c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800623e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006242:	d109      	bne.n	8006258 <f_write+0x13a>
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2201      	movs	r2, #1
 8006248:	755a      	strb	r2, [r3, #21]
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	2101      	movs	r1, #1
 800624e:	4618      	mov	r0, r3
 8006250:	f7fe f908 	bl	8004464 <unlock_fs>
 8006254:	2301      	movs	r3, #1
 8006256:	e102      	b.n	800645e <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800625c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d102      	bne.n	800626c <f_write+0x14e>
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800626a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	7d1b      	ldrb	r3, [r3, #20]
 8006270:	b25b      	sxtb	r3, r3
 8006272:	2b00      	cmp	r3, #0
 8006274:	da1d      	bge.n	80062b2 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	7858      	ldrb	r0, [r3, #1]
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	6a1a      	ldr	r2, [r3, #32]
 8006284:	2301      	movs	r3, #1
 8006286:	f7fd ff99 	bl	80041bc <disk_write>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d009      	beq.n	80062a4 <f_write+0x186>
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2201      	movs	r2, #1
 8006294:	755a      	strb	r2, [r3, #21]
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	2101      	movs	r1, #1
 800629a:	4618      	mov	r0, r3
 800629c:	f7fe f8e2 	bl	8004464 <unlock_fs>
 80062a0:	2301      	movs	r3, #1
 80062a2:	e0dc      	b.n	800645e <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	7d1b      	ldrb	r3, [r3, #20]
 80062a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062ac:	b2da      	uxtb	r2, r3
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80062b2:	693a      	ldr	r2, [r7, #16]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	69db      	ldr	r3, [r3, #28]
 80062b8:	4619      	mov	r1, r3
 80062ba:	4610      	mov	r0, r2
 80062bc:	f7fe fb3a 	bl	8004934 <clust2sect>
 80062c0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d109      	bne.n	80062dc <f_write+0x1be>
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2202      	movs	r2, #2
 80062cc:	755a      	strb	r2, [r3, #21]
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	2102      	movs	r1, #2
 80062d2:	4618      	mov	r0, r3
 80062d4:	f7fe f8c6 	bl	8004464 <unlock_fs>
 80062d8:	2302      	movs	r3, #2
 80062da:	e0c0      	b.n	800645e <f_write+0x340>
			sect += csect;
 80062dc:	697a      	ldr	r2, [r7, #20]
 80062de:	69bb      	ldr	r3, [r7, #24]
 80062e0:	4413      	add	r3, r2
 80062e2:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	0a5b      	lsrs	r3, r3, #9
 80062e8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80062ea:	6a3b      	ldr	r3, [r7, #32]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d041      	beq.n	8006374 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80062f0:	69ba      	ldr	r2, [r7, #24]
 80062f2:	6a3b      	ldr	r3, [r7, #32]
 80062f4:	4413      	add	r3, r2
 80062f6:	693a      	ldr	r2, [r7, #16]
 80062f8:	8952      	ldrh	r2, [r2, #10]
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d905      	bls.n	800630a <f_write+0x1ec>
					cc = fs->csize - csect;
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	895b      	ldrh	r3, [r3, #10]
 8006302:	461a      	mov	r2, r3
 8006304:	69bb      	ldr	r3, [r7, #24]
 8006306:	1ad3      	subs	r3, r2, r3
 8006308:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	7858      	ldrb	r0, [r3, #1]
 800630e:	6a3b      	ldr	r3, [r7, #32]
 8006310:	697a      	ldr	r2, [r7, #20]
 8006312:	69f9      	ldr	r1, [r7, #28]
 8006314:	f7fd ff52 	bl	80041bc <disk_write>
 8006318:	4603      	mov	r3, r0
 800631a:	2b00      	cmp	r3, #0
 800631c:	d009      	beq.n	8006332 <f_write+0x214>
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2201      	movs	r2, #1
 8006322:	755a      	strb	r2, [r3, #21]
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	2101      	movs	r1, #1
 8006328:	4618      	mov	r0, r3
 800632a:	f7fe f89b 	bl	8004464 <unlock_fs>
 800632e:	2301      	movs	r3, #1
 8006330:	e095      	b.n	800645e <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6a1a      	ldr	r2, [r3, #32]
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	1ad3      	subs	r3, r2, r3
 800633a:	6a3a      	ldr	r2, [r7, #32]
 800633c:	429a      	cmp	r2, r3
 800633e:	d915      	bls.n	800636c <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6a1a      	ldr	r2, [r3, #32]
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	1ad3      	subs	r3, r2, r3
 800634e:	025b      	lsls	r3, r3, #9
 8006350:	69fa      	ldr	r2, [r7, #28]
 8006352:	4413      	add	r3, r2
 8006354:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006358:	4619      	mov	r1, r3
 800635a:	f7fd ffef 	bl	800433c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	7d1b      	ldrb	r3, [r3, #20]
 8006362:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006366:	b2da      	uxtb	r2, r3
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800636c:	6a3b      	ldr	r3, [r7, #32]
 800636e:	025b      	lsls	r3, r3, #9
 8006370:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8006372:	e044      	b.n	80063fe <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6a1b      	ldr	r3, [r3, #32]
 8006378:	697a      	ldr	r2, [r7, #20]
 800637a:	429a      	cmp	r2, r3
 800637c:	d01b      	beq.n	80063b6 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	699a      	ldr	r2, [r3, #24]
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8006386:	429a      	cmp	r2, r3
 8006388:	d215      	bcs.n	80063b6 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	7858      	ldrb	r0, [r3, #1]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006394:	2301      	movs	r3, #1
 8006396:	697a      	ldr	r2, [r7, #20]
 8006398:	f7fd fef0 	bl	800417c <disk_read>
 800639c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d009      	beq.n	80063b6 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2201      	movs	r2, #1
 80063a6:	755a      	strb	r2, [r3, #21]
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	2101      	movs	r1, #1
 80063ac:	4618      	mov	r0, r3
 80063ae:	f7fe f859 	bl	8004464 <unlock_fs>
 80063b2:	2301      	movs	r3, #1
 80063b4:	e053      	b.n	800645e <f_write+0x340>
			}
#endif
			fp->sect = sect;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	697a      	ldr	r2, [r7, #20]
 80063ba:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	699b      	ldr	r3, [r3, #24]
 80063c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063c4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80063c8:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80063ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	429a      	cmp	r2, r3
 80063d0:	d901      	bls.n	80063d6 <f_write+0x2b8>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	699b      	ldr	r3, [r3, #24]
 80063e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063e4:	4413      	add	r3, r2
 80063e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063e8:	69f9      	ldr	r1, [r7, #28]
 80063ea:	4618      	mov	r0, r3
 80063ec:	f7fd ffa6 	bl	800433c <mem_cpy>
		fp->flag |= FA_DIRTY;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	7d1b      	ldrb	r3, [r3, #20]
 80063f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80063f8:	b2da      	uxtb	r2, r3
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80063fe:	69fa      	ldr	r2, [r7, #28]
 8006400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006402:	4413      	add	r3, r2
 8006404:	61fb      	str	r3, [r7, #28]
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	699a      	ldr	r2, [r3, #24]
 800640a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640c:	441a      	add	r2, r3
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	619a      	str	r2, [r3, #24]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	68da      	ldr	r2, [r3, #12]
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	699b      	ldr	r3, [r3, #24]
 800641a:	429a      	cmp	r2, r3
 800641c:	bf38      	it	cc
 800641e:	461a      	movcc	r2, r3
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	60da      	str	r2, [r3, #12]
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	681a      	ldr	r2, [r3, #0]
 8006428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642a:	441a      	add	r2, r3
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	601a      	str	r2, [r3, #0]
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2b00      	cmp	r3, #0
 800643c:	f47f aeb6 	bne.w	80061ac <f_write+0x8e>
 8006440:	e000      	b.n	8006444 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8006442:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	7d1b      	ldrb	r3, [r3, #20]
 8006448:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800644c:	b2da      	uxtb	r2, r3
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	2100      	movs	r1, #0
 8006456:	4618      	mov	r0, r3
 8006458:	f7fe f804 	bl	8004464 <unlock_fs>
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3730      	adds	r7, #48	; 0x30
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}

08006466 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8006466:	b580      	push	{r7, lr}
 8006468:	b086      	sub	sp, #24
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f107 0208 	add.w	r2, r7, #8
 8006474:	4611      	mov	r1, r2
 8006476:	4618      	mov	r0, r3
 8006478:	f7ff fbe0 	bl	8005c3c <validate>
 800647c:	4603      	mov	r3, r0
 800647e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006480:	7dfb      	ldrb	r3, [r7, #23]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d16d      	bne.n	8006562 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	7d1b      	ldrb	r3, [r3, #20]
 800648a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800648e:	2b00      	cmp	r3, #0
 8006490:	d067      	beq.n	8006562 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	7d1b      	ldrb	r3, [r3, #20]
 8006496:	b25b      	sxtb	r3, r3
 8006498:	2b00      	cmp	r3, #0
 800649a:	da1a      	bge.n	80064d2 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	7858      	ldrb	r0, [r3, #1]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6a1a      	ldr	r2, [r3, #32]
 80064aa:	2301      	movs	r3, #1
 80064ac:	f7fd fe86 	bl	80041bc <disk_write>
 80064b0:	4603      	mov	r3, r0
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d006      	beq.n	80064c4 <f_sync+0x5e>
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	2101      	movs	r1, #1
 80064ba:	4618      	mov	r0, r3
 80064bc:	f7fd ffd2 	bl	8004464 <unlock_fs>
 80064c0:	2301      	movs	r3, #1
 80064c2:	e055      	b.n	8006570 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	7d1b      	ldrb	r3, [r3, #20]
 80064c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064cc:	b2da      	uxtb	r2, r3
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80064d2:	f7fd f8ef 	bl	80036b4 <get_fattime>
 80064d6:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80064d8:	68ba      	ldr	r2, [r7, #8]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064de:	4619      	mov	r1, r3
 80064e0:	4610      	mov	r0, r2
 80064e2:	f7fe f98b 	bl	80047fc <move_window>
 80064e6:	4603      	mov	r3, r0
 80064e8:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80064ea:	7dfb      	ldrb	r3, [r7, #23]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d138      	bne.n	8006562 <f_sync+0xfc>
					dir = fp->dir_ptr;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064f4:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	330b      	adds	r3, #11
 80064fa:	781a      	ldrb	r2, [r3, #0]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	330b      	adds	r3, #11
 8006500:	f042 0220 	orr.w	r2, r2, #32
 8006504:	b2d2      	uxtb	r2, r2
 8006506:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6818      	ldr	r0, [r3, #0]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	461a      	mov	r2, r3
 8006512:	68f9      	ldr	r1, [r7, #12]
 8006514:	f7fe fe98 	bl	8005248 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f103 021c 	add.w	r2, r3, #28
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	4619      	mov	r1, r3
 8006524:	4610      	mov	r0, r2
 8006526:	f7fd fedd 	bl	80042e4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	3316      	adds	r3, #22
 800652e:	6939      	ldr	r1, [r7, #16]
 8006530:	4618      	mov	r0, r3
 8006532:	f7fd fed7 	bl	80042e4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	3312      	adds	r3, #18
 800653a:	2100      	movs	r1, #0
 800653c:	4618      	mov	r0, r3
 800653e:	f7fd feb6 	bl	80042ae <st_word>
					fs->wflag = 1;
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	2201      	movs	r2, #1
 8006546:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	4618      	mov	r0, r3
 800654c:	f7fe f984 	bl	8004858 <sync_fs>
 8006550:	4603      	mov	r3, r0
 8006552:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	7d1b      	ldrb	r3, [r3, #20]
 8006558:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800655c:	b2da      	uxtb	r2, r3
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	7dfa      	ldrb	r2, [r7, #23]
 8006566:	4611      	mov	r1, r2
 8006568:	4618      	mov	r0, r3
 800656a:	f7fd ff7b 	bl	8004464 <unlock_fs>
 800656e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006570:	4618      	mov	r0, r3
 8006572:	3718      	adds	r7, #24
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}

08006578 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f7ff ff70 	bl	8006466 <f_sync>
 8006586:	4603      	mov	r3, r0
 8006588:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800658a:	7bfb      	ldrb	r3, [r7, #15]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d11d      	bne.n	80065cc <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f107 0208 	add.w	r2, r7, #8
 8006596:	4611      	mov	r1, r2
 8006598:	4618      	mov	r0, r3
 800659a:	f7ff fb4f 	bl	8005c3c <validate>
 800659e:	4603      	mov	r3, r0
 80065a0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80065a2:	7bfb      	ldrb	r3, [r7, #15]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d111      	bne.n	80065cc <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	691b      	ldr	r3, [r3, #16]
 80065ac:	4618      	mov	r0, r3
 80065ae:	f7fe f881 	bl	80046b4 <dec_lock>
 80065b2:	4603      	mov	r3, r0
 80065b4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80065b6:	7bfb      	ldrb	r3, [r7, #15]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d102      	bne.n	80065c2 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	2100      	movs	r1, #0
 80065c6:	4618      	mov	r0, r3
 80065c8:	f7fd ff4c 	bl	8004464 <unlock_fs>
#endif
		}
	}
	return res;
 80065cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3710      	adds	r7, #16
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}

080065d6 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80065d6:	b580      	push	{r7, lr}
 80065d8:	b090      	sub	sp, #64	; 0x40
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
 80065de:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 80065e0:	f107 010c 	add.w	r1, r7, #12
 80065e4:	1d3b      	adds	r3, r7, #4
 80065e6:	2200      	movs	r2, #0
 80065e8:	4618      	mov	r0, r3
 80065ea:	f7ff f8d3 	bl	8005794 <find_volume>
 80065ee:	4603      	mov	r3, r0
 80065f0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 80065f4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d11f      	bne.n	800663c <f_stat+0x66>
		INIT_NAMBUF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80065fc:	687a      	ldr	r2, [r7, #4]
 80065fe:	f107 030c 	add.w	r3, r7, #12
 8006602:	4611      	mov	r1, r2
 8006604:	4618      	mov	r0, r3
 8006606:	f7fe ffb9 	bl	800557c <follow_path>
 800660a:	4603      	mov	r3, r0
 800660c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {				/* Follow completed */
 8006610:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006614:	2b00      	cmp	r3, #0
 8006616:	d111      	bne.n	800663c <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 8006618:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800661c:	b25b      	sxtb	r3, r3
 800661e:	2b00      	cmp	r3, #0
 8006620:	da03      	bge.n	800662a <f_stat+0x54>
				res = FR_INVALID_NAME;
 8006622:	2306      	movs	r3, #6
 8006624:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8006628:	e008      	b.n	800663c <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d005      	beq.n	800663c <f_stat+0x66>
 8006630:	f107 030c 	add.w	r3, r7, #12
 8006634:	6839      	ldr	r1, [r7, #0]
 8006636:	4618      	mov	r0, r3
 8006638:	f7fe fead 	bl	8005396 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8006642:	4611      	mov	r1, r2
 8006644:	4618      	mov	r0, r3
 8006646:	f7fd ff0d 	bl	8004464 <unlock_fs>
 800664a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800664e:	4618      	mov	r0, r3
 8006650:	3740      	adds	r7, #64	; 0x40
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
	...

08006658 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006658:	b480      	push	{r7}
 800665a:	b087      	sub	sp, #28
 800665c:	af00      	add	r7, sp, #0
 800665e:	60f8      	str	r0, [r7, #12]
 8006660:	60b9      	str	r1, [r7, #8]
 8006662:	4613      	mov	r3, r2
 8006664:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8006666:	2301      	movs	r3, #1
 8006668:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800666a:	2300      	movs	r3, #0
 800666c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800666e:	4b1f      	ldr	r3, [pc, #124]	; (80066ec <FATFS_LinkDriverEx+0x94>)
 8006670:	7a5b      	ldrb	r3, [r3, #9]
 8006672:	b2db      	uxtb	r3, r3
 8006674:	2b00      	cmp	r3, #0
 8006676:	d131      	bne.n	80066dc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006678:	4b1c      	ldr	r3, [pc, #112]	; (80066ec <FATFS_LinkDriverEx+0x94>)
 800667a:	7a5b      	ldrb	r3, [r3, #9]
 800667c:	b2db      	uxtb	r3, r3
 800667e:	461a      	mov	r2, r3
 8006680:	4b1a      	ldr	r3, [pc, #104]	; (80066ec <FATFS_LinkDriverEx+0x94>)
 8006682:	2100      	movs	r1, #0
 8006684:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8006686:	4b19      	ldr	r3, [pc, #100]	; (80066ec <FATFS_LinkDriverEx+0x94>)
 8006688:	7a5b      	ldrb	r3, [r3, #9]
 800668a:	b2db      	uxtb	r3, r3
 800668c:	4a17      	ldr	r2, [pc, #92]	; (80066ec <FATFS_LinkDriverEx+0x94>)
 800668e:	009b      	lsls	r3, r3, #2
 8006690:	4413      	add	r3, r2
 8006692:	68fa      	ldr	r2, [r7, #12]
 8006694:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8006696:	4b15      	ldr	r3, [pc, #84]	; (80066ec <FATFS_LinkDriverEx+0x94>)
 8006698:	7a5b      	ldrb	r3, [r3, #9]
 800669a:	b2db      	uxtb	r3, r3
 800669c:	461a      	mov	r2, r3
 800669e:	4b13      	ldr	r3, [pc, #76]	; (80066ec <FATFS_LinkDriverEx+0x94>)
 80066a0:	4413      	add	r3, r2
 80066a2:	79fa      	ldrb	r2, [r7, #7]
 80066a4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80066a6:	4b11      	ldr	r3, [pc, #68]	; (80066ec <FATFS_LinkDriverEx+0x94>)
 80066a8:	7a5b      	ldrb	r3, [r3, #9]
 80066aa:	b2db      	uxtb	r3, r3
 80066ac:	1c5a      	adds	r2, r3, #1
 80066ae:	b2d1      	uxtb	r1, r2
 80066b0:	4a0e      	ldr	r2, [pc, #56]	; (80066ec <FATFS_LinkDriverEx+0x94>)
 80066b2:	7251      	strb	r1, [r2, #9]
 80066b4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80066b6:	7dbb      	ldrb	r3, [r7, #22]
 80066b8:	3330      	adds	r3, #48	; 0x30
 80066ba:	b2da      	uxtb	r2, r3
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	3301      	adds	r3, #1
 80066c4:	223a      	movs	r2, #58	; 0x3a
 80066c6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	3302      	adds	r3, #2
 80066cc:	222f      	movs	r2, #47	; 0x2f
 80066ce:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	3303      	adds	r3, #3
 80066d4:	2200      	movs	r2, #0
 80066d6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80066d8:	2300      	movs	r3, #0
 80066da:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80066dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80066de:	4618      	mov	r0, r3
 80066e0:	371c      	adds	r7, #28
 80066e2:	46bd      	mov	sp, r7
 80066e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e8:	4770      	bx	lr
 80066ea:	bf00      	nop
 80066ec:	200002c0 	.word	0x200002c0

080066f0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b082      	sub	sp, #8
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
 80066f8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80066fa:	2200      	movs	r2, #0
 80066fc:	6839      	ldr	r1, [r7, #0]
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f7ff ffaa 	bl	8006658 <FATFS_LinkDriverEx>
 8006704:	4603      	mov	r3, r0
}
 8006706:	4618      	mov	r0, r3
 8006708:	3708      	adds	r7, #8
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}

0800670e <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800670e:	b580      	push	{r7, lr}
 8006710:	b084      	sub	sp, #16
 8006712:	af00      	add	r7, sp, #0
 8006714:	4603      	mov	r3, r0
 8006716:	6039      	str	r1, [r7, #0]
 8006718:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800671a:	2200      	movs	r2, #0
 800671c:	2101      	movs	r1, #1
 800671e:	2001      	movs	r0, #1
 8006720:	f000 f84c 	bl	80067bc <osSemaphoreNew>
 8006724:	4602      	mov	r2, r0
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	bf14      	ite	ne
 8006732:	2301      	movne	r3, #1
 8006734:	2300      	moveq	r3, #0
 8006736:	b2db      	uxtb	r3, r3
 8006738:	60fb      	str	r3, [r7, #12]

    return ret;
 800673a:	68fb      	ldr	r3, [r7, #12]
}
 800673c:	4618      	mov	r0, r3
 800673e:	3710      	adds	r7, #16
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}

08006744 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b082      	sub	sp, #8
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 f955 	bl	80069fc <osSemaphoreDelete>
#endif
    return 1;
 8006752:	2301      	movs	r3, #1
}
 8006754:	4618      	mov	r0, r3
 8006756:	3708      	adds	r7, #8
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}

0800675c <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b084      	sub	sp, #16
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8006764:	2300      	movs	r3, #0
 8006766:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8006768:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800676c:	6878      	ldr	r0, [r7, #4]
 800676e:	f000 f8af 	bl	80068d0 <osSemaphoreAcquire>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d101      	bne.n	800677c <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8006778:	2301      	movs	r3, #1
 800677a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800677c:	68fb      	ldr	r3, [r7, #12]
}
 800677e:	4618      	mov	r0, r3
 8006780:	3710      	adds	r7, #16
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}

08006786 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8006786:	b580      	push	{r7, lr}
 8006788:	b082      	sub	sp, #8
 800678a:	af00      	add	r7, sp, #0
 800678c:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f000 f8f0 	bl	8006974 <osSemaphoreRelease>
#endif
}
 8006794:	bf00      	nop
 8006796:	3708      	adds	r7, #8
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}

0800679c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800679c:	b580      	push	{r7, lr}
 800679e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80067a0:	4b05      	ldr	r3, [pc, #20]	; (80067b8 <SysTick_Handler+0x1c>)
 80067a2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80067a4:	f002 fc9c 	bl	80090e0 <xTaskGetSchedulerState>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b01      	cmp	r3, #1
 80067ac:	d001      	beq.n	80067b2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80067ae:	f000 fddb 	bl	8007368 <xPortSysTickHandler>
  }
}
 80067b2:	bf00      	nop
 80067b4:	bd80      	pop	{r7, pc}
 80067b6:	bf00      	nop
 80067b8:	e000e010 	.word	0xe000e010

080067bc <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80067bc:	b580      	push	{r7, lr}
 80067be:	b08a      	sub	sp, #40	; 0x28
 80067c0:	af02      	add	r7, sp, #8
 80067c2:	60f8      	str	r0, [r7, #12]
 80067c4:	60b9      	str	r1, [r7, #8]
 80067c6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80067c8:	2300      	movs	r3, #0
 80067ca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80067cc:	f3ef 8305 	mrs	r3, IPSR
 80067d0:	613b      	str	r3, [r7, #16]
  return(result);
 80067d2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d175      	bne.n	80068c4 <osSemaphoreNew+0x108>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d072      	beq.n	80068c4 <osSemaphoreNew+0x108>
 80067de:	68ba      	ldr	r2, [r7, #8]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d86e      	bhi.n	80068c4 <osSemaphoreNew+0x108>
    mem = -1;
 80067e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80067ea:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d015      	beq.n	800681e <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d006      	beq.n	8006808 <osSemaphoreNew+0x4c>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	2b4f      	cmp	r3, #79	; 0x4f
 8006800:	d902      	bls.n	8006808 <osSemaphoreNew+0x4c>
        mem = 1;
 8006802:	2301      	movs	r3, #1
 8006804:	61bb      	str	r3, [r7, #24]
 8006806:	e00c      	b.n	8006822 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d108      	bne.n	8006822 <osSemaphoreNew+0x66>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d104      	bne.n	8006822 <osSemaphoreNew+0x66>
          mem = 0;
 8006818:	2300      	movs	r3, #0
 800681a:	61bb      	str	r3, [r7, #24]
 800681c:	e001      	b.n	8006822 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800681e:	2300      	movs	r3, #0
 8006820:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006828:	d04c      	beq.n	80068c4 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d128      	bne.n	8006882 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8006830:	69bb      	ldr	r3, [r7, #24]
 8006832:	2b01      	cmp	r3, #1
 8006834:	d10a      	bne.n	800684c <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	2203      	movs	r2, #3
 800683c:	9200      	str	r2, [sp, #0]
 800683e:	2200      	movs	r2, #0
 8006840:	2100      	movs	r1, #0
 8006842:	2001      	movs	r0, #1
 8006844:	f000 fe88 	bl	8007558 <xQueueGenericCreateStatic>
 8006848:	61f8      	str	r0, [r7, #28]
 800684a:	e005      	b.n	8006858 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800684c:	2203      	movs	r2, #3
 800684e:	2100      	movs	r1, #0
 8006850:	2001      	movs	r0, #1
 8006852:	f000 fef9 	bl	8007648 <xQueueGenericCreate>
 8006856:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006858:	69fb      	ldr	r3, [r7, #28]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d022      	beq.n	80068a4 <osSemaphoreNew+0xe8>
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d01f      	beq.n	80068a4 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006864:	2300      	movs	r3, #0
 8006866:	2200      	movs	r2, #0
 8006868:	2100      	movs	r1, #0
 800686a:	69f8      	ldr	r0, [r7, #28]
 800686c:	f000 ffb4 	bl	80077d8 <xQueueGenericSend>
 8006870:	4603      	mov	r3, r0
 8006872:	2b01      	cmp	r3, #1
 8006874:	d016      	beq.n	80068a4 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8006876:	69f8      	ldr	r0, [r7, #28]
 8006878:	f001 fc40 	bl	80080fc <vQueueDelete>
            hSemaphore = NULL;
 800687c:	2300      	movs	r3, #0
 800687e:	61fb      	str	r3, [r7, #28]
 8006880:	e010      	b.n	80068a4 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	2b01      	cmp	r3, #1
 8006886:	d108      	bne.n	800689a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	461a      	mov	r2, r3
 800688e:	68b9      	ldr	r1, [r7, #8]
 8006890:	68f8      	ldr	r0, [r7, #12]
 8006892:	f000 ff36 	bl	8007702 <xQueueCreateCountingSemaphoreStatic>
 8006896:	61f8      	str	r0, [r7, #28]
 8006898:	e004      	b.n	80068a4 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800689a:	68b9      	ldr	r1, [r7, #8]
 800689c:	68f8      	ldr	r0, [r7, #12]
 800689e:	f000 ff67 	bl	8007770 <xQueueCreateCountingSemaphore>
 80068a2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80068a4:	69fb      	ldr	r3, [r7, #28]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d00c      	beq.n	80068c4 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d003      	beq.n	80068b8 <osSemaphoreNew+0xfc>
          name = attr->name;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	617b      	str	r3, [r7, #20]
 80068b6:	e001      	b.n	80068bc <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80068b8:	2300      	movs	r3, #0
 80068ba:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80068bc:	6979      	ldr	r1, [r7, #20]
 80068be:	69f8      	ldr	r0, [r7, #28]
 80068c0:	f001 fd68 	bl	8008394 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80068c4:	69fb      	ldr	r3, [r7, #28]
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3720      	adds	r7, #32
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
	...

080068d0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b086      	sub	sp, #24
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80068de:	2300      	movs	r3, #0
 80068e0:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d103      	bne.n	80068f0 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80068e8:	f06f 0303 	mvn.w	r3, #3
 80068ec:	617b      	str	r3, [r7, #20]
 80068ee:	e039      	b.n	8006964 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068f0:	f3ef 8305 	mrs	r3, IPSR
 80068f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80068f6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d022      	beq.n	8006942 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d003      	beq.n	800690a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8006902:	f06f 0303 	mvn.w	r3, #3
 8006906:	617b      	str	r3, [r7, #20]
 8006908:	e02c      	b.n	8006964 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800690a:	2300      	movs	r3, #0
 800690c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800690e:	f107 0308 	add.w	r3, r7, #8
 8006912:	461a      	mov	r2, r3
 8006914:	2100      	movs	r1, #0
 8006916:	6938      	ldr	r0, [r7, #16]
 8006918:	f001 fb70 	bl	8007ffc <xQueueReceiveFromISR>
 800691c:	4603      	mov	r3, r0
 800691e:	2b01      	cmp	r3, #1
 8006920:	d003      	beq.n	800692a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8006922:	f06f 0302 	mvn.w	r3, #2
 8006926:	617b      	str	r3, [r7, #20]
 8006928:	e01c      	b.n	8006964 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d019      	beq.n	8006964 <osSemaphoreAcquire+0x94>
 8006930:	4b0f      	ldr	r3, [pc, #60]	; (8006970 <osSemaphoreAcquire+0xa0>)
 8006932:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006936:	601a      	str	r2, [r3, #0]
 8006938:	f3bf 8f4f 	dsb	sy
 800693c:	f3bf 8f6f 	isb	sy
 8006940:	e010      	b.n	8006964 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8006942:	6839      	ldr	r1, [r7, #0]
 8006944:	6938      	ldr	r0, [r7, #16]
 8006946:	f001 fa4d 	bl	8007de4 <xQueueSemaphoreTake>
 800694a:	4603      	mov	r3, r0
 800694c:	2b01      	cmp	r3, #1
 800694e:	d009      	beq.n	8006964 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d003      	beq.n	800695e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8006956:	f06f 0301 	mvn.w	r3, #1
 800695a:	617b      	str	r3, [r7, #20]
 800695c:	e002      	b.n	8006964 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800695e:	f06f 0302 	mvn.w	r3, #2
 8006962:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8006964:	697b      	ldr	r3, [r7, #20]
}
 8006966:	4618      	mov	r0, r3
 8006968:	3718      	adds	r7, #24
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}
 800696e:	bf00      	nop
 8006970:	e000ed04 	.word	0xe000ed04

08006974 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8006974:	b580      	push	{r7, lr}
 8006976:	b086      	sub	sp, #24
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006980:	2300      	movs	r3, #0
 8006982:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d103      	bne.n	8006992 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800698a:	f06f 0303 	mvn.w	r3, #3
 800698e:	617b      	str	r3, [r7, #20]
 8006990:	e02c      	b.n	80069ec <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006992:	f3ef 8305 	mrs	r3, IPSR
 8006996:	60fb      	str	r3, [r7, #12]
  return(result);
 8006998:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800699a:	2b00      	cmp	r3, #0
 800699c:	d01a      	beq.n	80069d4 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800699e:	2300      	movs	r3, #0
 80069a0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80069a2:	f107 0308 	add.w	r3, r7, #8
 80069a6:	4619      	mov	r1, r3
 80069a8:	6938      	ldr	r0, [r7, #16]
 80069aa:	f001 f8ae 	bl	8007b0a <xQueueGiveFromISR>
 80069ae:	4603      	mov	r3, r0
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d003      	beq.n	80069bc <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80069b4:	f06f 0302 	mvn.w	r3, #2
 80069b8:	617b      	str	r3, [r7, #20]
 80069ba:	e017      	b.n	80069ec <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d014      	beq.n	80069ec <osSemaphoreRelease+0x78>
 80069c2:	4b0d      	ldr	r3, [pc, #52]	; (80069f8 <osSemaphoreRelease+0x84>)
 80069c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069c8:	601a      	str	r2, [r3, #0]
 80069ca:	f3bf 8f4f 	dsb	sy
 80069ce:	f3bf 8f6f 	isb	sy
 80069d2:	e00b      	b.n	80069ec <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80069d4:	2300      	movs	r3, #0
 80069d6:	2200      	movs	r2, #0
 80069d8:	2100      	movs	r1, #0
 80069da:	6938      	ldr	r0, [r7, #16]
 80069dc:	f000 fefc 	bl	80077d8 <xQueueGenericSend>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d002      	beq.n	80069ec <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80069e6:	f06f 0302 	mvn.w	r3, #2
 80069ea:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80069ec:	697b      	ldr	r3, [r7, #20]
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3718      	adds	r7, #24
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd80      	pop	{r7, pc}
 80069f6:	bf00      	nop
 80069f8:	e000ed04 	.word	0xe000ed04

080069fc <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b086      	sub	sp, #24
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a08:	f3ef 8305 	mrs	r3, IPSR
 8006a0c:	60fb      	str	r3, [r7, #12]
  return(result);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d003      	beq.n	8006a1c <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8006a14:	f06f 0305 	mvn.w	r3, #5
 8006a18:	617b      	str	r3, [r7, #20]
 8006a1a:	e00e      	b.n	8006a3a <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d103      	bne.n	8006a2a <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 8006a22:	f06f 0303 	mvn.w	r3, #3
 8006a26:	617b      	str	r3, [r7, #20]
 8006a28:	e007      	b.n	8006a3a <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8006a2a:	6938      	ldr	r0, [r7, #16]
 8006a2c:	f001 fcdc 	bl	80083e8 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8006a30:	2300      	movs	r3, #0
 8006a32:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8006a34:	6938      	ldr	r0, [r7, #16]
 8006a36:	f001 fb61 	bl	80080fc <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8006a3a:	697b      	ldr	r3, [r7, #20]
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3718      	adds	r7, #24
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006a44:	b480      	push	{r7}
 8006a46:	b085      	sub	sp, #20
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	60f8      	str	r0, [r7, #12]
 8006a4c:	60b9      	str	r1, [r7, #8]
 8006a4e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	4a07      	ldr	r2, [pc, #28]	; (8006a70 <vApplicationGetIdleTaskMemory+0x2c>)
 8006a54:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	4a06      	ldr	r2, [pc, #24]	; (8006a74 <vApplicationGetIdleTaskMemory+0x30>)
 8006a5a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2280      	movs	r2, #128	; 0x80
 8006a60:	601a      	str	r2, [r3, #0]
}
 8006a62:	bf00      	nop
 8006a64:	3714      	adds	r7, #20
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr
 8006a6e:	bf00      	nop
 8006a70:	200002cc 	.word	0x200002cc
 8006a74:	20000328 	.word	0x20000328

08006a78 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006a78:	b480      	push	{r7}
 8006a7a:	b085      	sub	sp, #20
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	4a07      	ldr	r2, [pc, #28]	; (8006aa4 <vApplicationGetTimerTaskMemory+0x2c>)
 8006a88:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	4a06      	ldr	r2, [pc, #24]	; (8006aa8 <vApplicationGetTimerTaskMemory+0x30>)
 8006a8e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006a96:	601a      	str	r2, [r3, #0]
}
 8006a98:	bf00      	nop
 8006a9a:	3714      	adds	r7, #20
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr
 8006aa4:	20000528 	.word	0x20000528
 8006aa8:	20000584 	.word	0x20000584

08006aac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b08a      	sub	sp, #40	; 0x28
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006ab8:	f001 ff30 	bl	800891c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006abc:	4b5b      	ldr	r3, [pc, #364]	; (8006c2c <pvPortMalloc+0x180>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d101      	bne.n	8006ac8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006ac4:	f000 f920 	bl	8006d08 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006ac8:	4b59      	ldr	r3, [pc, #356]	; (8006c30 <pvPortMalloc+0x184>)
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	4013      	ands	r3, r2
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	f040 8093 	bne.w	8006bfc <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d01d      	beq.n	8006b18 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006adc:	2208      	movs	r2, #8
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4413      	add	r3, r2
 8006ae2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f003 0307 	and.w	r3, r3, #7
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d014      	beq.n	8006b18 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f023 0307 	bic.w	r3, r3, #7
 8006af4:	3308      	adds	r3, #8
 8006af6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f003 0307 	and.w	r3, r3, #7
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d00a      	beq.n	8006b18 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b06:	f383 8811 	msr	BASEPRI, r3
 8006b0a:	f3bf 8f6f 	isb	sy
 8006b0e:	f3bf 8f4f 	dsb	sy
 8006b12:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006b14:	bf00      	nop
 8006b16:	e7fe      	b.n	8006b16 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d06e      	beq.n	8006bfc <pvPortMalloc+0x150>
 8006b1e:	4b45      	ldr	r3, [pc, #276]	; (8006c34 <pvPortMalloc+0x188>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	687a      	ldr	r2, [r7, #4]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d869      	bhi.n	8006bfc <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006b28:	4b43      	ldr	r3, [pc, #268]	; (8006c38 <pvPortMalloc+0x18c>)
 8006b2a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006b2c:	4b42      	ldr	r3, [pc, #264]	; (8006c38 <pvPortMalloc+0x18c>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b32:	e004      	b.n	8006b3e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b36:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d903      	bls.n	8006b50 <pvPortMalloc+0xa4>
 8006b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1f1      	bne.n	8006b34 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006b50:	4b36      	ldr	r3, [pc, #216]	; (8006c2c <pvPortMalloc+0x180>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d050      	beq.n	8006bfc <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006b5a:	6a3b      	ldr	r3, [r7, #32]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	2208      	movs	r2, #8
 8006b60:	4413      	add	r3, r2
 8006b62:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b66:	681a      	ldr	r2, [r3, #0]
 8006b68:	6a3b      	ldr	r3, [r7, #32]
 8006b6a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b6e:	685a      	ldr	r2, [r3, #4]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	1ad2      	subs	r2, r2, r3
 8006b74:	2308      	movs	r3, #8
 8006b76:	005b      	lsls	r3, r3, #1
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d91f      	bls.n	8006bbc <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006b7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4413      	add	r3, r2
 8006b82:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b84:	69bb      	ldr	r3, [r7, #24]
 8006b86:	f003 0307 	and.w	r3, r3, #7
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d00a      	beq.n	8006ba4 <pvPortMalloc+0xf8>
	__asm volatile
 8006b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b92:	f383 8811 	msr	BASEPRI, r3
 8006b96:	f3bf 8f6f 	isb	sy
 8006b9a:	f3bf 8f4f 	dsb	sy
 8006b9e:	613b      	str	r3, [r7, #16]
}
 8006ba0:	bf00      	nop
 8006ba2:	e7fe      	b.n	8006ba2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba6:	685a      	ldr	r2, [r3, #4]
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	1ad2      	subs	r2, r2, r3
 8006bac:	69bb      	ldr	r3, [r7, #24]
 8006bae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006bb6:	69b8      	ldr	r0, [r7, #24]
 8006bb8:	f000 f908 	bl	8006dcc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006bbc:	4b1d      	ldr	r3, [pc, #116]	; (8006c34 <pvPortMalloc+0x188>)
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	1ad3      	subs	r3, r2, r3
 8006bc6:	4a1b      	ldr	r2, [pc, #108]	; (8006c34 <pvPortMalloc+0x188>)
 8006bc8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006bca:	4b1a      	ldr	r3, [pc, #104]	; (8006c34 <pvPortMalloc+0x188>)
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	4b1b      	ldr	r3, [pc, #108]	; (8006c3c <pvPortMalloc+0x190>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d203      	bcs.n	8006bde <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006bd6:	4b17      	ldr	r3, [pc, #92]	; (8006c34 <pvPortMalloc+0x188>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a18      	ldr	r2, [pc, #96]	; (8006c3c <pvPortMalloc+0x190>)
 8006bdc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be0:	685a      	ldr	r2, [r3, #4]
 8006be2:	4b13      	ldr	r3, [pc, #76]	; (8006c30 <pvPortMalloc+0x184>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	431a      	orrs	r2, r3
 8006be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bee:	2200      	movs	r2, #0
 8006bf0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006bf2:	4b13      	ldr	r3, [pc, #76]	; (8006c40 <pvPortMalloc+0x194>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	4a11      	ldr	r2, [pc, #68]	; (8006c40 <pvPortMalloc+0x194>)
 8006bfa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006bfc:	f001 fe9c 	bl	8008938 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c00:	69fb      	ldr	r3, [r7, #28]
 8006c02:	f003 0307 	and.w	r3, r3, #7
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d00a      	beq.n	8006c20 <pvPortMalloc+0x174>
	__asm volatile
 8006c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c0e:	f383 8811 	msr	BASEPRI, r3
 8006c12:	f3bf 8f6f 	isb	sy
 8006c16:	f3bf 8f4f 	dsb	sy
 8006c1a:	60fb      	str	r3, [r7, #12]
}
 8006c1c:	bf00      	nop
 8006c1e:	e7fe      	b.n	8006c1e <pvPortMalloc+0x172>
	return pvReturn;
 8006c20:	69fb      	ldr	r3, [r7, #28]
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3728      	adds	r7, #40	; 0x28
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
 8006c2a:	bf00      	nop
 8006c2c:	2000458c 	.word	0x2000458c
 8006c30:	200045a0 	.word	0x200045a0
 8006c34:	20004590 	.word	0x20004590
 8006c38:	20004584 	.word	0x20004584
 8006c3c:	20004594 	.word	0x20004594
 8006c40:	20004598 	.word	0x20004598

08006c44 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b086      	sub	sp, #24
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d04d      	beq.n	8006cf2 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006c56:	2308      	movs	r3, #8
 8006c58:	425b      	negs	r3, r3
 8006c5a:	697a      	ldr	r2, [r7, #20]
 8006c5c:	4413      	add	r3, r2
 8006c5e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	685a      	ldr	r2, [r3, #4]
 8006c68:	4b24      	ldr	r3, [pc, #144]	; (8006cfc <vPortFree+0xb8>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4013      	ands	r3, r2
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d10a      	bne.n	8006c88 <vPortFree+0x44>
	__asm volatile
 8006c72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c76:	f383 8811 	msr	BASEPRI, r3
 8006c7a:	f3bf 8f6f 	isb	sy
 8006c7e:	f3bf 8f4f 	dsb	sy
 8006c82:	60fb      	str	r3, [r7, #12]
}
 8006c84:	bf00      	nop
 8006c86:	e7fe      	b.n	8006c86 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d00a      	beq.n	8006ca6 <vPortFree+0x62>
	__asm volatile
 8006c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c94:	f383 8811 	msr	BASEPRI, r3
 8006c98:	f3bf 8f6f 	isb	sy
 8006c9c:	f3bf 8f4f 	dsb	sy
 8006ca0:	60bb      	str	r3, [r7, #8]
}
 8006ca2:	bf00      	nop
 8006ca4:	e7fe      	b.n	8006ca4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	685a      	ldr	r2, [r3, #4]
 8006caa:	4b14      	ldr	r3, [pc, #80]	; (8006cfc <vPortFree+0xb8>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4013      	ands	r3, r2
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d01e      	beq.n	8006cf2 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d11a      	bne.n	8006cf2 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	685a      	ldr	r2, [r3, #4]
 8006cc0:	4b0e      	ldr	r3, [pc, #56]	; (8006cfc <vPortFree+0xb8>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	43db      	mvns	r3, r3
 8006cc6:	401a      	ands	r2, r3
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ccc:	f001 fe26 	bl	800891c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	685a      	ldr	r2, [r3, #4]
 8006cd4:	4b0a      	ldr	r3, [pc, #40]	; (8006d00 <vPortFree+0xbc>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4413      	add	r3, r2
 8006cda:	4a09      	ldr	r2, [pc, #36]	; (8006d00 <vPortFree+0xbc>)
 8006cdc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006cde:	6938      	ldr	r0, [r7, #16]
 8006ce0:	f000 f874 	bl	8006dcc <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006ce4:	4b07      	ldr	r3, [pc, #28]	; (8006d04 <vPortFree+0xc0>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	3301      	adds	r3, #1
 8006cea:	4a06      	ldr	r2, [pc, #24]	; (8006d04 <vPortFree+0xc0>)
 8006cec:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006cee:	f001 fe23 	bl	8008938 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006cf2:	bf00      	nop
 8006cf4:	3718      	adds	r7, #24
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}
 8006cfa:	bf00      	nop
 8006cfc:	200045a0 	.word	0x200045a0
 8006d00:	20004590 	.word	0x20004590
 8006d04:	2000459c 	.word	0x2000459c

08006d08 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b085      	sub	sp, #20
 8006d0c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006d0e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006d12:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006d14:	4b27      	ldr	r3, [pc, #156]	; (8006db4 <prvHeapInit+0xac>)
 8006d16:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f003 0307 	and.w	r3, r3, #7
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d00c      	beq.n	8006d3c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	3307      	adds	r3, #7
 8006d26:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f023 0307 	bic.w	r3, r3, #7
 8006d2e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006d30:	68ba      	ldr	r2, [r7, #8]
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	1ad3      	subs	r3, r2, r3
 8006d36:	4a1f      	ldr	r2, [pc, #124]	; (8006db4 <prvHeapInit+0xac>)
 8006d38:	4413      	add	r3, r2
 8006d3a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006d40:	4a1d      	ldr	r2, [pc, #116]	; (8006db8 <prvHeapInit+0xb0>)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006d46:	4b1c      	ldr	r3, [pc, #112]	; (8006db8 <prvHeapInit+0xb0>)
 8006d48:	2200      	movs	r2, #0
 8006d4a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	68ba      	ldr	r2, [r7, #8]
 8006d50:	4413      	add	r3, r2
 8006d52:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006d54:	2208      	movs	r2, #8
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	1a9b      	subs	r3, r3, r2
 8006d5a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f023 0307 	bic.w	r3, r3, #7
 8006d62:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	4a15      	ldr	r2, [pc, #84]	; (8006dbc <prvHeapInit+0xb4>)
 8006d68:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006d6a:	4b14      	ldr	r3, [pc, #80]	; (8006dbc <prvHeapInit+0xb4>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006d72:	4b12      	ldr	r3, [pc, #72]	; (8006dbc <prvHeapInit+0xb4>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	2200      	movs	r2, #0
 8006d78:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	68fa      	ldr	r2, [r7, #12]
 8006d82:	1ad2      	subs	r2, r2, r3
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006d88:	4b0c      	ldr	r3, [pc, #48]	; (8006dbc <prvHeapInit+0xb4>)
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	4a0a      	ldr	r2, [pc, #40]	; (8006dc0 <prvHeapInit+0xb8>)
 8006d96:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	4a09      	ldr	r2, [pc, #36]	; (8006dc4 <prvHeapInit+0xbc>)
 8006d9e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006da0:	4b09      	ldr	r3, [pc, #36]	; (8006dc8 <prvHeapInit+0xc0>)
 8006da2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006da6:	601a      	str	r2, [r3, #0]
}
 8006da8:	bf00      	nop
 8006daa:	3714      	adds	r7, #20
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr
 8006db4:	20000984 	.word	0x20000984
 8006db8:	20004584 	.word	0x20004584
 8006dbc:	2000458c 	.word	0x2000458c
 8006dc0:	20004594 	.word	0x20004594
 8006dc4:	20004590 	.word	0x20004590
 8006dc8:	200045a0 	.word	0x200045a0

08006dcc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b085      	sub	sp, #20
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006dd4:	4b28      	ldr	r3, [pc, #160]	; (8006e78 <prvInsertBlockIntoFreeList+0xac>)
 8006dd6:	60fb      	str	r3, [r7, #12]
 8006dd8:	e002      	b.n	8006de0 <prvInsertBlockIntoFreeList+0x14>
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	60fb      	str	r3, [r7, #12]
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	687a      	ldr	r2, [r7, #4]
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d8f7      	bhi.n	8006dda <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	68ba      	ldr	r2, [r7, #8]
 8006df4:	4413      	add	r3, r2
 8006df6:	687a      	ldr	r2, [r7, #4]
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	d108      	bne.n	8006e0e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	685a      	ldr	r2, [r3, #4]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	441a      	add	r2, r3
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	685b      	ldr	r3, [r3, #4]
 8006e16:	68ba      	ldr	r2, [r7, #8]
 8006e18:	441a      	add	r2, r3
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d118      	bne.n	8006e54 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681a      	ldr	r2, [r3, #0]
 8006e26:	4b15      	ldr	r3, [pc, #84]	; (8006e7c <prvInsertBlockIntoFreeList+0xb0>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d00d      	beq.n	8006e4a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	685a      	ldr	r2, [r3, #4]
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	441a      	add	r2, r3
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	601a      	str	r2, [r3, #0]
 8006e48:	e008      	b.n	8006e5c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006e4a:	4b0c      	ldr	r3, [pc, #48]	; (8006e7c <prvInsertBlockIntoFreeList+0xb0>)
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	601a      	str	r2, [r3, #0]
 8006e52:	e003      	b.n	8006e5c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006e5c:	68fa      	ldr	r2, [r7, #12]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d002      	beq.n	8006e6a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e6a:	bf00      	nop
 8006e6c:	3714      	adds	r7, #20
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e74:	4770      	bx	lr
 8006e76:	bf00      	nop
 8006e78:	20004584 	.word	0x20004584
 8006e7c:	2000458c 	.word	0x2000458c

08006e80 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006e80:	b480      	push	{r7}
 8006e82:	b083      	sub	sp, #12
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f103 0208 	add.w	r2, r3, #8
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006e98:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f103 0208 	add.w	r2, r3, #8
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f103 0208 	add.w	r2, r3, #8
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006eb4:	bf00      	nop
 8006eb6:	370c      	adds	r7, #12
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr

08006ec0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b083      	sub	sp, #12
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006ece:	bf00      	nop
 8006ed0:	370c      	adds	r7, #12
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr

08006eda <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006eda:	b480      	push	{r7}
 8006edc:	b085      	sub	sp, #20
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	6078      	str	r0, [r7, #4]
 8006ee2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	68fa      	ldr	r2, [r7, #12]
 8006eee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	689a      	ldr	r2, [r3, #8]
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	683a      	ldr	r2, [r7, #0]
 8006efe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	683a      	ldr	r2, [r7, #0]
 8006f04:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	1c5a      	adds	r2, r3, #1
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	601a      	str	r2, [r3, #0]
}
 8006f16:	bf00      	nop
 8006f18:	3714      	adds	r7, #20
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr

08006f22 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006f22:	b480      	push	{r7}
 8006f24:	b085      	sub	sp, #20
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	6078      	str	r0, [r7, #4]
 8006f2a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f38:	d103      	bne.n	8006f42 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	691b      	ldr	r3, [r3, #16]
 8006f3e:	60fb      	str	r3, [r7, #12]
 8006f40:	e00c      	b.n	8006f5c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	3308      	adds	r3, #8
 8006f46:	60fb      	str	r3, [r7, #12]
 8006f48:	e002      	b.n	8006f50 <vListInsert+0x2e>
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	685b      	ldr	r3, [r3, #4]
 8006f4e:	60fb      	str	r3, [r7, #12]
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	68ba      	ldr	r2, [r7, #8]
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d2f6      	bcs.n	8006f4a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	685a      	ldr	r2, [r3, #4]
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	683a      	ldr	r2, [r7, #0]
 8006f6a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	68fa      	ldr	r2, [r7, #12]
 8006f70:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	683a      	ldr	r2, [r7, #0]
 8006f76:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	687a      	ldr	r2, [r7, #4]
 8006f7c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	1c5a      	adds	r2, r3, #1
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	601a      	str	r2, [r3, #0]
}
 8006f88:	bf00      	nop
 8006f8a:	3714      	adds	r7, #20
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr

08006f94 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006f94:	b480      	push	{r7}
 8006f96:	b085      	sub	sp, #20
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	691b      	ldr	r3, [r3, #16]
 8006fa0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	687a      	ldr	r2, [r7, #4]
 8006fa8:	6892      	ldr	r2, [r2, #8]
 8006faa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	687a      	ldr	r2, [r7, #4]
 8006fb2:	6852      	ldr	r2, [r2, #4]
 8006fb4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d103      	bne.n	8006fc8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	689a      	ldr	r2, [r3, #8]
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	1e5a      	subs	r2, r3, #1
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3714      	adds	r7, #20
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe6:	4770      	bx	lr

08006fe8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b085      	sub	sp, #20
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	60f8      	str	r0, [r7, #12]
 8006ff0:	60b9      	str	r1, [r7, #8]
 8006ff2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	3b04      	subs	r3, #4
 8006ff8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007000:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	3b04      	subs	r3, #4
 8007006:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	f023 0201 	bic.w	r2, r3, #1
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	3b04      	subs	r3, #4
 8007016:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007018:	4a0c      	ldr	r2, [pc, #48]	; (800704c <pxPortInitialiseStack+0x64>)
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	3b14      	subs	r3, #20
 8007022:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	3b04      	subs	r3, #4
 800702e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	f06f 0202 	mvn.w	r2, #2
 8007036:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	3b20      	subs	r3, #32
 800703c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800703e:	68fb      	ldr	r3, [r7, #12]
}
 8007040:	4618      	mov	r0, r3
 8007042:	3714      	adds	r7, #20
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr
 800704c:	08007051 	.word	0x08007051

08007050 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007050:	b480      	push	{r7}
 8007052:	b085      	sub	sp, #20
 8007054:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007056:	2300      	movs	r3, #0
 8007058:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800705a:	4b12      	ldr	r3, [pc, #72]	; (80070a4 <prvTaskExitError+0x54>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007062:	d00a      	beq.n	800707a <prvTaskExitError+0x2a>
	__asm volatile
 8007064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007068:	f383 8811 	msr	BASEPRI, r3
 800706c:	f3bf 8f6f 	isb	sy
 8007070:	f3bf 8f4f 	dsb	sy
 8007074:	60fb      	str	r3, [r7, #12]
}
 8007076:	bf00      	nop
 8007078:	e7fe      	b.n	8007078 <prvTaskExitError+0x28>
	__asm volatile
 800707a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800707e:	f383 8811 	msr	BASEPRI, r3
 8007082:	f3bf 8f6f 	isb	sy
 8007086:	f3bf 8f4f 	dsb	sy
 800708a:	60bb      	str	r3, [r7, #8]
}
 800708c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800708e:	bf00      	nop
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d0fc      	beq.n	8007090 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007096:	bf00      	nop
 8007098:	bf00      	nop
 800709a:	3714      	adds	r7, #20
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr
 80070a4:	20000020 	.word	0x20000020
	...

080070b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80070b0:	4b07      	ldr	r3, [pc, #28]	; (80070d0 <pxCurrentTCBConst2>)
 80070b2:	6819      	ldr	r1, [r3, #0]
 80070b4:	6808      	ldr	r0, [r1, #0]
 80070b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ba:	f380 8809 	msr	PSP, r0
 80070be:	f3bf 8f6f 	isb	sy
 80070c2:	f04f 0000 	mov.w	r0, #0
 80070c6:	f380 8811 	msr	BASEPRI, r0
 80070ca:	4770      	bx	lr
 80070cc:	f3af 8000 	nop.w

080070d0 <pxCurrentTCBConst2>:
 80070d0:	200045ec 	.word	0x200045ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80070d4:	bf00      	nop
 80070d6:	bf00      	nop

080070d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80070d8:	4808      	ldr	r0, [pc, #32]	; (80070fc <prvPortStartFirstTask+0x24>)
 80070da:	6800      	ldr	r0, [r0, #0]
 80070dc:	6800      	ldr	r0, [r0, #0]
 80070de:	f380 8808 	msr	MSP, r0
 80070e2:	f04f 0000 	mov.w	r0, #0
 80070e6:	f380 8814 	msr	CONTROL, r0
 80070ea:	b662      	cpsie	i
 80070ec:	b661      	cpsie	f
 80070ee:	f3bf 8f4f 	dsb	sy
 80070f2:	f3bf 8f6f 	isb	sy
 80070f6:	df00      	svc	0
 80070f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80070fa:	bf00      	nop
 80070fc:	e000ed08 	.word	0xe000ed08

08007100 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b086      	sub	sp, #24
 8007104:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007106:	4b46      	ldr	r3, [pc, #280]	; (8007220 <xPortStartScheduler+0x120>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4a46      	ldr	r2, [pc, #280]	; (8007224 <xPortStartScheduler+0x124>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d10a      	bne.n	8007126 <xPortStartScheduler+0x26>
	__asm volatile
 8007110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007114:	f383 8811 	msr	BASEPRI, r3
 8007118:	f3bf 8f6f 	isb	sy
 800711c:	f3bf 8f4f 	dsb	sy
 8007120:	613b      	str	r3, [r7, #16]
}
 8007122:	bf00      	nop
 8007124:	e7fe      	b.n	8007124 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007126:	4b3e      	ldr	r3, [pc, #248]	; (8007220 <xPortStartScheduler+0x120>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a3f      	ldr	r2, [pc, #252]	; (8007228 <xPortStartScheduler+0x128>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d10a      	bne.n	8007146 <xPortStartScheduler+0x46>
	__asm volatile
 8007130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007134:	f383 8811 	msr	BASEPRI, r3
 8007138:	f3bf 8f6f 	isb	sy
 800713c:	f3bf 8f4f 	dsb	sy
 8007140:	60fb      	str	r3, [r7, #12]
}
 8007142:	bf00      	nop
 8007144:	e7fe      	b.n	8007144 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007146:	4b39      	ldr	r3, [pc, #228]	; (800722c <xPortStartScheduler+0x12c>)
 8007148:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	781b      	ldrb	r3, [r3, #0]
 800714e:	b2db      	uxtb	r3, r3
 8007150:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	22ff      	movs	r2, #255	; 0xff
 8007156:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	781b      	ldrb	r3, [r3, #0]
 800715c:	b2db      	uxtb	r3, r3
 800715e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007160:	78fb      	ldrb	r3, [r7, #3]
 8007162:	b2db      	uxtb	r3, r3
 8007164:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007168:	b2da      	uxtb	r2, r3
 800716a:	4b31      	ldr	r3, [pc, #196]	; (8007230 <xPortStartScheduler+0x130>)
 800716c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800716e:	4b31      	ldr	r3, [pc, #196]	; (8007234 <xPortStartScheduler+0x134>)
 8007170:	2207      	movs	r2, #7
 8007172:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007174:	e009      	b.n	800718a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007176:	4b2f      	ldr	r3, [pc, #188]	; (8007234 <xPortStartScheduler+0x134>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	3b01      	subs	r3, #1
 800717c:	4a2d      	ldr	r2, [pc, #180]	; (8007234 <xPortStartScheduler+0x134>)
 800717e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007180:	78fb      	ldrb	r3, [r7, #3]
 8007182:	b2db      	uxtb	r3, r3
 8007184:	005b      	lsls	r3, r3, #1
 8007186:	b2db      	uxtb	r3, r3
 8007188:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800718a:	78fb      	ldrb	r3, [r7, #3]
 800718c:	b2db      	uxtb	r3, r3
 800718e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007192:	2b80      	cmp	r3, #128	; 0x80
 8007194:	d0ef      	beq.n	8007176 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007196:	4b27      	ldr	r3, [pc, #156]	; (8007234 <xPortStartScheduler+0x134>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f1c3 0307 	rsb	r3, r3, #7
 800719e:	2b04      	cmp	r3, #4
 80071a0:	d00a      	beq.n	80071b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80071a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071a6:	f383 8811 	msr	BASEPRI, r3
 80071aa:	f3bf 8f6f 	isb	sy
 80071ae:	f3bf 8f4f 	dsb	sy
 80071b2:	60bb      	str	r3, [r7, #8]
}
 80071b4:	bf00      	nop
 80071b6:	e7fe      	b.n	80071b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80071b8:	4b1e      	ldr	r3, [pc, #120]	; (8007234 <xPortStartScheduler+0x134>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	021b      	lsls	r3, r3, #8
 80071be:	4a1d      	ldr	r2, [pc, #116]	; (8007234 <xPortStartScheduler+0x134>)
 80071c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80071c2:	4b1c      	ldr	r3, [pc, #112]	; (8007234 <xPortStartScheduler+0x134>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80071ca:	4a1a      	ldr	r2, [pc, #104]	; (8007234 <xPortStartScheduler+0x134>)
 80071cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	b2da      	uxtb	r2, r3
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80071d6:	4b18      	ldr	r3, [pc, #96]	; (8007238 <xPortStartScheduler+0x138>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a17      	ldr	r2, [pc, #92]	; (8007238 <xPortStartScheduler+0x138>)
 80071dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80071e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80071e2:	4b15      	ldr	r3, [pc, #84]	; (8007238 <xPortStartScheduler+0x138>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a14      	ldr	r2, [pc, #80]	; (8007238 <xPortStartScheduler+0x138>)
 80071e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80071ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80071ee:	f000 f8dd 	bl	80073ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80071f2:	4b12      	ldr	r3, [pc, #72]	; (800723c <xPortStartScheduler+0x13c>)
 80071f4:	2200      	movs	r2, #0
 80071f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80071f8:	f000 f8fc 	bl	80073f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80071fc:	4b10      	ldr	r3, [pc, #64]	; (8007240 <xPortStartScheduler+0x140>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a0f      	ldr	r2, [pc, #60]	; (8007240 <xPortStartScheduler+0x140>)
 8007202:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007206:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007208:	f7ff ff66 	bl	80070d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800720c:	f001 fcfc 	bl	8008c08 <vTaskSwitchContext>
	prvTaskExitError();
 8007210:	f7ff ff1e 	bl	8007050 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007214:	2300      	movs	r3, #0
}
 8007216:	4618      	mov	r0, r3
 8007218:	3718      	adds	r7, #24
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}
 800721e:	bf00      	nop
 8007220:	e000ed00 	.word	0xe000ed00
 8007224:	410fc271 	.word	0x410fc271
 8007228:	410fc270 	.word	0x410fc270
 800722c:	e000e400 	.word	0xe000e400
 8007230:	200045a4 	.word	0x200045a4
 8007234:	200045a8 	.word	0x200045a8
 8007238:	e000ed20 	.word	0xe000ed20
 800723c:	20000020 	.word	0x20000020
 8007240:	e000ef34 	.word	0xe000ef34

08007244 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
	__asm volatile
 800724a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800724e:	f383 8811 	msr	BASEPRI, r3
 8007252:	f3bf 8f6f 	isb	sy
 8007256:	f3bf 8f4f 	dsb	sy
 800725a:	607b      	str	r3, [r7, #4]
}
 800725c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800725e:	4b0f      	ldr	r3, [pc, #60]	; (800729c <vPortEnterCritical+0x58>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	3301      	adds	r3, #1
 8007264:	4a0d      	ldr	r2, [pc, #52]	; (800729c <vPortEnterCritical+0x58>)
 8007266:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007268:	4b0c      	ldr	r3, [pc, #48]	; (800729c <vPortEnterCritical+0x58>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	2b01      	cmp	r3, #1
 800726e:	d10f      	bne.n	8007290 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007270:	4b0b      	ldr	r3, [pc, #44]	; (80072a0 <vPortEnterCritical+0x5c>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	b2db      	uxtb	r3, r3
 8007276:	2b00      	cmp	r3, #0
 8007278:	d00a      	beq.n	8007290 <vPortEnterCritical+0x4c>
	__asm volatile
 800727a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800727e:	f383 8811 	msr	BASEPRI, r3
 8007282:	f3bf 8f6f 	isb	sy
 8007286:	f3bf 8f4f 	dsb	sy
 800728a:	603b      	str	r3, [r7, #0]
}
 800728c:	bf00      	nop
 800728e:	e7fe      	b.n	800728e <vPortEnterCritical+0x4a>
	}
}
 8007290:	bf00      	nop
 8007292:	370c      	adds	r7, #12
 8007294:	46bd      	mov	sp, r7
 8007296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729a:	4770      	bx	lr
 800729c:	20000020 	.word	0x20000020
 80072a0:	e000ed04 	.word	0xe000ed04

080072a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80072a4:	b480      	push	{r7}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80072aa:	4b12      	ldr	r3, [pc, #72]	; (80072f4 <vPortExitCritical+0x50>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d10a      	bne.n	80072c8 <vPortExitCritical+0x24>
	__asm volatile
 80072b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072b6:	f383 8811 	msr	BASEPRI, r3
 80072ba:	f3bf 8f6f 	isb	sy
 80072be:	f3bf 8f4f 	dsb	sy
 80072c2:	607b      	str	r3, [r7, #4]
}
 80072c4:	bf00      	nop
 80072c6:	e7fe      	b.n	80072c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80072c8:	4b0a      	ldr	r3, [pc, #40]	; (80072f4 <vPortExitCritical+0x50>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	3b01      	subs	r3, #1
 80072ce:	4a09      	ldr	r2, [pc, #36]	; (80072f4 <vPortExitCritical+0x50>)
 80072d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80072d2:	4b08      	ldr	r3, [pc, #32]	; (80072f4 <vPortExitCritical+0x50>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d105      	bne.n	80072e6 <vPortExitCritical+0x42>
 80072da:	2300      	movs	r3, #0
 80072dc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80072e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80072e6:	bf00      	nop
 80072e8:	370c      	adds	r7, #12
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr
 80072f2:	bf00      	nop
 80072f4:	20000020 	.word	0x20000020
	...

08007300 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007300:	f3ef 8009 	mrs	r0, PSP
 8007304:	f3bf 8f6f 	isb	sy
 8007308:	4b15      	ldr	r3, [pc, #84]	; (8007360 <pxCurrentTCBConst>)
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	f01e 0f10 	tst.w	lr, #16
 8007310:	bf08      	it	eq
 8007312:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007316:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800731a:	6010      	str	r0, [r2, #0]
 800731c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007320:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007324:	f380 8811 	msr	BASEPRI, r0
 8007328:	f3bf 8f4f 	dsb	sy
 800732c:	f3bf 8f6f 	isb	sy
 8007330:	f001 fc6a 	bl	8008c08 <vTaskSwitchContext>
 8007334:	f04f 0000 	mov.w	r0, #0
 8007338:	f380 8811 	msr	BASEPRI, r0
 800733c:	bc09      	pop	{r0, r3}
 800733e:	6819      	ldr	r1, [r3, #0]
 8007340:	6808      	ldr	r0, [r1, #0]
 8007342:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007346:	f01e 0f10 	tst.w	lr, #16
 800734a:	bf08      	it	eq
 800734c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007350:	f380 8809 	msr	PSP, r0
 8007354:	f3bf 8f6f 	isb	sy
 8007358:	4770      	bx	lr
 800735a:	bf00      	nop
 800735c:	f3af 8000 	nop.w

08007360 <pxCurrentTCBConst>:
 8007360:	200045ec 	.word	0x200045ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007364:	bf00      	nop
 8007366:	bf00      	nop

08007368 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b082      	sub	sp, #8
 800736c:	af00      	add	r7, sp, #0
	__asm volatile
 800736e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007372:	f383 8811 	msr	BASEPRI, r3
 8007376:	f3bf 8f6f 	isb	sy
 800737a:	f3bf 8f4f 	dsb	sy
 800737e:	607b      	str	r3, [r7, #4]
}
 8007380:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007382:	f001 fb87 	bl	8008a94 <xTaskIncrementTick>
 8007386:	4603      	mov	r3, r0
 8007388:	2b00      	cmp	r3, #0
 800738a:	d003      	beq.n	8007394 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800738c:	4b06      	ldr	r3, [pc, #24]	; (80073a8 <xPortSysTickHandler+0x40>)
 800738e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007392:	601a      	str	r2, [r3, #0]
 8007394:	2300      	movs	r3, #0
 8007396:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	f383 8811 	msr	BASEPRI, r3
}
 800739e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80073a0:	bf00      	nop
 80073a2:	3708      	adds	r7, #8
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}
 80073a8:	e000ed04 	.word	0xe000ed04

080073ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80073ac:	b480      	push	{r7}
 80073ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80073b0:	4b0b      	ldr	r3, [pc, #44]	; (80073e0 <vPortSetupTimerInterrupt+0x34>)
 80073b2:	2200      	movs	r2, #0
 80073b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80073b6:	4b0b      	ldr	r3, [pc, #44]	; (80073e4 <vPortSetupTimerInterrupt+0x38>)
 80073b8:	2200      	movs	r2, #0
 80073ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80073bc:	4b0a      	ldr	r3, [pc, #40]	; (80073e8 <vPortSetupTimerInterrupt+0x3c>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a0a      	ldr	r2, [pc, #40]	; (80073ec <vPortSetupTimerInterrupt+0x40>)
 80073c2:	fba2 2303 	umull	r2, r3, r2, r3
 80073c6:	099b      	lsrs	r3, r3, #6
 80073c8:	4a09      	ldr	r2, [pc, #36]	; (80073f0 <vPortSetupTimerInterrupt+0x44>)
 80073ca:	3b01      	subs	r3, #1
 80073cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80073ce:	4b04      	ldr	r3, [pc, #16]	; (80073e0 <vPortSetupTimerInterrupt+0x34>)
 80073d0:	2207      	movs	r2, #7
 80073d2:	601a      	str	r2, [r3, #0]
}
 80073d4:	bf00      	nop
 80073d6:	46bd      	mov	sp, r7
 80073d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073dc:	4770      	bx	lr
 80073de:	bf00      	nop
 80073e0:	e000e010 	.word	0xe000e010
 80073e4:	e000e018 	.word	0xe000e018
 80073e8:	20000000 	.word	0x20000000
 80073ec:	10624dd3 	.word	0x10624dd3
 80073f0:	e000e014 	.word	0xe000e014

080073f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80073f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007404 <vPortEnableVFP+0x10>
 80073f8:	6801      	ldr	r1, [r0, #0]
 80073fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80073fe:	6001      	str	r1, [r0, #0]
 8007400:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007402:	bf00      	nop
 8007404:	e000ed88 	.word	0xe000ed88

08007408 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007408:	b480      	push	{r7}
 800740a:	b085      	sub	sp, #20
 800740c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800740e:	f3ef 8305 	mrs	r3, IPSR
 8007412:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2b0f      	cmp	r3, #15
 8007418:	d914      	bls.n	8007444 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800741a:	4a17      	ldr	r2, [pc, #92]	; (8007478 <vPortValidateInterruptPriority+0x70>)
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	4413      	add	r3, r2
 8007420:	781b      	ldrb	r3, [r3, #0]
 8007422:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007424:	4b15      	ldr	r3, [pc, #84]	; (800747c <vPortValidateInterruptPriority+0x74>)
 8007426:	781b      	ldrb	r3, [r3, #0]
 8007428:	7afa      	ldrb	r2, [r7, #11]
 800742a:	429a      	cmp	r2, r3
 800742c:	d20a      	bcs.n	8007444 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800742e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007432:	f383 8811 	msr	BASEPRI, r3
 8007436:	f3bf 8f6f 	isb	sy
 800743a:	f3bf 8f4f 	dsb	sy
 800743e:	607b      	str	r3, [r7, #4]
}
 8007440:	bf00      	nop
 8007442:	e7fe      	b.n	8007442 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007444:	4b0e      	ldr	r3, [pc, #56]	; (8007480 <vPortValidateInterruptPriority+0x78>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800744c:	4b0d      	ldr	r3, [pc, #52]	; (8007484 <vPortValidateInterruptPriority+0x7c>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	429a      	cmp	r2, r3
 8007452:	d90a      	bls.n	800746a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007458:	f383 8811 	msr	BASEPRI, r3
 800745c:	f3bf 8f6f 	isb	sy
 8007460:	f3bf 8f4f 	dsb	sy
 8007464:	603b      	str	r3, [r7, #0]
}
 8007466:	bf00      	nop
 8007468:	e7fe      	b.n	8007468 <vPortValidateInterruptPriority+0x60>
	}
 800746a:	bf00      	nop
 800746c:	3714      	adds	r7, #20
 800746e:	46bd      	mov	sp, r7
 8007470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007474:	4770      	bx	lr
 8007476:	bf00      	nop
 8007478:	e000e3f0 	.word	0xe000e3f0
 800747c:	200045a4 	.word	0x200045a4
 8007480:	e000ed0c 	.word	0xe000ed0c
 8007484:	200045a8 	.word	0x200045a8

08007488 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b084      	sub	sp, #16
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
 8007490:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d10a      	bne.n	80074b2 <xQueueGenericReset+0x2a>
	__asm volatile
 800749c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074a0:	f383 8811 	msr	BASEPRI, r3
 80074a4:	f3bf 8f6f 	isb	sy
 80074a8:	f3bf 8f4f 	dsb	sy
 80074ac:	60bb      	str	r3, [r7, #8]
}
 80074ae:	bf00      	nop
 80074b0:	e7fe      	b.n	80074b0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80074b2:	f7ff fec7 	bl	8007244 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681a      	ldr	r2, [r3, #0]
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074be:	68f9      	ldr	r1, [r7, #12]
 80074c0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80074c2:	fb01 f303 	mul.w	r3, r1, r3
 80074c6:	441a      	add	r2, r3
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2200      	movs	r2, #0
 80074d0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074e2:	3b01      	subs	r3, #1
 80074e4:	68f9      	ldr	r1, [r7, #12]
 80074e6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80074e8:	fb01 f303 	mul.w	r3, r1, r3
 80074ec:	441a      	add	r2, r3
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	22ff      	movs	r2, #255	; 0xff
 80074f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	22ff      	movs	r2, #255	; 0xff
 80074fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d114      	bne.n	8007532 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	691b      	ldr	r3, [r3, #16]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d01a      	beq.n	8007546 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	3310      	adds	r3, #16
 8007514:	4618      	mov	r0, r3
 8007516:	f001 fc25 	bl	8008d64 <xTaskRemoveFromEventList>
 800751a:	4603      	mov	r3, r0
 800751c:	2b00      	cmp	r3, #0
 800751e:	d012      	beq.n	8007546 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007520:	4b0c      	ldr	r3, [pc, #48]	; (8007554 <xQueueGenericReset+0xcc>)
 8007522:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007526:	601a      	str	r2, [r3, #0]
 8007528:	f3bf 8f4f 	dsb	sy
 800752c:	f3bf 8f6f 	isb	sy
 8007530:	e009      	b.n	8007546 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	3310      	adds	r3, #16
 8007536:	4618      	mov	r0, r3
 8007538:	f7ff fca2 	bl	8006e80 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	3324      	adds	r3, #36	; 0x24
 8007540:	4618      	mov	r0, r3
 8007542:	f7ff fc9d 	bl	8006e80 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007546:	f7ff fead 	bl	80072a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800754a:	2301      	movs	r3, #1
}
 800754c:	4618      	mov	r0, r3
 800754e:	3710      	adds	r7, #16
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}
 8007554:	e000ed04 	.word	0xe000ed04

08007558 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007558:	b580      	push	{r7, lr}
 800755a:	b08e      	sub	sp, #56	; 0x38
 800755c:	af02      	add	r7, sp, #8
 800755e:	60f8      	str	r0, [r7, #12]
 8007560:	60b9      	str	r1, [r7, #8]
 8007562:	607a      	str	r2, [r7, #4]
 8007564:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d10a      	bne.n	8007582 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800756c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007570:	f383 8811 	msr	BASEPRI, r3
 8007574:	f3bf 8f6f 	isb	sy
 8007578:	f3bf 8f4f 	dsb	sy
 800757c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800757e:	bf00      	nop
 8007580:	e7fe      	b.n	8007580 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d10a      	bne.n	800759e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800758c:	f383 8811 	msr	BASEPRI, r3
 8007590:	f3bf 8f6f 	isb	sy
 8007594:	f3bf 8f4f 	dsb	sy
 8007598:	627b      	str	r3, [r7, #36]	; 0x24
}
 800759a:	bf00      	nop
 800759c:	e7fe      	b.n	800759c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d002      	beq.n	80075aa <xQueueGenericCreateStatic+0x52>
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d001      	beq.n	80075ae <xQueueGenericCreateStatic+0x56>
 80075aa:	2301      	movs	r3, #1
 80075ac:	e000      	b.n	80075b0 <xQueueGenericCreateStatic+0x58>
 80075ae:	2300      	movs	r3, #0
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d10a      	bne.n	80075ca <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80075b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075b8:	f383 8811 	msr	BASEPRI, r3
 80075bc:	f3bf 8f6f 	isb	sy
 80075c0:	f3bf 8f4f 	dsb	sy
 80075c4:	623b      	str	r3, [r7, #32]
}
 80075c6:	bf00      	nop
 80075c8:	e7fe      	b.n	80075c8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d102      	bne.n	80075d6 <xQueueGenericCreateStatic+0x7e>
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d101      	bne.n	80075da <xQueueGenericCreateStatic+0x82>
 80075d6:	2301      	movs	r3, #1
 80075d8:	e000      	b.n	80075dc <xQueueGenericCreateStatic+0x84>
 80075da:	2300      	movs	r3, #0
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d10a      	bne.n	80075f6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80075e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075e4:	f383 8811 	msr	BASEPRI, r3
 80075e8:	f3bf 8f6f 	isb	sy
 80075ec:	f3bf 8f4f 	dsb	sy
 80075f0:	61fb      	str	r3, [r7, #28]
}
 80075f2:	bf00      	nop
 80075f4:	e7fe      	b.n	80075f4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80075f6:	2350      	movs	r3, #80	; 0x50
 80075f8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	2b50      	cmp	r3, #80	; 0x50
 80075fe:	d00a      	beq.n	8007616 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007604:	f383 8811 	msr	BASEPRI, r3
 8007608:	f3bf 8f6f 	isb	sy
 800760c:	f3bf 8f4f 	dsb	sy
 8007610:	61bb      	str	r3, [r7, #24]
}
 8007612:	bf00      	nop
 8007614:	e7fe      	b.n	8007614 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007616:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800761c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800761e:	2b00      	cmp	r3, #0
 8007620:	d00d      	beq.n	800763e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007624:	2201      	movs	r2, #1
 8007626:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800762a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800762e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007630:	9300      	str	r3, [sp, #0]
 8007632:	4613      	mov	r3, r2
 8007634:	687a      	ldr	r2, [r7, #4]
 8007636:	68b9      	ldr	r1, [r7, #8]
 8007638:	68f8      	ldr	r0, [r7, #12]
 800763a:	f000 f83f 	bl	80076bc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800763e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007640:	4618      	mov	r0, r3
 8007642:	3730      	adds	r7, #48	; 0x30
 8007644:	46bd      	mov	sp, r7
 8007646:	bd80      	pop	{r7, pc}

08007648 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007648:	b580      	push	{r7, lr}
 800764a:	b08a      	sub	sp, #40	; 0x28
 800764c:	af02      	add	r7, sp, #8
 800764e:	60f8      	str	r0, [r7, #12]
 8007650:	60b9      	str	r1, [r7, #8]
 8007652:	4613      	mov	r3, r2
 8007654:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d10a      	bne.n	8007672 <xQueueGenericCreate+0x2a>
	__asm volatile
 800765c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007660:	f383 8811 	msr	BASEPRI, r3
 8007664:	f3bf 8f6f 	isb	sy
 8007668:	f3bf 8f4f 	dsb	sy
 800766c:	613b      	str	r3, [r7, #16]
}
 800766e:	bf00      	nop
 8007670:	e7fe      	b.n	8007670 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	68ba      	ldr	r2, [r7, #8]
 8007676:	fb02 f303 	mul.w	r3, r2, r3
 800767a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800767c:	69fb      	ldr	r3, [r7, #28]
 800767e:	3350      	adds	r3, #80	; 0x50
 8007680:	4618      	mov	r0, r3
 8007682:	f7ff fa13 	bl	8006aac <pvPortMalloc>
 8007686:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007688:	69bb      	ldr	r3, [r7, #24]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d011      	beq.n	80076b2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800768e:	69bb      	ldr	r3, [r7, #24]
 8007690:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	3350      	adds	r3, #80	; 0x50
 8007696:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007698:	69bb      	ldr	r3, [r7, #24]
 800769a:	2200      	movs	r2, #0
 800769c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80076a0:	79fa      	ldrb	r2, [r7, #7]
 80076a2:	69bb      	ldr	r3, [r7, #24]
 80076a4:	9300      	str	r3, [sp, #0]
 80076a6:	4613      	mov	r3, r2
 80076a8:	697a      	ldr	r2, [r7, #20]
 80076aa:	68b9      	ldr	r1, [r7, #8]
 80076ac:	68f8      	ldr	r0, [r7, #12]
 80076ae:	f000 f805 	bl	80076bc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80076b2:	69bb      	ldr	r3, [r7, #24]
	}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3720      	adds	r7, #32
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b084      	sub	sp, #16
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	60f8      	str	r0, [r7, #12]
 80076c4:	60b9      	str	r1, [r7, #8]
 80076c6:	607a      	str	r2, [r7, #4]
 80076c8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d103      	bne.n	80076d8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80076d0:	69bb      	ldr	r3, [r7, #24]
 80076d2:	69ba      	ldr	r2, [r7, #24]
 80076d4:	601a      	str	r2, [r3, #0]
 80076d6:	e002      	b.n	80076de <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80076d8:	69bb      	ldr	r3, [r7, #24]
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	68fa      	ldr	r2, [r7, #12]
 80076e2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80076e4:	69bb      	ldr	r3, [r7, #24]
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80076ea:	2101      	movs	r1, #1
 80076ec:	69b8      	ldr	r0, [r7, #24]
 80076ee:	f7ff fecb 	bl	8007488 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80076f2:	69bb      	ldr	r3, [r7, #24]
 80076f4:	78fa      	ldrb	r2, [r7, #3]
 80076f6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80076fa:	bf00      	nop
 80076fc:	3710      	adds	r7, #16
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}

08007702 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007702:	b580      	push	{r7, lr}
 8007704:	b08a      	sub	sp, #40	; 0x28
 8007706:	af02      	add	r7, sp, #8
 8007708:	60f8      	str	r0, [r7, #12]
 800770a:	60b9      	str	r1, [r7, #8]
 800770c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d10a      	bne.n	800772a <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8007714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007718:	f383 8811 	msr	BASEPRI, r3
 800771c:	f3bf 8f6f 	isb	sy
 8007720:	f3bf 8f4f 	dsb	sy
 8007724:	61bb      	str	r3, [r7, #24]
}
 8007726:	bf00      	nop
 8007728:	e7fe      	b.n	8007728 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800772a:	68ba      	ldr	r2, [r7, #8]
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	429a      	cmp	r2, r3
 8007730:	d90a      	bls.n	8007748 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8007732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007736:	f383 8811 	msr	BASEPRI, r3
 800773a:	f3bf 8f6f 	isb	sy
 800773e:	f3bf 8f4f 	dsb	sy
 8007742:	617b      	str	r3, [r7, #20]
}
 8007744:	bf00      	nop
 8007746:	e7fe      	b.n	8007746 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007748:	2302      	movs	r3, #2
 800774a:	9300      	str	r3, [sp, #0]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2200      	movs	r2, #0
 8007750:	2100      	movs	r1, #0
 8007752:	68f8      	ldr	r0, [r7, #12]
 8007754:	f7ff ff00 	bl	8007558 <xQueueGenericCreateStatic>
 8007758:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d002      	beq.n	8007766 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007760:	69fb      	ldr	r3, [r7, #28]
 8007762:	68ba      	ldr	r2, [r7, #8]
 8007764:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007766:	69fb      	ldr	r3, [r7, #28]
	}
 8007768:	4618      	mov	r0, r3
 800776a:	3720      	adds	r7, #32
 800776c:	46bd      	mov	sp, r7
 800776e:	bd80      	pop	{r7, pc}

08007770 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007770:	b580      	push	{r7, lr}
 8007772:	b086      	sub	sp, #24
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
 8007778:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d10a      	bne.n	8007796 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8007780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007784:	f383 8811 	msr	BASEPRI, r3
 8007788:	f3bf 8f6f 	isb	sy
 800778c:	f3bf 8f4f 	dsb	sy
 8007790:	613b      	str	r3, [r7, #16]
}
 8007792:	bf00      	nop
 8007794:	e7fe      	b.n	8007794 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007796:	683a      	ldr	r2, [r7, #0]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	429a      	cmp	r2, r3
 800779c:	d90a      	bls.n	80077b4 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800779e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077a2:	f383 8811 	msr	BASEPRI, r3
 80077a6:	f3bf 8f6f 	isb	sy
 80077aa:	f3bf 8f4f 	dsb	sy
 80077ae:	60fb      	str	r3, [r7, #12]
}
 80077b0:	bf00      	nop
 80077b2:	e7fe      	b.n	80077b2 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80077b4:	2202      	movs	r2, #2
 80077b6:	2100      	movs	r1, #0
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f7ff ff45 	bl	8007648 <xQueueGenericCreate>
 80077be:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d002      	beq.n	80077cc <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	683a      	ldr	r2, [r7, #0]
 80077ca:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80077cc:	697b      	ldr	r3, [r7, #20]
	}
 80077ce:	4618      	mov	r0, r3
 80077d0:	3718      	adds	r7, #24
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}
	...

080077d8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b08e      	sub	sp, #56	; 0x38
 80077dc:	af00      	add	r7, sp, #0
 80077de:	60f8      	str	r0, [r7, #12]
 80077e0:	60b9      	str	r1, [r7, #8]
 80077e2:	607a      	str	r2, [r7, #4]
 80077e4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80077e6:	2300      	movs	r3, #0
 80077e8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80077ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d10a      	bne.n	800780a <xQueueGenericSend+0x32>
	__asm volatile
 80077f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077f8:	f383 8811 	msr	BASEPRI, r3
 80077fc:	f3bf 8f6f 	isb	sy
 8007800:	f3bf 8f4f 	dsb	sy
 8007804:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007806:	bf00      	nop
 8007808:	e7fe      	b.n	8007808 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d103      	bne.n	8007818 <xQueueGenericSend+0x40>
 8007810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007814:	2b00      	cmp	r3, #0
 8007816:	d101      	bne.n	800781c <xQueueGenericSend+0x44>
 8007818:	2301      	movs	r3, #1
 800781a:	e000      	b.n	800781e <xQueueGenericSend+0x46>
 800781c:	2300      	movs	r3, #0
 800781e:	2b00      	cmp	r3, #0
 8007820:	d10a      	bne.n	8007838 <xQueueGenericSend+0x60>
	__asm volatile
 8007822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007826:	f383 8811 	msr	BASEPRI, r3
 800782a:	f3bf 8f6f 	isb	sy
 800782e:	f3bf 8f4f 	dsb	sy
 8007832:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007834:	bf00      	nop
 8007836:	e7fe      	b.n	8007836 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	2b02      	cmp	r3, #2
 800783c:	d103      	bne.n	8007846 <xQueueGenericSend+0x6e>
 800783e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007842:	2b01      	cmp	r3, #1
 8007844:	d101      	bne.n	800784a <xQueueGenericSend+0x72>
 8007846:	2301      	movs	r3, #1
 8007848:	e000      	b.n	800784c <xQueueGenericSend+0x74>
 800784a:	2300      	movs	r3, #0
 800784c:	2b00      	cmp	r3, #0
 800784e:	d10a      	bne.n	8007866 <xQueueGenericSend+0x8e>
	__asm volatile
 8007850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007854:	f383 8811 	msr	BASEPRI, r3
 8007858:	f3bf 8f6f 	isb	sy
 800785c:	f3bf 8f4f 	dsb	sy
 8007860:	623b      	str	r3, [r7, #32]
}
 8007862:	bf00      	nop
 8007864:	e7fe      	b.n	8007864 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007866:	f001 fc3b 	bl	80090e0 <xTaskGetSchedulerState>
 800786a:	4603      	mov	r3, r0
 800786c:	2b00      	cmp	r3, #0
 800786e:	d102      	bne.n	8007876 <xQueueGenericSend+0x9e>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d101      	bne.n	800787a <xQueueGenericSend+0xa2>
 8007876:	2301      	movs	r3, #1
 8007878:	e000      	b.n	800787c <xQueueGenericSend+0xa4>
 800787a:	2300      	movs	r3, #0
 800787c:	2b00      	cmp	r3, #0
 800787e:	d10a      	bne.n	8007896 <xQueueGenericSend+0xbe>
	__asm volatile
 8007880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007884:	f383 8811 	msr	BASEPRI, r3
 8007888:	f3bf 8f6f 	isb	sy
 800788c:	f3bf 8f4f 	dsb	sy
 8007890:	61fb      	str	r3, [r7, #28]
}
 8007892:	bf00      	nop
 8007894:	e7fe      	b.n	8007894 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007896:	f7ff fcd5 	bl	8007244 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800789a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800789c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800789e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d302      	bcc.n	80078ac <xQueueGenericSend+0xd4>
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	2b02      	cmp	r3, #2
 80078aa:	d129      	bne.n	8007900 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80078ac:	683a      	ldr	r2, [r7, #0]
 80078ae:	68b9      	ldr	r1, [r7, #8]
 80078b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80078b2:	f000 fc5e 	bl	8008172 <prvCopyDataToQueue>
 80078b6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80078b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d010      	beq.n	80078e2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80078c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078c2:	3324      	adds	r3, #36	; 0x24
 80078c4:	4618      	mov	r0, r3
 80078c6:	f001 fa4d 	bl	8008d64 <xTaskRemoveFromEventList>
 80078ca:	4603      	mov	r3, r0
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d013      	beq.n	80078f8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80078d0:	4b3f      	ldr	r3, [pc, #252]	; (80079d0 <xQueueGenericSend+0x1f8>)
 80078d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078d6:	601a      	str	r2, [r3, #0]
 80078d8:	f3bf 8f4f 	dsb	sy
 80078dc:	f3bf 8f6f 	isb	sy
 80078e0:	e00a      	b.n	80078f8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80078e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d007      	beq.n	80078f8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80078e8:	4b39      	ldr	r3, [pc, #228]	; (80079d0 <xQueueGenericSend+0x1f8>)
 80078ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078ee:	601a      	str	r2, [r3, #0]
 80078f0:	f3bf 8f4f 	dsb	sy
 80078f4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80078f8:	f7ff fcd4 	bl	80072a4 <vPortExitCritical>
				return pdPASS;
 80078fc:	2301      	movs	r3, #1
 80078fe:	e063      	b.n	80079c8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d103      	bne.n	800790e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007906:	f7ff fccd 	bl	80072a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800790a:	2300      	movs	r3, #0
 800790c:	e05c      	b.n	80079c8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800790e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007910:	2b00      	cmp	r3, #0
 8007912:	d106      	bne.n	8007922 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007914:	f107 0314 	add.w	r3, r7, #20
 8007918:	4618      	mov	r0, r3
 800791a:	f001 fa87 	bl	8008e2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800791e:	2301      	movs	r3, #1
 8007920:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007922:	f7ff fcbf 	bl	80072a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007926:	f000 fff9 	bl	800891c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800792a:	f7ff fc8b 	bl	8007244 <vPortEnterCritical>
 800792e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007930:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007934:	b25b      	sxtb	r3, r3
 8007936:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800793a:	d103      	bne.n	8007944 <xQueueGenericSend+0x16c>
 800793c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800793e:	2200      	movs	r2, #0
 8007940:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007946:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800794a:	b25b      	sxtb	r3, r3
 800794c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007950:	d103      	bne.n	800795a <xQueueGenericSend+0x182>
 8007952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007954:	2200      	movs	r2, #0
 8007956:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800795a:	f7ff fca3 	bl	80072a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800795e:	1d3a      	adds	r2, r7, #4
 8007960:	f107 0314 	add.w	r3, r7, #20
 8007964:	4611      	mov	r1, r2
 8007966:	4618      	mov	r0, r3
 8007968:	f001 fa76 	bl	8008e58 <xTaskCheckForTimeOut>
 800796c:	4603      	mov	r3, r0
 800796e:	2b00      	cmp	r3, #0
 8007970:	d124      	bne.n	80079bc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007972:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007974:	f000 fcf5 	bl	8008362 <prvIsQueueFull>
 8007978:	4603      	mov	r3, r0
 800797a:	2b00      	cmp	r3, #0
 800797c:	d018      	beq.n	80079b0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800797e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007980:	3310      	adds	r3, #16
 8007982:	687a      	ldr	r2, [r7, #4]
 8007984:	4611      	mov	r1, r2
 8007986:	4618      	mov	r0, r3
 8007988:	f001 f99c 	bl	8008cc4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800798c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800798e:	f000 fc80 	bl	8008292 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007992:	f000 ffd1 	bl	8008938 <xTaskResumeAll>
 8007996:	4603      	mov	r3, r0
 8007998:	2b00      	cmp	r3, #0
 800799a:	f47f af7c 	bne.w	8007896 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800799e:	4b0c      	ldr	r3, [pc, #48]	; (80079d0 <xQueueGenericSend+0x1f8>)
 80079a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079a4:	601a      	str	r2, [r3, #0]
 80079a6:	f3bf 8f4f 	dsb	sy
 80079aa:	f3bf 8f6f 	isb	sy
 80079ae:	e772      	b.n	8007896 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80079b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80079b2:	f000 fc6e 	bl	8008292 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80079b6:	f000 ffbf 	bl	8008938 <xTaskResumeAll>
 80079ba:	e76c      	b.n	8007896 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80079bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80079be:	f000 fc68 	bl	8008292 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80079c2:	f000 ffb9 	bl	8008938 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80079c6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3738      	adds	r7, #56	; 0x38
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}
 80079d0:	e000ed04 	.word	0xe000ed04

080079d4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b090      	sub	sp, #64	; 0x40
 80079d8:	af00      	add	r7, sp, #0
 80079da:	60f8      	str	r0, [r7, #12]
 80079dc:	60b9      	str	r1, [r7, #8]
 80079de:	607a      	str	r2, [r7, #4]
 80079e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80079e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d10a      	bne.n	8007a02 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80079ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079f0:	f383 8811 	msr	BASEPRI, r3
 80079f4:	f3bf 8f6f 	isb	sy
 80079f8:	f3bf 8f4f 	dsb	sy
 80079fc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80079fe:	bf00      	nop
 8007a00:	e7fe      	b.n	8007a00 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d103      	bne.n	8007a10 <xQueueGenericSendFromISR+0x3c>
 8007a08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d101      	bne.n	8007a14 <xQueueGenericSendFromISR+0x40>
 8007a10:	2301      	movs	r3, #1
 8007a12:	e000      	b.n	8007a16 <xQueueGenericSendFromISR+0x42>
 8007a14:	2300      	movs	r3, #0
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d10a      	bne.n	8007a30 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a1e:	f383 8811 	msr	BASEPRI, r3
 8007a22:	f3bf 8f6f 	isb	sy
 8007a26:	f3bf 8f4f 	dsb	sy
 8007a2a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007a2c:	bf00      	nop
 8007a2e:	e7fe      	b.n	8007a2e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	2b02      	cmp	r3, #2
 8007a34:	d103      	bne.n	8007a3e <xQueueGenericSendFromISR+0x6a>
 8007a36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a3a:	2b01      	cmp	r3, #1
 8007a3c:	d101      	bne.n	8007a42 <xQueueGenericSendFromISR+0x6e>
 8007a3e:	2301      	movs	r3, #1
 8007a40:	e000      	b.n	8007a44 <xQueueGenericSendFromISR+0x70>
 8007a42:	2300      	movs	r3, #0
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d10a      	bne.n	8007a5e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a4c:	f383 8811 	msr	BASEPRI, r3
 8007a50:	f3bf 8f6f 	isb	sy
 8007a54:	f3bf 8f4f 	dsb	sy
 8007a58:	623b      	str	r3, [r7, #32]
}
 8007a5a:	bf00      	nop
 8007a5c:	e7fe      	b.n	8007a5c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007a5e:	f7ff fcd3 	bl	8007408 <vPortValidateInterruptPriority>
	__asm volatile
 8007a62:	f3ef 8211 	mrs	r2, BASEPRI
 8007a66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a6a:	f383 8811 	msr	BASEPRI, r3
 8007a6e:	f3bf 8f6f 	isb	sy
 8007a72:	f3bf 8f4f 	dsb	sy
 8007a76:	61fa      	str	r2, [r7, #28]
 8007a78:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8007a7a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007a7c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a86:	429a      	cmp	r2, r3
 8007a88:	d302      	bcc.n	8007a90 <xQueueGenericSendFromISR+0xbc>
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	2b02      	cmp	r3, #2
 8007a8e:	d12f      	bne.n	8007af0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007aa0:	683a      	ldr	r2, [r7, #0]
 8007aa2:	68b9      	ldr	r1, [r7, #8]
 8007aa4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007aa6:	f000 fb64 	bl	8008172 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007aaa:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8007aae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ab2:	d112      	bne.n	8007ada <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007ab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d016      	beq.n	8007aea <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007abe:	3324      	adds	r3, #36	; 0x24
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	f001 f94f 	bl	8008d64 <xTaskRemoveFromEventList>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d00e      	beq.n	8007aea <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d00b      	beq.n	8007aea <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2201      	movs	r2, #1
 8007ad6:	601a      	str	r2, [r3, #0]
 8007ad8:	e007      	b.n	8007aea <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007ada:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007ade:	3301      	adds	r3, #1
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	b25a      	sxtb	r2, r3
 8007ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ae6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007aea:	2301      	movs	r3, #1
 8007aec:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007aee:	e001      	b.n	8007af4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007af0:	2300      	movs	r3, #0
 8007af2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007af4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007af6:	617b      	str	r3, [r7, #20]
	__asm volatile
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	f383 8811 	msr	BASEPRI, r3
}
 8007afe:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007b00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	3740      	adds	r7, #64	; 0x40
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}

08007b0a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007b0a:	b580      	push	{r7, lr}
 8007b0c:	b08e      	sub	sp, #56	; 0x38
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	6078      	str	r0, [r7, #4]
 8007b12:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d10a      	bne.n	8007b34 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8007b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b22:	f383 8811 	msr	BASEPRI, r3
 8007b26:	f3bf 8f6f 	isb	sy
 8007b2a:	f3bf 8f4f 	dsb	sy
 8007b2e:	623b      	str	r3, [r7, #32]
}
 8007b30:	bf00      	nop
 8007b32:	e7fe      	b.n	8007b32 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d00a      	beq.n	8007b52 <xQueueGiveFromISR+0x48>
	__asm volatile
 8007b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b40:	f383 8811 	msr	BASEPRI, r3
 8007b44:	f3bf 8f6f 	isb	sy
 8007b48:	f3bf 8f4f 	dsb	sy
 8007b4c:	61fb      	str	r3, [r7, #28]
}
 8007b4e:	bf00      	nop
 8007b50:	e7fe      	b.n	8007b50 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d103      	bne.n	8007b62 <xQueueGiveFromISR+0x58>
 8007b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d101      	bne.n	8007b66 <xQueueGiveFromISR+0x5c>
 8007b62:	2301      	movs	r3, #1
 8007b64:	e000      	b.n	8007b68 <xQueueGiveFromISR+0x5e>
 8007b66:	2300      	movs	r3, #0
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d10a      	bne.n	8007b82 <xQueueGiveFromISR+0x78>
	__asm volatile
 8007b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b70:	f383 8811 	msr	BASEPRI, r3
 8007b74:	f3bf 8f6f 	isb	sy
 8007b78:	f3bf 8f4f 	dsb	sy
 8007b7c:	61bb      	str	r3, [r7, #24]
}
 8007b7e:	bf00      	nop
 8007b80:	e7fe      	b.n	8007b80 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b82:	f7ff fc41 	bl	8007408 <vPortValidateInterruptPriority>
	__asm volatile
 8007b86:	f3ef 8211 	mrs	r2, BASEPRI
 8007b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b8e:	f383 8811 	msr	BASEPRI, r3
 8007b92:	f3bf 8f6f 	isb	sy
 8007b96:	f3bf 8f4f 	dsb	sy
 8007b9a:	617a      	str	r2, [r7, #20]
 8007b9c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007b9e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ba6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007baa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d22b      	bcs.n	8007c0a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bb4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007bb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bbe:	1c5a      	adds	r2, r3, #1
 8007bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bc2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007bc4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007bc8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007bcc:	d112      	bne.n	8007bf4 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d016      	beq.n	8007c04 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bd8:	3324      	adds	r3, #36	; 0x24
 8007bda:	4618      	mov	r0, r3
 8007bdc:	f001 f8c2 	bl	8008d64 <xTaskRemoveFromEventList>
 8007be0:	4603      	mov	r3, r0
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d00e      	beq.n	8007c04 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d00b      	beq.n	8007c04 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	601a      	str	r2, [r3, #0]
 8007bf2:	e007      	b.n	8007c04 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007bf4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007bf8:	3301      	adds	r3, #1
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	b25a      	sxtb	r2, r3
 8007bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007c04:	2301      	movs	r3, #1
 8007c06:	637b      	str	r3, [r7, #52]	; 0x34
 8007c08:	e001      	b.n	8007c0e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	637b      	str	r3, [r7, #52]	; 0x34
 8007c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c10:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	f383 8811 	msr	BASEPRI, r3
}
 8007c18:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3738      	adds	r7, #56	; 0x38
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}

08007c24 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b08c      	sub	sp, #48	; 0x30
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	60f8      	str	r0, [r7, #12]
 8007c2c:	60b9      	str	r1, [r7, #8]
 8007c2e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007c30:	2300      	movs	r3, #0
 8007c32:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d10a      	bne.n	8007c54 <xQueueReceive+0x30>
	__asm volatile
 8007c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c42:	f383 8811 	msr	BASEPRI, r3
 8007c46:	f3bf 8f6f 	isb	sy
 8007c4a:	f3bf 8f4f 	dsb	sy
 8007c4e:	623b      	str	r3, [r7, #32]
}
 8007c50:	bf00      	nop
 8007c52:	e7fe      	b.n	8007c52 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d103      	bne.n	8007c62 <xQueueReceive+0x3e>
 8007c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d101      	bne.n	8007c66 <xQueueReceive+0x42>
 8007c62:	2301      	movs	r3, #1
 8007c64:	e000      	b.n	8007c68 <xQueueReceive+0x44>
 8007c66:	2300      	movs	r3, #0
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d10a      	bne.n	8007c82 <xQueueReceive+0x5e>
	__asm volatile
 8007c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c70:	f383 8811 	msr	BASEPRI, r3
 8007c74:	f3bf 8f6f 	isb	sy
 8007c78:	f3bf 8f4f 	dsb	sy
 8007c7c:	61fb      	str	r3, [r7, #28]
}
 8007c7e:	bf00      	nop
 8007c80:	e7fe      	b.n	8007c80 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007c82:	f001 fa2d 	bl	80090e0 <xTaskGetSchedulerState>
 8007c86:	4603      	mov	r3, r0
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d102      	bne.n	8007c92 <xQueueReceive+0x6e>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d101      	bne.n	8007c96 <xQueueReceive+0x72>
 8007c92:	2301      	movs	r3, #1
 8007c94:	e000      	b.n	8007c98 <xQueueReceive+0x74>
 8007c96:	2300      	movs	r3, #0
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d10a      	bne.n	8007cb2 <xQueueReceive+0x8e>
	__asm volatile
 8007c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca0:	f383 8811 	msr	BASEPRI, r3
 8007ca4:	f3bf 8f6f 	isb	sy
 8007ca8:	f3bf 8f4f 	dsb	sy
 8007cac:	61bb      	str	r3, [r7, #24]
}
 8007cae:	bf00      	nop
 8007cb0:	e7fe      	b.n	8007cb0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007cb2:	f7ff fac7 	bl	8007244 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cba:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d01f      	beq.n	8007d02 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007cc2:	68b9      	ldr	r1, [r7, #8]
 8007cc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007cc6:	f000 fabe 	bl	8008246 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ccc:	1e5a      	subs	r2, r3, #1
 8007cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cd0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cd4:	691b      	ldr	r3, [r3, #16]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d00f      	beq.n	8007cfa <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cdc:	3310      	adds	r3, #16
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f001 f840 	bl	8008d64 <xTaskRemoveFromEventList>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d007      	beq.n	8007cfa <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007cea:	4b3d      	ldr	r3, [pc, #244]	; (8007de0 <xQueueReceive+0x1bc>)
 8007cec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007cf0:	601a      	str	r2, [r3, #0]
 8007cf2:	f3bf 8f4f 	dsb	sy
 8007cf6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007cfa:	f7ff fad3 	bl	80072a4 <vPortExitCritical>
				return pdPASS;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e069      	b.n	8007dd6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d103      	bne.n	8007d10 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007d08:	f7ff facc 	bl	80072a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	e062      	b.n	8007dd6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d106      	bne.n	8007d24 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d16:	f107 0310 	add.w	r3, r7, #16
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f001 f886 	bl	8008e2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007d20:	2301      	movs	r3, #1
 8007d22:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007d24:	f7ff fabe 	bl	80072a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007d28:	f000 fdf8 	bl	800891c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d2c:	f7ff fa8a 	bl	8007244 <vPortEnterCritical>
 8007d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d32:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007d36:	b25b      	sxtb	r3, r3
 8007d38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d3c:	d103      	bne.n	8007d46 <xQueueReceive+0x122>
 8007d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d40:	2200      	movs	r2, #0
 8007d42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d48:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007d4c:	b25b      	sxtb	r3, r3
 8007d4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d52:	d103      	bne.n	8007d5c <xQueueReceive+0x138>
 8007d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d56:	2200      	movs	r2, #0
 8007d58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007d5c:	f7ff faa2 	bl	80072a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007d60:	1d3a      	adds	r2, r7, #4
 8007d62:	f107 0310 	add.w	r3, r7, #16
 8007d66:	4611      	mov	r1, r2
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f001 f875 	bl	8008e58 <xTaskCheckForTimeOut>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d123      	bne.n	8007dbc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007d74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007d76:	f000 fade 	bl	8008336 <prvIsQueueEmpty>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d017      	beq.n	8007db0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d82:	3324      	adds	r3, #36	; 0x24
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	4611      	mov	r1, r2
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f000 ff9b 	bl	8008cc4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007d8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007d90:	f000 fa7f 	bl	8008292 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007d94:	f000 fdd0 	bl	8008938 <xTaskResumeAll>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d189      	bne.n	8007cb2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007d9e:	4b10      	ldr	r3, [pc, #64]	; (8007de0 <xQueueReceive+0x1bc>)
 8007da0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007da4:	601a      	str	r2, [r3, #0]
 8007da6:	f3bf 8f4f 	dsb	sy
 8007daa:	f3bf 8f6f 	isb	sy
 8007dae:	e780      	b.n	8007cb2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007db0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007db2:	f000 fa6e 	bl	8008292 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007db6:	f000 fdbf 	bl	8008938 <xTaskResumeAll>
 8007dba:	e77a      	b.n	8007cb2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007dbc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007dbe:	f000 fa68 	bl	8008292 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007dc2:	f000 fdb9 	bl	8008938 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007dc6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007dc8:	f000 fab5 	bl	8008336 <prvIsQueueEmpty>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	f43f af6f 	beq.w	8007cb2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007dd4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3730      	adds	r7, #48	; 0x30
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	bf00      	nop
 8007de0:	e000ed04 	.word	0xe000ed04

08007de4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b08e      	sub	sp, #56	; 0x38
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
 8007dec:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007dee:	2300      	movs	r3, #0
 8007df0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007df6:	2300      	movs	r3, #0
 8007df8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d10a      	bne.n	8007e16 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8007e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e04:	f383 8811 	msr	BASEPRI, r3
 8007e08:	f3bf 8f6f 	isb	sy
 8007e0c:	f3bf 8f4f 	dsb	sy
 8007e10:	623b      	str	r3, [r7, #32]
}
 8007e12:	bf00      	nop
 8007e14:	e7fe      	b.n	8007e14 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007e16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d00a      	beq.n	8007e34 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8007e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e22:	f383 8811 	msr	BASEPRI, r3
 8007e26:	f3bf 8f6f 	isb	sy
 8007e2a:	f3bf 8f4f 	dsb	sy
 8007e2e:	61fb      	str	r3, [r7, #28]
}
 8007e30:	bf00      	nop
 8007e32:	e7fe      	b.n	8007e32 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e34:	f001 f954 	bl	80090e0 <xTaskGetSchedulerState>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d102      	bne.n	8007e44 <xQueueSemaphoreTake+0x60>
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d101      	bne.n	8007e48 <xQueueSemaphoreTake+0x64>
 8007e44:	2301      	movs	r3, #1
 8007e46:	e000      	b.n	8007e4a <xQueueSemaphoreTake+0x66>
 8007e48:	2300      	movs	r3, #0
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d10a      	bne.n	8007e64 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8007e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e52:	f383 8811 	msr	BASEPRI, r3
 8007e56:	f3bf 8f6f 	isb	sy
 8007e5a:	f3bf 8f4f 	dsb	sy
 8007e5e:	61bb      	str	r3, [r7, #24]
}
 8007e60:	bf00      	nop
 8007e62:	e7fe      	b.n	8007e62 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e64:	f7ff f9ee 	bl	8007244 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e6c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d024      	beq.n	8007ebe <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007e74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e76:	1e5a      	subs	r2, r3, #1
 8007e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e7a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d104      	bne.n	8007e8e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007e84:	f001 faa2 	bl	80093cc <pvTaskIncrementMutexHeldCount>
 8007e88:	4602      	mov	r2, r0
 8007e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e8c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e90:	691b      	ldr	r3, [r3, #16]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d00f      	beq.n	8007eb6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e98:	3310      	adds	r3, #16
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f000 ff62 	bl	8008d64 <xTaskRemoveFromEventList>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d007      	beq.n	8007eb6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007ea6:	4b54      	ldr	r3, [pc, #336]	; (8007ff8 <xQueueSemaphoreTake+0x214>)
 8007ea8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007eac:	601a      	str	r2, [r3, #0]
 8007eae:	f3bf 8f4f 	dsb	sy
 8007eb2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007eb6:	f7ff f9f5 	bl	80072a4 <vPortExitCritical>
				return pdPASS;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e097      	b.n	8007fee <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d111      	bne.n	8007ee8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d00a      	beq.n	8007ee0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8007eca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ece:	f383 8811 	msr	BASEPRI, r3
 8007ed2:	f3bf 8f6f 	isb	sy
 8007ed6:	f3bf 8f4f 	dsb	sy
 8007eda:	617b      	str	r3, [r7, #20]
}
 8007edc:	bf00      	nop
 8007ede:	e7fe      	b.n	8007ede <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007ee0:	f7ff f9e0 	bl	80072a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	e082      	b.n	8007fee <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007ee8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d106      	bne.n	8007efc <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007eee:	f107 030c 	add.w	r3, r7, #12
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f000 ff9a 	bl	8008e2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007ef8:	2301      	movs	r3, #1
 8007efa:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007efc:	f7ff f9d2 	bl	80072a4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007f00:	f000 fd0c 	bl	800891c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007f04:	f7ff f99e 	bl	8007244 <vPortEnterCritical>
 8007f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f0a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007f0e:	b25b      	sxtb	r3, r3
 8007f10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007f14:	d103      	bne.n	8007f1e <xQueueSemaphoreTake+0x13a>
 8007f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f24:	b25b      	sxtb	r3, r3
 8007f26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007f2a:	d103      	bne.n	8007f34 <xQueueSemaphoreTake+0x150>
 8007f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f2e:	2200      	movs	r2, #0
 8007f30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007f34:	f7ff f9b6 	bl	80072a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f38:	463a      	mov	r2, r7
 8007f3a:	f107 030c 	add.w	r3, r7, #12
 8007f3e:	4611      	mov	r1, r2
 8007f40:	4618      	mov	r0, r3
 8007f42:	f000 ff89 	bl	8008e58 <xTaskCheckForTimeOut>
 8007f46:	4603      	mov	r3, r0
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d132      	bne.n	8007fb2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f4c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007f4e:	f000 f9f2 	bl	8008336 <prvIsQueueEmpty>
 8007f52:	4603      	mov	r3, r0
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d026      	beq.n	8007fa6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d109      	bne.n	8007f74 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8007f60:	f7ff f970 	bl	8007244 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f66:	689b      	ldr	r3, [r3, #8]
 8007f68:	4618      	mov	r0, r3
 8007f6a:	f001 f8d7 	bl	800911c <xTaskPriorityInherit>
 8007f6e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8007f70:	f7ff f998 	bl	80072a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f76:	3324      	adds	r3, #36	; 0x24
 8007f78:	683a      	ldr	r2, [r7, #0]
 8007f7a:	4611      	mov	r1, r2
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f000 fea1 	bl	8008cc4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007f82:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007f84:	f000 f985 	bl	8008292 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007f88:	f000 fcd6 	bl	8008938 <xTaskResumeAll>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	f47f af68 	bne.w	8007e64 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8007f94:	4b18      	ldr	r3, [pc, #96]	; (8007ff8 <xQueueSemaphoreTake+0x214>)
 8007f96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f9a:	601a      	str	r2, [r3, #0]
 8007f9c:	f3bf 8f4f 	dsb	sy
 8007fa0:	f3bf 8f6f 	isb	sy
 8007fa4:	e75e      	b.n	8007e64 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007fa6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007fa8:	f000 f973 	bl	8008292 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007fac:	f000 fcc4 	bl	8008938 <xTaskResumeAll>
 8007fb0:	e758      	b.n	8007e64 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007fb2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007fb4:	f000 f96d 	bl	8008292 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007fb8:	f000 fcbe 	bl	8008938 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007fbc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007fbe:	f000 f9ba 	bl	8008336 <prvIsQueueEmpty>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	f43f af4d 	beq.w	8007e64 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d00d      	beq.n	8007fec <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8007fd0:	f7ff f938 	bl	8007244 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007fd4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007fd6:	f000 f8b4 	bl	8008142 <prvGetDisinheritPriorityAfterTimeout>
 8007fda:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fde:	689b      	ldr	r3, [r3, #8]
 8007fe0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f001 f970 	bl	80092c8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007fe8:	f7ff f95c 	bl	80072a4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007fec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	3738      	adds	r7, #56	; 0x38
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd80      	pop	{r7, pc}
 8007ff6:	bf00      	nop
 8007ff8:	e000ed04 	.word	0xe000ed04

08007ffc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b08e      	sub	sp, #56	; 0x38
 8008000:	af00      	add	r7, sp, #0
 8008002:	60f8      	str	r0, [r7, #12]
 8008004:	60b9      	str	r1, [r7, #8]
 8008006:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800800c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800800e:	2b00      	cmp	r3, #0
 8008010:	d10a      	bne.n	8008028 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8008012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008016:	f383 8811 	msr	BASEPRI, r3
 800801a:	f3bf 8f6f 	isb	sy
 800801e:	f3bf 8f4f 	dsb	sy
 8008022:	623b      	str	r3, [r7, #32]
}
 8008024:	bf00      	nop
 8008026:	e7fe      	b.n	8008026 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d103      	bne.n	8008036 <xQueueReceiveFromISR+0x3a>
 800802e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008032:	2b00      	cmp	r3, #0
 8008034:	d101      	bne.n	800803a <xQueueReceiveFromISR+0x3e>
 8008036:	2301      	movs	r3, #1
 8008038:	e000      	b.n	800803c <xQueueReceiveFromISR+0x40>
 800803a:	2300      	movs	r3, #0
 800803c:	2b00      	cmp	r3, #0
 800803e:	d10a      	bne.n	8008056 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8008040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008044:	f383 8811 	msr	BASEPRI, r3
 8008048:	f3bf 8f6f 	isb	sy
 800804c:	f3bf 8f4f 	dsb	sy
 8008050:	61fb      	str	r3, [r7, #28]
}
 8008052:	bf00      	nop
 8008054:	e7fe      	b.n	8008054 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008056:	f7ff f9d7 	bl	8007408 <vPortValidateInterruptPriority>
	__asm volatile
 800805a:	f3ef 8211 	mrs	r2, BASEPRI
 800805e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008062:	f383 8811 	msr	BASEPRI, r3
 8008066:	f3bf 8f6f 	isb	sy
 800806a:	f3bf 8f4f 	dsb	sy
 800806e:	61ba      	str	r2, [r7, #24]
 8008070:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008072:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008074:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800807a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800807c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800807e:	2b00      	cmp	r3, #0
 8008080:	d02f      	beq.n	80080e2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008084:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008088:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800808c:	68b9      	ldr	r1, [r7, #8]
 800808e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008090:	f000 f8d9 	bl	8008246 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008096:	1e5a      	subs	r2, r3, #1
 8008098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800809a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800809c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80080a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80080a4:	d112      	bne.n	80080cc <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80080a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080a8:	691b      	ldr	r3, [r3, #16]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d016      	beq.n	80080dc <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80080ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080b0:	3310      	adds	r3, #16
 80080b2:	4618      	mov	r0, r3
 80080b4:	f000 fe56 	bl	8008d64 <xTaskRemoveFromEventList>
 80080b8:	4603      	mov	r3, r0
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d00e      	beq.n	80080dc <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d00b      	beq.n	80080dc <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2201      	movs	r2, #1
 80080c8:	601a      	str	r2, [r3, #0]
 80080ca:	e007      	b.n	80080dc <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80080cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80080d0:	3301      	adds	r3, #1
 80080d2:	b2db      	uxtb	r3, r3
 80080d4:	b25a      	sxtb	r2, r3
 80080d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80080dc:	2301      	movs	r3, #1
 80080de:	637b      	str	r3, [r7, #52]	; 0x34
 80080e0:	e001      	b.n	80080e6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80080e2:	2300      	movs	r3, #0
 80080e4:	637b      	str	r3, [r7, #52]	; 0x34
 80080e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080e8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	f383 8811 	msr	BASEPRI, r3
}
 80080f0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80080f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3738      	adds	r7, #56	; 0x38
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}

080080fc <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b084      	sub	sp, #16
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d10a      	bne.n	8008124 <vQueueDelete+0x28>
	__asm volatile
 800810e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008112:	f383 8811 	msr	BASEPRI, r3
 8008116:	f3bf 8f6f 	isb	sy
 800811a:	f3bf 8f4f 	dsb	sy
 800811e:	60bb      	str	r3, [r7, #8]
}
 8008120:	bf00      	nop
 8008122:	e7fe      	b.n	8008122 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008124:	68f8      	ldr	r0, [r7, #12]
 8008126:	f000 f95f 	bl	80083e8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008130:	2b00      	cmp	r3, #0
 8008132:	d102      	bne.n	800813a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8008134:	68f8      	ldr	r0, [r7, #12]
 8008136:	f7fe fd85 	bl	8006c44 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800813a:	bf00      	nop
 800813c:	3710      	adds	r7, #16
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}

08008142 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008142:	b480      	push	{r7}
 8008144:	b085      	sub	sp, #20
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800814e:	2b00      	cmp	r3, #0
 8008150:	d006      	beq.n	8008160 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800815c:	60fb      	str	r3, [r7, #12]
 800815e:	e001      	b.n	8008164 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008160:	2300      	movs	r3, #0
 8008162:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008164:	68fb      	ldr	r3, [r7, #12]
	}
 8008166:	4618      	mov	r0, r3
 8008168:	3714      	adds	r7, #20
 800816a:	46bd      	mov	sp, r7
 800816c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008170:	4770      	bx	lr

08008172 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008172:	b580      	push	{r7, lr}
 8008174:	b086      	sub	sp, #24
 8008176:	af00      	add	r7, sp, #0
 8008178:	60f8      	str	r0, [r7, #12]
 800817a:	60b9      	str	r1, [r7, #8]
 800817c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800817e:	2300      	movs	r3, #0
 8008180:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008186:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800818c:	2b00      	cmp	r3, #0
 800818e:	d10d      	bne.n	80081ac <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d14d      	bne.n	8008234 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	4618      	mov	r0, r3
 800819e:	f001 f825 	bl	80091ec <xTaskPriorityDisinherit>
 80081a2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2200      	movs	r2, #0
 80081a8:	609a      	str	r2, [r3, #8]
 80081aa:	e043      	b.n	8008234 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d119      	bne.n	80081e6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	6858      	ldr	r0, [r3, #4]
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ba:	461a      	mov	r2, r3
 80081bc:	68b9      	ldr	r1, [r7, #8]
 80081be:	f001 fce5 	bl	8009b8c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	685a      	ldr	r2, [r3, #4]
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ca:	441a      	add	r2, r3
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	685a      	ldr	r2, [r3, #4]
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	689b      	ldr	r3, [r3, #8]
 80081d8:	429a      	cmp	r2, r3
 80081da:	d32b      	bcc.n	8008234 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	605a      	str	r2, [r3, #4]
 80081e4:	e026      	b.n	8008234 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	68d8      	ldr	r0, [r3, #12]
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ee:	461a      	mov	r2, r3
 80081f0:	68b9      	ldr	r1, [r7, #8]
 80081f2:	f001 fccb 	bl	8009b8c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	68da      	ldr	r2, [r3, #12]
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081fe:	425b      	negs	r3, r3
 8008200:	441a      	add	r2, r3
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	68da      	ldr	r2, [r3, #12]
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	429a      	cmp	r2, r3
 8008210:	d207      	bcs.n	8008222 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	689a      	ldr	r2, [r3, #8]
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800821a:	425b      	negs	r3, r3
 800821c:	441a      	add	r2, r3
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2b02      	cmp	r3, #2
 8008226:	d105      	bne.n	8008234 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d002      	beq.n	8008234 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800822e:	693b      	ldr	r3, [r7, #16]
 8008230:	3b01      	subs	r3, #1
 8008232:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008234:	693b      	ldr	r3, [r7, #16]
 8008236:	1c5a      	adds	r2, r3, #1
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800823c:	697b      	ldr	r3, [r7, #20]
}
 800823e:	4618      	mov	r0, r3
 8008240:	3718      	adds	r7, #24
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}

08008246 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008246:	b580      	push	{r7, lr}
 8008248:	b082      	sub	sp, #8
 800824a:	af00      	add	r7, sp, #0
 800824c:	6078      	str	r0, [r7, #4]
 800824e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008254:	2b00      	cmp	r3, #0
 8008256:	d018      	beq.n	800828a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	68da      	ldr	r2, [r3, #12]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008260:	441a      	add	r2, r3
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	68da      	ldr	r2, [r3, #12]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	689b      	ldr	r3, [r3, #8]
 800826e:	429a      	cmp	r2, r3
 8008270:	d303      	bcc.n	800827a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681a      	ldr	r2, [r3, #0]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	68d9      	ldr	r1, [r3, #12]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008282:	461a      	mov	r2, r3
 8008284:	6838      	ldr	r0, [r7, #0]
 8008286:	f001 fc81 	bl	8009b8c <memcpy>
	}
}
 800828a:	bf00      	nop
 800828c:	3708      	adds	r7, #8
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}

08008292 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008292:	b580      	push	{r7, lr}
 8008294:	b084      	sub	sp, #16
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800829a:	f7fe ffd3 	bl	8007244 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80082a4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80082a6:	e011      	b.n	80082cc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d012      	beq.n	80082d6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	3324      	adds	r3, #36	; 0x24
 80082b4:	4618      	mov	r0, r3
 80082b6:	f000 fd55 	bl	8008d64 <xTaskRemoveFromEventList>
 80082ba:	4603      	mov	r3, r0
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d001      	beq.n	80082c4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80082c0:	f000 fe2c 	bl	8008f1c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80082c4:	7bfb      	ldrb	r3, [r7, #15]
 80082c6:	3b01      	subs	r3, #1
 80082c8:	b2db      	uxtb	r3, r3
 80082ca:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80082cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	dce9      	bgt.n	80082a8 <prvUnlockQueue+0x16>
 80082d4:	e000      	b.n	80082d8 <prvUnlockQueue+0x46>
					break;
 80082d6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	22ff      	movs	r2, #255	; 0xff
 80082dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80082e0:	f7fe ffe0 	bl	80072a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80082e4:	f7fe ffae 	bl	8007244 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80082ee:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80082f0:	e011      	b.n	8008316 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	691b      	ldr	r3, [r3, #16]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d012      	beq.n	8008320 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	3310      	adds	r3, #16
 80082fe:	4618      	mov	r0, r3
 8008300:	f000 fd30 	bl	8008d64 <xTaskRemoveFromEventList>
 8008304:	4603      	mov	r3, r0
 8008306:	2b00      	cmp	r3, #0
 8008308:	d001      	beq.n	800830e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800830a:	f000 fe07 	bl	8008f1c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800830e:	7bbb      	ldrb	r3, [r7, #14]
 8008310:	3b01      	subs	r3, #1
 8008312:	b2db      	uxtb	r3, r3
 8008314:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008316:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800831a:	2b00      	cmp	r3, #0
 800831c:	dce9      	bgt.n	80082f2 <prvUnlockQueue+0x60>
 800831e:	e000      	b.n	8008322 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008320:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	22ff      	movs	r2, #255	; 0xff
 8008326:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800832a:	f7fe ffbb 	bl	80072a4 <vPortExitCritical>
}
 800832e:	bf00      	nop
 8008330:	3710      	adds	r7, #16
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}

08008336 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008336:	b580      	push	{r7, lr}
 8008338:	b084      	sub	sp, #16
 800833a:	af00      	add	r7, sp, #0
 800833c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800833e:	f7fe ff81 	bl	8007244 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008346:	2b00      	cmp	r3, #0
 8008348:	d102      	bne.n	8008350 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800834a:	2301      	movs	r3, #1
 800834c:	60fb      	str	r3, [r7, #12]
 800834e:	e001      	b.n	8008354 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008350:	2300      	movs	r3, #0
 8008352:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008354:	f7fe ffa6 	bl	80072a4 <vPortExitCritical>

	return xReturn;
 8008358:	68fb      	ldr	r3, [r7, #12]
}
 800835a:	4618      	mov	r0, r3
 800835c:	3710      	adds	r7, #16
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}

08008362 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008362:	b580      	push	{r7, lr}
 8008364:	b084      	sub	sp, #16
 8008366:	af00      	add	r7, sp, #0
 8008368:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800836a:	f7fe ff6b 	bl	8007244 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008376:	429a      	cmp	r2, r3
 8008378:	d102      	bne.n	8008380 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800837a:	2301      	movs	r3, #1
 800837c:	60fb      	str	r3, [r7, #12]
 800837e:	e001      	b.n	8008384 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008380:	2300      	movs	r3, #0
 8008382:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008384:	f7fe ff8e 	bl	80072a4 <vPortExitCritical>

	return xReturn;
 8008388:	68fb      	ldr	r3, [r7, #12]
}
 800838a:	4618      	mov	r0, r3
 800838c:	3710      	adds	r7, #16
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}
	...

08008394 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008394:	b480      	push	{r7}
 8008396:	b085      	sub	sp, #20
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800839e:	2300      	movs	r3, #0
 80083a0:	60fb      	str	r3, [r7, #12]
 80083a2:	e014      	b.n	80083ce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80083a4:	4a0f      	ldr	r2, [pc, #60]	; (80083e4 <vQueueAddToRegistry+0x50>)
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d10b      	bne.n	80083c8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80083b0:	490c      	ldr	r1, [pc, #48]	; (80083e4 <vQueueAddToRegistry+0x50>)
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	683a      	ldr	r2, [r7, #0]
 80083b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80083ba:	4a0a      	ldr	r2, [pc, #40]	; (80083e4 <vQueueAddToRegistry+0x50>)
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	00db      	lsls	r3, r3, #3
 80083c0:	4413      	add	r3, r2
 80083c2:	687a      	ldr	r2, [r7, #4]
 80083c4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80083c6:	e006      	b.n	80083d6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	3301      	adds	r3, #1
 80083cc:	60fb      	str	r3, [r7, #12]
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	2b07      	cmp	r3, #7
 80083d2:	d9e7      	bls.n	80083a4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80083d4:	bf00      	nop
 80083d6:	bf00      	nop
 80083d8:	3714      	adds	r7, #20
 80083da:	46bd      	mov	sp, r7
 80083dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e0:	4770      	bx	lr
 80083e2:	bf00      	nop
 80083e4:	200045ac 	.word	0x200045ac

080083e8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80083e8:	b480      	push	{r7}
 80083ea:	b085      	sub	sp, #20
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80083f0:	2300      	movs	r3, #0
 80083f2:	60fb      	str	r3, [r7, #12]
 80083f4:	e016      	b.n	8008424 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80083f6:	4a10      	ldr	r2, [pc, #64]	; (8008438 <vQueueUnregisterQueue+0x50>)
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	00db      	lsls	r3, r3, #3
 80083fc:	4413      	add	r3, r2
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	687a      	ldr	r2, [r7, #4]
 8008402:	429a      	cmp	r2, r3
 8008404:	d10b      	bne.n	800841e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008406:	4a0c      	ldr	r2, [pc, #48]	; (8008438 <vQueueUnregisterQueue+0x50>)
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	2100      	movs	r1, #0
 800840c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008410:	4a09      	ldr	r2, [pc, #36]	; (8008438 <vQueueUnregisterQueue+0x50>)
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	00db      	lsls	r3, r3, #3
 8008416:	4413      	add	r3, r2
 8008418:	2200      	movs	r2, #0
 800841a:	605a      	str	r2, [r3, #4]
				break;
 800841c:	e006      	b.n	800842c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	3301      	adds	r3, #1
 8008422:	60fb      	str	r3, [r7, #12]
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2b07      	cmp	r3, #7
 8008428:	d9e5      	bls.n	80083f6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800842a:	bf00      	nop
 800842c:	bf00      	nop
 800842e:	3714      	adds	r7, #20
 8008430:	46bd      	mov	sp, r7
 8008432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008436:	4770      	bx	lr
 8008438:	200045ac 	.word	0x200045ac

0800843c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800843c:	b580      	push	{r7, lr}
 800843e:	b086      	sub	sp, #24
 8008440:	af00      	add	r7, sp, #0
 8008442:	60f8      	str	r0, [r7, #12]
 8008444:	60b9      	str	r1, [r7, #8]
 8008446:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800844c:	f7fe fefa 	bl	8007244 <vPortEnterCritical>
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008456:	b25b      	sxtb	r3, r3
 8008458:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800845c:	d103      	bne.n	8008466 <vQueueWaitForMessageRestricted+0x2a>
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	2200      	movs	r2, #0
 8008462:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800846c:	b25b      	sxtb	r3, r3
 800846e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008472:	d103      	bne.n	800847c <vQueueWaitForMessageRestricted+0x40>
 8008474:	697b      	ldr	r3, [r7, #20]
 8008476:	2200      	movs	r2, #0
 8008478:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800847c:	f7fe ff12 	bl	80072a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008480:	697b      	ldr	r3, [r7, #20]
 8008482:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008484:	2b00      	cmp	r3, #0
 8008486:	d106      	bne.n	8008496 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	3324      	adds	r3, #36	; 0x24
 800848c:	687a      	ldr	r2, [r7, #4]
 800848e:	68b9      	ldr	r1, [r7, #8]
 8008490:	4618      	mov	r0, r3
 8008492:	f000 fc3b 	bl	8008d0c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008496:	6978      	ldr	r0, [r7, #20]
 8008498:	f7ff fefb 	bl	8008292 <prvUnlockQueue>
	}
 800849c:	bf00      	nop
 800849e:	3718      	adds	r7, #24
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b08e      	sub	sp, #56	; 0x38
 80084a8:	af04      	add	r7, sp, #16
 80084aa:	60f8      	str	r0, [r7, #12]
 80084ac:	60b9      	str	r1, [r7, #8]
 80084ae:	607a      	str	r2, [r7, #4]
 80084b0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80084b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d10a      	bne.n	80084ce <xTaskCreateStatic+0x2a>
	__asm volatile
 80084b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084bc:	f383 8811 	msr	BASEPRI, r3
 80084c0:	f3bf 8f6f 	isb	sy
 80084c4:	f3bf 8f4f 	dsb	sy
 80084c8:	623b      	str	r3, [r7, #32]
}
 80084ca:	bf00      	nop
 80084cc:	e7fe      	b.n	80084cc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80084ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d10a      	bne.n	80084ea <xTaskCreateStatic+0x46>
	__asm volatile
 80084d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084d8:	f383 8811 	msr	BASEPRI, r3
 80084dc:	f3bf 8f6f 	isb	sy
 80084e0:	f3bf 8f4f 	dsb	sy
 80084e4:	61fb      	str	r3, [r7, #28]
}
 80084e6:	bf00      	nop
 80084e8:	e7fe      	b.n	80084e8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80084ea:	235c      	movs	r3, #92	; 0x5c
 80084ec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	2b5c      	cmp	r3, #92	; 0x5c
 80084f2:	d00a      	beq.n	800850a <xTaskCreateStatic+0x66>
	__asm volatile
 80084f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084f8:	f383 8811 	msr	BASEPRI, r3
 80084fc:	f3bf 8f6f 	isb	sy
 8008500:	f3bf 8f4f 	dsb	sy
 8008504:	61bb      	str	r3, [r7, #24]
}
 8008506:	bf00      	nop
 8008508:	e7fe      	b.n	8008508 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800850a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800850c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800850e:	2b00      	cmp	r3, #0
 8008510:	d01e      	beq.n	8008550 <xTaskCreateStatic+0xac>
 8008512:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008514:	2b00      	cmp	r3, #0
 8008516:	d01b      	beq.n	8008550 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800851a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800851c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800851e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008520:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008524:	2202      	movs	r2, #2
 8008526:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800852a:	2300      	movs	r3, #0
 800852c:	9303      	str	r3, [sp, #12]
 800852e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008530:	9302      	str	r3, [sp, #8]
 8008532:	f107 0314 	add.w	r3, r7, #20
 8008536:	9301      	str	r3, [sp, #4]
 8008538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800853a:	9300      	str	r3, [sp, #0]
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	687a      	ldr	r2, [r7, #4]
 8008540:	68b9      	ldr	r1, [r7, #8]
 8008542:	68f8      	ldr	r0, [r7, #12]
 8008544:	f000 f850 	bl	80085e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008548:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800854a:	f000 f8dd 	bl	8008708 <prvAddNewTaskToReadyList>
 800854e:	e001      	b.n	8008554 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008550:	2300      	movs	r3, #0
 8008552:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008554:	697b      	ldr	r3, [r7, #20]
	}
 8008556:	4618      	mov	r0, r3
 8008558:	3728      	adds	r7, #40	; 0x28
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}

0800855e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800855e:	b580      	push	{r7, lr}
 8008560:	b08c      	sub	sp, #48	; 0x30
 8008562:	af04      	add	r7, sp, #16
 8008564:	60f8      	str	r0, [r7, #12]
 8008566:	60b9      	str	r1, [r7, #8]
 8008568:	603b      	str	r3, [r7, #0]
 800856a:	4613      	mov	r3, r2
 800856c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800856e:	88fb      	ldrh	r3, [r7, #6]
 8008570:	009b      	lsls	r3, r3, #2
 8008572:	4618      	mov	r0, r3
 8008574:	f7fe fa9a 	bl	8006aac <pvPortMalloc>
 8008578:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d00e      	beq.n	800859e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008580:	205c      	movs	r0, #92	; 0x5c
 8008582:	f7fe fa93 	bl	8006aac <pvPortMalloc>
 8008586:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008588:	69fb      	ldr	r3, [r7, #28]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d003      	beq.n	8008596 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800858e:	69fb      	ldr	r3, [r7, #28]
 8008590:	697a      	ldr	r2, [r7, #20]
 8008592:	631a      	str	r2, [r3, #48]	; 0x30
 8008594:	e005      	b.n	80085a2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008596:	6978      	ldr	r0, [r7, #20]
 8008598:	f7fe fb54 	bl	8006c44 <vPortFree>
 800859c:	e001      	b.n	80085a2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800859e:	2300      	movs	r3, #0
 80085a0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80085a2:	69fb      	ldr	r3, [r7, #28]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d017      	beq.n	80085d8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80085a8:	69fb      	ldr	r3, [r7, #28]
 80085aa:	2200      	movs	r2, #0
 80085ac:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80085b0:	88fa      	ldrh	r2, [r7, #6]
 80085b2:	2300      	movs	r3, #0
 80085b4:	9303      	str	r3, [sp, #12]
 80085b6:	69fb      	ldr	r3, [r7, #28]
 80085b8:	9302      	str	r3, [sp, #8]
 80085ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085bc:	9301      	str	r3, [sp, #4]
 80085be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085c0:	9300      	str	r3, [sp, #0]
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	68b9      	ldr	r1, [r7, #8]
 80085c6:	68f8      	ldr	r0, [r7, #12]
 80085c8:	f000 f80e 	bl	80085e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80085cc:	69f8      	ldr	r0, [r7, #28]
 80085ce:	f000 f89b 	bl	8008708 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80085d2:	2301      	movs	r3, #1
 80085d4:	61bb      	str	r3, [r7, #24]
 80085d6:	e002      	b.n	80085de <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80085d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80085dc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80085de:	69bb      	ldr	r3, [r7, #24]
	}
 80085e0:	4618      	mov	r0, r3
 80085e2:	3720      	adds	r7, #32
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}

080085e8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b088      	sub	sp, #32
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	60f8      	str	r0, [r7, #12]
 80085f0:	60b9      	str	r1, [r7, #8]
 80085f2:	607a      	str	r2, [r7, #4]
 80085f4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80085f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085f8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	009b      	lsls	r3, r3, #2
 80085fe:	461a      	mov	r2, r3
 8008600:	21a5      	movs	r1, #165	; 0xa5
 8008602:	f001 fad1 	bl	8009ba8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008608:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008610:	3b01      	subs	r3, #1
 8008612:	009b      	lsls	r3, r3, #2
 8008614:	4413      	add	r3, r2
 8008616:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008618:	69bb      	ldr	r3, [r7, #24]
 800861a:	f023 0307 	bic.w	r3, r3, #7
 800861e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008620:	69bb      	ldr	r3, [r7, #24]
 8008622:	f003 0307 	and.w	r3, r3, #7
 8008626:	2b00      	cmp	r3, #0
 8008628:	d00a      	beq.n	8008640 <prvInitialiseNewTask+0x58>
	__asm volatile
 800862a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800862e:	f383 8811 	msr	BASEPRI, r3
 8008632:	f3bf 8f6f 	isb	sy
 8008636:	f3bf 8f4f 	dsb	sy
 800863a:	617b      	str	r3, [r7, #20]
}
 800863c:	bf00      	nop
 800863e:	e7fe      	b.n	800863e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d01f      	beq.n	8008686 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008646:	2300      	movs	r3, #0
 8008648:	61fb      	str	r3, [r7, #28]
 800864a:	e012      	b.n	8008672 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800864c:	68ba      	ldr	r2, [r7, #8]
 800864e:	69fb      	ldr	r3, [r7, #28]
 8008650:	4413      	add	r3, r2
 8008652:	7819      	ldrb	r1, [r3, #0]
 8008654:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008656:	69fb      	ldr	r3, [r7, #28]
 8008658:	4413      	add	r3, r2
 800865a:	3334      	adds	r3, #52	; 0x34
 800865c:	460a      	mov	r2, r1
 800865e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008660:	68ba      	ldr	r2, [r7, #8]
 8008662:	69fb      	ldr	r3, [r7, #28]
 8008664:	4413      	add	r3, r2
 8008666:	781b      	ldrb	r3, [r3, #0]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d006      	beq.n	800867a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800866c:	69fb      	ldr	r3, [r7, #28]
 800866e:	3301      	adds	r3, #1
 8008670:	61fb      	str	r3, [r7, #28]
 8008672:	69fb      	ldr	r3, [r7, #28]
 8008674:	2b0f      	cmp	r3, #15
 8008676:	d9e9      	bls.n	800864c <prvInitialiseNewTask+0x64>
 8008678:	e000      	b.n	800867c <prvInitialiseNewTask+0x94>
			{
				break;
 800867a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800867c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800867e:	2200      	movs	r2, #0
 8008680:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008684:	e003      	b.n	800868e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008688:	2200      	movs	r2, #0
 800868a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800868e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008690:	2b37      	cmp	r3, #55	; 0x37
 8008692:	d901      	bls.n	8008698 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008694:	2337      	movs	r3, #55	; 0x37
 8008696:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800869a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800869c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800869e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80086a2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80086a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086a6:	2200      	movs	r2, #0
 80086a8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80086aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ac:	3304      	adds	r3, #4
 80086ae:	4618      	mov	r0, r3
 80086b0:	f7fe fc06 	bl	8006ec0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80086b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086b6:	3318      	adds	r3, #24
 80086b8:	4618      	mov	r0, r3
 80086ba:	f7fe fc01 	bl	8006ec0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80086be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086c2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80086ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086cc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80086ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086d2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80086d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086d6:	2200      	movs	r2, #0
 80086d8:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80086da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086dc:	2200      	movs	r2, #0
 80086de:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80086e2:	683a      	ldr	r2, [r7, #0]
 80086e4:	68f9      	ldr	r1, [r7, #12]
 80086e6:	69b8      	ldr	r0, [r7, #24]
 80086e8:	f7fe fc7e 	bl	8006fe8 <pxPortInitialiseStack>
 80086ec:	4602      	mov	r2, r0
 80086ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086f0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80086f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d002      	beq.n	80086fe <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80086f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80086fe:	bf00      	nop
 8008700:	3720      	adds	r7, #32
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}
	...

08008708 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b082      	sub	sp, #8
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008710:	f7fe fd98 	bl	8007244 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008714:	4b2d      	ldr	r3, [pc, #180]	; (80087cc <prvAddNewTaskToReadyList+0xc4>)
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	3301      	adds	r3, #1
 800871a:	4a2c      	ldr	r2, [pc, #176]	; (80087cc <prvAddNewTaskToReadyList+0xc4>)
 800871c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800871e:	4b2c      	ldr	r3, [pc, #176]	; (80087d0 <prvAddNewTaskToReadyList+0xc8>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d109      	bne.n	800873a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008726:	4a2a      	ldr	r2, [pc, #168]	; (80087d0 <prvAddNewTaskToReadyList+0xc8>)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800872c:	4b27      	ldr	r3, [pc, #156]	; (80087cc <prvAddNewTaskToReadyList+0xc4>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	2b01      	cmp	r3, #1
 8008732:	d110      	bne.n	8008756 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008734:	f000 fc16 	bl	8008f64 <prvInitialiseTaskLists>
 8008738:	e00d      	b.n	8008756 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800873a:	4b26      	ldr	r3, [pc, #152]	; (80087d4 <prvAddNewTaskToReadyList+0xcc>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d109      	bne.n	8008756 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008742:	4b23      	ldr	r3, [pc, #140]	; (80087d0 <prvAddNewTaskToReadyList+0xc8>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800874c:	429a      	cmp	r2, r3
 800874e:	d802      	bhi.n	8008756 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008750:	4a1f      	ldr	r2, [pc, #124]	; (80087d0 <prvAddNewTaskToReadyList+0xc8>)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008756:	4b20      	ldr	r3, [pc, #128]	; (80087d8 <prvAddNewTaskToReadyList+0xd0>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	3301      	adds	r3, #1
 800875c:	4a1e      	ldr	r2, [pc, #120]	; (80087d8 <prvAddNewTaskToReadyList+0xd0>)
 800875e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008760:	4b1d      	ldr	r3, [pc, #116]	; (80087d8 <prvAddNewTaskToReadyList+0xd0>)
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800876c:	4b1b      	ldr	r3, [pc, #108]	; (80087dc <prvAddNewTaskToReadyList+0xd4>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	429a      	cmp	r2, r3
 8008772:	d903      	bls.n	800877c <prvAddNewTaskToReadyList+0x74>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008778:	4a18      	ldr	r2, [pc, #96]	; (80087dc <prvAddNewTaskToReadyList+0xd4>)
 800877a:	6013      	str	r3, [r2, #0]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008780:	4613      	mov	r3, r2
 8008782:	009b      	lsls	r3, r3, #2
 8008784:	4413      	add	r3, r2
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	4a15      	ldr	r2, [pc, #84]	; (80087e0 <prvAddNewTaskToReadyList+0xd8>)
 800878a:	441a      	add	r2, r3
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	3304      	adds	r3, #4
 8008790:	4619      	mov	r1, r3
 8008792:	4610      	mov	r0, r2
 8008794:	f7fe fba1 	bl	8006eda <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008798:	f7fe fd84 	bl	80072a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800879c:	4b0d      	ldr	r3, [pc, #52]	; (80087d4 <prvAddNewTaskToReadyList+0xcc>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d00e      	beq.n	80087c2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80087a4:	4b0a      	ldr	r3, [pc, #40]	; (80087d0 <prvAddNewTaskToReadyList+0xc8>)
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087ae:	429a      	cmp	r2, r3
 80087b0:	d207      	bcs.n	80087c2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80087b2:	4b0c      	ldr	r3, [pc, #48]	; (80087e4 <prvAddNewTaskToReadyList+0xdc>)
 80087b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087b8:	601a      	str	r2, [r3, #0]
 80087ba:	f3bf 8f4f 	dsb	sy
 80087be:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80087c2:	bf00      	nop
 80087c4:	3708      	adds	r7, #8
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}
 80087ca:	bf00      	nop
 80087cc:	20004ac0 	.word	0x20004ac0
 80087d0:	200045ec 	.word	0x200045ec
 80087d4:	20004acc 	.word	0x20004acc
 80087d8:	20004adc 	.word	0x20004adc
 80087dc:	20004ac8 	.word	0x20004ac8
 80087e0:	200045f0 	.word	0x200045f0
 80087e4:	e000ed04 	.word	0xe000ed04

080087e8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b084      	sub	sp, #16
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80087f0:	2300      	movs	r3, #0
 80087f2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d017      	beq.n	800882a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80087fa:	4b13      	ldr	r3, [pc, #76]	; (8008848 <vTaskDelay+0x60>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d00a      	beq.n	8008818 <vTaskDelay+0x30>
	__asm volatile
 8008802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008806:	f383 8811 	msr	BASEPRI, r3
 800880a:	f3bf 8f6f 	isb	sy
 800880e:	f3bf 8f4f 	dsb	sy
 8008812:	60bb      	str	r3, [r7, #8]
}
 8008814:	bf00      	nop
 8008816:	e7fe      	b.n	8008816 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008818:	f000 f880 	bl	800891c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800881c:	2100      	movs	r1, #0
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f000 fde8 	bl	80093f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008824:	f000 f888 	bl	8008938 <xTaskResumeAll>
 8008828:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d107      	bne.n	8008840 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008830:	4b06      	ldr	r3, [pc, #24]	; (800884c <vTaskDelay+0x64>)
 8008832:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008836:	601a      	str	r2, [r3, #0]
 8008838:	f3bf 8f4f 	dsb	sy
 800883c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008840:	bf00      	nop
 8008842:	3710      	adds	r7, #16
 8008844:	46bd      	mov	sp, r7
 8008846:	bd80      	pop	{r7, pc}
 8008848:	20004ae8 	.word	0x20004ae8
 800884c:	e000ed04 	.word	0xe000ed04

08008850 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b08a      	sub	sp, #40	; 0x28
 8008854:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008856:	2300      	movs	r3, #0
 8008858:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800885a:	2300      	movs	r3, #0
 800885c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800885e:	463a      	mov	r2, r7
 8008860:	1d39      	adds	r1, r7, #4
 8008862:	f107 0308 	add.w	r3, r7, #8
 8008866:	4618      	mov	r0, r3
 8008868:	f7fe f8ec 	bl	8006a44 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800886c:	6839      	ldr	r1, [r7, #0]
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	68ba      	ldr	r2, [r7, #8]
 8008872:	9202      	str	r2, [sp, #8]
 8008874:	9301      	str	r3, [sp, #4]
 8008876:	2300      	movs	r3, #0
 8008878:	9300      	str	r3, [sp, #0]
 800887a:	2300      	movs	r3, #0
 800887c:	460a      	mov	r2, r1
 800887e:	4921      	ldr	r1, [pc, #132]	; (8008904 <vTaskStartScheduler+0xb4>)
 8008880:	4821      	ldr	r0, [pc, #132]	; (8008908 <vTaskStartScheduler+0xb8>)
 8008882:	f7ff fe0f 	bl	80084a4 <xTaskCreateStatic>
 8008886:	4603      	mov	r3, r0
 8008888:	4a20      	ldr	r2, [pc, #128]	; (800890c <vTaskStartScheduler+0xbc>)
 800888a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800888c:	4b1f      	ldr	r3, [pc, #124]	; (800890c <vTaskStartScheduler+0xbc>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d002      	beq.n	800889a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008894:	2301      	movs	r3, #1
 8008896:	617b      	str	r3, [r7, #20]
 8008898:	e001      	b.n	800889e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800889a:	2300      	movs	r3, #0
 800889c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	2b01      	cmp	r3, #1
 80088a2:	d102      	bne.n	80088aa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80088a4:	f000 fdfa 	bl	800949c <xTimerCreateTimerTask>
 80088a8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	d116      	bne.n	80088de <vTaskStartScheduler+0x8e>
	__asm volatile
 80088b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088b4:	f383 8811 	msr	BASEPRI, r3
 80088b8:	f3bf 8f6f 	isb	sy
 80088bc:	f3bf 8f4f 	dsb	sy
 80088c0:	613b      	str	r3, [r7, #16]
}
 80088c2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80088c4:	4b12      	ldr	r3, [pc, #72]	; (8008910 <vTaskStartScheduler+0xc0>)
 80088c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80088ca:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80088cc:	4b11      	ldr	r3, [pc, #68]	; (8008914 <vTaskStartScheduler+0xc4>)
 80088ce:	2201      	movs	r2, #1
 80088d0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80088d2:	4b11      	ldr	r3, [pc, #68]	; (8008918 <vTaskStartScheduler+0xc8>)
 80088d4:	2200      	movs	r2, #0
 80088d6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80088d8:	f7fe fc12 	bl	8007100 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80088dc:	e00e      	b.n	80088fc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80088e4:	d10a      	bne.n	80088fc <vTaskStartScheduler+0xac>
	__asm volatile
 80088e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ea:	f383 8811 	msr	BASEPRI, r3
 80088ee:	f3bf 8f6f 	isb	sy
 80088f2:	f3bf 8f4f 	dsb	sy
 80088f6:	60fb      	str	r3, [r7, #12]
}
 80088f8:	bf00      	nop
 80088fa:	e7fe      	b.n	80088fa <vTaskStartScheduler+0xaa>
}
 80088fc:	bf00      	nop
 80088fe:	3718      	adds	r7, #24
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}
 8008904:	0800ac20 	.word	0x0800ac20
 8008908:	08008f35 	.word	0x08008f35
 800890c:	20004ae4 	.word	0x20004ae4
 8008910:	20004ae0 	.word	0x20004ae0
 8008914:	20004acc 	.word	0x20004acc
 8008918:	20004ac4 	.word	0x20004ac4

0800891c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800891c:	b480      	push	{r7}
 800891e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008920:	4b04      	ldr	r3, [pc, #16]	; (8008934 <vTaskSuspendAll+0x18>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	3301      	adds	r3, #1
 8008926:	4a03      	ldr	r2, [pc, #12]	; (8008934 <vTaskSuspendAll+0x18>)
 8008928:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800892a:	bf00      	nop
 800892c:	46bd      	mov	sp, r7
 800892e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008932:	4770      	bx	lr
 8008934:	20004ae8 	.word	0x20004ae8

08008938 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b084      	sub	sp, #16
 800893c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800893e:	2300      	movs	r3, #0
 8008940:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008942:	2300      	movs	r3, #0
 8008944:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008946:	4b42      	ldr	r3, [pc, #264]	; (8008a50 <xTaskResumeAll+0x118>)
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d10a      	bne.n	8008964 <xTaskResumeAll+0x2c>
	__asm volatile
 800894e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008952:	f383 8811 	msr	BASEPRI, r3
 8008956:	f3bf 8f6f 	isb	sy
 800895a:	f3bf 8f4f 	dsb	sy
 800895e:	603b      	str	r3, [r7, #0]
}
 8008960:	bf00      	nop
 8008962:	e7fe      	b.n	8008962 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008964:	f7fe fc6e 	bl	8007244 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008968:	4b39      	ldr	r3, [pc, #228]	; (8008a50 <xTaskResumeAll+0x118>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	3b01      	subs	r3, #1
 800896e:	4a38      	ldr	r2, [pc, #224]	; (8008a50 <xTaskResumeAll+0x118>)
 8008970:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008972:	4b37      	ldr	r3, [pc, #220]	; (8008a50 <xTaskResumeAll+0x118>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d162      	bne.n	8008a40 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800897a:	4b36      	ldr	r3, [pc, #216]	; (8008a54 <xTaskResumeAll+0x11c>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d05e      	beq.n	8008a40 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008982:	e02f      	b.n	80089e4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008984:	4b34      	ldr	r3, [pc, #208]	; (8008a58 <xTaskResumeAll+0x120>)
 8008986:	68db      	ldr	r3, [r3, #12]
 8008988:	68db      	ldr	r3, [r3, #12]
 800898a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	3318      	adds	r3, #24
 8008990:	4618      	mov	r0, r3
 8008992:	f7fe faff 	bl	8006f94 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	3304      	adds	r3, #4
 800899a:	4618      	mov	r0, r3
 800899c:	f7fe fafa 	bl	8006f94 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089a4:	4b2d      	ldr	r3, [pc, #180]	; (8008a5c <xTaskResumeAll+0x124>)
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	429a      	cmp	r2, r3
 80089aa:	d903      	bls.n	80089b4 <xTaskResumeAll+0x7c>
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089b0:	4a2a      	ldr	r2, [pc, #168]	; (8008a5c <xTaskResumeAll+0x124>)
 80089b2:	6013      	str	r3, [r2, #0]
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089b8:	4613      	mov	r3, r2
 80089ba:	009b      	lsls	r3, r3, #2
 80089bc:	4413      	add	r3, r2
 80089be:	009b      	lsls	r3, r3, #2
 80089c0:	4a27      	ldr	r2, [pc, #156]	; (8008a60 <xTaskResumeAll+0x128>)
 80089c2:	441a      	add	r2, r3
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	3304      	adds	r3, #4
 80089c8:	4619      	mov	r1, r3
 80089ca:	4610      	mov	r0, r2
 80089cc:	f7fe fa85 	bl	8006eda <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089d4:	4b23      	ldr	r3, [pc, #140]	; (8008a64 <xTaskResumeAll+0x12c>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089da:	429a      	cmp	r2, r3
 80089dc:	d302      	bcc.n	80089e4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80089de:	4b22      	ldr	r3, [pc, #136]	; (8008a68 <xTaskResumeAll+0x130>)
 80089e0:	2201      	movs	r2, #1
 80089e2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80089e4:	4b1c      	ldr	r3, [pc, #112]	; (8008a58 <xTaskResumeAll+0x120>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d1cb      	bne.n	8008984 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d001      	beq.n	80089f6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80089f2:	f000 fb55 	bl	80090a0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80089f6:	4b1d      	ldr	r3, [pc, #116]	; (8008a6c <xTaskResumeAll+0x134>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d010      	beq.n	8008a24 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008a02:	f000 f847 	bl	8008a94 <xTaskIncrementTick>
 8008a06:	4603      	mov	r3, r0
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d002      	beq.n	8008a12 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008a0c:	4b16      	ldr	r3, [pc, #88]	; (8008a68 <xTaskResumeAll+0x130>)
 8008a0e:	2201      	movs	r2, #1
 8008a10:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	3b01      	subs	r3, #1
 8008a16:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d1f1      	bne.n	8008a02 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008a1e:	4b13      	ldr	r3, [pc, #76]	; (8008a6c <xTaskResumeAll+0x134>)
 8008a20:	2200      	movs	r2, #0
 8008a22:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008a24:	4b10      	ldr	r3, [pc, #64]	; (8008a68 <xTaskResumeAll+0x130>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d009      	beq.n	8008a40 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008a30:	4b0f      	ldr	r3, [pc, #60]	; (8008a70 <xTaskResumeAll+0x138>)
 8008a32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a36:	601a      	str	r2, [r3, #0]
 8008a38:	f3bf 8f4f 	dsb	sy
 8008a3c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008a40:	f7fe fc30 	bl	80072a4 <vPortExitCritical>

	return xAlreadyYielded;
 8008a44:	68bb      	ldr	r3, [r7, #8]
}
 8008a46:	4618      	mov	r0, r3
 8008a48:	3710      	adds	r7, #16
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}
 8008a4e:	bf00      	nop
 8008a50:	20004ae8 	.word	0x20004ae8
 8008a54:	20004ac0 	.word	0x20004ac0
 8008a58:	20004a80 	.word	0x20004a80
 8008a5c:	20004ac8 	.word	0x20004ac8
 8008a60:	200045f0 	.word	0x200045f0
 8008a64:	200045ec 	.word	0x200045ec
 8008a68:	20004ad4 	.word	0x20004ad4
 8008a6c:	20004ad0 	.word	0x20004ad0
 8008a70:	e000ed04 	.word	0xe000ed04

08008a74 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008a74:	b480      	push	{r7}
 8008a76:	b083      	sub	sp, #12
 8008a78:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008a7a:	4b05      	ldr	r3, [pc, #20]	; (8008a90 <xTaskGetTickCount+0x1c>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008a80:	687b      	ldr	r3, [r7, #4]
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	370c      	adds	r7, #12
 8008a86:	46bd      	mov	sp, r7
 8008a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8c:	4770      	bx	lr
 8008a8e:	bf00      	nop
 8008a90:	20004ac4 	.word	0x20004ac4

08008a94 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b086      	sub	sp, #24
 8008a98:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a9e:	4b4f      	ldr	r3, [pc, #316]	; (8008bdc <xTaskIncrementTick+0x148>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	f040 808f 	bne.w	8008bc6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008aa8:	4b4d      	ldr	r3, [pc, #308]	; (8008be0 <xTaskIncrementTick+0x14c>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	3301      	adds	r3, #1
 8008aae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008ab0:	4a4b      	ldr	r2, [pc, #300]	; (8008be0 <xTaskIncrementTick+0x14c>)
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d120      	bne.n	8008afe <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008abc:	4b49      	ldr	r3, [pc, #292]	; (8008be4 <xTaskIncrementTick+0x150>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d00a      	beq.n	8008adc <xTaskIncrementTick+0x48>
	__asm volatile
 8008ac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aca:	f383 8811 	msr	BASEPRI, r3
 8008ace:	f3bf 8f6f 	isb	sy
 8008ad2:	f3bf 8f4f 	dsb	sy
 8008ad6:	603b      	str	r3, [r7, #0]
}
 8008ad8:	bf00      	nop
 8008ada:	e7fe      	b.n	8008ada <xTaskIncrementTick+0x46>
 8008adc:	4b41      	ldr	r3, [pc, #260]	; (8008be4 <xTaskIncrementTick+0x150>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	60fb      	str	r3, [r7, #12]
 8008ae2:	4b41      	ldr	r3, [pc, #260]	; (8008be8 <xTaskIncrementTick+0x154>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4a3f      	ldr	r2, [pc, #252]	; (8008be4 <xTaskIncrementTick+0x150>)
 8008ae8:	6013      	str	r3, [r2, #0]
 8008aea:	4a3f      	ldr	r2, [pc, #252]	; (8008be8 <xTaskIncrementTick+0x154>)
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	6013      	str	r3, [r2, #0]
 8008af0:	4b3e      	ldr	r3, [pc, #248]	; (8008bec <xTaskIncrementTick+0x158>)
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	3301      	adds	r3, #1
 8008af6:	4a3d      	ldr	r2, [pc, #244]	; (8008bec <xTaskIncrementTick+0x158>)
 8008af8:	6013      	str	r3, [r2, #0]
 8008afa:	f000 fad1 	bl	80090a0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008afe:	4b3c      	ldr	r3, [pc, #240]	; (8008bf0 <xTaskIncrementTick+0x15c>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	693a      	ldr	r2, [r7, #16]
 8008b04:	429a      	cmp	r2, r3
 8008b06:	d349      	bcc.n	8008b9c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b08:	4b36      	ldr	r3, [pc, #216]	; (8008be4 <xTaskIncrementTick+0x150>)
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d104      	bne.n	8008b1c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b12:	4b37      	ldr	r3, [pc, #220]	; (8008bf0 <xTaskIncrementTick+0x15c>)
 8008b14:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008b18:	601a      	str	r2, [r3, #0]
					break;
 8008b1a:	e03f      	b.n	8008b9c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b1c:	4b31      	ldr	r3, [pc, #196]	; (8008be4 <xTaskIncrementTick+0x150>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	68db      	ldr	r3, [r3, #12]
 8008b22:	68db      	ldr	r3, [r3, #12]
 8008b24:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008b26:	68bb      	ldr	r3, [r7, #8]
 8008b28:	685b      	ldr	r3, [r3, #4]
 8008b2a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008b2c:	693a      	ldr	r2, [r7, #16]
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	429a      	cmp	r2, r3
 8008b32:	d203      	bcs.n	8008b3c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008b34:	4a2e      	ldr	r2, [pc, #184]	; (8008bf0 <xTaskIncrementTick+0x15c>)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008b3a:	e02f      	b.n	8008b9c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	3304      	adds	r3, #4
 8008b40:	4618      	mov	r0, r3
 8008b42:	f7fe fa27 	bl	8006f94 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d004      	beq.n	8008b58 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	3318      	adds	r3, #24
 8008b52:	4618      	mov	r0, r3
 8008b54:	f7fe fa1e 	bl	8006f94 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b5c:	4b25      	ldr	r3, [pc, #148]	; (8008bf4 <xTaskIncrementTick+0x160>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	429a      	cmp	r2, r3
 8008b62:	d903      	bls.n	8008b6c <xTaskIncrementTick+0xd8>
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b68:	4a22      	ldr	r2, [pc, #136]	; (8008bf4 <xTaskIncrementTick+0x160>)
 8008b6a:	6013      	str	r3, [r2, #0]
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b70:	4613      	mov	r3, r2
 8008b72:	009b      	lsls	r3, r3, #2
 8008b74:	4413      	add	r3, r2
 8008b76:	009b      	lsls	r3, r3, #2
 8008b78:	4a1f      	ldr	r2, [pc, #124]	; (8008bf8 <xTaskIncrementTick+0x164>)
 8008b7a:	441a      	add	r2, r3
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	3304      	adds	r3, #4
 8008b80:	4619      	mov	r1, r3
 8008b82:	4610      	mov	r0, r2
 8008b84:	f7fe f9a9 	bl	8006eda <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b8c:	4b1b      	ldr	r3, [pc, #108]	; (8008bfc <xTaskIncrementTick+0x168>)
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b92:	429a      	cmp	r2, r3
 8008b94:	d3b8      	bcc.n	8008b08 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008b96:	2301      	movs	r3, #1
 8008b98:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b9a:	e7b5      	b.n	8008b08 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008b9c:	4b17      	ldr	r3, [pc, #92]	; (8008bfc <xTaskIncrementTick+0x168>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ba2:	4915      	ldr	r1, [pc, #84]	; (8008bf8 <xTaskIncrementTick+0x164>)
 8008ba4:	4613      	mov	r3, r2
 8008ba6:	009b      	lsls	r3, r3, #2
 8008ba8:	4413      	add	r3, r2
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	440b      	add	r3, r1
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d901      	bls.n	8008bb8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008bb8:	4b11      	ldr	r3, [pc, #68]	; (8008c00 <xTaskIncrementTick+0x16c>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d007      	beq.n	8008bd0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	617b      	str	r3, [r7, #20]
 8008bc4:	e004      	b.n	8008bd0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008bc6:	4b0f      	ldr	r3, [pc, #60]	; (8008c04 <xTaskIncrementTick+0x170>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	3301      	adds	r3, #1
 8008bcc:	4a0d      	ldr	r2, [pc, #52]	; (8008c04 <xTaskIncrementTick+0x170>)
 8008bce:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008bd0:	697b      	ldr	r3, [r7, #20]
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3718      	adds	r7, #24
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}
 8008bda:	bf00      	nop
 8008bdc:	20004ae8 	.word	0x20004ae8
 8008be0:	20004ac4 	.word	0x20004ac4
 8008be4:	20004a78 	.word	0x20004a78
 8008be8:	20004a7c 	.word	0x20004a7c
 8008bec:	20004ad8 	.word	0x20004ad8
 8008bf0:	20004ae0 	.word	0x20004ae0
 8008bf4:	20004ac8 	.word	0x20004ac8
 8008bf8:	200045f0 	.word	0x200045f0
 8008bfc:	200045ec 	.word	0x200045ec
 8008c00:	20004ad4 	.word	0x20004ad4
 8008c04:	20004ad0 	.word	0x20004ad0

08008c08 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b085      	sub	sp, #20
 8008c0c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008c0e:	4b28      	ldr	r3, [pc, #160]	; (8008cb0 <vTaskSwitchContext+0xa8>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d003      	beq.n	8008c1e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008c16:	4b27      	ldr	r3, [pc, #156]	; (8008cb4 <vTaskSwitchContext+0xac>)
 8008c18:	2201      	movs	r2, #1
 8008c1a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008c1c:	e041      	b.n	8008ca2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8008c1e:	4b25      	ldr	r3, [pc, #148]	; (8008cb4 <vTaskSwitchContext+0xac>)
 8008c20:	2200      	movs	r2, #0
 8008c22:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c24:	4b24      	ldr	r3, [pc, #144]	; (8008cb8 <vTaskSwitchContext+0xb0>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	60fb      	str	r3, [r7, #12]
 8008c2a:	e010      	b.n	8008c4e <vTaskSwitchContext+0x46>
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d10a      	bne.n	8008c48 <vTaskSwitchContext+0x40>
	__asm volatile
 8008c32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c36:	f383 8811 	msr	BASEPRI, r3
 8008c3a:	f3bf 8f6f 	isb	sy
 8008c3e:	f3bf 8f4f 	dsb	sy
 8008c42:	607b      	str	r3, [r7, #4]
}
 8008c44:	bf00      	nop
 8008c46:	e7fe      	b.n	8008c46 <vTaskSwitchContext+0x3e>
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	3b01      	subs	r3, #1
 8008c4c:	60fb      	str	r3, [r7, #12]
 8008c4e:	491b      	ldr	r1, [pc, #108]	; (8008cbc <vTaskSwitchContext+0xb4>)
 8008c50:	68fa      	ldr	r2, [r7, #12]
 8008c52:	4613      	mov	r3, r2
 8008c54:	009b      	lsls	r3, r3, #2
 8008c56:	4413      	add	r3, r2
 8008c58:	009b      	lsls	r3, r3, #2
 8008c5a:	440b      	add	r3, r1
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d0e4      	beq.n	8008c2c <vTaskSwitchContext+0x24>
 8008c62:	68fa      	ldr	r2, [r7, #12]
 8008c64:	4613      	mov	r3, r2
 8008c66:	009b      	lsls	r3, r3, #2
 8008c68:	4413      	add	r3, r2
 8008c6a:	009b      	lsls	r3, r3, #2
 8008c6c:	4a13      	ldr	r2, [pc, #76]	; (8008cbc <vTaskSwitchContext+0xb4>)
 8008c6e:	4413      	add	r3, r2
 8008c70:	60bb      	str	r3, [r7, #8]
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	685b      	ldr	r3, [r3, #4]
 8008c76:	685a      	ldr	r2, [r3, #4]
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	605a      	str	r2, [r3, #4]
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	685a      	ldr	r2, [r3, #4]
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	3308      	adds	r3, #8
 8008c84:	429a      	cmp	r2, r3
 8008c86:	d104      	bne.n	8008c92 <vTaskSwitchContext+0x8a>
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	685b      	ldr	r3, [r3, #4]
 8008c8c:	685a      	ldr	r2, [r3, #4]
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	605a      	str	r2, [r3, #4]
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	68db      	ldr	r3, [r3, #12]
 8008c98:	4a09      	ldr	r2, [pc, #36]	; (8008cc0 <vTaskSwitchContext+0xb8>)
 8008c9a:	6013      	str	r3, [r2, #0]
 8008c9c:	4a06      	ldr	r2, [pc, #24]	; (8008cb8 <vTaskSwitchContext+0xb0>)
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	6013      	str	r3, [r2, #0]
}
 8008ca2:	bf00      	nop
 8008ca4:	3714      	adds	r7, #20
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cac:	4770      	bx	lr
 8008cae:	bf00      	nop
 8008cb0:	20004ae8 	.word	0x20004ae8
 8008cb4:	20004ad4 	.word	0x20004ad4
 8008cb8:	20004ac8 	.word	0x20004ac8
 8008cbc:	200045f0 	.word	0x200045f0
 8008cc0:	200045ec 	.word	0x200045ec

08008cc4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b084      	sub	sp, #16
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d10a      	bne.n	8008cea <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cd8:	f383 8811 	msr	BASEPRI, r3
 8008cdc:	f3bf 8f6f 	isb	sy
 8008ce0:	f3bf 8f4f 	dsb	sy
 8008ce4:	60fb      	str	r3, [r7, #12]
}
 8008ce6:	bf00      	nop
 8008ce8:	e7fe      	b.n	8008ce8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008cea:	4b07      	ldr	r3, [pc, #28]	; (8008d08 <vTaskPlaceOnEventList+0x44>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	3318      	adds	r3, #24
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f7fe f915 	bl	8006f22 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008cf8:	2101      	movs	r1, #1
 8008cfa:	6838      	ldr	r0, [r7, #0]
 8008cfc:	f000 fb7a 	bl	80093f4 <prvAddCurrentTaskToDelayedList>
}
 8008d00:	bf00      	nop
 8008d02:	3710      	adds	r7, #16
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}
 8008d08:	200045ec 	.word	0x200045ec

08008d0c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b086      	sub	sp, #24
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	60f8      	str	r0, [r7, #12]
 8008d14:	60b9      	str	r1, [r7, #8]
 8008d16:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d10a      	bne.n	8008d34 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d22:	f383 8811 	msr	BASEPRI, r3
 8008d26:	f3bf 8f6f 	isb	sy
 8008d2a:	f3bf 8f4f 	dsb	sy
 8008d2e:	617b      	str	r3, [r7, #20]
}
 8008d30:	bf00      	nop
 8008d32:	e7fe      	b.n	8008d32 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008d34:	4b0a      	ldr	r3, [pc, #40]	; (8008d60 <vTaskPlaceOnEventListRestricted+0x54>)
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	3318      	adds	r3, #24
 8008d3a:	4619      	mov	r1, r3
 8008d3c:	68f8      	ldr	r0, [r7, #12]
 8008d3e:	f7fe f8cc 	bl	8006eda <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d002      	beq.n	8008d4e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008d48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008d4c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008d4e:	6879      	ldr	r1, [r7, #4]
 8008d50:	68b8      	ldr	r0, [r7, #8]
 8008d52:	f000 fb4f 	bl	80093f4 <prvAddCurrentTaskToDelayedList>
	}
 8008d56:	bf00      	nop
 8008d58:	3718      	adds	r7, #24
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	bd80      	pop	{r7, pc}
 8008d5e:	bf00      	nop
 8008d60:	200045ec 	.word	0x200045ec

08008d64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b086      	sub	sp, #24
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	68db      	ldr	r3, [r3, #12]
 8008d70:	68db      	ldr	r3, [r3, #12]
 8008d72:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008d74:	693b      	ldr	r3, [r7, #16]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d10a      	bne.n	8008d90 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d7e:	f383 8811 	msr	BASEPRI, r3
 8008d82:	f3bf 8f6f 	isb	sy
 8008d86:	f3bf 8f4f 	dsb	sy
 8008d8a:	60fb      	str	r3, [r7, #12]
}
 8008d8c:	bf00      	nop
 8008d8e:	e7fe      	b.n	8008d8e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	3318      	adds	r3, #24
 8008d94:	4618      	mov	r0, r3
 8008d96:	f7fe f8fd 	bl	8006f94 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d9a:	4b1e      	ldr	r3, [pc, #120]	; (8008e14 <xTaskRemoveFromEventList+0xb0>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d11d      	bne.n	8008dde <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	3304      	adds	r3, #4
 8008da6:	4618      	mov	r0, r3
 8008da8:	f7fe f8f4 	bl	8006f94 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008dac:	693b      	ldr	r3, [r7, #16]
 8008dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008db0:	4b19      	ldr	r3, [pc, #100]	; (8008e18 <xTaskRemoveFromEventList+0xb4>)
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	429a      	cmp	r2, r3
 8008db6:	d903      	bls.n	8008dc0 <xTaskRemoveFromEventList+0x5c>
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dbc:	4a16      	ldr	r2, [pc, #88]	; (8008e18 <xTaskRemoveFromEventList+0xb4>)
 8008dbe:	6013      	str	r3, [r2, #0]
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008dc4:	4613      	mov	r3, r2
 8008dc6:	009b      	lsls	r3, r3, #2
 8008dc8:	4413      	add	r3, r2
 8008dca:	009b      	lsls	r3, r3, #2
 8008dcc:	4a13      	ldr	r2, [pc, #76]	; (8008e1c <xTaskRemoveFromEventList+0xb8>)
 8008dce:	441a      	add	r2, r3
 8008dd0:	693b      	ldr	r3, [r7, #16]
 8008dd2:	3304      	adds	r3, #4
 8008dd4:	4619      	mov	r1, r3
 8008dd6:	4610      	mov	r0, r2
 8008dd8:	f7fe f87f 	bl	8006eda <vListInsertEnd>
 8008ddc:	e005      	b.n	8008dea <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	3318      	adds	r3, #24
 8008de2:	4619      	mov	r1, r3
 8008de4:	480e      	ldr	r0, [pc, #56]	; (8008e20 <xTaskRemoveFromEventList+0xbc>)
 8008de6:	f7fe f878 	bl	8006eda <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008dea:	693b      	ldr	r3, [r7, #16]
 8008dec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008dee:	4b0d      	ldr	r3, [pc, #52]	; (8008e24 <xTaskRemoveFromEventList+0xc0>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008df4:	429a      	cmp	r2, r3
 8008df6:	d905      	bls.n	8008e04 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008df8:	2301      	movs	r3, #1
 8008dfa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008dfc:	4b0a      	ldr	r3, [pc, #40]	; (8008e28 <xTaskRemoveFromEventList+0xc4>)
 8008dfe:	2201      	movs	r2, #1
 8008e00:	601a      	str	r2, [r3, #0]
 8008e02:	e001      	b.n	8008e08 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008e04:	2300      	movs	r3, #0
 8008e06:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008e08:	697b      	ldr	r3, [r7, #20]
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	3718      	adds	r7, #24
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}
 8008e12:	bf00      	nop
 8008e14:	20004ae8 	.word	0x20004ae8
 8008e18:	20004ac8 	.word	0x20004ac8
 8008e1c:	200045f0 	.word	0x200045f0
 8008e20:	20004a80 	.word	0x20004a80
 8008e24:	200045ec 	.word	0x200045ec
 8008e28:	20004ad4 	.word	0x20004ad4

08008e2c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b083      	sub	sp, #12
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008e34:	4b06      	ldr	r3, [pc, #24]	; (8008e50 <vTaskInternalSetTimeOutState+0x24>)
 8008e36:	681a      	ldr	r2, [r3, #0]
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008e3c:	4b05      	ldr	r3, [pc, #20]	; (8008e54 <vTaskInternalSetTimeOutState+0x28>)
 8008e3e:	681a      	ldr	r2, [r3, #0]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	605a      	str	r2, [r3, #4]
}
 8008e44:	bf00      	nop
 8008e46:	370c      	adds	r7, #12
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4e:	4770      	bx	lr
 8008e50:	20004ad8 	.word	0x20004ad8
 8008e54:	20004ac4 	.word	0x20004ac4

08008e58 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b088      	sub	sp, #32
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
 8008e60:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d10a      	bne.n	8008e7e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e6c:	f383 8811 	msr	BASEPRI, r3
 8008e70:	f3bf 8f6f 	isb	sy
 8008e74:	f3bf 8f4f 	dsb	sy
 8008e78:	613b      	str	r3, [r7, #16]
}
 8008e7a:	bf00      	nop
 8008e7c:	e7fe      	b.n	8008e7c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d10a      	bne.n	8008e9a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e88:	f383 8811 	msr	BASEPRI, r3
 8008e8c:	f3bf 8f6f 	isb	sy
 8008e90:	f3bf 8f4f 	dsb	sy
 8008e94:	60fb      	str	r3, [r7, #12]
}
 8008e96:	bf00      	nop
 8008e98:	e7fe      	b.n	8008e98 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8008e9a:	f7fe f9d3 	bl	8007244 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008e9e:	4b1d      	ldr	r3, [pc, #116]	; (8008f14 <xTaskCheckForTimeOut+0xbc>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	685b      	ldr	r3, [r3, #4]
 8008ea8:	69ba      	ldr	r2, [r7, #24]
 8008eaa:	1ad3      	subs	r3, r2, r3
 8008eac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008eb6:	d102      	bne.n	8008ebe <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008eb8:	2300      	movs	r3, #0
 8008eba:	61fb      	str	r3, [r7, #28]
 8008ebc:	e023      	b.n	8008f06 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681a      	ldr	r2, [r3, #0]
 8008ec2:	4b15      	ldr	r3, [pc, #84]	; (8008f18 <xTaskCheckForTimeOut+0xc0>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	429a      	cmp	r2, r3
 8008ec8:	d007      	beq.n	8008eda <xTaskCheckForTimeOut+0x82>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	685b      	ldr	r3, [r3, #4]
 8008ece:	69ba      	ldr	r2, [r7, #24]
 8008ed0:	429a      	cmp	r2, r3
 8008ed2:	d302      	bcc.n	8008eda <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	61fb      	str	r3, [r7, #28]
 8008ed8:	e015      	b.n	8008f06 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	697a      	ldr	r2, [r7, #20]
 8008ee0:	429a      	cmp	r2, r3
 8008ee2:	d20b      	bcs.n	8008efc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	681a      	ldr	r2, [r3, #0]
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	1ad2      	subs	r2, r2, r3
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008ef0:	6878      	ldr	r0, [r7, #4]
 8008ef2:	f7ff ff9b 	bl	8008e2c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	61fb      	str	r3, [r7, #28]
 8008efa:	e004      	b.n	8008f06 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	2200      	movs	r2, #0
 8008f00:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008f02:	2301      	movs	r3, #1
 8008f04:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008f06:	f7fe f9cd 	bl	80072a4 <vPortExitCritical>

	return xReturn;
 8008f0a:	69fb      	ldr	r3, [r7, #28]
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3720      	adds	r7, #32
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}
 8008f14:	20004ac4 	.word	0x20004ac4
 8008f18:	20004ad8 	.word	0x20004ad8

08008f1c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008f20:	4b03      	ldr	r3, [pc, #12]	; (8008f30 <vTaskMissedYield+0x14>)
 8008f22:	2201      	movs	r2, #1
 8008f24:	601a      	str	r2, [r3, #0]
}
 8008f26:	bf00      	nop
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr
 8008f30:	20004ad4 	.word	0x20004ad4

08008f34 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b082      	sub	sp, #8
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008f3c:	f000 f852 	bl	8008fe4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008f40:	4b06      	ldr	r3, [pc, #24]	; (8008f5c <prvIdleTask+0x28>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d9f9      	bls.n	8008f3c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008f48:	4b05      	ldr	r3, [pc, #20]	; (8008f60 <prvIdleTask+0x2c>)
 8008f4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f4e:	601a      	str	r2, [r3, #0]
 8008f50:	f3bf 8f4f 	dsb	sy
 8008f54:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008f58:	e7f0      	b.n	8008f3c <prvIdleTask+0x8>
 8008f5a:	bf00      	nop
 8008f5c:	200045f0 	.word	0x200045f0
 8008f60:	e000ed04 	.word	0xe000ed04

08008f64 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b082      	sub	sp, #8
 8008f68:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	607b      	str	r3, [r7, #4]
 8008f6e:	e00c      	b.n	8008f8a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008f70:	687a      	ldr	r2, [r7, #4]
 8008f72:	4613      	mov	r3, r2
 8008f74:	009b      	lsls	r3, r3, #2
 8008f76:	4413      	add	r3, r2
 8008f78:	009b      	lsls	r3, r3, #2
 8008f7a:	4a12      	ldr	r2, [pc, #72]	; (8008fc4 <prvInitialiseTaskLists+0x60>)
 8008f7c:	4413      	add	r3, r2
 8008f7e:	4618      	mov	r0, r3
 8008f80:	f7fd ff7e 	bl	8006e80 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	3301      	adds	r3, #1
 8008f88:	607b      	str	r3, [r7, #4]
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2b37      	cmp	r3, #55	; 0x37
 8008f8e:	d9ef      	bls.n	8008f70 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008f90:	480d      	ldr	r0, [pc, #52]	; (8008fc8 <prvInitialiseTaskLists+0x64>)
 8008f92:	f7fd ff75 	bl	8006e80 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008f96:	480d      	ldr	r0, [pc, #52]	; (8008fcc <prvInitialiseTaskLists+0x68>)
 8008f98:	f7fd ff72 	bl	8006e80 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008f9c:	480c      	ldr	r0, [pc, #48]	; (8008fd0 <prvInitialiseTaskLists+0x6c>)
 8008f9e:	f7fd ff6f 	bl	8006e80 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008fa2:	480c      	ldr	r0, [pc, #48]	; (8008fd4 <prvInitialiseTaskLists+0x70>)
 8008fa4:	f7fd ff6c 	bl	8006e80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008fa8:	480b      	ldr	r0, [pc, #44]	; (8008fd8 <prvInitialiseTaskLists+0x74>)
 8008faa:	f7fd ff69 	bl	8006e80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008fae:	4b0b      	ldr	r3, [pc, #44]	; (8008fdc <prvInitialiseTaskLists+0x78>)
 8008fb0:	4a05      	ldr	r2, [pc, #20]	; (8008fc8 <prvInitialiseTaskLists+0x64>)
 8008fb2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008fb4:	4b0a      	ldr	r3, [pc, #40]	; (8008fe0 <prvInitialiseTaskLists+0x7c>)
 8008fb6:	4a05      	ldr	r2, [pc, #20]	; (8008fcc <prvInitialiseTaskLists+0x68>)
 8008fb8:	601a      	str	r2, [r3, #0]
}
 8008fba:	bf00      	nop
 8008fbc:	3708      	adds	r7, #8
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bd80      	pop	{r7, pc}
 8008fc2:	bf00      	nop
 8008fc4:	200045f0 	.word	0x200045f0
 8008fc8:	20004a50 	.word	0x20004a50
 8008fcc:	20004a64 	.word	0x20004a64
 8008fd0:	20004a80 	.word	0x20004a80
 8008fd4:	20004a94 	.word	0x20004a94
 8008fd8:	20004aac 	.word	0x20004aac
 8008fdc:	20004a78 	.word	0x20004a78
 8008fe0:	20004a7c 	.word	0x20004a7c

08008fe4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b082      	sub	sp, #8
 8008fe8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008fea:	e019      	b.n	8009020 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008fec:	f7fe f92a 	bl	8007244 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ff0:	4b10      	ldr	r3, [pc, #64]	; (8009034 <prvCheckTasksWaitingTermination+0x50>)
 8008ff2:	68db      	ldr	r3, [r3, #12]
 8008ff4:	68db      	ldr	r3, [r3, #12]
 8008ff6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	3304      	adds	r3, #4
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	f7fd ffc9 	bl	8006f94 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009002:	4b0d      	ldr	r3, [pc, #52]	; (8009038 <prvCheckTasksWaitingTermination+0x54>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	3b01      	subs	r3, #1
 8009008:	4a0b      	ldr	r2, [pc, #44]	; (8009038 <prvCheckTasksWaitingTermination+0x54>)
 800900a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800900c:	4b0b      	ldr	r3, [pc, #44]	; (800903c <prvCheckTasksWaitingTermination+0x58>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	3b01      	subs	r3, #1
 8009012:	4a0a      	ldr	r2, [pc, #40]	; (800903c <prvCheckTasksWaitingTermination+0x58>)
 8009014:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009016:	f7fe f945 	bl	80072a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800901a:	6878      	ldr	r0, [r7, #4]
 800901c:	f000 f810 	bl	8009040 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009020:	4b06      	ldr	r3, [pc, #24]	; (800903c <prvCheckTasksWaitingTermination+0x58>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d1e1      	bne.n	8008fec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009028:	bf00      	nop
 800902a:	bf00      	nop
 800902c:	3708      	adds	r7, #8
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}
 8009032:	bf00      	nop
 8009034:	20004a94 	.word	0x20004a94
 8009038:	20004ac0 	.word	0x20004ac0
 800903c:	20004aa8 	.word	0x20004aa8

08009040 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009040:	b580      	push	{r7, lr}
 8009042:	b084      	sub	sp, #16
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800904e:	2b00      	cmp	r3, #0
 8009050:	d108      	bne.n	8009064 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009056:	4618      	mov	r0, r3
 8009058:	f7fd fdf4 	bl	8006c44 <vPortFree>
				vPortFree( pxTCB );
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f7fd fdf1 	bl	8006c44 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009062:	e018      	b.n	8009096 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800906a:	2b01      	cmp	r3, #1
 800906c:	d103      	bne.n	8009076 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f7fd fde8 	bl	8006c44 <vPortFree>
	}
 8009074:	e00f      	b.n	8009096 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800907c:	2b02      	cmp	r3, #2
 800907e:	d00a      	beq.n	8009096 <prvDeleteTCB+0x56>
	__asm volatile
 8009080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009084:	f383 8811 	msr	BASEPRI, r3
 8009088:	f3bf 8f6f 	isb	sy
 800908c:	f3bf 8f4f 	dsb	sy
 8009090:	60fb      	str	r3, [r7, #12]
}
 8009092:	bf00      	nop
 8009094:	e7fe      	b.n	8009094 <prvDeleteTCB+0x54>
	}
 8009096:	bf00      	nop
 8009098:	3710      	adds	r7, #16
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}
	...

080090a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80090a0:	b480      	push	{r7}
 80090a2:	b083      	sub	sp, #12
 80090a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80090a6:	4b0c      	ldr	r3, [pc, #48]	; (80090d8 <prvResetNextTaskUnblockTime+0x38>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d104      	bne.n	80090ba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80090b0:	4b0a      	ldr	r3, [pc, #40]	; (80090dc <prvResetNextTaskUnblockTime+0x3c>)
 80090b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80090b6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80090b8:	e008      	b.n	80090cc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090ba:	4b07      	ldr	r3, [pc, #28]	; (80090d8 <prvResetNextTaskUnblockTime+0x38>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	68db      	ldr	r3, [r3, #12]
 80090c0:	68db      	ldr	r3, [r3, #12]
 80090c2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	4a04      	ldr	r2, [pc, #16]	; (80090dc <prvResetNextTaskUnblockTime+0x3c>)
 80090ca:	6013      	str	r3, [r2, #0]
}
 80090cc:	bf00      	nop
 80090ce:	370c      	adds	r7, #12
 80090d0:	46bd      	mov	sp, r7
 80090d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d6:	4770      	bx	lr
 80090d8:	20004a78 	.word	0x20004a78
 80090dc:	20004ae0 	.word	0x20004ae0

080090e0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80090e0:	b480      	push	{r7}
 80090e2:	b083      	sub	sp, #12
 80090e4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80090e6:	4b0b      	ldr	r3, [pc, #44]	; (8009114 <xTaskGetSchedulerState+0x34>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d102      	bne.n	80090f4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80090ee:	2301      	movs	r3, #1
 80090f0:	607b      	str	r3, [r7, #4]
 80090f2:	e008      	b.n	8009106 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80090f4:	4b08      	ldr	r3, [pc, #32]	; (8009118 <xTaskGetSchedulerState+0x38>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d102      	bne.n	8009102 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80090fc:	2302      	movs	r3, #2
 80090fe:	607b      	str	r3, [r7, #4]
 8009100:	e001      	b.n	8009106 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009102:	2300      	movs	r3, #0
 8009104:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009106:	687b      	ldr	r3, [r7, #4]
	}
 8009108:	4618      	mov	r0, r3
 800910a:	370c      	adds	r7, #12
 800910c:	46bd      	mov	sp, r7
 800910e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009112:	4770      	bx	lr
 8009114:	20004acc 	.word	0x20004acc
 8009118:	20004ae8 	.word	0x20004ae8

0800911c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800911c:	b580      	push	{r7, lr}
 800911e:	b084      	sub	sp, #16
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009128:	2300      	movs	r3, #0
 800912a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d051      	beq.n	80091d6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009136:	4b2a      	ldr	r3, [pc, #168]	; (80091e0 <xTaskPriorityInherit+0xc4>)
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800913c:	429a      	cmp	r2, r3
 800913e:	d241      	bcs.n	80091c4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	699b      	ldr	r3, [r3, #24]
 8009144:	2b00      	cmp	r3, #0
 8009146:	db06      	blt.n	8009156 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009148:	4b25      	ldr	r3, [pc, #148]	; (80091e0 <xTaskPriorityInherit+0xc4>)
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800914e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	6959      	ldr	r1, [r3, #20]
 800915a:	68bb      	ldr	r3, [r7, #8]
 800915c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800915e:	4613      	mov	r3, r2
 8009160:	009b      	lsls	r3, r3, #2
 8009162:	4413      	add	r3, r2
 8009164:	009b      	lsls	r3, r3, #2
 8009166:	4a1f      	ldr	r2, [pc, #124]	; (80091e4 <xTaskPriorityInherit+0xc8>)
 8009168:	4413      	add	r3, r2
 800916a:	4299      	cmp	r1, r3
 800916c:	d122      	bne.n	80091b4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	3304      	adds	r3, #4
 8009172:	4618      	mov	r0, r3
 8009174:	f7fd ff0e 	bl	8006f94 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009178:	4b19      	ldr	r3, [pc, #100]	; (80091e0 <xTaskPriorityInherit+0xc4>)
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009186:	4b18      	ldr	r3, [pc, #96]	; (80091e8 <xTaskPriorityInherit+0xcc>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	429a      	cmp	r2, r3
 800918c:	d903      	bls.n	8009196 <xTaskPriorityInherit+0x7a>
 800918e:	68bb      	ldr	r3, [r7, #8]
 8009190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009192:	4a15      	ldr	r2, [pc, #84]	; (80091e8 <xTaskPriorityInherit+0xcc>)
 8009194:	6013      	str	r3, [r2, #0]
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800919a:	4613      	mov	r3, r2
 800919c:	009b      	lsls	r3, r3, #2
 800919e:	4413      	add	r3, r2
 80091a0:	009b      	lsls	r3, r3, #2
 80091a2:	4a10      	ldr	r2, [pc, #64]	; (80091e4 <xTaskPriorityInherit+0xc8>)
 80091a4:	441a      	add	r2, r3
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	3304      	adds	r3, #4
 80091aa:	4619      	mov	r1, r3
 80091ac:	4610      	mov	r0, r2
 80091ae:	f7fd fe94 	bl	8006eda <vListInsertEnd>
 80091b2:	e004      	b.n	80091be <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80091b4:	4b0a      	ldr	r3, [pc, #40]	; (80091e0 <xTaskPriorityInherit+0xc4>)
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80091be:	2301      	movs	r3, #1
 80091c0:	60fb      	str	r3, [r7, #12]
 80091c2:	e008      	b.n	80091d6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80091c8:	4b05      	ldr	r3, [pc, #20]	; (80091e0 <xTaskPriorityInherit+0xc4>)
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091ce:	429a      	cmp	r2, r3
 80091d0:	d201      	bcs.n	80091d6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80091d2:	2301      	movs	r3, #1
 80091d4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80091d6:	68fb      	ldr	r3, [r7, #12]
	}
 80091d8:	4618      	mov	r0, r3
 80091da:	3710      	adds	r7, #16
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}
 80091e0:	200045ec 	.word	0x200045ec
 80091e4:	200045f0 	.word	0x200045f0
 80091e8:	20004ac8 	.word	0x20004ac8

080091ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b086      	sub	sp, #24
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80091f8:	2300      	movs	r3, #0
 80091fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d056      	beq.n	80092b0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009202:	4b2e      	ldr	r3, [pc, #184]	; (80092bc <xTaskPriorityDisinherit+0xd0>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	693a      	ldr	r2, [r7, #16]
 8009208:	429a      	cmp	r2, r3
 800920a:	d00a      	beq.n	8009222 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800920c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009210:	f383 8811 	msr	BASEPRI, r3
 8009214:	f3bf 8f6f 	isb	sy
 8009218:	f3bf 8f4f 	dsb	sy
 800921c:	60fb      	str	r3, [r7, #12]
}
 800921e:	bf00      	nop
 8009220:	e7fe      	b.n	8009220 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009226:	2b00      	cmp	r3, #0
 8009228:	d10a      	bne.n	8009240 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800922a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800922e:	f383 8811 	msr	BASEPRI, r3
 8009232:	f3bf 8f6f 	isb	sy
 8009236:	f3bf 8f4f 	dsb	sy
 800923a:	60bb      	str	r3, [r7, #8]
}
 800923c:	bf00      	nop
 800923e:	e7fe      	b.n	800923e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009240:	693b      	ldr	r3, [r7, #16]
 8009242:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009244:	1e5a      	subs	r2, r3, #1
 8009246:	693b      	ldr	r3, [r7, #16]
 8009248:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800924e:	693b      	ldr	r3, [r7, #16]
 8009250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009252:	429a      	cmp	r2, r3
 8009254:	d02c      	beq.n	80092b0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009256:	693b      	ldr	r3, [r7, #16]
 8009258:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800925a:	2b00      	cmp	r3, #0
 800925c:	d128      	bne.n	80092b0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	3304      	adds	r3, #4
 8009262:	4618      	mov	r0, r3
 8009264:	f7fd fe96 	bl	8006f94 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800926c:	693b      	ldr	r3, [r7, #16]
 800926e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009274:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009278:	693b      	ldr	r3, [r7, #16]
 800927a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009280:	4b0f      	ldr	r3, [pc, #60]	; (80092c0 <xTaskPriorityDisinherit+0xd4>)
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	429a      	cmp	r2, r3
 8009286:	d903      	bls.n	8009290 <xTaskPriorityDisinherit+0xa4>
 8009288:	693b      	ldr	r3, [r7, #16]
 800928a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800928c:	4a0c      	ldr	r2, [pc, #48]	; (80092c0 <xTaskPriorityDisinherit+0xd4>)
 800928e:	6013      	str	r3, [r2, #0]
 8009290:	693b      	ldr	r3, [r7, #16]
 8009292:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009294:	4613      	mov	r3, r2
 8009296:	009b      	lsls	r3, r3, #2
 8009298:	4413      	add	r3, r2
 800929a:	009b      	lsls	r3, r3, #2
 800929c:	4a09      	ldr	r2, [pc, #36]	; (80092c4 <xTaskPriorityDisinherit+0xd8>)
 800929e:	441a      	add	r2, r3
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	3304      	adds	r3, #4
 80092a4:	4619      	mov	r1, r3
 80092a6:	4610      	mov	r0, r2
 80092a8:	f7fd fe17 	bl	8006eda <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80092ac:	2301      	movs	r3, #1
 80092ae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80092b0:	697b      	ldr	r3, [r7, #20]
	}
 80092b2:	4618      	mov	r0, r3
 80092b4:	3718      	adds	r7, #24
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}
 80092ba:	bf00      	nop
 80092bc:	200045ec 	.word	0x200045ec
 80092c0:	20004ac8 	.word	0x20004ac8
 80092c4:	200045f0 	.word	0x200045f0

080092c8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b088      	sub	sp, #32
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
 80092d0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80092d6:	2301      	movs	r3, #1
 80092d8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d06a      	beq.n	80093b6 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80092e0:	69bb      	ldr	r3, [r7, #24]
 80092e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d10a      	bne.n	80092fe <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80092e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092ec:	f383 8811 	msr	BASEPRI, r3
 80092f0:	f3bf 8f6f 	isb	sy
 80092f4:	f3bf 8f4f 	dsb	sy
 80092f8:	60fb      	str	r3, [r7, #12]
}
 80092fa:	bf00      	nop
 80092fc:	e7fe      	b.n	80092fc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80092fe:	69bb      	ldr	r3, [r7, #24]
 8009300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009302:	683a      	ldr	r2, [r7, #0]
 8009304:	429a      	cmp	r2, r3
 8009306:	d902      	bls.n	800930e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	61fb      	str	r3, [r7, #28]
 800930c:	e002      	b.n	8009314 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800930e:	69bb      	ldr	r3, [r7, #24]
 8009310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009312:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009314:	69bb      	ldr	r3, [r7, #24]
 8009316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009318:	69fa      	ldr	r2, [r7, #28]
 800931a:	429a      	cmp	r2, r3
 800931c:	d04b      	beq.n	80093b6 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800931e:	69bb      	ldr	r3, [r7, #24]
 8009320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009322:	697a      	ldr	r2, [r7, #20]
 8009324:	429a      	cmp	r2, r3
 8009326:	d146      	bne.n	80093b6 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009328:	4b25      	ldr	r3, [pc, #148]	; (80093c0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	69ba      	ldr	r2, [r7, #24]
 800932e:	429a      	cmp	r2, r3
 8009330:	d10a      	bne.n	8009348 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8009332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009336:	f383 8811 	msr	BASEPRI, r3
 800933a:	f3bf 8f6f 	isb	sy
 800933e:	f3bf 8f4f 	dsb	sy
 8009342:	60bb      	str	r3, [r7, #8]
}
 8009344:	bf00      	nop
 8009346:	e7fe      	b.n	8009346 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009348:	69bb      	ldr	r3, [r7, #24]
 800934a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800934c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800934e:	69bb      	ldr	r3, [r7, #24]
 8009350:	69fa      	ldr	r2, [r7, #28]
 8009352:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009354:	69bb      	ldr	r3, [r7, #24]
 8009356:	699b      	ldr	r3, [r3, #24]
 8009358:	2b00      	cmp	r3, #0
 800935a:	db04      	blt.n	8009366 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800935c:	69fb      	ldr	r3, [r7, #28]
 800935e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009362:	69bb      	ldr	r3, [r7, #24]
 8009364:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009366:	69bb      	ldr	r3, [r7, #24]
 8009368:	6959      	ldr	r1, [r3, #20]
 800936a:	693a      	ldr	r2, [r7, #16]
 800936c:	4613      	mov	r3, r2
 800936e:	009b      	lsls	r3, r3, #2
 8009370:	4413      	add	r3, r2
 8009372:	009b      	lsls	r3, r3, #2
 8009374:	4a13      	ldr	r2, [pc, #76]	; (80093c4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009376:	4413      	add	r3, r2
 8009378:	4299      	cmp	r1, r3
 800937a:	d11c      	bne.n	80093b6 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800937c:	69bb      	ldr	r3, [r7, #24]
 800937e:	3304      	adds	r3, #4
 8009380:	4618      	mov	r0, r3
 8009382:	f7fd fe07 	bl	8006f94 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009386:	69bb      	ldr	r3, [r7, #24]
 8009388:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800938a:	4b0f      	ldr	r3, [pc, #60]	; (80093c8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	429a      	cmp	r2, r3
 8009390:	d903      	bls.n	800939a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8009392:	69bb      	ldr	r3, [r7, #24]
 8009394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009396:	4a0c      	ldr	r2, [pc, #48]	; (80093c8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009398:	6013      	str	r3, [r2, #0]
 800939a:	69bb      	ldr	r3, [r7, #24]
 800939c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800939e:	4613      	mov	r3, r2
 80093a0:	009b      	lsls	r3, r3, #2
 80093a2:	4413      	add	r3, r2
 80093a4:	009b      	lsls	r3, r3, #2
 80093a6:	4a07      	ldr	r2, [pc, #28]	; (80093c4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80093a8:	441a      	add	r2, r3
 80093aa:	69bb      	ldr	r3, [r7, #24]
 80093ac:	3304      	adds	r3, #4
 80093ae:	4619      	mov	r1, r3
 80093b0:	4610      	mov	r0, r2
 80093b2:	f7fd fd92 	bl	8006eda <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80093b6:	bf00      	nop
 80093b8:	3720      	adds	r7, #32
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}
 80093be:	bf00      	nop
 80093c0:	200045ec 	.word	0x200045ec
 80093c4:	200045f0 	.word	0x200045f0
 80093c8:	20004ac8 	.word	0x20004ac8

080093cc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80093cc:	b480      	push	{r7}
 80093ce:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80093d0:	4b07      	ldr	r3, [pc, #28]	; (80093f0 <pvTaskIncrementMutexHeldCount+0x24>)
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d004      	beq.n	80093e2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80093d8:	4b05      	ldr	r3, [pc, #20]	; (80093f0 <pvTaskIncrementMutexHeldCount+0x24>)
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80093de:	3201      	adds	r2, #1
 80093e0:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80093e2:	4b03      	ldr	r3, [pc, #12]	; (80093f0 <pvTaskIncrementMutexHeldCount+0x24>)
 80093e4:	681b      	ldr	r3, [r3, #0]
	}
 80093e6:	4618      	mov	r0, r3
 80093e8:	46bd      	mov	sp, r7
 80093ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ee:	4770      	bx	lr
 80093f0:	200045ec 	.word	0x200045ec

080093f4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b084      	sub	sp, #16
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
 80093fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80093fe:	4b21      	ldr	r3, [pc, #132]	; (8009484 <prvAddCurrentTaskToDelayedList+0x90>)
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009404:	4b20      	ldr	r3, [pc, #128]	; (8009488 <prvAddCurrentTaskToDelayedList+0x94>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	3304      	adds	r3, #4
 800940a:	4618      	mov	r0, r3
 800940c:	f7fd fdc2 	bl	8006f94 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009416:	d10a      	bne.n	800942e <prvAddCurrentTaskToDelayedList+0x3a>
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d007      	beq.n	800942e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800941e:	4b1a      	ldr	r3, [pc, #104]	; (8009488 <prvAddCurrentTaskToDelayedList+0x94>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	3304      	adds	r3, #4
 8009424:	4619      	mov	r1, r3
 8009426:	4819      	ldr	r0, [pc, #100]	; (800948c <prvAddCurrentTaskToDelayedList+0x98>)
 8009428:	f7fd fd57 	bl	8006eda <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800942c:	e026      	b.n	800947c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800942e:	68fa      	ldr	r2, [r7, #12]
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	4413      	add	r3, r2
 8009434:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009436:	4b14      	ldr	r3, [pc, #80]	; (8009488 <prvAddCurrentTaskToDelayedList+0x94>)
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	68ba      	ldr	r2, [r7, #8]
 800943c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800943e:	68ba      	ldr	r2, [r7, #8]
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	429a      	cmp	r2, r3
 8009444:	d209      	bcs.n	800945a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009446:	4b12      	ldr	r3, [pc, #72]	; (8009490 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009448:	681a      	ldr	r2, [r3, #0]
 800944a:	4b0f      	ldr	r3, [pc, #60]	; (8009488 <prvAddCurrentTaskToDelayedList+0x94>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	3304      	adds	r3, #4
 8009450:	4619      	mov	r1, r3
 8009452:	4610      	mov	r0, r2
 8009454:	f7fd fd65 	bl	8006f22 <vListInsert>
}
 8009458:	e010      	b.n	800947c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800945a:	4b0e      	ldr	r3, [pc, #56]	; (8009494 <prvAddCurrentTaskToDelayedList+0xa0>)
 800945c:	681a      	ldr	r2, [r3, #0]
 800945e:	4b0a      	ldr	r3, [pc, #40]	; (8009488 <prvAddCurrentTaskToDelayedList+0x94>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	3304      	adds	r3, #4
 8009464:	4619      	mov	r1, r3
 8009466:	4610      	mov	r0, r2
 8009468:	f7fd fd5b 	bl	8006f22 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800946c:	4b0a      	ldr	r3, [pc, #40]	; (8009498 <prvAddCurrentTaskToDelayedList+0xa4>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	68ba      	ldr	r2, [r7, #8]
 8009472:	429a      	cmp	r2, r3
 8009474:	d202      	bcs.n	800947c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009476:	4a08      	ldr	r2, [pc, #32]	; (8009498 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	6013      	str	r3, [r2, #0]
}
 800947c:	bf00      	nop
 800947e:	3710      	adds	r7, #16
 8009480:	46bd      	mov	sp, r7
 8009482:	bd80      	pop	{r7, pc}
 8009484:	20004ac4 	.word	0x20004ac4
 8009488:	200045ec 	.word	0x200045ec
 800948c:	20004aac 	.word	0x20004aac
 8009490:	20004a7c 	.word	0x20004a7c
 8009494:	20004a78 	.word	0x20004a78
 8009498:	20004ae0 	.word	0x20004ae0

0800949c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b08a      	sub	sp, #40	; 0x28
 80094a0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80094a2:	2300      	movs	r3, #0
 80094a4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80094a6:	f000 fb07 	bl	8009ab8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80094aa:	4b1c      	ldr	r3, [pc, #112]	; (800951c <xTimerCreateTimerTask+0x80>)
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d021      	beq.n	80094f6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80094b2:	2300      	movs	r3, #0
 80094b4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80094b6:	2300      	movs	r3, #0
 80094b8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80094ba:	1d3a      	adds	r2, r7, #4
 80094bc:	f107 0108 	add.w	r1, r7, #8
 80094c0:	f107 030c 	add.w	r3, r7, #12
 80094c4:	4618      	mov	r0, r3
 80094c6:	f7fd fad7 	bl	8006a78 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80094ca:	6879      	ldr	r1, [r7, #4]
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	68fa      	ldr	r2, [r7, #12]
 80094d0:	9202      	str	r2, [sp, #8]
 80094d2:	9301      	str	r3, [sp, #4]
 80094d4:	2302      	movs	r3, #2
 80094d6:	9300      	str	r3, [sp, #0]
 80094d8:	2300      	movs	r3, #0
 80094da:	460a      	mov	r2, r1
 80094dc:	4910      	ldr	r1, [pc, #64]	; (8009520 <xTimerCreateTimerTask+0x84>)
 80094de:	4811      	ldr	r0, [pc, #68]	; (8009524 <xTimerCreateTimerTask+0x88>)
 80094e0:	f7fe ffe0 	bl	80084a4 <xTaskCreateStatic>
 80094e4:	4603      	mov	r3, r0
 80094e6:	4a10      	ldr	r2, [pc, #64]	; (8009528 <xTimerCreateTimerTask+0x8c>)
 80094e8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80094ea:	4b0f      	ldr	r3, [pc, #60]	; (8009528 <xTimerCreateTimerTask+0x8c>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d001      	beq.n	80094f6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80094f2:	2301      	movs	r3, #1
 80094f4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80094f6:	697b      	ldr	r3, [r7, #20]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d10a      	bne.n	8009512 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80094fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009500:	f383 8811 	msr	BASEPRI, r3
 8009504:	f3bf 8f6f 	isb	sy
 8009508:	f3bf 8f4f 	dsb	sy
 800950c:	613b      	str	r3, [r7, #16]
}
 800950e:	bf00      	nop
 8009510:	e7fe      	b.n	8009510 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009512:	697b      	ldr	r3, [r7, #20]
}
 8009514:	4618      	mov	r0, r3
 8009516:	3718      	adds	r7, #24
 8009518:	46bd      	mov	sp, r7
 800951a:	bd80      	pop	{r7, pc}
 800951c:	20004b1c 	.word	0x20004b1c
 8009520:	0800ac28 	.word	0x0800ac28
 8009524:	08009661 	.word	0x08009661
 8009528:	20004b20 	.word	0x20004b20

0800952c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b08a      	sub	sp, #40	; 0x28
 8009530:	af00      	add	r7, sp, #0
 8009532:	60f8      	str	r0, [r7, #12]
 8009534:	60b9      	str	r1, [r7, #8]
 8009536:	607a      	str	r2, [r7, #4]
 8009538:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800953a:	2300      	movs	r3, #0
 800953c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d10a      	bne.n	800955a <xTimerGenericCommand+0x2e>
	__asm volatile
 8009544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009548:	f383 8811 	msr	BASEPRI, r3
 800954c:	f3bf 8f6f 	isb	sy
 8009550:	f3bf 8f4f 	dsb	sy
 8009554:	623b      	str	r3, [r7, #32]
}
 8009556:	bf00      	nop
 8009558:	e7fe      	b.n	8009558 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800955a:	4b1a      	ldr	r3, [pc, #104]	; (80095c4 <xTimerGenericCommand+0x98>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d02a      	beq.n	80095b8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	2b05      	cmp	r3, #5
 8009572:	dc18      	bgt.n	80095a6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009574:	f7ff fdb4 	bl	80090e0 <xTaskGetSchedulerState>
 8009578:	4603      	mov	r3, r0
 800957a:	2b02      	cmp	r3, #2
 800957c:	d109      	bne.n	8009592 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800957e:	4b11      	ldr	r3, [pc, #68]	; (80095c4 <xTimerGenericCommand+0x98>)
 8009580:	6818      	ldr	r0, [r3, #0]
 8009582:	f107 0110 	add.w	r1, r7, #16
 8009586:	2300      	movs	r3, #0
 8009588:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800958a:	f7fe f925 	bl	80077d8 <xQueueGenericSend>
 800958e:	6278      	str	r0, [r7, #36]	; 0x24
 8009590:	e012      	b.n	80095b8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009592:	4b0c      	ldr	r3, [pc, #48]	; (80095c4 <xTimerGenericCommand+0x98>)
 8009594:	6818      	ldr	r0, [r3, #0]
 8009596:	f107 0110 	add.w	r1, r7, #16
 800959a:	2300      	movs	r3, #0
 800959c:	2200      	movs	r2, #0
 800959e:	f7fe f91b 	bl	80077d8 <xQueueGenericSend>
 80095a2:	6278      	str	r0, [r7, #36]	; 0x24
 80095a4:	e008      	b.n	80095b8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80095a6:	4b07      	ldr	r3, [pc, #28]	; (80095c4 <xTimerGenericCommand+0x98>)
 80095a8:	6818      	ldr	r0, [r3, #0]
 80095aa:	f107 0110 	add.w	r1, r7, #16
 80095ae:	2300      	movs	r3, #0
 80095b0:	683a      	ldr	r2, [r7, #0]
 80095b2:	f7fe fa0f 	bl	80079d4 <xQueueGenericSendFromISR>
 80095b6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80095b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80095ba:	4618      	mov	r0, r3
 80095bc:	3728      	adds	r7, #40	; 0x28
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}
 80095c2:	bf00      	nop
 80095c4:	20004b1c 	.word	0x20004b1c

080095c8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b088      	sub	sp, #32
 80095cc:	af02      	add	r7, sp, #8
 80095ce:	6078      	str	r0, [r7, #4]
 80095d0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095d2:	4b22      	ldr	r3, [pc, #136]	; (800965c <prvProcessExpiredTimer+0x94>)
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	68db      	ldr	r3, [r3, #12]
 80095d8:	68db      	ldr	r3, [r3, #12]
 80095da:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80095dc:	697b      	ldr	r3, [r7, #20]
 80095de:	3304      	adds	r3, #4
 80095e0:	4618      	mov	r0, r3
 80095e2:	f7fd fcd7 	bl	8006f94 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80095e6:	697b      	ldr	r3, [r7, #20]
 80095e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80095ec:	f003 0304 	and.w	r3, r3, #4
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d022      	beq.n	800963a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	699a      	ldr	r2, [r3, #24]
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	18d1      	adds	r1, r2, r3
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	683a      	ldr	r2, [r7, #0]
 8009600:	6978      	ldr	r0, [r7, #20]
 8009602:	f000 f8d1 	bl	80097a8 <prvInsertTimerInActiveList>
 8009606:	4603      	mov	r3, r0
 8009608:	2b00      	cmp	r3, #0
 800960a:	d01f      	beq.n	800964c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800960c:	2300      	movs	r3, #0
 800960e:	9300      	str	r3, [sp, #0]
 8009610:	2300      	movs	r3, #0
 8009612:	687a      	ldr	r2, [r7, #4]
 8009614:	2100      	movs	r1, #0
 8009616:	6978      	ldr	r0, [r7, #20]
 8009618:	f7ff ff88 	bl	800952c <xTimerGenericCommand>
 800961c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800961e:	693b      	ldr	r3, [r7, #16]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d113      	bne.n	800964c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009628:	f383 8811 	msr	BASEPRI, r3
 800962c:	f3bf 8f6f 	isb	sy
 8009630:	f3bf 8f4f 	dsb	sy
 8009634:	60fb      	str	r3, [r7, #12]
}
 8009636:	bf00      	nop
 8009638:	e7fe      	b.n	8009638 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009640:	f023 0301 	bic.w	r3, r3, #1
 8009644:	b2da      	uxtb	r2, r3
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800964c:	697b      	ldr	r3, [r7, #20]
 800964e:	6a1b      	ldr	r3, [r3, #32]
 8009650:	6978      	ldr	r0, [r7, #20]
 8009652:	4798      	blx	r3
}
 8009654:	bf00      	nop
 8009656:	3718      	adds	r7, #24
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}
 800965c:	20004b14 	.word	0x20004b14

08009660 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b084      	sub	sp, #16
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009668:	f107 0308 	add.w	r3, r7, #8
 800966c:	4618      	mov	r0, r3
 800966e:	f000 f857 	bl	8009720 <prvGetNextExpireTime>
 8009672:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	4619      	mov	r1, r3
 8009678:	68f8      	ldr	r0, [r7, #12]
 800967a:	f000 f803 	bl	8009684 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800967e:	f000 f8d5 	bl	800982c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009682:	e7f1      	b.n	8009668 <prvTimerTask+0x8>

08009684 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b084      	sub	sp, #16
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800968e:	f7ff f945 	bl	800891c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009692:	f107 0308 	add.w	r3, r7, #8
 8009696:	4618      	mov	r0, r3
 8009698:	f000 f866 	bl	8009768 <prvSampleTimeNow>
 800969c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d130      	bne.n	8009706 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d10a      	bne.n	80096c0 <prvProcessTimerOrBlockTask+0x3c>
 80096aa:	687a      	ldr	r2, [r7, #4]
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	429a      	cmp	r2, r3
 80096b0:	d806      	bhi.n	80096c0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80096b2:	f7ff f941 	bl	8008938 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80096b6:	68f9      	ldr	r1, [r7, #12]
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f7ff ff85 	bl	80095c8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80096be:	e024      	b.n	800970a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d008      	beq.n	80096d8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80096c6:	4b13      	ldr	r3, [pc, #76]	; (8009714 <prvProcessTimerOrBlockTask+0x90>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d101      	bne.n	80096d4 <prvProcessTimerOrBlockTask+0x50>
 80096d0:	2301      	movs	r3, #1
 80096d2:	e000      	b.n	80096d6 <prvProcessTimerOrBlockTask+0x52>
 80096d4:	2300      	movs	r3, #0
 80096d6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80096d8:	4b0f      	ldr	r3, [pc, #60]	; (8009718 <prvProcessTimerOrBlockTask+0x94>)
 80096da:	6818      	ldr	r0, [r3, #0]
 80096dc:	687a      	ldr	r2, [r7, #4]
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	1ad3      	subs	r3, r2, r3
 80096e2:	683a      	ldr	r2, [r7, #0]
 80096e4:	4619      	mov	r1, r3
 80096e6:	f7fe fea9 	bl	800843c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80096ea:	f7ff f925 	bl	8008938 <xTaskResumeAll>
 80096ee:	4603      	mov	r3, r0
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d10a      	bne.n	800970a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80096f4:	4b09      	ldr	r3, [pc, #36]	; (800971c <prvProcessTimerOrBlockTask+0x98>)
 80096f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80096fa:	601a      	str	r2, [r3, #0]
 80096fc:	f3bf 8f4f 	dsb	sy
 8009700:	f3bf 8f6f 	isb	sy
}
 8009704:	e001      	b.n	800970a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009706:	f7ff f917 	bl	8008938 <xTaskResumeAll>
}
 800970a:	bf00      	nop
 800970c:	3710      	adds	r7, #16
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}
 8009712:	bf00      	nop
 8009714:	20004b18 	.word	0x20004b18
 8009718:	20004b1c 	.word	0x20004b1c
 800971c:	e000ed04 	.word	0xe000ed04

08009720 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009720:	b480      	push	{r7}
 8009722:	b085      	sub	sp, #20
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009728:	4b0e      	ldr	r3, [pc, #56]	; (8009764 <prvGetNextExpireTime+0x44>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d101      	bne.n	8009736 <prvGetNextExpireTime+0x16>
 8009732:	2201      	movs	r2, #1
 8009734:	e000      	b.n	8009738 <prvGetNextExpireTime+0x18>
 8009736:	2200      	movs	r2, #0
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d105      	bne.n	8009750 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009744:	4b07      	ldr	r3, [pc, #28]	; (8009764 <prvGetNextExpireTime+0x44>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	68db      	ldr	r3, [r3, #12]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	60fb      	str	r3, [r7, #12]
 800974e:	e001      	b.n	8009754 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009750:	2300      	movs	r3, #0
 8009752:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009754:	68fb      	ldr	r3, [r7, #12]
}
 8009756:	4618      	mov	r0, r3
 8009758:	3714      	adds	r7, #20
 800975a:	46bd      	mov	sp, r7
 800975c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009760:	4770      	bx	lr
 8009762:	bf00      	nop
 8009764:	20004b14 	.word	0x20004b14

08009768 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b084      	sub	sp, #16
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009770:	f7ff f980 	bl	8008a74 <xTaskGetTickCount>
 8009774:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009776:	4b0b      	ldr	r3, [pc, #44]	; (80097a4 <prvSampleTimeNow+0x3c>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	68fa      	ldr	r2, [r7, #12]
 800977c:	429a      	cmp	r2, r3
 800977e:	d205      	bcs.n	800978c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009780:	f000 f936 	bl	80099f0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2201      	movs	r2, #1
 8009788:	601a      	str	r2, [r3, #0]
 800978a:	e002      	b.n	8009792 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2200      	movs	r2, #0
 8009790:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009792:	4a04      	ldr	r2, [pc, #16]	; (80097a4 <prvSampleTimeNow+0x3c>)
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009798:	68fb      	ldr	r3, [r7, #12]
}
 800979a:	4618      	mov	r0, r3
 800979c:	3710      	adds	r7, #16
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd80      	pop	{r7, pc}
 80097a2:	bf00      	nop
 80097a4:	20004b24 	.word	0x20004b24

080097a8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b086      	sub	sp, #24
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	60f8      	str	r0, [r7, #12]
 80097b0:	60b9      	str	r1, [r7, #8]
 80097b2:	607a      	str	r2, [r7, #4]
 80097b4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80097b6:	2300      	movs	r3, #0
 80097b8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	68ba      	ldr	r2, [r7, #8]
 80097be:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	68fa      	ldr	r2, [r7, #12]
 80097c4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80097c6:	68ba      	ldr	r2, [r7, #8]
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	429a      	cmp	r2, r3
 80097cc:	d812      	bhi.n	80097f4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097ce:	687a      	ldr	r2, [r7, #4]
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	1ad2      	subs	r2, r2, r3
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	699b      	ldr	r3, [r3, #24]
 80097d8:	429a      	cmp	r2, r3
 80097da:	d302      	bcc.n	80097e2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80097dc:	2301      	movs	r3, #1
 80097de:	617b      	str	r3, [r7, #20]
 80097e0:	e01b      	b.n	800981a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80097e2:	4b10      	ldr	r3, [pc, #64]	; (8009824 <prvInsertTimerInActiveList+0x7c>)
 80097e4:	681a      	ldr	r2, [r3, #0]
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	3304      	adds	r3, #4
 80097ea:	4619      	mov	r1, r3
 80097ec:	4610      	mov	r0, r2
 80097ee:	f7fd fb98 	bl	8006f22 <vListInsert>
 80097f2:	e012      	b.n	800981a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80097f4:	687a      	ldr	r2, [r7, #4]
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d206      	bcs.n	800980a <prvInsertTimerInActiveList+0x62>
 80097fc:	68ba      	ldr	r2, [r7, #8]
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	429a      	cmp	r2, r3
 8009802:	d302      	bcc.n	800980a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009804:	2301      	movs	r3, #1
 8009806:	617b      	str	r3, [r7, #20]
 8009808:	e007      	b.n	800981a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800980a:	4b07      	ldr	r3, [pc, #28]	; (8009828 <prvInsertTimerInActiveList+0x80>)
 800980c:	681a      	ldr	r2, [r3, #0]
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	3304      	adds	r3, #4
 8009812:	4619      	mov	r1, r3
 8009814:	4610      	mov	r0, r2
 8009816:	f7fd fb84 	bl	8006f22 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800981a:	697b      	ldr	r3, [r7, #20]
}
 800981c:	4618      	mov	r0, r3
 800981e:	3718      	adds	r7, #24
 8009820:	46bd      	mov	sp, r7
 8009822:	bd80      	pop	{r7, pc}
 8009824:	20004b18 	.word	0x20004b18
 8009828:	20004b14 	.word	0x20004b14

0800982c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b08e      	sub	sp, #56	; 0x38
 8009830:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009832:	e0ca      	b.n	80099ca <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2b00      	cmp	r3, #0
 8009838:	da18      	bge.n	800986c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800983a:	1d3b      	adds	r3, r7, #4
 800983c:	3304      	adds	r3, #4
 800983e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009842:	2b00      	cmp	r3, #0
 8009844:	d10a      	bne.n	800985c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8009846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800984a:	f383 8811 	msr	BASEPRI, r3
 800984e:	f3bf 8f6f 	isb	sy
 8009852:	f3bf 8f4f 	dsb	sy
 8009856:	61fb      	str	r3, [r7, #28]
}
 8009858:	bf00      	nop
 800985a:	e7fe      	b.n	800985a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800985c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009862:	6850      	ldr	r0, [r2, #4]
 8009864:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009866:	6892      	ldr	r2, [r2, #8]
 8009868:	4611      	mov	r1, r2
 800986a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2b00      	cmp	r3, #0
 8009870:	f2c0 80aa 	blt.w	80099c8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800987a:	695b      	ldr	r3, [r3, #20]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d004      	beq.n	800988a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009882:	3304      	adds	r3, #4
 8009884:	4618      	mov	r0, r3
 8009886:	f7fd fb85 	bl	8006f94 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800988a:	463b      	mov	r3, r7
 800988c:	4618      	mov	r0, r3
 800988e:	f7ff ff6b 	bl	8009768 <prvSampleTimeNow>
 8009892:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2b09      	cmp	r3, #9
 8009898:	f200 8097 	bhi.w	80099ca <prvProcessReceivedCommands+0x19e>
 800989c:	a201      	add	r2, pc, #4	; (adr r2, 80098a4 <prvProcessReceivedCommands+0x78>)
 800989e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098a2:	bf00      	nop
 80098a4:	080098cd 	.word	0x080098cd
 80098a8:	080098cd 	.word	0x080098cd
 80098ac:	080098cd 	.word	0x080098cd
 80098b0:	08009941 	.word	0x08009941
 80098b4:	08009955 	.word	0x08009955
 80098b8:	0800999f 	.word	0x0800999f
 80098bc:	080098cd 	.word	0x080098cd
 80098c0:	080098cd 	.word	0x080098cd
 80098c4:	08009941 	.word	0x08009941
 80098c8:	08009955 	.word	0x08009955
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80098cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80098d2:	f043 0301 	orr.w	r3, r3, #1
 80098d6:	b2da      	uxtb	r2, r3
 80098d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80098de:	68ba      	ldr	r2, [r7, #8]
 80098e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098e2:	699b      	ldr	r3, [r3, #24]
 80098e4:	18d1      	adds	r1, r2, r3
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80098ec:	f7ff ff5c 	bl	80097a8 <prvInsertTimerInActiveList>
 80098f0:	4603      	mov	r3, r0
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d069      	beq.n	80099ca <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80098f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098f8:	6a1b      	ldr	r3, [r3, #32]
 80098fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80098fc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80098fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009900:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009904:	f003 0304 	and.w	r3, r3, #4
 8009908:	2b00      	cmp	r3, #0
 800990a:	d05e      	beq.n	80099ca <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800990c:	68ba      	ldr	r2, [r7, #8]
 800990e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009910:	699b      	ldr	r3, [r3, #24]
 8009912:	441a      	add	r2, r3
 8009914:	2300      	movs	r3, #0
 8009916:	9300      	str	r3, [sp, #0]
 8009918:	2300      	movs	r3, #0
 800991a:	2100      	movs	r1, #0
 800991c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800991e:	f7ff fe05 	bl	800952c <xTimerGenericCommand>
 8009922:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009924:	6a3b      	ldr	r3, [r7, #32]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d14f      	bne.n	80099ca <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800992a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800992e:	f383 8811 	msr	BASEPRI, r3
 8009932:	f3bf 8f6f 	isb	sy
 8009936:	f3bf 8f4f 	dsb	sy
 800993a:	61bb      	str	r3, [r7, #24]
}
 800993c:	bf00      	nop
 800993e:	e7fe      	b.n	800993e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009942:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009946:	f023 0301 	bic.w	r3, r3, #1
 800994a:	b2da      	uxtb	r2, r3
 800994c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800994e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009952:	e03a      	b.n	80099ca <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009956:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800995a:	f043 0301 	orr.w	r3, r3, #1
 800995e:	b2da      	uxtb	r2, r3
 8009960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009962:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009966:	68ba      	ldr	r2, [r7, #8]
 8009968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800996a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800996c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800996e:	699b      	ldr	r3, [r3, #24]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d10a      	bne.n	800998a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009978:	f383 8811 	msr	BASEPRI, r3
 800997c:	f3bf 8f6f 	isb	sy
 8009980:	f3bf 8f4f 	dsb	sy
 8009984:	617b      	str	r3, [r7, #20]
}
 8009986:	bf00      	nop
 8009988:	e7fe      	b.n	8009988 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800998a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800998c:	699a      	ldr	r2, [r3, #24]
 800998e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009990:	18d1      	adds	r1, r2, r3
 8009992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009994:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009996:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009998:	f7ff ff06 	bl	80097a8 <prvInsertTimerInActiveList>
					break;
 800999c:	e015      	b.n	80099ca <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800999e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80099a4:	f003 0302 	and.w	r3, r3, #2
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d103      	bne.n	80099b4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80099ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80099ae:	f7fd f949 	bl	8006c44 <vPortFree>
 80099b2:	e00a      	b.n	80099ca <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80099b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80099ba:	f023 0301 	bic.w	r3, r3, #1
 80099be:	b2da      	uxtb	r2, r3
 80099c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80099c6:	e000      	b.n	80099ca <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80099c8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80099ca:	4b08      	ldr	r3, [pc, #32]	; (80099ec <prvProcessReceivedCommands+0x1c0>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	1d39      	adds	r1, r7, #4
 80099d0:	2200      	movs	r2, #0
 80099d2:	4618      	mov	r0, r3
 80099d4:	f7fe f926 	bl	8007c24 <xQueueReceive>
 80099d8:	4603      	mov	r3, r0
 80099da:	2b00      	cmp	r3, #0
 80099dc:	f47f af2a 	bne.w	8009834 <prvProcessReceivedCommands+0x8>
	}
}
 80099e0:	bf00      	nop
 80099e2:	bf00      	nop
 80099e4:	3730      	adds	r7, #48	; 0x30
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}
 80099ea:	bf00      	nop
 80099ec:	20004b1c 	.word	0x20004b1c

080099f0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b088      	sub	sp, #32
 80099f4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80099f6:	e048      	b.n	8009a8a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80099f8:	4b2d      	ldr	r3, [pc, #180]	; (8009ab0 <prvSwitchTimerLists+0xc0>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	68db      	ldr	r3, [r3, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a02:	4b2b      	ldr	r3, [pc, #172]	; (8009ab0 <prvSwitchTimerLists+0xc0>)
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	68db      	ldr	r3, [r3, #12]
 8009a08:	68db      	ldr	r3, [r3, #12]
 8009a0a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	3304      	adds	r3, #4
 8009a10:	4618      	mov	r0, r3
 8009a12:	f7fd fabf 	bl	8006f94 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	6a1b      	ldr	r3, [r3, #32]
 8009a1a:	68f8      	ldr	r0, [r7, #12]
 8009a1c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009a24:	f003 0304 	and.w	r3, r3, #4
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d02e      	beq.n	8009a8a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	699b      	ldr	r3, [r3, #24]
 8009a30:	693a      	ldr	r2, [r7, #16]
 8009a32:	4413      	add	r3, r2
 8009a34:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009a36:	68ba      	ldr	r2, [r7, #8]
 8009a38:	693b      	ldr	r3, [r7, #16]
 8009a3a:	429a      	cmp	r2, r3
 8009a3c:	d90e      	bls.n	8009a5c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	68ba      	ldr	r2, [r7, #8]
 8009a42:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	68fa      	ldr	r2, [r7, #12]
 8009a48:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009a4a:	4b19      	ldr	r3, [pc, #100]	; (8009ab0 <prvSwitchTimerLists+0xc0>)
 8009a4c:	681a      	ldr	r2, [r3, #0]
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	3304      	adds	r3, #4
 8009a52:	4619      	mov	r1, r3
 8009a54:	4610      	mov	r0, r2
 8009a56:	f7fd fa64 	bl	8006f22 <vListInsert>
 8009a5a:	e016      	b.n	8009a8a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	9300      	str	r3, [sp, #0]
 8009a60:	2300      	movs	r3, #0
 8009a62:	693a      	ldr	r2, [r7, #16]
 8009a64:	2100      	movs	r1, #0
 8009a66:	68f8      	ldr	r0, [r7, #12]
 8009a68:	f7ff fd60 	bl	800952c <xTimerGenericCommand>
 8009a6c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d10a      	bne.n	8009a8a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8009a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a78:	f383 8811 	msr	BASEPRI, r3
 8009a7c:	f3bf 8f6f 	isb	sy
 8009a80:	f3bf 8f4f 	dsb	sy
 8009a84:	603b      	str	r3, [r7, #0]
}
 8009a86:	bf00      	nop
 8009a88:	e7fe      	b.n	8009a88 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009a8a:	4b09      	ldr	r3, [pc, #36]	; (8009ab0 <prvSwitchTimerLists+0xc0>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d1b1      	bne.n	80099f8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009a94:	4b06      	ldr	r3, [pc, #24]	; (8009ab0 <prvSwitchTimerLists+0xc0>)
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009a9a:	4b06      	ldr	r3, [pc, #24]	; (8009ab4 <prvSwitchTimerLists+0xc4>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	4a04      	ldr	r2, [pc, #16]	; (8009ab0 <prvSwitchTimerLists+0xc0>)
 8009aa0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009aa2:	4a04      	ldr	r2, [pc, #16]	; (8009ab4 <prvSwitchTimerLists+0xc4>)
 8009aa4:	697b      	ldr	r3, [r7, #20]
 8009aa6:	6013      	str	r3, [r2, #0]
}
 8009aa8:	bf00      	nop
 8009aaa:	3718      	adds	r7, #24
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}
 8009ab0:	20004b14 	.word	0x20004b14
 8009ab4:	20004b18 	.word	0x20004b18

08009ab8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b082      	sub	sp, #8
 8009abc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009abe:	f7fd fbc1 	bl	8007244 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009ac2:	4b15      	ldr	r3, [pc, #84]	; (8009b18 <prvCheckForValidListAndQueue+0x60>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d120      	bne.n	8009b0c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009aca:	4814      	ldr	r0, [pc, #80]	; (8009b1c <prvCheckForValidListAndQueue+0x64>)
 8009acc:	f7fd f9d8 	bl	8006e80 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009ad0:	4813      	ldr	r0, [pc, #76]	; (8009b20 <prvCheckForValidListAndQueue+0x68>)
 8009ad2:	f7fd f9d5 	bl	8006e80 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009ad6:	4b13      	ldr	r3, [pc, #76]	; (8009b24 <prvCheckForValidListAndQueue+0x6c>)
 8009ad8:	4a10      	ldr	r2, [pc, #64]	; (8009b1c <prvCheckForValidListAndQueue+0x64>)
 8009ada:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009adc:	4b12      	ldr	r3, [pc, #72]	; (8009b28 <prvCheckForValidListAndQueue+0x70>)
 8009ade:	4a10      	ldr	r2, [pc, #64]	; (8009b20 <prvCheckForValidListAndQueue+0x68>)
 8009ae0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	9300      	str	r3, [sp, #0]
 8009ae6:	4b11      	ldr	r3, [pc, #68]	; (8009b2c <prvCheckForValidListAndQueue+0x74>)
 8009ae8:	4a11      	ldr	r2, [pc, #68]	; (8009b30 <prvCheckForValidListAndQueue+0x78>)
 8009aea:	2110      	movs	r1, #16
 8009aec:	200a      	movs	r0, #10
 8009aee:	f7fd fd33 	bl	8007558 <xQueueGenericCreateStatic>
 8009af2:	4603      	mov	r3, r0
 8009af4:	4a08      	ldr	r2, [pc, #32]	; (8009b18 <prvCheckForValidListAndQueue+0x60>)
 8009af6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009af8:	4b07      	ldr	r3, [pc, #28]	; (8009b18 <prvCheckForValidListAndQueue+0x60>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d005      	beq.n	8009b0c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009b00:	4b05      	ldr	r3, [pc, #20]	; (8009b18 <prvCheckForValidListAndQueue+0x60>)
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	490b      	ldr	r1, [pc, #44]	; (8009b34 <prvCheckForValidListAndQueue+0x7c>)
 8009b06:	4618      	mov	r0, r3
 8009b08:	f7fe fc44 	bl	8008394 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009b0c:	f7fd fbca 	bl	80072a4 <vPortExitCritical>
}
 8009b10:	bf00      	nop
 8009b12:	46bd      	mov	sp, r7
 8009b14:	bd80      	pop	{r7, pc}
 8009b16:	bf00      	nop
 8009b18:	20004b1c 	.word	0x20004b1c
 8009b1c:	20004aec 	.word	0x20004aec
 8009b20:	20004b00 	.word	0x20004b00
 8009b24:	20004b14 	.word	0x20004b14
 8009b28:	20004b18 	.word	0x20004b18
 8009b2c:	20004bc8 	.word	0x20004bc8
 8009b30:	20004b28 	.word	0x20004b28
 8009b34:	0800ac30 	.word	0x0800ac30

08009b38 <__errno>:
 8009b38:	4b01      	ldr	r3, [pc, #4]	; (8009b40 <__errno+0x8>)
 8009b3a:	6818      	ldr	r0, [r3, #0]
 8009b3c:	4770      	bx	lr
 8009b3e:	bf00      	nop
 8009b40:	20000024 	.word	0x20000024

08009b44 <__libc_init_array>:
 8009b44:	b570      	push	{r4, r5, r6, lr}
 8009b46:	4d0d      	ldr	r5, [pc, #52]	; (8009b7c <__libc_init_array+0x38>)
 8009b48:	4c0d      	ldr	r4, [pc, #52]	; (8009b80 <__libc_init_array+0x3c>)
 8009b4a:	1b64      	subs	r4, r4, r5
 8009b4c:	10a4      	asrs	r4, r4, #2
 8009b4e:	2600      	movs	r6, #0
 8009b50:	42a6      	cmp	r6, r4
 8009b52:	d109      	bne.n	8009b68 <__libc_init_array+0x24>
 8009b54:	4d0b      	ldr	r5, [pc, #44]	; (8009b84 <__libc_init_array+0x40>)
 8009b56:	4c0c      	ldr	r4, [pc, #48]	; (8009b88 <__libc_init_array+0x44>)
 8009b58:	f000 ffbc 	bl	800aad4 <_init>
 8009b5c:	1b64      	subs	r4, r4, r5
 8009b5e:	10a4      	asrs	r4, r4, #2
 8009b60:	2600      	movs	r6, #0
 8009b62:	42a6      	cmp	r6, r4
 8009b64:	d105      	bne.n	8009b72 <__libc_init_array+0x2e>
 8009b66:	bd70      	pop	{r4, r5, r6, pc}
 8009b68:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b6c:	4798      	blx	r3
 8009b6e:	3601      	adds	r6, #1
 8009b70:	e7ee      	b.n	8009b50 <__libc_init_array+0xc>
 8009b72:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b76:	4798      	blx	r3
 8009b78:	3601      	adds	r6, #1
 8009b7a:	e7f2      	b.n	8009b62 <__libc_init_array+0x1e>
 8009b7c:	0800ad70 	.word	0x0800ad70
 8009b80:	0800ad70 	.word	0x0800ad70
 8009b84:	0800ad70 	.word	0x0800ad70
 8009b88:	0800ad74 	.word	0x0800ad74

08009b8c <memcpy>:
 8009b8c:	440a      	add	r2, r1
 8009b8e:	4291      	cmp	r1, r2
 8009b90:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009b94:	d100      	bne.n	8009b98 <memcpy+0xc>
 8009b96:	4770      	bx	lr
 8009b98:	b510      	push	{r4, lr}
 8009b9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ba2:	4291      	cmp	r1, r2
 8009ba4:	d1f9      	bne.n	8009b9a <memcpy+0xe>
 8009ba6:	bd10      	pop	{r4, pc}

08009ba8 <memset>:
 8009ba8:	4402      	add	r2, r0
 8009baa:	4603      	mov	r3, r0
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d100      	bne.n	8009bb2 <memset+0xa>
 8009bb0:	4770      	bx	lr
 8009bb2:	f803 1b01 	strb.w	r1, [r3], #1
 8009bb6:	e7f9      	b.n	8009bac <memset+0x4>

08009bb8 <iprintf>:
 8009bb8:	b40f      	push	{r0, r1, r2, r3}
 8009bba:	4b0a      	ldr	r3, [pc, #40]	; (8009be4 <iprintf+0x2c>)
 8009bbc:	b513      	push	{r0, r1, r4, lr}
 8009bbe:	681c      	ldr	r4, [r3, #0]
 8009bc0:	b124      	cbz	r4, 8009bcc <iprintf+0x14>
 8009bc2:	69a3      	ldr	r3, [r4, #24]
 8009bc4:	b913      	cbnz	r3, 8009bcc <iprintf+0x14>
 8009bc6:	4620      	mov	r0, r4
 8009bc8:	f000 f866 	bl	8009c98 <__sinit>
 8009bcc:	ab05      	add	r3, sp, #20
 8009bce:	9a04      	ldr	r2, [sp, #16]
 8009bd0:	68a1      	ldr	r1, [r4, #8]
 8009bd2:	9301      	str	r3, [sp, #4]
 8009bd4:	4620      	mov	r0, r4
 8009bd6:	f000 f9bd 	bl	8009f54 <_vfiprintf_r>
 8009bda:	b002      	add	sp, #8
 8009bdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009be0:	b004      	add	sp, #16
 8009be2:	4770      	bx	lr
 8009be4:	20000024 	.word	0x20000024

08009be8 <std>:
 8009be8:	2300      	movs	r3, #0
 8009bea:	b510      	push	{r4, lr}
 8009bec:	4604      	mov	r4, r0
 8009bee:	e9c0 3300 	strd	r3, r3, [r0]
 8009bf2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009bf6:	6083      	str	r3, [r0, #8]
 8009bf8:	8181      	strh	r1, [r0, #12]
 8009bfa:	6643      	str	r3, [r0, #100]	; 0x64
 8009bfc:	81c2      	strh	r2, [r0, #14]
 8009bfe:	6183      	str	r3, [r0, #24]
 8009c00:	4619      	mov	r1, r3
 8009c02:	2208      	movs	r2, #8
 8009c04:	305c      	adds	r0, #92	; 0x5c
 8009c06:	f7ff ffcf 	bl	8009ba8 <memset>
 8009c0a:	4b05      	ldr	r3, [pc, #20]	; (8009c20 <std+0x38>)
 8009c0c:	6263      	str	r3, [r4, #36]	; 0x24
 8009c0e:	4b05      	ldr	r3, [pc, #20]	; (8009c24 <std+0x3c>)
 8009c10:	62a3      	str	r3, [r4, #40]	; 0x28
 8009c12:	4b05      	ldr	r3, [pc, #20]	; (8009c28 <std+0x40>)
 8009c14:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009c16:	4b05      	ldr	r3, [pc, #20]	; (8009c2c <std+0x44>)
 8009c18:	6224      	str	r4, [r4, #32]
 8009c1a:	6323      	str	r3, [r4, #48]	; 0x30
 8009c1c:	bd10      	pop	{r4, pc}
 8009c1e:	bf00      	nop
 8009c20:	0800a4fd 	.word	0x0800a4fd
 8009c24:	0800a51f 	.word	0x0800a51f
 8009c28:	0800a557 	.word	0x0800a557
 8009c2c:	0800a57b 	.word	0x0800a57b

08009c30 <_cleanup_r>:
 8009c30:	4901      	ldr	r1, [pc, #4]	; (8009c38 <_cleanup_r+0x8>)
 8009c32:	f000 b8af 	b.w	8009d94 <_fwalk_reent>
 8009c36:	bf00      	nop
 8009c38:	0800a855 	.word	0x0800a855

08009c3c <__sfmoreglue>:
 8009c3c:	b570      	push	{r4, r5, r6, lr}
 8009c3e:	2268      	movs	r2, #104	; 0x68
 8009c40:	1e4d      	subs	r5, r1, #1
 8009c42:	4355      	muls	r5, r2
 8009c44:	460e      	mov	r6, r1
 8009c46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009c4a:	f000 f8e5 	bl	8009e18 <_malloc_r>
 8009c4e:	4604      	mov	r4, r0
 8009c50:	b140      	cbz	r0, 8009c64 <__sfmoreglue+0x28>
 8009c52:	2100      	movs	r1, #0
 8009c54:	e9c0 1600 	strd	r1, r6, [r0]
 8009c58:	300c      	adds	r0, #12
 8009c5a:	60a0      	str	r0, [r4, #8]
 8009c5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009c60:	f7ff ffa2 	bl	8009ba8 <memset>
 8009c64:	4620      	mov	r0, r4
 8009c66:	bd70      	pop	{r4, r5, r6, pc}

08009c68 <__sfp_lock_acquire>:
 8009c68:	4801      	ldr	r0, [pc, #4]	; (8009c70 <__sfp_lock_acquire+0x8>)
 8009c6a:	f000 b8b3 	b.w	8009dd4 <__retarget_lock_acquire_recursive>
 8009c6e:	bf00      	nop
 8009c70:	20004c19 	.word	0x20004c19

08009c74 <__sfp_lock_release>:
 8009c74:	4801      	ldr	r0, [pc, #4]	; (8009c7c <__sfp_lock_release+0x8>)
 8009c76:	f000 b8ae 	b.w	8009dd6 <__retarget_lock_release_recursive>
 8009c7a:	bf00      	nop
 8009c7c:	20004c19 	.word	0x20004c19

08009c80 <__sinit_lock_acquire>:
 8009c80:	4801      	ldr	r0, [pc, #4]	; (8009c88 <__sinit_lock_acquire+0x8>)
 8009c82:	f000 b8a7 	b.w	8009dd4 <__retarget_lock_acquire_recursive>
 8009c86:	bf00      	nop
 8009c88:	20004c1a 	.word	0x20004c1a

08009c8c <__sinit_lock_release>:
 8009c8c:	4801      	ldr	r0, [pc, #4]	; (8009c94 <__sinit_lock_release+0x8>)
 8009c8e:	f000 b8a2 	b.w	8009dd6 <__retarget_lock_release_recursive>
 8009c92:	bf00      	nop
 8009c94:	20004c1a 	.word	0x20004c1a

08009c98 <__sinit>:
 8009c98:	b510      	push	{r4, lr}
 8009c9a:	4604      	mov	r4, r0
 8009c9c:	f7ff fff0 	bl	8009c80 <__sinit_lock_acquire>
 8009ca0:	69a3      	ldr	r3, [r4, #24]
 8009ca2:	b11b      	cbz	r3, 8009cac <__sinit+0x14>
 8009ca4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ca8:	f7ff bff0 	b.w	8009c8c <__sinit_lock_release>
 8009cac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009cb0:	6523      	str	r3, [r4, #80]	; 0x50
 8009cb2:	4b13      	ldr	r3, [pc, #76]	; (8009d00 <__sinit+0x68>)
 8009cb4:	4a13      	ldr	r2, [pc, #76]	; (8009d04 <__sinit+0x6c>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	62a2      	str	r2, [r4, #40]	; 0x28
 8009cba:	42a3      	cmp	r3, r4
 8009cbc:	bf04      	itt	eq
 8009cbe:	2301      	moveq	r3, #1
 8009cc0:	61a3      	streq	r3, [r4, #24]
 8009cc2:	4620      	mov	r0, r4
 8009cc4:	f000 f820 	bl	8009d08 <__sfp>
 8009cc8:	6060      	str	r0, [r4, #4]
 8009cca:	4620      	mov	r0, r4
 8009ccc:	f000 f81c 	bl	8009d08 <__sfp>
 8009cd0:	60a0      	str	r0, [r4, #8]
 8009cd2:	4620      	mov	r0, r4
 8009cd4:	f000 f818 	bl	8009d08 <__sfp>
 8009cd8:	2200      	movs	r2, #0
 8009cda:	60e0      	str	r0, [r4, #12]
 8009cdc:	2104      	movs	r1, #4
 8009cde:	6860      	ldr	r0, [r4, #4]
 8009ce0:	f7ff ff82 	bl	8009be8 <std>
 8009ce4:	68a0      	ldr	r0, [r4, #8]
 8009ce6:	2201      	movs	r2, #1
 8009ce8:	2109      	movs	r1, #9
 8009cea:	f7ff ff7d 	bl	8009be8 <std>
 8009cee:	68e0      	ldr	r0, [r4, #12]
 8009cf0:	2202      	movs	r2, #2
 8009cf2:	2112      	movs	r1, #18
 8009cf4:	f7ff ff78 	bl	8009be8 <std>
 8009cf8:	2301      	movs	r3, #1
 8009cfa:	61a3      	str	r3, [r4, #24]
 8009cfc:	e7d2      	b.n	8009ca4 <__sinit+0xc>
 8009cfe:	bf00      	nop
 8009d00:	0800acd0 	.word	0x0800acd0
 8009d04:	08009c31 	.word	0x08009c31

08009d08 <__sfp>:
 8009d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d0a:	4607      	mov	r7, r0
 8009d0c:	f7ff ffac 	bl	8009c68 <__sfp_lock_acquire>
 8009d10:	4b1e      	ldr	r3, [pc, #120]	; (8009d8c <__sfp+0x84>)
 8009d12:	681e      	ldr	r6, [r3, #0]
 8009d14:	69b3      	ldr	r3, [r6, #24]
 8009d16:	b913      	cbnz	r3, 8009d1e <__sfp+0x16>
 8009d18:	4630      	mov	r0, r6
 8009d1a:	f7ff ffbd 	bl	8009c98 <__sinit>
 8009d1e:	3648      	adds	r6, #72	; 0x48
 8009d20:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009d24:	3b01      	subs	r3, #1
 8009d26:	d503      	bpl.n	8009d30 <__sfp+0x28>
 8009d28:	6833      	ldr	r3, [r6, #0]
 8009d2a:	b30b      	cbz	r3, 8009d70 <__sfp+0x68>
 8009d2c:	6836      	ldr	r6, [r6, #0]
 8009d2e:	e7f7      	b.n	8009d20 <__sfp+0x18>
 8009d30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009d34:	b9d5      	cbnz	r5, 8009d6c <__sfp+0x64>
 8009d36:	4b16      	ldr	r3, [pc, #88]	; (8009d90 <__sfp+0x88>)
 8009d38:	60e3      	str	r3, [r4, #12]
 8009d3a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009d3e:	6665      	str	r5, [r4, #100]	; 0x64
 8009d40:	f000 f847 	bl	8009dd2 <__retarget_lock_init_recursive>
 8009d44:	f7ff ff96 	bl	8009c74 <__sfp_lock_release>
 8009d48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009d4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009d50:	6025      	str	r5, [r4, #0]
 8009d52:	61a5      	str	r5, [r4, #24]
 8009d54:	2208      	movs	r2, #8
 8009d56:	4629      	mov	r1, r5
 8009d58:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009d5c:	f7ff ff24 	bl	8009ba8 <memset>
 8009d60:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009d64:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009d68:	4620      	mov	r0, r4
 8009d6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d6c:	3468      	adds	r4, #104	; 0x68
 8009d6e:	e7d9      	b.n	8009d24 <__sfp+0x1c>
 8009d70:	2104      	movs	r1, #4
 8009d72:	4638      	mov	r0, r7
 8009d74:	f7ff ff62 	bl	8009c3c <__sfmoreglue>
 8009d78:	4604      	mov	r4, r0
 8009d7a:	6030      	str	r0, [r6, #0]
 8009d7c:	2800      	cmp	r0, #0
 8009d7e:	d1d5      	bne.n	8009d2c <__sfp+0x24>
 8009d80:	f7ff ff78 	bl	8009c74 <__sfp_lock_release>
 8009d84:	230c      	movs	r3, #12
 8009d86:	603b      	str	r3, [r7, #0]
 8009d88:	e7ee      	b.n	8009d68 <__sfp+0x60>
 8009d8a:	bf00      	nop
 8009d8c:	0800acd0 	.word	0x0800acd0
 8009d90:	ffff0001 	.word	0xffff0001

08009d94 <_fwalk_reent>:
 8009d94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d98:	4606      	mov	r6, r0
 8009d9a:	4688      	mov	r8, r1
 8009d9c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009da0:	2700      	movs	r7, #0
 8009da2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009da6:	f1b9 0901 	subs.w	r9, r9, #1
 8009daa:	d505      	bpl.n	8009db8 <_fwalk_reent+0x24>
 8009dac:	6824      	ldr	r4, [r4, #0]
 8009dae:	2c00      	cmp	r4, #0
 8009db0:	d1f7      	bne.n	8009da2 <_fwalk_reent+0xe>
 8009db2:	4638      	mov	r0, r7
 8009db4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009db8:	89ab      	ldrh	r3, [r5, #12]
 8009dba:	2b01      	cmp	r3, #1
 8009dbc:	d907      	bls.n	8009dce <_fwalk_reent+0x3a>
 8009dbe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009dc2:	3301      	adds	r3, #1
 8009dc4:	d003      	beq.n	8009dce <_fwalk_reent+0x3a>
 8009dc6:	4629      	mov	r1, r5
 8009dc8:	4630      	mov	r0, r6
 8009dca:	47c0      	blx	r8
 8009dcc:	4307      	orrs	r7, r0
 8009dce:	3568      	adds	r5, #104	; 0x68
 8009dd0:	e7e9      	b.n	8009da6 <_fwalk_reent+0x12>

08009dd2 <__retarget_lock_init_recursive>:
 8009dd2:	4770      	bx	lr

08009dd4 <__retarget_lock_acquire_recursive>:
 8009dd4:	4770      	bx	lr

08009dd6 <__retarget_lock_release_recursive>:
 8009dd6:	4770      	bx	lr

08009dd8 <sbrk_aligned>:
 8009dd8:	b570      	push	{r4, r5, r6, lr}
 8009dda:	4e0e      	ldr	r6, [pc, #56]	; (8009e14 <sbrk_aligned+0x3c>)
 8009ddc:	460c      	mov	r4, r1
 8009dde:	6831      	ldr	r1, [r6, #0]
 8009de0:	4605      	mov	r5, r0
 8009de2:	b911      	cbnz	r1, 8009dea <sbrk_aligned+0x12>
 8009de4:	f000 fb7a 	bl	800a4dc <_sbrk_r>
 8009de8:	6030      	str	r0, [r6, #0]
 8009dea:	4621      	mov	r1, r4
 8009dec:	4628      	mov	r0, r5
 8009dee:	f000 fb75 	bl	800a4dc <_sbrk_r>
 8009df2:	1c43      	adds	r3, r0, #1
 8009df4:	d00a      	beq.n	8009e0c <sbrk_aligned+0x34>
 8009df6:	1cc4      	adds	r4, r0, #3
 8009df8:	f024 0403 	bic.w	r4, r4, #3
 8009dfc:	42a0      	cmp	r0, r4
 8009dfe:	d007      	beq.n	8009e10 <sbrk_aligned+0x38>
 8009e00:	1a21      	subs	r1, r4, r0
 8009e02:	4628      	mov	r0, r5
 8009e04:	f000 fb6a 	bl	800a4dc <_sbrk_r>
 8009e08:	3001      	adds	r0, #1
 8009e0a:	d101      	bne.n	8009e10 <sbrk_aligned+0x38>
 8009e0c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009e10:	4620      	mov	r0, r4
 8009e12:	bd70      	pop	{r4, r5, r6, pc}
 8009e14:	20004c20 	.word	0x20004c20

08009e18 <_malloc_r>:
 8009e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e1c:	1ccd      	adds	r5, r1, #3
 8009e1e:	f025 0503 	bic.w	r5, r5, #3
 8009e22:	3508      	adds	r5, #8
 8009e24:	2d0c      	cmp	r5, #12
 8009e26:	bf38      	it	cc
 8009e28:	250c      	movcc	r5, #12
 8009e2a:	2d00      	cmp	r5, #0
 8009e2c:	4607      	mov	r7, r0
 8009e2e:	db01      	blt.n	8009e34 <_malloc_r+0x1c>
 8009e30:	42a9      	cmp	r1, r5
 8009e32:	d905      	bls.n	8009e40 <_malloc_r+0x28>
 8009e34:	230c      	movs	r3, #12
 8009e36:	603b      	str	r3, [r7, #0]
 8009e38:	2600      	movs	r6, #0
 8009e3a:	4630      	mov	r0, r6
 8009e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e40:	4e2e      	ldr	r6, [pc, #184]	; (8009efc <_malloc_r+0xe4>)
 8009e42:	f000 fdbb 	bl	800a9bc <__malloc_lock>
 8009e46:	6833      	ldr	r3, [r6, #0]
 8009e48:	461c      	mov	r4, r3
 8009e4a:	bb34      	cbnz	r4, 8009e9a <_malloc_r+0x82>
 8009e4c:	4629      	mov	r1, r5
 8009e4e:	4638      	mov	r0, r7
 8009e50:	f7ff ffc2 	bl	8009dd8 <sbrk_aligned>
 8009e54:	1c43      	adds	r3, r0, #1
 8009e56:	4604      	mov	r4, r0
 8009e58:	d14d      	bne.n	8009ef6 <_malloc_r+0xde>
 8009e5a:	6834      	ldr	r4, [r6, #0]
 8009e5c:	4626      	mov	r6, r4
 8009e5e:	2e00      	cmp	r6, #0
 8009e60:	d140      	bne.n	8009ee4 <_malloc_r+0xcc>
 8009e62:	6823      	ldr	r3, [r4, #0]
 8009e64:	4631      	mov	r1, r6
 8009e66:	4638      	mov	r0, r7
 8009e68:	eb04 0803 	add.w	r8, r4, r3
 8009e6c:	f000 fb36 	bl	800a4dc <_sbrk_r>
 8009e70:	4580      	cmp	r8, r0
 8009e72:	d13a      	bne.n	8009eea <_malloc_r+0xd2>
 8009e74:	6821      	ldr	r1, [r4, #0]
 8009e76:	3503      	adds	r5, #3
 8009e78:	1a6d      	subs	r5, r5, r1
 8009e7a:	f025 0503 	bic.w	r5, r5, #3
 8009e7e:	3508      	adds	r5, #8
 8009e80:	2d0c      	cmp	r5, #12
 8009e82:	bf38      	it	cc
 8009e84:	250c      	movcc	r5, #12
 8009e86:	4629      	mov	r1, r5
 8009e88:	4638      	mov	r0, r7
 8009e8a:	f7ff ffa5 	bl	8009dd8 <sbrk_aligned>
 8009e8e:	3001      	adds	r0, #1
 8009e90:	d02b      	beq.n	8009eea <_malloc_r+0xd2>
 8009e92:	6823      	ldr	r3, [r4, #0]
 8009e94:	442b      	add	r3, r5
 8009e96:	6023      	str	r3, [r4, #0]
 8009e98:	e00e      	b.n	8009eb8 <_malloc_r+0xa0>
 8009e9a:	6822      	ldr	r2, [r4, #0]
 8009e9c:	1b52      	subs	r2, r2, r5
 8009e9e:	d41e      	bmi.n	8009ede <_malloc_r+0xc6>
 8009ea0:	2a0b      	cmp	r2, #11
 8009ea2:	d916      	bls.n	8009ed2 <_malloc_r+0xba>
 8009ea4:	1961      	adds	r1, r4, r5
 8009ea6:	42a3      	cmp	r3, r4
 8009ea8:	6025      	str	r5, [r4, #0]
 8009eaa:	bf18      	it	ne
 8009eac:	6059      	strne	r1, [r3, #4]
 8009eae:	6863      	ldr	r3, [r4, #4]
 8009eb0:	bf08      	it	eq
 8009eb2:	6031      	streq	r1, [r6, #0]
 8009eb4:	5162      	str	r2, [r4, r5]
 8009eb6:	604b      	str	r3, [r1, #4]
 8009eb8:	4638      	mov	r0, r7
 8009eba:	f104 060b 	add.w	r6, r4, #11
 8009ebe:	f000 fd83 	bl	800a9c8 <__malloc_unlock>
 8009ec2:	f026 0607 	bic.w	r6, r6, #7
 8009ec6:	1d23      	adds	r3, r4, #4
 8009ec8:	1af2      	subs	r2, r6, r3
 8009eca:	d0b6      	beq.n	8009e3a <_malloc_r+0x22>
 8009ecc:	1b9b      	subs	r3, r3, r6
 8009ece:	50a3      	str	r3, [r4, r2]
 8009ed0:	e7b3      	b.n	8009e3a <_malloc_r+0x22>
 8009ed2:	6862      	ldr	r2, [r4, #4]
 8009ed4:	42a3      	cmp	r3, r4
 8009ed6:	bf0c      	ite	eq
 8009ed8:	6032      	streq	r2, [r6, #0]
 8009eda:	605a      	strne	r2, [r3, #4]
 8009edc:	e7ec      	b.n	8009eb8 <_malloc_r+0xa0>
 8009ede:	4623      	mov	r3, r4
 8009ee0:	6864      	ldr	r4, [r4, #4]
 8009ee2:	e7b2      	b.n	8009e4a <_malloc_r+0x32>
 8009ee4:	4634      	mov	r4, r6
 8009ee6:	6876      	ldr	r6, [r6, #4]
 8009ee8:	e7b9      	b.n	8009e5e <_malloc_r+0x46>
 8009eea:	230c      	movs	r3, #12
 8009eec:	603b      	str	r3, [r7, #0]
 8009eee:	4638      	mov	r0, r7
 8009ef0:	f000 fd6a 	bl	800a9c8 <__malloc_unlock>
 8009ef4:	e7a1      	b.n	8009e3a <_malloc_r+0x22>
 8009ef6:	6025      	str	r5, [r4, #0]
 8009ef8:	e7de      	b.n	8009eb8 <_malloc_r+0xa0>
 8009efa:	bf00      	nop
 8009efc:	20004c1c 	.word	0x20004c1c

08009f00 <__sfputc_r>:
 8009f00:	6893      	ldr	r3, [r2, #8]
 8009f02:	3b01      	subs	r3, #1
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	b410      	push	{r4}
 8009f08:	6093      	str	r3, [r2, #8]
 8009f0a:	da08      	bge.n	8009f1e <__sfputc_r+0x1e>
 8009f0c:	6994      	ldr	r4, [r2, #24]
 8009f0e:	42a3      	cmp	r3, r4
 8009f10:	db01      	blt.n	8009f16 <__sfputc_r+0x16>
 8009f12:	290a      	cmp	r1, #10
 8009f14:	d103      	bne.n	8009f1e <__sfputc_r+0x1e>
 8009f16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f1a:	f000 bb33 	b.w	800a584 <__swbuf_r>
 8009f1e:	6813      	ldr	r3, [r2, #0]
 8009f20:	1c58      	adds	r0, r3, #1
 8009f22:	6010      	str	r0, [r2, #0]
 8009f24:	7019      	strb	r1, [r3, #0]
 8009f26:	4608      	mov	r0, r1
 8009f28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f2c:	4770      	bx	lr

08009f2e <__sfputs_r>:
 8009f2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f30:	4606      	mov	r6, r0
 8009f32:	460f      	mov	r7, r1
 8009f34:	4614      	mov	r4, r2
 8009f36:	18d5      	adds	r5, r2, r3
 8009f38:	42ac      	cmp	r4, r5
 8009f3a:	d101      	bne.n	8009f40 <__sfputs_r+0x12>
 8009f3c:	2000      	movs	r0, #0
 8009f3e:	e007      	b.n	8009f50 <__sfputs_r+0x22>
 8009f40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f44:	463a      	mov	r2, r7
 8009f46:	4630      	mov	r0, r6
 8009f48:	f7ff ffda 	bl	8009f00 <__sfputc_r>
 8009f4c:	1c43      	adds	r3, r0, #1
 8009f4e:	d1f3      	bne.n	8009f38 <__sfputs_r+0xa>
 8009f50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009f54 <_vfiprintf_r>:
 8009f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f58:	460d      	mov	r5, r1
 8009f5a:	b09d      	sub	sp, #116	; 0x74
 8009f5c:	4614      	mov	r4, r2
 8009f5e:	4698      	mov	r8, r3
 8009f60:	4606      	mov	r6, r0
 8009f62:	b118      	cbz	r0, 8009f6c <_vfiprintf_r+0x18>
 8009f64:	6983      	ldr	r3, [r0, #24]
 8009f66:	b90b      	cbnz	r3, 8009f6c <_vfiprintf_r+0x18>
 8009f68:	f7ff fe96 	bl	8009c98 <__sinit>
 8009f6c:	4b89      	ldr	r3, [pc, #548]	; (800a194 <_vfiprintf_r+0x240>)
 8009f6e:	429d      	cmp	r5, r3
 8009f70:	d11b      	bne.n	8009faa <_vfiprintf_r+0x56>
 8009f72:	6875      	ldr	r5, [r6, #4]
 8009f74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f76:	07d9      	lsls	r1, r3, #31
 8009f78:	d405      	bmi.n	8009f86 <_vfiprintf_r+0x32>
 8009f7a:	89ab      	ldrh	r3, [r5, #12]
 8009f7c:	059a      	lsls	r2, r3, #22
 8009f7e:	d402      	bmi.n	8009f86 <_vfiprintf_r+0x32>
 8009f80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f82:	f7ff ff27 	bl	8009dd4 <__retarget_lock_acquire_recursive>
 8009f86:	89ab      	ldrh	r3, [r5, #12]
 8009f88:	071b      	lsls	r3, r3, #28
 8009f8a:	d501      	bpl.n	8009f90 <_vfiprintf_r+0x3c>
 8009f8c:	692b      	ldr	r3, [r5, #16]
 8009f8e:	b9eb      	cbnz	r3, 8009fcc <_vfiprintf_r+0x78>
 8009f90:	4629      	mov	r1, r5
 8009f92:	4630      	mov	r0, r6
 8009f94:	f000 fb5a 	bl	800a64c <__swsetup_r>
 8009f98:	b1c0      	cbz	r0, 8009fcc <_vfiprintf_r+0x78>
 8009f9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f9c:	07dc      	lsls	r4, r3, #31
 8009f9e:	d50e      	bpl.n	8009fbe <_vfiprintf_r+0x6a>
 8009fa0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009fa4:	b01d      	add	sp, #116	; 0x74
 8009fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009faa:	4b7b      	ldr	r3, [pc, #492]	; (800a198 <_vfiprintf_r+0x244>)
 8009fac:	429d      	cmp	r5, r3
 8009fae:	d101      	bne.n	8009fb4 <_vfiprintf_r+0x60>
 8009fb0:	68b5      	ldr	r5, [r6, #8]
 8009fb2:	e7df      	b.n	8009f74 <_vfiprintf_r+0x20>
 8009fb4:	4b79      	ldr	r3, [pc, #484]	; (800a19c <_vfiprintf_r+0x248>)
 8009fb6:	429d      	cmp	r5, r3
 8009fb8:	bf08      	it	eq
 8009fba:	68f5      	ldreq	r5, [r6, #12]
 8009fbc:	e7da      	b.n	8009f74 <_vfiprintf_r+0x20>
 8009fbe:	89ab      	ldrh	r3, [r5, #12]
 8009fc0:	0598      	lsls	r0, r3, #22
 8009fc2:	d4ed      	bmi.n	8009fa0 <_vfiprintf_r+0x4c>
 8009fc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009fc6:	f7ff ff06 	bl	8009dd6 <__retarget_lock_release_recursive>
 8009fca:	e7e9      	b.n	8009fa0 <_vfiprintf_r+0x4c>
 8009fcc:	2300      	movs	r3, #0
 8009fce:	9309      	str	r3, [sp, #36]	; 0x24
 8009fd0:	2320      	movs	r3, #32
 8009fd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009fd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009fda:	2330      	movs	r3, #48	; 0x30
 8009fdc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a1a0 <_vfiprintf_r+0x24c>
 8009fe0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009fe4:	f04f 0901 	mov.w	r9, #1
 8009fe8:	4623      	mov	r3, r4
 8009fea:	469a      	mov	sl, r3
 8009fec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ff0:	b10a      	cbz	r2, 8009ff6 <_vfiprintf_r+0xa2>
 8009ff2:	2a25      	cmp	r2, #37	; 0x25
 8009ff4:	d1f9      	bne.n	8009fea <_vfiprintf_r+0x96>
 8009ff6:	ebba 0b04 	subs.w	fp, sl, r4
 8009ffa:	d00b      	beq.n	800a014 <_vfiprintf_r+0xc0>
 8009ffc:	465b      	mov	r3, fp
 8009ffe:	4622      	mov	r2, r4
 800a000:	4629      	mov	r1, r5
 800a002:	4630      	mov	r0, r6
 800a004:	f7ff ff93 	bl	8009f2e <__sfputs_r>
 800a008:	3001      	adds	r0, #1
 800a00a:	f000 80aa 	beq.w	800a162 <_vfiprintf_r+0x20e>
 800a00e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a010:	445a      	add	r2, fp
 800a012:	9209      	str	r2, [sp, #36]	; 0x24
 800a014:	f89a 3000 	ldrb.w	r3, [sl]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	f000 80a2 	beq.w	800a162 <_vfiprintf_r+0x20e>
 800a01e:	2300      	movs	r3, #0
 800a020:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a024:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a028:	f10a 0a01 	add.w	sl, sl, #1
 800a02c:	9304      	str	r3, [sp, #16]
 800a02e:	9307      	str	r3, [sp, #28]
 800a030:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a034:	931a      	str	r3, [sp, #104]	; 0x68
 800a036:	4654      	mov	r4, sl
 800a038:	2205      	movs	r2, #5
 800a03a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a03e:	4858      	ldr	r0, [pc, #352]	; (800a1a0 <_vfiprintf_r+0x24c>)
 800a040:	f7f6 f8e6 	bl	8000210 <memchr>
 800a044:	9a04      	ldr	r2, [sp, #16]
 800a046:	b9d8      	cbnz	r0, 800a080 <_vfiprintf_r+0x12c>
 800a048:	06d1      	lsls	r1, r2, #27
 800a04a:	bf44      	itt	mi
 800a04c:	2320      	movmi	r3, #32
 800a04e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a052:	0713      	lsls	r3, r2, #28
 800a054:	bf44      	itt	mi
 800a056:	232b      	movmi	r3, #43	; 0x2b
 800a058:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a05c:	f89a 3000 	ldrb.w	r3, [sl]
 800a060:	2b2a      	cmp	r3, #42	; 0x2a
 800a062:	d015      	beq.n	800a090 <_vfiprintf_r+0x13c>
 800a064:	9a07      	ldr	r2, [sp, #28]
 800a066:	4654      	mov	r4, sl
 800a068:	2000      	movs	r0, #0
 800a06a:	f04f 0c0a 	mov.w	ip, #10
 800a06e:	4621      	mov	r1, r4
 800a070:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a074:	3b30      	subs	r3, #48	; 0x30
 800a076:	2b09      	cmp	r3, #9
 800a078:	d94e      	bls.n	800a118 <_vfiprintf_r+0x1c4>
 800a07a:	b1b0      	cbz	r0, 800a0aa <_vfiprintf_r+0x156>
 800a07c:	9207      	str	r2, [sp, #28]
 800a07e:	e014      	b.n	800a0aa <_vfiprintf_r+0x156>
 800a080:	eba0 0308 	sub.w	r3, r0, r8
 800a084:	fa09 f303 	lsl.w	r3, r9, r3
 800a088:	4313      	orrs	r3, r2
 800a08a:	9304      	str	r3, [sp, #16]
 800a08c:	46a2      	mov	sl, r4
 800a08e:	e7d2      	b.n	800a036 <_vfiprintf_r+0xe2>
 800a090:	9b03      	ldr	r3, [sp, #12]
 800a092:	1d19      	adds	r1, r3, #4
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	9103      	str	r1, [sp, #12]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	bfbb      	ittet	lt
 800a09c:	425b      	neglt	r3, r3
 800a09e:	f042 0202 	orrlt.w	r2, r2, #2
 800a0a2:	9307      	strge	r3, [sp, #28]
 800a0a4:	9307      	strlt	r3, [sp, #28]
 800a0a6:	bfb8      	it	lt
 800a0a8:	9204      	strlt	r2, [sp, #16]
 800a0aa:	7823      	ldrb	r3, [r4, #0]
 800a0ac:	2b2e      	cmp	r3, #46	; 0x2e
 800a0ae:	d10c      	bne.n	800a0ca <_vfiprintf_r+0x176>
 800a0b0:	7863      	ldrb	r3, [r4, #1]
 800a0b2:	2b2a      	cmp	r3, #42	; 0x2a
 800a0b4:	d135      	bne.n	800a122 <_vfiprintf_r+0x1ce>
 800a0b6:	9b03      	ldr	r3, [sp, #12]
 800a0b8:	1d1a      	adds	r2, r3, #4
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	9203      	str	r2, [sp, #12]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	bfb8      	it	lt
 800a0c2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a0c6:	3402      	adds	r4, #2
 800a0c8:	9305      	str	r3, [sp, #20]
 800a0ca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a1b0 <_vfiprintf_r+0x25c>
 800a0ce:	7821      	ldrb	r1, [r4, #0]
 800a0d0:	2203      	movs	r2, #3
 800a0d2:	4650      	mov	r0, sl
 800a0d4:	f7f6 f89c 	bl	8000210 <memchr>
 800a0d8:	b140      	cbz	r0, 800a0ec <_vfiprintf_r+0x198>
 800a0da:	2340      	movs	r3, #64	; 0x40
 800a0dc:	eba0 000a 	sub.w	r0, r0, sl
 800a0e0:	fa03 f000 	lsl.w	r0, r3, r0
 800a0e4:	9b04      	ldr	r3, [sp, #16]
 800a0e6:	4303      	orrs	r3, r0
 800a0e8:	3401      	adds	r4, #1
 800a0ea:	9304      	str	r3, [sp, #16]
 800a0ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0f0:	482c      	ldr	r0, [pc, #176]	; (800a1a4 <_vfiprintf_r+0x250>)
 800a0f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a0f6:	2206      	movs	r2, #6
 800a0f8:	f7f6 f88a 	bl	8000210 <memchr>
 800a0fc:	2800      	cmp	r0, #0
 800a0fe:	d03f      	beq.n	800a180 <_vfiprintf_r+0x22c>
 800a100:	4b29      	ldr	r3, [pc, #164]	; (800a1a8 <_vfiprintf_r+0x254>)
 800a102:	bb1b      	cbnz	r3, 800a14c <_vfiprintf_r+0x1f8>
 800a104:	9b03      	ldr	r3, [sp, #12]
 800a106:	3307      	adds	r3, #7
 800a108:	f023 0307 	bic.w	r3, r3, #7
 800a10c:	3308      	adds	r3, #8
 800a10e:	9303      	str	r3, [sp, #12]
 800a110:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a112:	443b      	add	r3, r7
 800a114:	9309      	str	r3, [sp, #36]	; 0x24
 800a116:	e767      	b.n	8009fe8 <_vfiprintf_r+0x94>
 800a118:	fb0c 3202 	mla	r2, ip, r2, r3
 800a11c:	460c      	mov	r4, r1
 800a11e:	2001      	movs	r0, #1
 800a120:	e7a5      	b.n	800a06e <_vfiprintf_r+0x11a>
 800a122:	2300      	movs	r3, #0
 800a124:	3401      	adds	r4, #1
 800a126:	9305      	str	r3, [sp, #20]
 800a128:	4619      	mov	r1, r3
 800a12a:	f04f 0c0a 	mov.w	ip, #10
 800a12e:	4620      	mov	r0, r4
 800a130:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a134:	3a30      	subs	r2, #48	; 0x30
 800a136:	2a09      	cmp	r2, #9
 800a138:	d903      	bls.n	800a142 <_vfiprintf_r+0x1ee>
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d0c5      	beq.n	800a0ca <_vfiprintf_r+0x176>
 800a13e:	9105      	str	r1, [sp, #20]
 800a140:	e7c3      	b.n	800a0ca <_vfiprintf_r+0x176>
 800a142:	fb0c 2101 	mla	r1, ip, r1, r2
 800a146:	4604      	mov	r4, r0
 800a148:	2301      	movs	r3, #1
 800a14a:	e7f0      	b.n	800a12e <_vfiprintf_r+0x1da>
 800a14c:	ab03      	add	r3, sp, #12
 800a14e:	9300      	str	r3, [sp, #0]
 800a150:	462a      	mov	r2, r5
 800a152:	4b16      	ldr	r3, [pc, #88]	; (800a1ac <_vfiprintf_r+0x258>)
 800a154:	a904      	add	r1, sp, #16
 800a156:	4630      	mov	r0, r6
 800a158:	f3af 8000 	nop.w
 800a15c:	4607      	mov	r7, r0
 800a15e:	1c78      	adds	r0, r7, #1
 800a160:	d1d6      	bne.n	800a110 <_vfiprintf_r+0x1bc>
 800a162:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a164:	07d9      	lsls	r1, r3, #31
 800a166:	d405      	bmi.n	800a174 <_vfiprintf_r+0x220>
 800a168:	89ab      	ldrh	r3, [r5, #12]
 800a16a:	059a      	lsls	r2, r3, #22
 800a16c:	d402      	bmi.n	800a174 <_vfiprintf_r+0x220>
 800a16e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a170:	f7ff fe31 	bl	8009dd6 <__retarget_lock_release_recursive>
 800a174:	89ab      	ldrh	r3, [r5, #12]
 800a176:	065b      	lsls	r3, r3, #25
 800a178:	f53f af12 	bmi.w	8009fa0 <_vfiprintf_r+0x4c>
 800a17c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a17e:	e711      	b.n	8009fa4 <_vfiprintf_r+0x50>
 800a180:	ab03      	add	r3, sp, #12
 800a182:	9300      	str	r3, [sp, #0]
 800a184:	462a      	mov	r2, r5
 800a186:	4b09      	ldr	r3, [pc, #36]	; (800a1ac <_vfiprintf_r+0x258>)
 800a188:	a904      	add	r1, sp, #16
 800a18a:	4630      	mov	r0, r6
 800a18c:	f000 f880 	bl	800a290 <_printf_i>
 800a190:	e7e4      	b.n	800a15c <_vfiprintf_r+0x208>
 800a192:	bf00      	nop
 800a194:	0800acf4 	.word	0x0800acf4
 800a198:	0800ad14 	.word	0x0800ad14
 800a19c:	0800acd4 	.word	0x0800acd4
 800a1a0:	0800ad34 	.word	0x0800ad34
 800a1a4:	0800ad3e 	.word	0x0800ad3e
 800a1a8:	00000000 	.word	0x00000000
 800a1ac:	08009f2f 	.word	0x08009f2f
 800a1b0:	0800ad3a 	.word	0x0800ad3a

0800a1b4 <_printf_common>:
 800a1b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1b8:	4616      	mov	r6, r2
 800a1ba:	4699      	mov	r9, r3
 800a1bc:	688a      	ldr	r2, [r1, #8]
 800a1be:	690b      	ldr	r3, [r1, #16]
 800a1c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	bfb8      	it	lt
 800a1c8:	4613      	movlt	r3, r2
 800a1ca:	6033      	str	r3, [r6, #0]
 800a1cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a1d0:	4607      	mov	r7, r0
 800a1d2:	460c      	mov	r4, r1
 800a1d4:	b10a      	cbz	r2, 800a1da <_printf_common+0x26>
 800a1d6:	3301      	adds	r3, #1
 800a1d8:	6033      	str	r3, [r6, #0]
 800a1da:	6823      	ldr	r3, [r4, #0]
 800a1dc:	0699      	lsls	r1, r3, #26
 800a1de:	bf42      	ittt	mi
 800a1e0:	6833      	ldrmi	r3, [r6, #0]
 800a1e2:	3302      	addmi	r3, #2
 800a1e4:	6033      	strmi	r3, [r6, #0]
 800a1e6:	6825      	ldr	r5, [r4, #0]
 800a1e8:	f015 0506 	ands.w	r5, r5, #6
 800a1ec:	d106      	bne.n	800a1fc <_printf_common+0x48>
 800a1ee:	f104 0a19 	add.w	sl, r4, #25
 800a1f2:	68e3      	ldr	r3, [r4, #12]
 800a1f4:	6832      	ldr	r2, [r6, #0]
 800a1f6:	1a9b      	subs	r3, r3, r2
 800a1f8:	42ab      	cmp	r3, r5
 800a1fa:	dc26      	bgt.n	800a24a <_printf_common+0x96>
 800a1fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a200:	1e13      	subs	r3, r2, #0
 800a202:	6822      	ldr	r2, [r4, #0]
 800a204:	bf18      	it	ne
 800a206:	2301      	movne	r3, #1
 800a208:	0692      	lsls	r2, r2, #26
 800a20a:	d42b      	bmi.n	800a264 <_printf_common+0xb0>
 800a20c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a210:	4649      	mov	r1, r9
 800a212:	4638      	mov	r0, r7
 800a214:	47c0      	blx	r8
 800a216:	3001      	adds	r0, #1
 800a218:	d01e      	beq.n	800a258 <_printf_common+0xa4>
 800a21a:	6823      	ldr	r3, [r4, #0]
 800a21c:	68e5      	ldr	r5, [r4, #12]
 800a21e:	6832      	ldr	r2, [r6, #0]
 800a220:	f003 0306 	and.w	r3, r3, #6
 800a224:	2b04      	cmp	r3, #4
 800a226:	bf08      	it	eq
 800a228:	1aad      	subeq	r5, r5, r2
 800a22a:	68a3      	ldr	r3, [r4, #8]
 800a22c:	6922      	ldr	r2, [r4, #16]
 800a22e:	bf0c      	ite	eq
 800a230:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a234:	2500      	movne	r5, #0
 800a236:	4293      	cmp	r3, r2
 800a238:	bfc4      	itt	gt
 800a23a:	1a9b      	subgt	r3, r3, r2
 800a23c:	18ed      	addgt	r5, r5, r3
 800a23e:	2600      	movs	r6, #0
 800a240:	341a      	adds	r4, #26
 800a242:	42b5      	cmp	r5, r6
 800a244:	d11a      	bne.n	800a27c <_printf_common+0xc8>
 800a246:	2000      	movs	r0, #0
 800a248:	e008      	b.n	800a25c <_printf_common+0xa8>
 800a24a:	2301      	movs	r3, #1
 800a24c:	4652      	mov	r2, sl
 800a24e:	4649      	mov	r1, r9
 800a250:	4638      	mov	r0, r7
 800a252:	47c0      	blx	r8
 800a254:	3001      	adds	r0, #1
 800a256:	d103      	bne.n	800a260 <_printf_common+0xac>
 800a258:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a25c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a260:	3501      	adds	r5, #1
 800a262:	e7c6      	b.n	800a1f2 <_printf_common+0x3e>
 800a264:	18e1      	adds	r1, r4, r3
 800a266:	1c5a      	adds	r2, r3, #1
 800a268:	2030      	movs	r0, #48	; 0x30
 800a26a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a26e:	4422      	add	r2, r4
 800a270:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a274:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a278:	3302      	adds	r3, #2
 800a27a:	e7c7      	b.n	800a20c <_printf_common+0x58>
 800a27c:	2301      	movs	r3, #1
 800a27e:	4622      	mov	r2, r4
 800a280:	4649      	mov	r1, r9
 800a282:	4638      	mov	r0, r7
 800a284:	47c0      	blx	r8
 800a286:	3001      	adds	r0, #1
 800a288:	d0e6      	beq.n	800a258 <_printf_common+0xa4>
 800a28a:	3601      	adds	r6, #1
 800a28c:	e7d9      	b.n	800a242 <_printf_common+0x8e>
	...

0800a290 <_printf_i>:
 800a290:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a294:	7e0f      	ldrb	r7, [r1, #24]
 800a296:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a298:	2f78      	cmp	r7, #120	; 0x78
 800a29a:	4691      	mov	r9, r2
 800a29c:	4680      	mov	r8, r0
 800a29e:	460c      	mov	r4, r1
 800a2a0:	469a      	mov	sl, r3
 800a2a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a2a6:	d807      	bhi.n	800a2b8 <_printf_i+0x28>
 800a2a8:	2f62      	cmp	r7, #98	; 0x62
 800a2aa:	d80a      	bhi.n	800a2c2 <_printf_i+0x32>
 800a2ac:	2f00      	cmp	r7, #0
 800a2ae:	f000 80d8 	beq.w	800a462 <_printf_i+0x1d2>
 800a2b2:	2f58      	cmp	r7, #88	; 0x58
 800a2b4:	f000 80a3 	beq.w	800a3fe <_printf_i+0x16e>
 800a2b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a2bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a2c0:	e03a      	b.n	800a338 <_printf_i+0xa8>
 800a2c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a2c6:	2b15      	cmp	r3, #21
 800a2c8:	d8f6      	bhi.n	800a2b8 <_printf_i+0x28>
 800a2ca:	a101      	add	r1, pc, #4	; (adr r1, 800a2d0 <_printf_i+0x40>)
 800a2cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a2d0:	0800a329 	.word	0x0800a329
 800a2d4:	0800a33d 	.word	0x0800a33d
 800a2d8:	0800a2b9 	.word	0x0800a2b9
 800a2dc:	0800a2b9 	.word	0x0800a2b9
 800a2e0:	0800a2b9 	.word	0x0800a2b9
 800a2e4:	0800a2b9 	.word	0x0800a2b9
 800a2e8:	0800a33d 	.word	0x0800a33d
 800a2ec:	0800a2b9 	.word	0x0800a2b9
 800a2f0:	0800a2b9 	.word	0x0800a2b9
 800a2f4:	0800a2b9 	.word	0x0800a2b9
 800a2f8:	0800a2b9 	.word	0x0800a2b9
 800a2fc:	0800a449 	.word	0x0800a449
 800a300:	0800a36d 	.word	0x0800a36d
 800a304:	0800a42b 	.word	0x0800a42b
 800a308:	0800a2b9 	.word	0x0800a2b9
 800a30c:	0800a2b9 	.word	0x0800a2b9
 800a310:	0800a46b 	.word	0x0800a46b
 800a314:	0800a2b9 	.word	0x0800a2b9
 800a318:	0800a36d 	.word	0x0800a36d
 800a31c:	0800a2b9 	.word	0x0800a2b9
 800a320:	0800a2b9 	.word	0x0800a2b9
 800a324:	0800a433 	.word	0x0800a433
 800a328:	682b      	ldr	r3, [r5, #0]
 800a32a:	1d1a      	adds	r2, r3, #4
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	602a      	str	r2, [r5, #0]
 800a330:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a334:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a338:	2301      	movs	r3, #1
 800a33a:	e0a3      	b.n	800a484 <_printf_i+0x1f4>
 800a33c:	6820      	ldr	r0, [r4, #0]
 800a33e:	6829      	ldr	r1, [r5, #0]
 800a340:	0606      	lsls	r6, r0, #24
 800a342:	f101 0304 	add.w	r3, r1, #4
 800a346:	d50a      	bpl.n	800a35e <_printf_i+0xce>
 800a348:	680e      	ldr	r6, [r1, #0]
 800a34a:	602b      	str	r3, [r5, #0]
 800a34c:	2e00      	cmp	r6, #0
 800a34e:	da03      	bge.n	800a358 <_printf_i+0xc8>
 800a350:	232d      	movs	r3, #45	; 0x2d
 800a352:	4276      	negs	r6, r6
 800a354:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a358:	485e      	ldr	r0, [pc, #376]	; (800a4d4 <_printf_i+0x244>)
 800a35a:	230a      	movs	r3, #10
 800a35c:	e019      	b.n	800a392 <_printf_i+0x102>
 800a35e:	680e      	ldr	r6, [r1, #0]
 800a360:	602b      	str	r3, [r5, #0]
 800a362:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a366:	bf18      	it	ne
 800a368:	b236      	sxthne	r6, r6
 800a36a:	e7ef      	b.n	800a34c <_printf_i+0xbc>
 800a36c:	682b      	ldr	r3, [r5, #0]
 800a36e:	6820      	ldr	r0, [r4, #0]
 800a370:	1d19      	adds	r1, r3, #4
 800a372:	6029      	str	r1, [r5, #0]
 800a374:	0601      	lsls	r1, r0, #24
 800a376:	d501      	bpl.n	800a37c <_printf_i+0xec>
 800a378:	681e      	ldr	r6, [r3, #0]
 800a37a:	e002      	b.n	800a382 <_printf_i+0xf2>
 800a37c:	0646      	lsls	r6, r0, #25
 800a37e:	d5fb      	bpl.n	800a378 <_printf_i+0xe8>
 800a380:	881e      	ldrh	r6, [r3, #0]
 800a382:	4854      	ldr	r0, [pc, #336]	; (800a4d4 <_printf_i+0x244>)
 800a384:	2f6f      	cmp	r7, #111	; 0x6f
 800a386:	bf0c      	ite	eq
 800a388:	2308      	moveq	r3, #8
 800a38a:	230a      	movne	r3, #10
 800a38c:	2100      	movs	r1, #0
 800a38e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a392:	6865      	ldr	r5, [r4, #4]
 800a394:	60a5      	str	r5, [r4, #8]
 800a396:	2d00      	cmp	r5, #0
 800a398:	bfa2      	ittt	ge
 800a39a:	6821      	ldrge	r1, [r4, #0]
 800a39c:	f021 0104 	bicge.w	r1, r1, #4
 800a3a0:	6021      	strge	r1, [r4, #0]
 800a3a2:	b90e      	cbnz	r6, 800a3a8 <_printf_i+0x118>
 800a3a4:	2d00      	cmp	r5, #0
 800a3a6:	d04d      	beq.n	800a444 <_printf_i+0x1b4>
 800a3a8:	4615      	mov	r5, r2
 800a3aa:	fbb6 f1f3 	udiv	r1, r6, r3
 800a3ae:	fb03 6711 	mls	r7, r3, r1, r6
 800a3b2:	5dc7      	ldrb	r7, [r0, r7]
 800a3b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a3b8:	4637      	mov	r7, r6
 800a3ba:	42bb      	cmp	r3, r7
 800a3bc:	460e      	mov	r6, r1
 800a3be:	d9f4      	bls.n	800a3aa <_printf_i+0x11a>
 800a3c0:	2b08      	cmp	r3, #8
 800a3c2:	d10b      	bne.n	800a3dc <_printf_i+0x14c>
 800a3c4:	6823      	ldr	r3, [r4, #0]
 800a3c6:	07de      	lsls	r6, r3, #31
 800a3c8:	d508      	bpl.n	800a3dc <_printf_i+0x14c>
 800a3ca:	6923      	ldr	r3, [r4, #16]
 800a3cc:	6861      	ldr	r1, [r4, #4]
 800a3ce:	4299      	cmp	r1, r3
 800a3d0:	bfde      	ittt	le
 800a3d2:	2330      	movle	r3, #48	; 0x30
 800a3d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a3d8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a3dc:	1b52      	subs	r2, r2, r5
 800a3de:	6122      	str	r2, [r4, #16]
 800a3e0:	f8cd a000 	str.w	sl, [sp]
 800a3e4:	464b      	mov	r3, r9
 800a3e6:	aa03      	add	r2, sp, #12
 800a3e8:	4621      	mov	r1, r4
 800a3ea:	4640      	mov	r0, r8
 800a3ec:	f7ff fee2 	bl	800a1b4 <_printf_common>
 800a3f0:	3001      	adds	r0, #1
 800a3f2:	d14c      	bne.n	800a48e <_printf_i+0x1fe>
 800a3f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a3f8:	b004      	add	sp, #16
 800a3fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3fe:	4835      	ldr	r0, [pc, #212]	; (800a4d4 <_printf_i+0x244>)
 800a400:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a404:	6829      	ldr	r1, [r5, #0]
 800a406:	6823      	ldr	r3, [r4, #0]
 800a408:	f851 6b04 	ldr.w	r6, [r1], #4
 800a40c:	6029      	str	r1, [r5, #0]
 800a40e:	061d      	lsls	r5, r3, #24
 800a410:	d514      	bpl.n	800a43c <_printf_i+0x1ac>
 800a412:	07df      	lsls	r7, r3, #31
 800a414:	bf44      	itt	mi
 800a416:	f043 0320 	orrmi.w	r3, r3, #32
 800a41a:	6023      	strmi	r3, [r4, #0]
 800a41c:	b91e      	cbnz	r6, 800a426 <_printf_i+0x196>
 800a41e:	6823      	ldr	r3, [r4, #0]
 800a420:	f023 0320 	bic.w	r3, r3, #32
 800a424:	6023      	str	r3, [r4, #0]
 800a426:	2310      	movs	r3, #16
 800a428:	e7b0      	b.n	800a38c <_printf_i+0xfc>
 800a42a:	6823      	ldr	r3, [r4, #0]
 800a42c:	f043 0320 	orr.w	r3, r3, #32
 800a430:	6023      	str	r3, [r4, #0]
 800a432:	2378      	movs	r3, #120	; 0x78
 800a434:	4828      	ldr	r0, [pc, #160]	; (800a4d8 <_printf_i+0x248>)
 800a436:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a43a:	e7e3      	b.n	800a404 <_printf_i+0x174>
 800a43c:	0659      	lsls	r1, r3, #25
 800a43e:	bf48      	it	mi
 800a440:	b2b6      	uxthmi	r6, r6
 800a442:	e7e6      	b.n	800a412 <_printf_i+0x182>
 800a444:	4615      	mov	r5, r2
 800a446:	e7bb      	b.n	800a3c0 <_printf_i+0x130>
 800a448:	682b      	ldr	r3, [r5, #0]
 800a44a:	6826      	ldr	r6, [r4, #0]
 800a44c:	6961      	ldr	r1, [r4, #20]
 800a44e:	1d18      	adds	r0, r3, #4
 800a450:	6028      	str	r0, [r5, #0]
 800a452:	0635      	lsls	r5, r6, #24
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	d501      	bpl.n	800a45c <_printf_i+0x1cc>
 800a458:	6019      	str	r1, [r3, #0]
 800a45a:	e002      	b.n	800a462 <_printf_i+0x1d2>
 800a45c:	0670      	lsls	r0, r6, #25
 800a45e:	d5fb      	bpl.n	800a458 <_printf_i+0x1c8>
 800a460:	8019      	strh	r1, [r3, #0]
 800a462:	2300      	movs	r3, #0
 800a464:	6123      	str	r3, [r4, #16]
 800a466:	4615      	mov	r5, r2
 800a468:	e7ba      	b.n	800a3e0 <_printf_i+0x150>
 800a46a:	682b      	ldr	r3, [r5, #0]
 800a46c:	1d1a      	adds	r2, r3, #4
 800a46e:	602a      	str	r2, [r5, #0]
 800a470:	681d      	ldr	r5, [r3, #0]
 800a472:	6862      	ldr	r2, [r4, #4]
 800a474:	2100      	movs	r1, #0
 800a476:	4628      	mov	r0, r5
 800a478:	f7f5 feca 	bl	8000210 <memchr>
 800a47c:	b108      	cbz	r0, 800a482 <_printf_i+0x1f2>
 800a47e:	1b40      	subs	r0, r0, r5
 800a480:	6060      	str	r0, [r4, #4]
 800a482:	6863      	ldr	r3, [r4, #4]
 800a484:	6123      	str	r3, [r4, #16]
 800a486:	2300      	movs	r3, #0
 800a488:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a48c:	e7a8      	b.n	800a3e0 <_printf_i+0x150>
 800a48e:	6923      	ldr	r3, [r4, #16]
 800a490:	462a      	mov	r2, r5
 800a492:	4649      	mov	r1, r9
 800a494:	4640      	mov	r0, r8
 800a496:	47d0      	blx	sl
 800a498:	3001      	adds	r0, #1
 800a49a:	d0ab      	beq.n	800a3f4 <_printf_i+0x164>
 800a49c:	6823      	ldr	r3, [r4, #0]
 800a49e:	079b      	lsls	r3, r3, #30
 800a4a0:	d413      	bmi.n	800a4ca <_printf_i+0x23a>
 800a4a2:	68e0      	ldr	r0, [r4, #12]
 800a4a4:	9b03      	ldr	r3, [sp, #12]
 800a4a6:	4298      	cmp	r0, r3
 800a4a8:	bfb8      	it	lt
 800a4aa:	4618      	movlt	r0, r3
 800a4ac:	e7a4      	b.n	800a3f8 <_printf_i+0x168>
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	4632      	mov	r2, r6
 800a4b2:	4649      	mov	r1, r9
 800a4b4:	4640      	mov	r0, r8
 800a4b6:	47d0      	blx	sl
 800a4b8:	3001      	adds	r0, #1
 800a4ba:	d09b      	beq.n	800a3f4 <_printf_i+0x164>
 800a4bc:	3501      	adds	r5, #1
 800a4be:	68e3      	ldr	r3, [r4, #12]
 800a4c0:	9903      	ldr	r1, [sp, #12]
 800a4c2:	1a5b      	subs	r3, r3, r1
 800a4c4:	42ab      	cmp	r3, r5
 800a4c6:	dcf2      	bgt.n	800a4ae <_printf_i+0x21e>
 800a4c8:	e7eb      	b.n	800a4a2 <_printf_i+0x212>
 800a4ca:	2500      	movs	r5, #0
 800a4cc:	f104 0619 	add.w	r6, r4, #25
 800a4d0:	e7f5      	b.n	800a4be <_printf_i+0x22e>
 800a4d2:	bf00      	nop
 800a4d4:	0800ad45 	.word	0x0800ad45
 800a4d8:	0800ad56 	.word	0x0800ad56

0800a4dc <_sbrk_r>:
 800a4dc:	b538      	push	{r3, r4, r5, lr}
 800a4de:	4d06      	ldr	r5, [pc, #24]	; (800a4f8 <_sbrk_r+0x1c>)
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	4604      	mov	r4, r0
 800a4e4:	4608      	mov	r0, r1
 800a4e6:	602b      	str	r3, [r5, #0]
 800a4e8:	f7f6 fcae 	bl	8000e48 <_sbrk>
 800a4ec:	1c43      	adds	r3, r0, #1
 800a4ee:	d102      	bne.n	800a4f6 <_sbrk_r+0x1a>
 800a4f0:	682b      	ldr	r3, [r5, #0]
 800a4f2:	b103      	cbz	r3, 800a4f6 <_sbrk_r+0x1a>
 800a4f4:	6023      	str	r3, [r4, #0]
 800a4f6:	bd38      	pop	{r3, r4, r5, pc}
 800a4f8:	20004c24 	.word	0x20004c24

0800a4fc <__sread>:
 800a4fc:	b510      	push	{r4, lr}
 800a4fe:	460c      	mov	r4, r1
 800a500:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a504:	f000 fab2 	bl	800aa6c <_read_r>
 800a508:	2800      	cmp	r0, #0
 800a50a:	bfab      	itete	ge
 800a50c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a50e:	89a3      	ldrhlt	r3, [r4, #12]
 800a510:	181b      	addge	r3, r3, r0
 800a512:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a516:	bfac      	ite	ge
 800a518:	6563      	strge	r3, [r4, #84]	; 0x54
 800a51a:	81a3      	strhlt	r3, [r4, #12]
 800a51c:	bd10      	pop	{r4, pc}

0800a51e <__swrite>:
 800a51e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a522:	461f      	mov	r7, r3
 800a524:	898b      	ldrh	r3, [r1, #12]
 800a526:	05db      	lsls	r3, r3, #23
 800a528:	4605      	mov	r5, r0
 800a52a:	460c      	mov	r4, r1
 800a52c:	4616      	mov	r6, r2
 800a52e:	d505      	bpl.n	800a53c <__swrite+0x1e>
 800a530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a534:	2302      	movs	r3, #2
 800a536:	2200      	movs	r2, #0
 800a538:	f000 f9c8 	bl	800a8cc <_lseek_r>
 800a53c:	89a3      	ldrh	r3, [r4, #12]
 800a53e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a542:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a546:	81a3      	strh	r3, [r4, #12]
 800a548:	4632      	mov	r2, r6
 800a54a:	463b      	mov	r3, r7
 800a54c:	4628      	mov	r0, r5
 800a54e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a552:	f000 b869 	b.w	800a628 <_write_r>

0800a556 <__sseek>:
 800a556:	b510      	push	{r4, lr}
 800a558:	460c      	mov	r4, r1
 800a55a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a55e:	f000 f9b5 	bl	800a8cc <_lseek_r>
 800a562:	1c43      	adds	r3, r0, #1
 800a564:	89a3      	ldrh	r3, [r4, #12]
 800a566:	bf15      	itete	ne
 800a568:	6560      	strne	r0, [r4, #84]	; 0x54
 800a56a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a56e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a572:	81a3      	strheq	r3, [r4, #12]
 800a574:	bf18      	it	ne
 800a576:	81a3      	strhne	r3, [r4, #12]
 800a578:	bd10      	pop	{r4, pc}

0800a57a <__sclose>:
 800a57a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a57e:	f000 b8d3 	b.w	800a728 <_close_r>
	...

0800a584 <__swbuf_r>:
 800a584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a586:	460e      	mov	r6, r1
 800a588:	4614      	mov	r4, r2
 800a58a:	4605      	mov	r5, r0
 800a58c:	b118      	cbz	r0, 800a596 <__swbuf_r+0x12>
 800a58e:	6983      	ldr	r3, [r0, #24]
 800a590:	b90b      	cbnz	r3, 800a596 <__swbuf_r+0x12>
 800a592:	f7ff fb81 	bl	8009c98 <__sinit>
 800a596:	4b21      	ldr	r3, [pc, #132]	; (800a61c <__swbuf_r+0x98>)
 800a598:	429c      	cmp	r4, r3
 800a59a:	d12b      	bne.n	800a5f4 <__swbuf_r+0x70>
 800a59c:	686c      	ldr	r4, [r5, #4]
 800a59e:	69a3      	ldr	r3, [r4, #24]
 800a5a0:	60a3      	str	r3, [r4, #8]
 800a5a2:	89a3      	ldrh	r3, [r4, #12]
 800a5a4:	071a      	lsls	r2, r3, #28
 800a5a6:	d52f      	bpl.n	800a608 <__swbuf_r+0x84>
 800a5a8:	6923      	ldr	r3, [r4, #16]
 800a5aa:	b36b      	cbz	r3, 800a608 <__swbuf_r+0x84>
 800a5ac:	6923      	ldr	r3, [r4, #16]
 800a5ae:	6820      	ldr	r0, [r4, #0]
 800a5b0:	1ac0      	subs	r0, r0, r3
 800a5b2:	6963      	ldr	r3, [r4, #20]
 800a5b4:	b2f6      	uxtb	r6, r6
 800a5b6:	4283      	cmp	r3, r0
 800a5b8:	4637      	mov	r7, r6
 800a5ba:	dc04      	bgt.n	800a5c6 <__swbuf_r+0x42>
 800a5bc:	4621      	mov	r1, r4
 800a5be:	4628      	mov	r0, r5
 800a5c0:	f000 f948 	bl	800a854 <_fflush_r>
 800a5c4:	bb30      	cbnz	r0, 800a614 <__swbuf_r+0x90>
 800a5c6:	68a3      	ldr	r3, [r4, #8]
 800a5c8:	3b01      	subs	r3, #1
 800a5ca:	60a3      	str	r3, [r4, #8]
 800a5cc:	6823      	ldr	r3, [r4, #0]
 800a5ce:	1c5a      	adds	r2, r3, #1
 800a5d0:	6022      	str	r2, [r4, #0]
 800a5d2:	701e      	strb	r6, [r3, #0]
 800a5d4:	6963      	ldr	r3, [r4, #20]
 800a5d6:	3001      	adds	r0, #1
 800a5d8:	4283      	cmp	r3, r0
 800a5da:	d004      	beq.n	800a5e6 <__swbuf_r+0x62>
 800a5dc:	89a3      	ldrh	r3, [r4, #12]
 800a5de:	07db      	lsls	r3, r3, #31
 800a5e0:	d506      	bpl.n	800a5f0 <__swbuf_r+0x6c>
 800a5e2:	2e0a      	cmp	r6, #10
 800a5e4:	d104      	bne.n	800a5f0 <__swbuf_r+0x6c>
 800a5e6:	4621      	mov	r1, r4
 800a5e8:	4628      	mov	r0, r5
 800a5ea:	f000 f933 	bl	800a854 <_fflush_r>
 800a5ee:	b988      	cbnz	r0, 800a614 <__swbuf_r+0x90>
 800a5f0:	4638      	mov	r0, r7
 800a5f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5f4:	4b0a      	ldr	r3, [pc, #40]	; (800a620 <__swbuf_r+0x9c>)
 800a5f6:	429c      	cmp	r4, r3
 800a5f8:	d101      	bne.n	800a5fe <__swbuf_r+0x7a>
 800a5fa:	68ac      	ldr	r4, [r5, #8]
 800a5fc:	e7cf      	b.n	800a59e <__swbuf_r+0x1a>
 800a5fe:	4b09      	ldr	r3, [pc, #36]	; (800a624 <__swbuf_r+0xa0>)
 800a600:	429c      	cmp	r4, r3
 800a602:	bf08      	it	eq
 800a604:	68ec      	ldreq	r4, [r5, #12]
 800a606:	e7ca      	b.n	800a59e <__swbuf_r+0x1a>
 800a608:	4621      	mov	r1, r4
 800a60a:	4628      	mov	r0, r5
 800a60c:	f000 f81e 	bl	800a64c <__swsetup_r>
 800a610:	2800      	cmp	r0, #0
 800a612:	d0cb      	beq.n	800a5ac <__swbuf_r+0x28>
 800a614:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a618:	e7ea      	b.n	800a5f0 <__swbuf_r+0x6c>
 800a61a:	bf00      	nop
 800a61c:	0800acf4 	.word	0x0800acf4
 800a620:	0800ad14 	.word	0x0800ad14
 800a624:	0800acd4 	.word	0x0800acd4

0800a628 <_write_r>:
 800a628:	b538      	push	{r3, r4, r5, lr}
 800a62a:	4d07      	ldr	r5, [pc, #28]	; (800a648 <_write_r+0x20>)
 800a62c:	4604      	mov	r4, r0
 800a62e:	4608      	mov	r0, r1
 800a630:	4611      	mov	r1, r2
 800a632:	2200      	movs	r2, #0
 800a634:	602a      	str	r2, [r5, #0]
 800a636:	461a      	mov	r2, r3
 800a638:	f7f6 fbb5 	bl	8000da6 <_write>
 800a63c:	1c43      	adds	r3, r0, #1
 800a63e:	d102      	bne.n	800a646 <_write_r+0x1e>
 800a640:	682b      	ldr	r3, [r5, #0]
 800a642:	b103      	cbz	r3, 800a646 <_write_r+0x1e>
 800a644:	6023      	str	r3, [r4, #0]
 800a646:	bd38      	pop	{r3, r4, r5, pc}
 800a648:	20004c24 	.word	0x20004c24

0800a64c <__swsetup_r>:
 800a64c:	4b32      	ldr	r3, [pc, #200]	; (800a718 <__swsetup_r+0xcc>)
 800a64e:	b570      	push	{r4, r5, r6, lr}
 800a650:	681d      	ldr	r5, [r3, #0]
 800a652:	4606      	mov	r6, r0
 800a654:	460c      	mov	r4, r1
 800a656:	b125      	cbz	r5, 800a662 <__swsetup_r+0x16>
 800a658:	69ab      	ldr	r3, [r5, #24]
 800a65a:	b913      	cbnz	r3, 800a662 <__swsetup_r+0x16>
 800a65c:	4628      	mov	r0, r5
 800a65e:	f7ff fb1b 	bl	8009c98 <__sinit>
 800a662:	4b2e      	ldr	r3, [pc, #184]	; (800a71c <__swsetup_r+0xd0>)
 800a664:	429c      	cmp	r4, r3
 800a666:	d10f      	bne.n	800a688 <__swsetup_r+0x3c>
 800a668:	686c      	ldr	r4, [r5, #4]
 800a66a:	89a3      	ldrh	r3, [r4, #12]
 800a66c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a670:	0719      	lsls	r1, r3, #28
 800a672:	d42c      	bmi.n	800a6ce <__swsetup_r+0x82>
 800a674:	06dd      	lsls	r5, r3, #27
 800a676:	d411      	bmi.n	800a69c <__swsetup_r+0x50>
 800a678:	2309      	movs	r3, #9
 800a67a:	6033      	str	r3, [r6, #0]
 800a67c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a680:	81a3      	strh	r3, [r4, #12]
 800a682:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a686:	e03e      	b.n	800a706 <__swsetup_r+0xba>
 800a688:	4b25      	ldr	r3, [pc, #148]	; (800a720 <__swsetup_r+0xd4>)
 800a68a:	429c      	cmp	r4, r3
 800a68c:	d101      	bne.n	800a692 <__swsetup_r+0x46>
 800a68e:	68ac      	ldr	r4, [r5, #8]
 800a690:	e7eb      	b.n	800a66a <__swsetup_r+0x1e>
 800a692:	4b24      	ldr	r3, [pc, #144]	; (800a724 <__swsetup_r+0xd8>)
 800a694:	429c      	cmp	r4, r3
 800a696:	bf08      	it	eq
 800a698:	68ec      	ldreq	r4, [r5, #12]
 800a69a:	e7e6      	b.n	800a66a <__swsetup_r+0x1e>
 800a69c:	0758      	lsls	r0, r3, #29
 800a69e:	d512      	bpl.n	800a6c6 <__swsetup_r+0x7a>
 800a6a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6a2:	b141      	cbz	r1, 800a6b6 <__swsetup_r+0x6a>
 800a6a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a6a8:	4299      	cmp	r1, r3
 800a6aa:	d002      	beq.n	800a6b2 <__swsetup_r+0x66>
 800a6ac:	4630      	mov	r0, r6
 800a6ae:	f000 f991 	bl	800a9d4 <_free_r>
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	6363      	str	r3, [r4, #52]	; 0x34
 800a6b6:	89a3      	ldrh	r3, [r4, #12]
 800a6b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a6bc:	81a3      	strh	r3, [r4, #12]
 800a6be:	2300      	movs	r3, #0
 800a6c0:	6063      	str	r3, [r4, #4]
 800a6c2:	6923      	ldr	r3, [r4, #16]
 800a6c4:	6023      	str	r3, [r4, #0]
 800a6c6:	89a3      	ldrh	r3, [r4, #12]
 800a6c8:	f043 0308 	orr.w	r3, r3, #8
 800a6cc:	81a3      	strh	r3, [r4, #12]
 800a6ce:	6923      	ldr	r3, [r4, #16]
 800a6d0:	b94b      	cbnz	r3, 800a6e6 <__swsetup_r+0x9a>
 800a6d2:	89a3      	ldrh	r3, [r4, #12]
 800a6d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a6d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a6dc:	d003      	beq.n	800a6e6 <__swsetup_r+0x9a>
 800a6de:	4621      	mov	r1, r4
 800a6e0:	4630      	mov	r0, r6
 800a6e2:	f000 f92b 	bl	800a93c <__smakebuf_r>
 800a6e6:	89a0      	ldrh	r0, [r4, #12]
 800a6e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a6ec:	f010 0301 	ands.w	r3, r0, #1
 800a6f0:	d00a      	beq.n	800a708 <__swsetup_r+0xbc>
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	60a3      	str	r3, [r4, #8]
 800a6f6:	6963      	ldr	r3, [r4, #20]
 800a6f8:	425b      	negs	r3, r3
 800a6fa:	61a3      	str	r3, [r4, #24]
 800a6fc:	6923      	ldr	r3, [r4, #16]
 800a6fe:	b943      	cbnz	r3, 800a712 <__swsetup_r+0xc6>
 800a700:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a704:	d1ba      	bne.n	800a67c <__swsetup_r+0x30>
 800a706:	bd70      	pop	{r4, r5, r6, pc}
 800a708:	0781      	lsls	r1, r0, #30
 800a70a:	bf58      	it	pl
 800a70c:	6963      	ldrpl	r3, [r4, #20]
 800a70e:	60a3      	str	r3, [r4, #8]
 800a710:	e7f4      	b.n	800a6fc <__swsetup_r+0xb0>
 800a712:	2000      	movs	r0, #0
 800a714:	e7f7      	b.n	800a706 <__swsetup_r+0xba>
 800a716:	bf00      	nop
 800a718:	20000024 	.word	0x20000024
 800a71c:	0800acf4 	.word	0x0800acf4
 800a720:	0800ad14 	.word	0x0800ad14
 800a724:	0800acd4 	.word	0x0800acd4

0800a728 <_close_r>:
 800a728:	b538      	push	{r3, r4, r5, lr}
 800a72a:	4d06      	ldr	r5, [pc, #24]	; (800a744 <_close_r+0x1c>)
 800a72c:	2300      	movs	r3, #0
 800a72e:	4604      	mov	r4, r0
 800a730:	4608      	mov	r0, r1
 800a732:	602b      	str	r3, [r5, #0]
 800a734:	f7f6 fb53 	bl	8000dde <_close>
 800a738:	1c43      	adds	r3, r0, #1
 800a73a:	d102      	bne.n	800a742 <_close_r+0x1a>
 800a73c:	682b      	ldr	r3, [r5, #0]
 800a73e:	b103      	cbz	r3, 800a742 <_close_r+0x1a>
 800a740:	6023      	str	r3, [r4, #0]
 800a742:	bd38      	pop	{r3, r4, r5, pc}
 800a744:	20004c24 	.word	0x20004c24

0800a748 <__sflush_r>:
 800a748:	898a      	ldrh	r2, [r1, #12]
 800a74a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a74e:	4605      	mov	r5, r0
 800a750:	0710      	lsls	r0, r2, #28
 800a752:	460c      	mov	r4, r1
 800a754:	d458      	bmi.n	800a808 <__sflush_r+0xc0>
 800a756:	684b      	ldr	r3, [r1, #4]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	dc05      	bgt.n	800a768 <__sflush_r+0x20>
 800a75c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a75e:	2b00      	cmp	r3, #0
 800a760:	dc02      	bgt.n	800a768 <__sflush_r+0x20>
 800a762:	2000      	movs	r0, #0
 800a764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a768:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a76a:	2e00      	cmp	r6, #0
 800a76c:	d0f9      	beq.n	800a762 <__sflush_r+0x1a>
 800a76e:	2300      	movs	r3, #0
 800a770:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a774:	682f      	ldr	r7, [r5, #0]
 800a776:	602b      	str	r3, [r5, #0]
 800a778:	d032      	beq.n	800a7e0 <__sflush_r+0x98>
 800a77a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a77c:	89a3      	ldrh	r3, [r4, #12]
 800a77e:	075a      	lsls	r2, r3, #29
 800a780:	d505      	bpl.n	800a78e <__sflush_r+0x46>
 800a782:	6863      	ldr	r3, [r4, #4]
 800a784:	1ac0      	subs	r0, r0, r3
 800a786:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a788:	b10b      	cbz	r3, 800a78e <__sflush_r+0x46>
 800a78a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a78c:	1ac0      	subs	r0, r0, r3
 800a78e:	2300      	movs	r3, #0
 800a790:	4602      	mov	r2, r0
 800a792:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a794:	6a21      	ldr	r1, [r4, #32]
 800a796:	4628      	mov	r0, r5
 800a798:	47b0      	blx	r6
 800a79a:	1c43      	adds	r3, r0, #1
 800a79c:	89a3      	ldrh	r3, [r4, #12]
 800a79e:	d106      	bne.n	800a7ae <__sflush_r+0x66>
 800a7a0:	6829      	ldr	r1, [r5, #0]
 800a7a2:	291d      	cmp	r1, #29
 800a7a4:	d82c      	bhi.n	800a800 <__sflush_r+0xb8>
 800a7a6:	4a2a      	ldr	r2, [pc, #168]	; (800a850 <__sflush_r+0x108>)
 800a7a8:	40ca      	lsrs	r2, r1
 800a7aa:	07d6      	lsls	r6, r2, #31
 800a7ac:	d528      	bpl.n	800a800 <__sflush_r+0xb8>
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	6062      	str	r2, [r4, #4]
 800a7b2:	04d9      	lsls	r1, r3, #19
 800a7b4:	6922      	ldr	r2, [r4, #16]
 800a7b6:	6022      	str	r2, [r4, #0]
 800a7b8:	d504      	bpl.n	800a7c4 <__sflush_r+0x7c>
 800a7ba:	1c42      	adds	r2, r0, #1
 800a7bc:	d101      	bne.n	800a7c2 <__sflush_r+0x7a>
 800a7be:	682b      	ldr	r3, [r5, #0]
 800a7c0:	b903      	cbnz	r3, 800a7c4 <__sflush_r+0x7c>
 800a7c2:	6560      	str	r0, [r4, #84]	; 0x54
 800a7c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a7c6:	602f      	str	r7, [r5, #0]
 800a7c8:	2900      	cmp	r1, #0
 800a7ca:	d0ca      	beq.n	800a762 <__sflush_r+0x1a>
 800a7cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a7d0:	4299      	cmp	r1, r3
 800a7d2:	d002      	beq.n	800a7da <__sflush_r+0x92>
 800a7d4:	4628      	mov	r0, r5
 800a7d6:	f000 f8fd 	bl	800a9d4 <_free_r>
 800a7da:	2000      	movs	r0, #0
 800a7dc:	6360      	str	r0, [r4, #52]	; 0x34
 800a7de:	e7c1      	b.n	800a764 <__sflush_r+0x1c>
 800a7e0:	6a21      	ldr	r1, [r4, #32]
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	4628      	mov	r0, r5
 800a7e6:	47b0      	blx	r6
 800a7e8:	1c41      	adds	r1, r0, #1
 800a7ea:	d1c7      	bne.n	800a77c <__sflush_r+0x34>
 800a7ec:	682b      	ldr	r3, [r5, #0]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d0c4      	beq.n	800a77c <__sflush_r+0x34>
 800a7f2:	2b1d      	cmp	r3, #29
 800a7f4:	d001      	beq.n	800a7fa <__sflush_r+0xb2>
 800a7f6:	2b16      	cmp	r3, #22
 800a7f8:	d101      	bne.n	800a7fe <__sflush_r+0xb6>
 800a7fa:	602f      	str	r7, [r5, #0]
 800a7fc:	e7b1      	b.n	800a762 <__sflush_r+0x1a>
 800a7fe:	89a3      	ldrh	r3, [r4, #12]
 800a800:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a804:	81a3      	strh	r3, [r4, #12]
 800a806:	e7ad      	b.n	800a764 <__sflush_r+0x1c>
 800a808:	690f      	ldr	r7, [r1, #16]
 800a80a:	2f00      	cmp	r7, #0
 800a80c:	d0a9      	beq.n	800a762 <__sflush_r+0x1a>
 800a80e:	0793      	lsls	r3, r2, #30
 800a810:	680e      	ldr	r6, [r1, #0]
 800a812:	bf08      	it	eq
 800a814:	694b      	ldreq	r3, [r1, #20]
 800a816:	600f      	str	r7, [r1, #0]
 800a818:	bf18      	it	ne
 800a81a:	2300      	movne	r3, #0
 800a81c:	eba6 0807 	sub.w	r8, r6, r7
 800a820:	608b      	str	r3, [r1, #8]
 800a822:	f1b8 0f00 	cmp.w	r8, #0
 800a826:	dd9c      	ble.n	800a762 <__sflush_r+0x1a>
 800a828:	6a21      	ldr	r1, [r4, #32]
 800a82a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a82c:	4643      	mov	r3, r8
 800a82e:	463a      	mov	r2, r7
 800a830:	4628      	mov	r0, r5
 800a832:	47b0      	blx	r6
 800a834:	2800      	cmp	r0, #0
 800a836:	dc06      	bgt.n	800a846 <__sflush_r+0xfe>
 800a838:	89a3      	ldrh	r3, [r4, #12]
 800a83a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a83e:	81a3      	strh	r3, [r4, #12]
 800a840:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a844:	e78e      	b.n	800a764 <__sflush_r+0x1c>
 800a846:	4407      	add	r7, r0
 800a848:	eba8 0800 	sub.w	r8, r8, r0
 800a84c:	e7e9      	b.n	800a822 <__sflush_r+0xda>
 800a84e:	bf00      	nop
 800a850:	20400001 	.word	0x20400001

0800a854 <_fflush_r>:
 800a854:	b538      	push	{r3, r4, r5, lr}
 800a856:	690b      	ldr	r3, [r1, #16]
 800a858:	4605      	mov	r5, r0
 800a85a:	460c      	mov	r4, r1
 800a85c:	b913      	cbnz	r3, 800a864 <_fflush_r+0x10>
 800a85e:	2500      	movs	r5, #0
 800a860:	4628      	mov	r0, r5
 800a862:	bd38      	pop	{r3, r4, r5, pc}
 800a864:	b118      	cbz	r0, 800a86e <_fflush_r+0x1a>
 800a866:	6983      	ldr	r3, [r0, #24]
 800a868:	b90b      	cbnz	r3, 800a86e <_fflush_r+0x1a>
 800a86a:	f7ff fa15 	bl	8009c98 <__sinit>
 800a86e:	4b14      	ldr	r3, [pc, #80]	; (800a8c0 <_fflush_r+0x6c>)
 800a870:	429c      	cmp	r4, r3
 800a872:	d11b      	bne.n	800a8ac <_fflush_r+0x58>
 800a874:	686c      	ldr	r4, [r5, #4]
 800a876:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d0ef      	beq.n	800a85e <_fflush_r+0xa>
 800a87e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a880:	07d0      	lsls	r0, r2, #31
 800a882:	d404      	bmi.n	800a88e <_fflush_r+0x3a>
 800a884:	0599      	lsls	r1, r3, #22
 800a886:	d402      	bmi.n	800a88e <_fflush_r+0x3a>
 800a888:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a88a:	f7ff faa3 	bl	8009dd4 <__retarget_lock_acquire_recursive>
 800a88e:	4628      	mov	r0, r5
 800a890:	4621      	mov	r1, r4
 800a892:	f7ff ff59 	bl	800a748 <__sflush_r>
 800a896:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a898:	07da      	lsls	r2, r3, #31
 800a89a:	4605      	mov	r5, r0
 800a89c:	d4e0      	bmi.n	800a860 <_fflush_r+0xc>
 800a89e:	89a3      	ldrh	r3, [r4, #12]
 800a8a0:	059b      	lsls	r3, r3, #22
 800a8a2:	d4dd      	bmi.n	800a860 <_fflush_r+0xc>
 800a8a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a8a6:	f7ff fa96 	bl	8009dd6 <__retarget_lock_release_recursive>
 800a8aa:	e7d9      	b.n	800a860 <_fflush_r+0xc>
 800a8ac:	4b05      	ldr	r3, [pc, #20]	; (800a8c4 <_fflush_r+0x70>)
 800a8ae:	429c      	cmp	r4, r3
 800a8b0:	d101      	bne.n	800a8b6 <_fflush_r+0x62>
 800a8b2:	68ac      	ldr	r4, [r5, #8]
 800a8b4:	e7df      	b.n	800a876 <_fflush_r+0x22>
 800a8b6:	4b04      	ldr	r3, [pc, #16]	; (800a8c8 <_fflush_r+0x74>)
 800a8b8:	429c      	cmp	r4, r3
 800a8ba:	bf08      	it	eq
 800a8bc:	68ec      	ldreq	r4, [r5, #12]
 800a8be:	e7da      	b.n	800a876 <_fflush_r+0x22>
 800a8c0:	0800acf4 	.word	0x0800acf4
 800a8c4:	0800ad14 	.word	0x0800ad14
 800a8c8:	0800acd4 	.word	0x0800acd4

0800a8cc <_lseek_r>:
 800a8cc:	b538      	push	{r3, r4, r5, lr}
 800a8ce:	4d07      	ldr	r5, [pc, #28]	; (800a8ec <_lseek_r+0x20>)
 800a8d0:	4604      	mov	r4, r0
 800a8d2:	4608      	mov	r0, r1
 800a8d4:	4611      	mov	r1, r2
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	602a      	str	r2, [r5, #0]
 800a8da:	461a      	mov	r2, r3
 800a8dc:	f7f6 faa6 	bl	8000e2c <_lseek>
 800a8e0:	1c43      	adds	r3, r0, #1
 800a8e2:	d102      	bne.n	800a8ea <_lseek_r+0x1e>
 800a8e4:	682b      	ldr	r3, [r5, #0]
 800a8e6:	b103      	cbz	r3, 800a8ea <_lseek_r+0x1e>
 800a8e8:	6023      	str	r3, [r4, #0]
 800a8ea:	bd38      	pop	{r3, r4, r5, pc}
 800a8ec:	20004c24 	.word	0x20004c24

0800a8f0 <__swhatbuf_r>:
 800a8f0:	b570      	push	{r4, r5, r6, lr}
 800a8f2:	460e      	mov	r6, r1
 800a8f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8f8:	2900      	cmp	r1, #0
 800a8fa:	b096      	sub	sp, #88	; 0x58
 800a8fc:	4614      	mov	r4, r2
 800a8fe:	461d      	mov	r5, r3
 800a900:	da08      	bge.n	800a914 <__swhatbuf_r+0x24>
 800a902:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a906:	2200      	movs	r2, #0
 800a908:	602a      	str	r2, [r5, #0]
 800a90a:	061a      	lsls	r2, r3, #24
 800a90c:	d410      	bmi.n	800a930 <__swhatbuf_r+0x40>
 800a90e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a912:	e00e      	b.n	800a932 <__swhatbuf_r+0x42>
 800a914:	466a      	mov	r2, sp
 800a916:	f000 f8bb 	bl	800aa90 <_fstat_r>
 800a91a:	2800      	cmp	r0, #0
 800a91c:	dbf1      	blt.n	800a902 <__swhatbuf_r+0x12>
 800a91e:	9a01      	ldr	r2, [sp, #4]
 800a920:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a924:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a928:	425a      	negs	r2, r3
 800a92a:	415a      	adcs	r2, r3
 800a92c:	602a      	str	r2, [r5, #0]
 800a92e:	e7ee      	b.n	800a90e <__swhatbuf_r+0x1e>
 800a930:	2340      	movs	r3, #64	; 0x40
 800a932:	2000      	movs	r0, #0
 800a934:	6023      	str	r3, [r4, #0]
 800a936:	b016      	add	sp, #88	; 0x58
 800a938:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a93c <__smakebuf_r>:
 800a93c:	898b      	ldrh	r3, [r1, #12]
 800a93e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a940:	079d      	lsls	r5, r3, #30
 800a942:	4606      	mov	r6, r0
 800a944:	460c      	mov	r4, r1
 800a946:	d507      	bpl.n	800a958 <__smakebuf_r+0x1c>
 800a948:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a94c:	6023      	str	r3, [r4, #0]
 800a94e:	6123      	str	r3, [r4, #16]
 800a950:	2301      	movs	r3, #1
 800a952:	6163      	str	r3, [r4, #20]
 800a954:	b002      	add	sp, #8
 800a956:	bd70      	pop	{r4, r5, r6, pc}
 800a958:	ab01      	add	r3, sp, #4
 800a95a:	466a      	mov	r2, sp
 800a95c:	f7ff ffc8 	bl	800a8f0 <__swhatbuf_r>
 800a960:	9900      	ldr	r1, [sp, #0]
 800a962:	4605      	mov	r5, r0
 800a964:	4630      	mov	r0, r6
 800a966:	f7ff fa57 	bl	8009e18 <_malloc_r>
 800a96a:	b948      	cbnz	r0, 800a980 <__smakebuf_r+0x44>
 800a96c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a970:	059a      	lsls	r2, r3, #22
 800a972:	d4ef      	bmi.n	800a954 <__smakebuf_r+0x18>
 800a974:	f023 0303 	bic.w	r3, r3, #3
 800a978:	f043 0302 	orr.w	r3, r3, #2
 800a97c:	81a3      	strh	r3, [r4, #12]
 800a97e:	e7e3      	b.n	800a948 <__smakebuf_r+0xc>
 800a980:	4b0d      	ldr	r3, [pc, #52]	; (800a9b8 <__smakebuf_r+0x7c>)
 800a982:	62b3      	str	r3, [r6, #40]	; 0x28
 800a984:	89a3      	ldrh	r3, [r4, #12]
 800a986:	6020      	str	r0, [r4, #0]
 800a988:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a98c:	81a3      	strh	r3, [r4, #12]
 800a98e:	9b00      	ldr	r3, [sp, #0]
 800a990:	6163      	str	r3, [r4, #20]
 800a992:	9b01      	ldr	r3, [sp, #4]
 800a994:	6120      	str	r0, [r4, #16]
 800a996:	b15b      	cbz	r3, 800a9b0 <__smakebuf_r+0x74>
 800a998:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a99c:	4630      	mov	r0, r6
 800a99e:	f000 f889 	bl	800aab4 <_isatty_r>
 800a9a2:	b128      	cbz	r0, 800a9b0 <__smakebuf_r+0x74>
 800a9a4:	89a3      	ldrh	r3, [r4, #12]
 800a9a6:	f023 0303 	bic.w	r3, r3, #3
 800a9aa:	f043 0301 	orr.w	r3, r3, #1
 800a9ae:	81a3      	strh	r3, [r4, #12]
 800a9b0:	89a0      	ldrh	r0, [r4, #12]
 800a9b2:	4305      	orrs	r5, r0
 800a9b4:	81a5      	strh	r5, [r4, #12]
 800a9b6:	e7cd      	b.n	800a954 <__smakebuf_r+0x18>
 800a9b8:	08009c31 	.word	0x08009c31

0800a9bc <__malloc_lock>:
 800a9bc:	4801      	ldr	r0, [pc, #4]	; (800a9c4 <__malloc_lock+0x8>)
 800a9be:	f7ff ba09 	b.w	8009dd4 <__retarget_lock_acquire_recursive>
 800a9c2:	bf00      	nop
 800a9c4:	20004c18 	.word	0x20004c18

0800a9c8 <__malloc_unlock>:
 800a9c8:	4801      	ldr	r0, [pc, #4]	; (800a9d0 <__malloc_unlock+0x8>)
 800a9ca:	f7ff ba04 	b.w	8009dd6 <__retarget_lock_release_recursive>
 800a9ce:	bf00      	nop
 800a9d0:	20004c18 	.word	0x20004c18

0800a9d4 <_free_r>:
 800a9d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a9d6:	2900      	cmp	r1, #0
 800a9d8:	d044      	beq.n	800aa64 <_free_r+0x90>
 800a9da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9de:	9001      	str	r0, [sp, #4]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	f1a1 0404 	sub.w	r4, r1, #4
 800a9e6:	bfb8      	it	lt
 800a9e8:	18e4      	addlt	r4, r4, r3
 800a9ea:	f7ff ffe7 	bl	800a9bc <__malloc_lock>
 800a9ee:	4a1e      	ldr	r2, [pc, #120]	; (800aa68 <_free_r+0x94>)
 800a9f0:	9801      	ldr	r0, [sp, #4]
 800a9f2:	6813      	ldr	r3, [r2, #0]
 800a9f4:	b933      	cbnz	r3, 800aa04 <_free_r+0x30>
 800a9f6:	6063      	str	r3, [r4, #4]
 800a9f8:	6014      	str	r4, [r2, #0]
 800a9fa:	b003      	add	sp, #12
 800a9fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa00:	f7ff bfe2 	b.w	800a9c8 <__malloc_unlock>
 800aa04:	42a3      	cmp	r3, r4
 800aa06:	d908      	bls.n	800aa1a <_free_r+0x46>
 800aa08:	6825      	ldr	r5, [r4, #0]
 800aa0a:	1961      	adds	r1, r4, r5
 800aa0c:	428b      	cmp	r3, r1
 800aa0e:	bf01      	itttt	eq
 800aa10:	6819      	ldreq	r1, [r3, #0]
 800aa12:	685b      	ldreq	r3, [r3, #4]
 800aa14:	1949      	addeq	r1, r1, r5
 800aa16:	6021      	streq	r1, [r4, #0]
 800aa18:	e7ed      	b.n	800a9f6 <_free_r+0x22>
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	685b      	ldr	r3, [r3, #4]
 800aa1e:	b10b      	cbz	r3, 800aa24 <_free_r+0x50>
 800aa20:	42a3      	cmp	r3, r4
 800aa22:	d9fa      	bls.n	800aa1a <_free_r+0x46>
 800aa24:	6811      	ldr	r1, [r2, #0]
 800aa26:	1855      	adds	r5, r2, r1
 800aa28:	42a5      	cmp	r5, r4
 800aa2a:	d10b      	bne.n	800aa44 <_free_r+0x70>
 800aa2c:	6824      	ldr	r4, [r4, #0]
 800aa2e:	4421      	add	r1, r4
 800aa30:	1854      	adds	r4, r2, r1
 800aa32:	42a3      	cmp	r3, r4
 800aa34:	6011      	str	r1, [r2, #0]
 800aa36:	d1e0      	bne.n	800a9fa <_free_r+0x26>
 800aa38:	681c      	ldr	r4, [r3, #0]
 800aa3a:	685b      	ldr	r3, [r3, #4]
 800aa3c:	6053      	str	r3, [r2, #4]
 800aa3e:	4421      	add	r1, r4
 800aa40:	6011      	str	r1, [r2, #0]
 800aa42:	e7da      	b.n	800a9fa <_free_r+0x26>
 800aa44:	d902      	bls.n	800aa4c <_free_r+0x78>
 800aa46:	230c      	movs	r3, #12
 800aa48:	6003      	str	r3, [r0, #0]
 800aa4a:	e7d6      	b.n	800a9fa <_free_r+0x26>
 800aa4c:	6825      	ldr	r5, [r4, #0]
 800aa4e:	1961      	adds	r1, r4, r5
 800aa50:	428b      	cmp	r3, r1
 800aa52:	bf04      	itt	eq
 800aa54:	6819      	ldreq	r1, [r3, #0]
 800aa56:	685b      	ldreq	r3, [r3, #4]
 800aa58:	6063      	str	r3, [r4, #4]
 800aa5a:	bf04      	itt	eq
 800aa5c:	1949      	addeq	r1, r1, r5
 800aa5e:	6021      	streq	r1, [r4, #0]
 800aa60:	6054      	str	r4, [r2, #4]
 800aa62:	e7ca      	b.n	800a9fa <_free_r+0x26>
 800aa64:	b003      	add	sp, #12
 800aa66:	bd30      	pop	{r4, r5, pc}
 800aa68:	20004c1c 	.word	0x20004c1c

0800aa6c <_read_r>:
 800aa6c:	b538      	push	{r3, r4, r5, lr}
 800aa6e:	4d07      	ldr	r5, [pc, #28]	; (800aa8c <_read_r+0x20>)
 800aa70:	4604      	mov	r4, r0
 800aa72:	4608      	mov	r0, r1
 800aa74:	4611      	mov	r1, r2
 800aa76:	2200      	movs	r2, #0
 800aa78:	602a      	str	r2, [r5, #0]
 800aa7a:	461a      	mov	r2, r3
 800aa7c:	f7f6 f976 	bl	8000d6c <_read>
 800aa80:	1c43      	adds	r3, r0, #1
 800aa82:	d102      	bne.n	800aa8a <_read_r+0x1e>
 800aa84:	682b      	ldr	r3, [r5, #0]
 800aa86:	b103      	cbz	r3, 800aa8a <_read_r+0x1e>
 800aa88:	6023      	str	r3, [r4, #0]
 800aa8a:	bd38      	pop	{r3, r4, r5, pc}
 800aa8c:	20004c24 	.word	0x20004c24

0800aa90 <_fstat_r>:
 800aa90:	b538      	push	{r3, r4, r5, lr}
 800aa92:	4d07      	ldr	r5, [pc, #28]	; (800aab0 <_fstat_r+0x20>)
 800aa94:	2300      	movs	r3, #0
 800aa96:	4604      	mov	r4, r0
 800aa98:	4608      	mov	r0, r1
 800aa9a:	4611      	mov	r1, r2
 800aa9c:	602b      	str	r3, [r5, #0]
 800aa9e:	f7f6 f9aa 	bl	8000df6 <_fstat>
 800aaa2:	1c43      	adds	r3, r0, #1
 800aaa4:	d102      	bne.n	800aaac <_fstat_r+0x1c>
 800aaa6:	682b      	ldr	r3, [r5, #0]
 800aaa8:	b103      	cbz	r3, 800aaac <_fstat_r+0x1c>
 800aaaa:	6023      	str	r3, [r4, #0]
 800aaac:	bd38      	pop	{r3, r4, r5, pc}
 800aaae:	bf00      	nop
 800aab0:	20004c24 	.word	0x20004c24

0800aab4 <_isatty_r>:
 800aab4:	b538      	push	{r3, r4, r5, lr}
 800aab6:	4d06      	ldr	r5, [pc, #24]	; (800aad0 <_isatty_r+0x1c>)
 800aab8:	2300      	movs	r3, #0
 800aaba:	4604      	mov	r4, r0
 800aabc:	4608      	mov	r0, r1
 800aabe:	602b      	str	r3, [r5, #0]
 800aac0:	f7f6 f9a9 	bl	8000e16 <_isatty>
 800aac4:	1c43      	adds	r3, r0, #1
 800aac6:	d102      	bne.n	800aace <_isatty_r+0x1a>
 800aac8:	682b      	ldr	r3, [r5, #0]
 800aaca:	b103      	cbz	r3, 800aace <_isatty_r+0x1a>
 800aacc:	6023      	str	r3, [r4, #0]
 800aace:	bd38      	pop	{r3, r4, r5, pc}
 800aad0:	20004c24 	.word	0x20004c24

0800aad4 <_init>:
 800aad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aad6:	bf00      	nop
 800aad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aada:	bc08      	pop	{r3}
 800aadc:	469e      	mov	lr, r3
 800aade:	4770      	bx	lr

0800aae0 <_fini>:
 800aae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aae2:	bf00      	nop
 800aae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aae6:	bc08      	pop	{r3}
 800aae8:	469e      	mov	lr, r3
 800aaea:	4770      	bx	lr
