// Seed: 1490529634
program module_0 (
    output wor id_0,
    input wire id_1#(
        .id_4 (""),
        .id_5 (1),
        .id_6 (1),
        .id_7 (1),
        .id_8 (1),
        .id_9 (1'b0),
        .id_10(1),
        .id_11(1 - 1),
        .id_12(1),
        .id_13(-1'b0)
    ),
    output wand id_2
);
  wire id_14;
endprogram
module module_1 #(
    parameter id_2 = 32'd76
) (
    input uwire id_0,
    output logic id_1,
    input supply1 _id_2,
    input tri1 id_3,
    output wor id_4,
    input tri0 id_5
);
  always id_1 <= id_5 / id_3;
  wire id_7 [id_2 : 1];
  wire id_8;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4
  );
endmodule
