<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>melangeur</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>melangeur</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e6cabf17</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>melangeur</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e6cabf17</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2beecfc8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>audio_in_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>audio_in_2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>audio_in_3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>audio_in_4</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>audio_valid_in_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>audio_valid_in_2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>audio_valid_in_3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>audio_valid_in_4</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>audio_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>audio_valid_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/melangeur_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e6cabf17</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/melangeur_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/melangeur_v1_0/data/melangeur.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/melangeur_v1_0/data/melangeur.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/melangeur_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/melangeur_v1_0/src/melangeur.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/melangeur_v1_0/src/melangeur.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/melangeur_v1_0/src/melangeur_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/melangeur_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>melangeur</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">melangeur_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>melangeur_v1.0</xilinx:displayName>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-05-29T21:12:33Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47be4667_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea8bab2_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288d1a55_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eaf0140_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360b731e_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@88c7cce_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14534b7_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b18e895_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66031013_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a919eee_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2adc37f4_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3233b6fa_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af3e11f_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd689d2_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c64f21c_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2756ff1d_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46219205_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56be7214_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b5c3cd_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74902adc_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43342df2_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c908d9c_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45649e41_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85b03c7_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb8911d_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a660cfd_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f17618_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b37ebc_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2141629a_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ffe3d2_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49fc4caf_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ad1790_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19222e7_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c89b7d_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f472352_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ade3638_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f28601_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@754a8b5e_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a1597c_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a1fa3c_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b42249_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3acee6da_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c3422e4_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2933e643_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5931fa53_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f49b05b_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b464a_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68985ea8_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ec25580_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d179eb0_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d79390b_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e6de35_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648c07d1_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f2422b_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="5fb66046"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="80c5cbb0"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="01fc5bd6"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="fa47d006"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
