Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Dec  7 11:04:22 2021
| Host         : surya-Legion running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
| Design       : Top
| Device       : xc7k160tfbg676-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 88
+----------+----------+-------------------------------------+------------+
| Rule     | Severity | Description                         | Violations |
+----------+----------+-------------------------------------+------------+
| SYNTH-10 | Warning  | Wide multiplier                     | 24         |
| SYNTH-15 | Warning  | Byte wide write enable not inferred | 64         |
+----------+----------+-------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/fpu/_0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 of size 18x20, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/fpu/_0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277__0 of size 20x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/fpu/_0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277__2 of size 18x20, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/fpu/_0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277__3 of size 18x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#5 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/fpu/_0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277__4 of size 20x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#6 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/fpu/_0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277__5 of size 18x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#7 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/fpu/_0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277__6 of size 18x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#8 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/fpu/_0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277__7 of size 18x18, it is decomposed from a wide multipler into 10 DSP blocks.
Related violations: <none>

SYNTH-10#9 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/mbox/mul_/signed_mul/c of size 14x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#10 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/mbox/mul_/signed_mul/c__0 of size 18x14, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#11 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/mbox/mul_/signed_mul/c__1 of size 14x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#12 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/mbox/mul_/signed_mul/c__10 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#13 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/mbox/mul_/signed_mul/c__11 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#14 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/mbox/mul_/signed_mul/c__12 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#15 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/mbox/mul_/signed_mul/c__13 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#16 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/mbox/mul_/signed_mul/c__14 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#17 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/mbox/mul_/signed_mul/c__2 of size 14x14, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#18 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/mbox/mul_/signed_mul/c__3 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#19 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/mbox/mul_/signed_mul/c__4 of size 14x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#20 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/mbox/mul_/signed_mul/c__5 of size 18x14, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#21 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/mbox/mul_/signed_mul/c__6 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#22 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/mbox/mul_/signed_mul/c__7 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#23 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/mbox/mul_/signed_mul/c__8 of size 18x18, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-10#24 Warning
Wide multiplier  
Detected multiplier at pc/cclass_riscv/stage3/multicycle_alu/mbox/mul_/signed_mul/c__9 of size 18x14, it is decomposed from a wide multipler into 16 DSP blocks.
Related violations: <none>

SYNTH-15#1 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_0_0_0 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#2 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_0_0_1 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#3 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_0_0_2 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#4 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_0_0_3 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#5 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_0_0_4 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#6 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_0_0_5 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#7 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_0_0_6 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#8 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_0_0_7 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#9 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_1_0_0 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#10 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_1_0_1 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#11 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_1_0_2 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#12 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_1_0_3 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#13 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_1_0_4 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#14 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_1_0_5 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#15 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_1_0_6 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#16 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_1_0_7 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#17 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_2_0_0 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#18 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_2_0_1 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#19 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_2_0_2 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#20 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_2_0_3 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#21 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_2_0_4 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#22 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_2_0_5 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#23 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_2_0_6 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#24 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_2_0_7 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#25 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_3_0_0 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#26 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_3_0_1 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#27 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_3_0_2 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#28 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_3_0_3 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#29 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_3_0_4 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#30 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_3_0_5 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#31 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_3_0_6 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#32 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_3_0_7 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#33 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_4_0_0 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#34 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_4_0_1 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#35 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_4_0_2 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#36 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_4_0_3 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#37 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_4_0_4 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#38 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_4_0_5 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#39 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_4_0_6 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#40 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_4_0_7 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#41 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_5_0_0 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#42 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_5_0_1 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#43 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_5_0_2 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#44 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_5_0_3 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#45 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_5_0_4 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#46 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_5_0_5 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#47 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_5_0_6 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#48 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_5_0_7 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#49 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_6_0_0 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#50 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_6_0_1 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#51 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_6_0_2 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#52 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_6_0_3 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#53 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_6_0_4 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#54 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_6_0_5 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#55 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_6_0_6 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#56 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_6_0_7 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#57 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_7_0_0 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#58 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_7_0_1 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#59 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_7_0_2 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#60 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_7_0_3 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#61 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_7_0_4 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#62 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_7_0_5 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#63 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_7_0_6 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#64 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_7_0_7 because address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>


