// Seed: 1142755857
module module_0 (
    id_1
);
  output wire id_1;
  string id_2, id_3;
  genvar id_4;
  assign id_2 = "";
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6
);
  assign (strong1, highz0) id_1 = id_2.id_5;
  assign id_1 = id_3;
  wire id_8;
  id_9(
      1, 1
  ); module_0(
      id_8
  );
endmodule
