Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Sat Jul  4 15:19:22 2020
| Host             : Blake-Belladonna running 64-bit major release  (build 9200)
| Command          : report_power -file hikari_mips_power_routed.rpt -pb hikari_mips_power_summary_routed.pb -rpx hikari_mips_power_routed.rpx
| Design           : hikari_mips
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 71.131 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 69.457                           |
| Device Static (W)        | 1.674                            |
| Effective TJA (C/W)      | 1.9                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    23.677 |     9074 |       --- |             --- |
|   LUT as Logic           |    19.756 |     5173 |    133800 |            3.87 |
|   CARRY4                 |     3.732 |      769 |     33450 |            2.30 |
|   LUT as Distributed RAM |     0.096 |       48 |     46200 |            0.10 |
|   Register               |     0.077 |     1852 |    267600 |            0.69 |
|   F7/F8 Muxes            |     0.008 |      142 |    133800 |            0.11 |
|   BUFG                   |     0.008 |        6 |        32 |           18.75 |
|   Others                 |     0.000 |      628 |       --- |             --- |
| Signals                  |    24.852 |     7882 |       --- |             --- |
| DSPs                     |    <0.001 |        4 |       740 |            0.54 |
| I/O                      |    20.928 |      169 |       400 |           42.25 |
| Static Power             |     1.674 |          |           |                 |
| Total                    |    71.131 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    49.999 |      48.789 |      1.210 |
| Vccaux    |       1.800 |     1.898 |       1.692 |      0.206 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     9.795 |       9.790 |      0.005 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.048 |       0.000 |      0.048 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| hikari_mips                |    69.457 |
|   cp0_reg0                 |     0.461 |
|   ctrl0                    |     0.001 |
|   div0                     |    37.662 |
|     signed_divider         |    20.279 |
|       U0                   |    20.279 |
|     unsigned_divider       |    17.108 |
|       U0                   |    17.108 |
|   ex0                      |     0.482 |
|   ex_mem0                  |     2.134 |
|   id0                      |     0.004 |
|   id_ex0                   |     1.919 |
|   if_id0                   |     3.324 |
|   mem_wb0                  |     0.419 |
|   pc_reg0                  |     0.690 |
|   regfile1                 |     0.144 |
|     regs_reg_r1_0_31_0_5   |     0.017 |
|     regs_reg_r1_0_31_12_17 |     0.013 |
|     regs_reg_r1_0_31_18_23 |     0.013 |
|     regs_reg_r1_0_31_24_29 |     0.013 |
|     regs_reg_r1_0_31_30_31 |     0.004 |
|     regs_reg_r1_0_31_6_11  |     0.012 |
|     regs_reg_r2_0_31_0_5   |     0.019 |
|     regs_reg_r2_0_31_12_17 |     0.013 |
|     regs_reg_r2_0_31_18_23 |     0.011 |
|     regs_reg_r2_0_31_24_29 |     0.012 |
|     regs_reg_r2_0_31_30_31 |     0.004 |
|     regs_reg_r2_0_31_6_11  |     0.012 |
+----------------------------+-----------+


