

================================================================
== Vivado HLS Report for 'GrayArray2AXIS'
================================================================
* Date:           Sat May 20 12:00:29 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyReal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.65|     3.634|        1.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  264193|  264193|  264193|  264193|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  264192|  264192|       516|          -|          -|   512|    no    |
        | + Loop 1.1  |     513|     513|         3|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str106, i32 0, i32 0, [1 x i8]* @p_str107, [1 x i8]* @p_str108, [1 x i8]* @p_str109, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str111)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_dst_data_V, i1* %axis_dst_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:118]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%yi_0_i = phi i10 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'yi_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.77ns)   --->   "%icmp_ln118 = icmp eq i10 %yi_0_i, -512" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:118]   --->   Operation 11 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.73ns)   --->   "%yi = add i10 %yi_0_i, 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:118]   --->   Operation 13 'add' 'yi' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln118, label %"GrayArray2AXIS<512u, 512u>.exit", label %.preheader.preheader.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:118]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.77ns)   --->   "%icmp_ln125 = icmp eq i10 %yi_0_i, 511" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:125]   --->   Operation 15 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln118)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:119]   --->   Operation 16 'br' <Predicate = (!icmp_ln118)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 17 'ret' <Predicate = (icmp_ln118)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.74>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%xi_0_i = phi i10 [ %xi, %hls_label_7 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 18 'phi' 'xi_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.77ns)   --->   "%icmp_ln119 = icmp eq i10 %xi_0_i, -512" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:119]   --->   Operation 19 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 20 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.73ns)   --->   "%xi = add i10 %xi_0_i, 1" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:119]   --->   Operation 21 'add' 'xi' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln119, label %.loopexit.loopexit, label %hls_label_7" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:119]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.77ns)   --->   "%icmp_ln125_1 = icmp eq i10 %xi_0_i, 511" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:125]   --->   Operation 23 'icmp' 'icmp_ln125_1' <Predicate = (!icmp_ln119)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.97ns)   --->   "%and_ln125 = and i1 %icmp_ln125_1, %icmp_ln125" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:125]   --->   Operation 24 'and' 'and_ln125' <Predicate = (!icmp_ln119)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 25 [1/1] (3.63ns)   --->   "%fifo7_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @fifo7)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:123]   --->   Operation 25 'read' 'fifo7_read' <Predicate = (!icmp_ln119)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln_i = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %fifo7_read, i8 %fifo7_read, i8 %fifo7_read)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:128]   --->   Operation 26 'bitconcatenate' 'or_ln_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 27 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P(i24* %axis_dst_data_V, i1* %axis_dst_last_V, i24 %or_ln_i, i1 %and_ln125)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:116]   --->   Operation 27 'write' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:119]   --->   Operation 28 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:120]   --->   Operation 29 'specpipeline' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 30 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P(i24* %axis_dst_data_V, i1* %axis_dst_last_V, i24 %or_ln_i, i1 %and_ln125)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:116]   --->   Operation 30 'write' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_i)" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:130]   --->   Operation 31 'specregionend' 'empty_105' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "br label %.preheader.i" [../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:119]   --->   Operation 32 'br' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.6ns, clock uncertainty: 1.33ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('yi') with incoming values : ('yi', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:118) [8]  (1.77 ns)

 <State 2>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln118', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:118) [9]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 2.75ns
The critical path consists of the following:
	'phi' operation ('xi') with incoming values : ('xi', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:119) [17]  (0 ns)
	'icmp' operation ('icmp_ln125_1', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:125) [26]  (1.77 ns)
	'and' operation ('and_ln125', ../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:125) [27]  (0.978 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	fifo read on port 'fifo7' (../../../../Desktop/Pynq-Z2-CannyEdgeDetection-master/hls/HlsImProc.hpp:123) [25]  (3.63 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
