<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: mem_cntl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_mem_cntl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_mem_cntl')">mem_cntl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.97</td>
<td class="s8 cl rt"><a href="mod765.html#Line" > 85.60</a></td>
<td class="s8 cl rt"><a href="mod765.html#Cond" > 83.33</a></td>
<td class="s8 cl rt"><a href="mod765.html#Toggle" > 88.22</a></td>
<td class="s8 cl rt"><a href="mod765.html#FSM" > 80.00</a></td>
<td class="s8 cl rt"><a href="mod765.html#Branch" > 82.72</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/mem_ss/sram_ss/mem_cntl.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/mem_ss/sram_ss/mem_cntl.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod765.html#inst_tag_107294"  onclick="showContent('inst_tag_107294')">config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></td>
<td class="s6 cl rt"> 67.64</td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107294_Line" > 80.80</a></td>
<td class="s7 cl rt"><a href="mod765.html#inst_tag_107294_Cond" > 79.17</a></td>
<td class="s2 cl rt"><a href="mod765.html#inst_tag_107294_Toggle" > 20.45</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107294_FSM" > 80.00</a></td>
<td class="s7 cl rt"><a href="mod765.html#inst_tag_107294_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765.html#inst_tag_107293"  onclick="showContent('inst_tag_107293')">config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></td>
<td class="s7 cl rt"> 72.39</td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107293_Line" > 80.80</a></td>
<td class="s7 cl rt"><a href="mod765.html#inst_tag_107293_Cond" > 79.17</a></td>
<td class="s4 cl rt"><a href="mod765.html#inst_tag_107293_Toggle" > 44.21</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107293_FSM" > 80.00</a></td>
<td class="s7 cl rt"><a href="mod765.html#inst_tag_107293_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765.html#inst_tag_107295"  onclick="showContent('inst_tag_107295')">config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></td>
<td class="s7 cl rt"> 74.14</td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107295_Line" > 85.60</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107295_Cond" > 80.21</a></td>
<td class="s4 cl rt"><a href="mod765.html#inst_tag_107295_Toggle" > 44.63</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107295_FSM" > 80.00</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107295_Branch" > 80.25</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765.html#inst_tag_107292"  onclick="showContent('inst_tag_107292')">config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></td>
<td class="s8 cl rt"> 82.44</td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107292_Line" > 80.80</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107292_Cond" > 82.29</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107292_Toggle" > 87.60</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107292_FSM" > 80.00</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107292_Branch" > 81.48</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_107294'>
<hr>
<a name="inst_tag_107294"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_107294" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.64</td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107294_Line" > 80.80</a></td>
<td class="s7 cl rt"><a href="mod765.html#inst_tag_107294_Cond" > 79.17</a></td>
<td class="s2 cl rt"><a href="mod765.html#inst_tag_107294_Toggle" > 20.45</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107294_FSM" > 80.00</a></td>
<td class="s7 cl rt"><a href="mod765.html#inst_tag_107294_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.01</td>
<td class="s8 cl rt"> 82.17</td>
<td class="s7 cl rt"> 72.13</td>
<td class="s2 cl rt"> 22.49</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod259.html#inst_tag_37068" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod984.html#inst_tag_124843" id="tag_urg_inst_124843">arbiter</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s4 cl rt"> 46.15</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_107293'>
<hr>
<a name="inst_tag_107293"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_107293" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.39</td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107293_Line" > 80.80</a></td>
<td class="s7 cl rt"><a href="mod765.html#inst_tag_107293_Cond" > 79.17</a></td>
<td class="s4 cl rt"><a href="mod765.html#inst_tag_107293_Toggle" > 44.21</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107293_FSM" > 80.00</a></td>
<td class="s7 cl rt"><a href="mod765.html#inst_tag_107293_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.83</td>
<td class="s8 cl rt"> 80.89</td>
<td class="s7 cl rt"> 70.49</td>
<td class="s4 cl rt"> 45.58</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 77.17</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod259.html#inst_tag_37067" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod984.html#inst_tag_124842" id="tag_urg_inst_124842">arbiter</a></td>
<td class="s7 cl rt"> 71.32</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_107295'>
<hr>
<a name="inst_tag_107295"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_107295" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.14</td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107295_Line" > 85.60</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107295_Cond" > 80.21</a></td>
<td class="s4 cl rt"><a href="mod765.html#inst_tag_107295_Toggle" > 44.63</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107295_FSM" > 80.00</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107295_Branch" > 80.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.44</td>
<td class="s8 cl rt"> 84.71</td>
<td class="s7 cl rt"> 72.13</td>
<td class="s4 cl rt"> 45.98</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 79.35</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod259.html#inst_tag_37069" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod984.html#inst_tag_124844" id="tag_urg_inst_124844">arbiter</a></td>
<td class="s7 cl rt"> 72.29</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s4 cl rt"> 42.31</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_107292'>
<hr>
<a name="inst_tag_107292"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_107292" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.44</td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107292_Line" > 80.80</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107292_Cond" > 82.29</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107292_Toggle" > 87.60</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107292_FSM" > 80.00</a></td>
<td class="s8 cl rt"><a href="mod765.html#inst_tag_107292_Branch" > 81.48</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.41</td>
<td class="s8 cl rt"> 80.89</td>
<td class="s7 cl rt"> 72.95</td>
<td class="s8 cl rt"> 87.75</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s8 cl rt"> 80.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod259.html#inst_tag_37066" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod984.html#inst_tag_124841" id="tag_urg_inst_124841">arbiter</a></td>
<td class="s7 cl rt"> 71.32</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s3 cl rt"> 38.46</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_mem_cntl'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod765.html" >mem_cntl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>125</td><td>107</td><td>85.60</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>122</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>152</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>166</td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>196</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207</td><td>60</td><td>47</td><td>78.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>304</td><td>15</td><td>12</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        1/1          				if(wr_granted)
102        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
103        1/1          				else if(rd_granted)
104        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
105                     				else
106        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     
113                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
114                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
115                     
116                     
117                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
118                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
119                     		
120                     	// Latch AXI Read Data Info
121                     	always@(*) begin
122        2/2          		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
                        MISSING_ELSE
123        2/2          		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
                        MISSING_ELSE
124                     	end
125                     
126                     	always@(posedge clk, negedge resetn) begin
127        1/1          		if(!resetn) begin
128        1/1          			rlast			&lt;= 1'b0;
129        1/1          			rid			&lt;= 1'b0;
130                     		end
131                     		else begin
132        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
133        1/1          			rid			&lt;= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
134                     		end
135                     		
136                     	end
137                     	
138                     	// Burst Access Counter
139                     	always@(posedge clk, negedge resetn) begin
140        1/1          		if(!resetn) 		
141        1/1          			access_cnt &lt;= 7'h0;
142        1/1          		else if(xaction_done) 	
143        1/1          			access_cnt 	&lt;= 7'h0;
144        1/1          		else if(data_avail) 
145        1/1          			access_cnt &lt;= access_cnt + 1;	
146                     		else 	
147        1/1          			access_cnt &lt;= access_cnt;
148                     	end
149                     
150                     	// Read Logic
151                     	always@(posedge clk, negedge resetn) begin
152        1/1          		if(!resetn) begin
153        1/1          			rd_avail_cnt &lt;= 4'h0;
154        1/1          			rd_serv_cnt &lt;= 4'h0;
155                     		end 
156                     		else begin	
157        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
158        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
159                     			
160        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
161        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
162                     		end
163                     	end
164                     	// Address Calculation
165                     	always@(posedge clk, negedge resetn) begin
166        2/2          		if(~resetn) axaddr_mod &lt;= 16'h0;
167                     		else begin
168        1/1          			if(data_avail) begin
169        1/1          				if(burst_type != 0) begin
170        1/1          					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))
171        <font color = "red">0/1     ==>  						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;</font>
172        1/1          					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))
173        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1));</font>
174                     					else
175        1/1          						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;
176                     				end
177                     				else begin	// Fixed Burst
178        1/1          					axaddr_mod &lt;= axi_cntl_word[15:0];
179                     				end
180                     			end
181        1/1          			else 	axaddr_mod &lt;= axaddr_mod;
182                     		end
183                     	end	
184                     
185                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
186                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
187                     	assign burst_type 	= axi_cntl_word[24:23];
188                     	assign axlen	   	= axi_cntl_word[19:16];
189                     	assign axsize	   	= axi_cntl_word[22:20];
190                     	assign axid	   	= axi_cntl_word[28:25];
191                     	assign error	   	= axi_cntl_word[29];
192                     	assign mem_we	   	= axi_cntl_word[30];
193                     	
194                     	// Memory Access State Machine
195                     	always@(posedge clk, negedge resetn) begin
196        1/1          		if(~resetn) begin
197        1/1          			mem_cs &lt;= 2'd0;
198                     		end
199                     		else begin
200        1/1          			mem_cs &lt;= mem_ns;
201                     		end
202                     	end		
203                     
204                     
205                     	// Memory Access State Machine Combo Logic
206                     	always@(*) begin
207        1/1          		case(mem_cs)
208                     			IDLE : begin
209                     				// Set Memory Interface Out
210        1/1          				mem_ce 		&lt;= 1'b0;
211        1/1          				axi_w_data_rd_req &lt;= 1'b0;
212        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
213        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
214        1/1          				gen_response 	&lt;= 1'b0;
215        1/1          				if(xaction_avail_q) begin
216        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
217        1/1          					mem_addr &lt;= axaddr[15:2];
218                     				end 
219                     				else begin	
220        1/1          					mem_ns &lt;= IDLE;
221        1/1          					mem_addr &lt;= 16'h0;
222                     				end
223                     
224                     			end
225                     			FIRST_ACCESS: begin
226        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
227        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
228        1/1          				mem_addr 	&lt;= axaddr[15:2]; 
229        1/1          				if(data_avail) begin
230                     					// Set Memory Interface Out
231        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
232        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
233                     					// State Transition
234        1/1          					if(!xaction_done) begin
235        1/1          						mem_ns 		&lt;= BURST_ACCESS;
236        1/1          						gen_response 	&lt;= 1'b0;
237                     					end
238        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
239        1/1          						mem_ns 		&lt;= IDLE;
240        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
241                     					end 
242                     					else begin
243        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
244        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
245                     					end
246                     				end 
247                     				else begin
248        1/1          					mem_ce	&lt;= 1'b0;
249        1/1          					mem_ns &lt;= FIRST_ACCESS;
250        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
251        1/1          					gen_response 	&lt;= 1'b0;
252                     				end
253                     				
254                     			end
255                     			BURST_ACCESS: begin
256        1/1          				mem_addr 	&lt;= axaddr[15:2];
257        1/1          				if(data_avail) begin
258                     					// Set Memory Interface Out
259        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
260        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
261                     					// State Transition
262        1/1          					if(!xaction_done) begin
263        1/1          						mem_ns &lt;= BURST_ACCESS;
264        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
265        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
266        1/1          						gen_response &lt;= 1'b0;
267                     					end
268        1/1          					else if(xaction_avail_q) begin
269        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
270        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
271        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
272        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
273                     					end
274                     					else begin
275        1/1          						mem_ns 		&lt;= IDLE;
276        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
277        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
278        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
279                     					end
280                     				end
281                     				else begin
282        1/1          					mem_ce &lt;= 1'b0;
283        1/1          					mem_ns &lt;= BURST_ACCESS;
284        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
285        1/1          					axi_aw_cntl_rd_req	&lt;= 1'b0;
286        1/1          					axi_ar_cntl_rd_req	&lt;= 1'b0;
287        1/1          					gen_response &lt;= 1'b0;
288                     				end
289                     			end
290                     			default: begin
291        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
292        <font color = "red">0/1     ==>  				mem_addr 		&lt;= 13'h0;</font>
293        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
294        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
295        <font color = "red">0/1     ==>  				axi_w_data_rd_req 	&lt;= 1'b0;</font>
296        <font color = "red">0/1     ==>  				mem_ns 			&lt;= IDLE;</font>
297        <font color = "red">0/1     ==>  				gen_response 		&lt;= 1'b0;</font>
298                     			end
299                     		endcase
300                     	end
301                     
302                     	// Response Generation Block
303                     	always@(posedge clk, negedge resetn) begin
304        1/1          		if(!resetn) begin
305        1/1          			bvalid 	&lt;= 1'b0;
306        1/1          			bid	&lt;= 4'h0;
307        1/1          			bresp	&lt;= 2'h0;
308                     		end
309                     		else begin	
310                     			// Latch Response Info
311        1/1          			if(gen_response) begin
312        1/1          				bid	&lt;= axid;
313        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
314        1/1          				bvalid	&lt;= 1'b1;
315                     			end
316        1/1          			else if(!bready) begin
317        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
318        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
319        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
320                     			end
321                     			else begin
322        1/1          				bid	&lt;= 4'h0;
323        1/1          				bresp 	&lt;= 2'h0;
324        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod765.html" >mem_cntl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>96</td><td>80</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>96</td><td>80</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       86
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))) &amp;&amp; ((!mem_cs_is_IDLE)))
             ------------------------------------------------1------------------------------------------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
                 -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (rlast &amp;&amp; axi_r_data_wr_req)
             --1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 EXPRESSION (mem_we ? 1'b0 : (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (((!read_done)) ? rlast : 1'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 4'b0 : (data_avail ? axid : (((!read_done)) ? rid : 4'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (data_avail ? axid : (((!read_done)) ? rid : 4'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (((!read_done)) ? rid : 4'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       170
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       186
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       231
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       240
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       271
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       313
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod765.html" >mem_cntl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">16</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">484</td>
<td class="rt">427</td>
<td class="rt">88.22 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">214</td>
<td class="rt">88.43 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">213</td>
<td class="rt">88.02 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">16</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">427</td>
<td class="rt">88.22 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">214</td>
<td class="rt">88.43 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">213</td>
<td class="rt">88.02 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[19:17]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[24:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[17:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[22:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod765.html" >mem_cntl</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s8">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">220</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">269</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod765.html" >mem_cntl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">81</td>
<td class="rt">67</td>
<td class="rt">82.72 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">117</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">186</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">98</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">122</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">123</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">127</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">152</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">166</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">196</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">207</td>
<td class="rt">30</td>
<td class="rt">21</td>
<td class="rt">70.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">304</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88         	assign xaction_done 	= ((access_cnt == axlen) && data_avail && !mem_cs_is_IDLE) ? 1'b1 : 1'b0;
           	                    	                                                           <font color = "green">-1-</font>  
           	                    	                                                           <font color = "green">==></font>  
           	                    	                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111        	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
           	                                       <font color = "green">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117        	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) && !axi_r_data_wr_full )? 1'b1 : 1'b0;
           	                                                                                   <font color = "green">-1-</font>  
           	                                                                                   <font color = "green">==></font>  
           	                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
186        	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
           	             		                    <font color = "green">-1-</font>  
           	             		                    <font color = "green">==></font>  
           	             		                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93         		if(!resetn)	xaction_avail_q <= 1'b0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
94         		else 		xaction_avail_q <= xaction_avail;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98         		if(!resetn) axi_cntl_word <= {1'b0, 30'h0};
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
99         		else begin
100        			if((mem_cs == IDLE && mem_ns != IDLE) || (xaction_done && mem_cs == BURST_ACCESS)) begin
           			<font color = "green">-2-</font>  
101        				if(wr_granted)
           				<font color = "green">-3-</font>  
102        					axi_cntl_word <= {1'b1, axi_aw_cntl_rd_dout};
           <font color = "green">					==></font>
103        				else if(rd_granted)
           				     <font color = "green">-4-</font>  
104        					axi_cntl_word <= {1'b0, axi_ar_cntl_rd_dout};
           <font color = "green">					==></font>
105        				else
106        					axi_cntl_word <= {1'b0, 30'h0};
           <font color = "green">					==></font>
107        			end	
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
122        		if(axi_r_data_wr_req) 	rresp <= (error ? 2'h2 : 2'h0);
           		<font color = "green">-1-</font>                                    <font color = "red">-2-</font>  
           		                                       <font color = "red">==></font>  
           		                                       <font color = "green">==></font>  
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
123        		if(axi_r_data_wr_req)	rdata <= mem_rdata;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127        		if(!resetn) begin
           		<font color = "green">-1-</font>  
128        			rlast			<= 1'b0;
           <font color = "green">			==></font>
129        			rid			<= 1'b0;
130        		end
131        		else begin
132        			rlast			<= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
           			     			            <font color = "green">-2-</font>                 <font color = "green">-3-</font>                  	       <font color = "green">-4-</font>      
           			     			            <font color = "green">==></font>                 <font color = "green">==></font>                  	       <font color = "green">==></font>      
           			     			                                               	             <font color = "green">==></font>  
133        			rid			<= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
           			   			            <font color = "green">-5-</font>                 <font color = "green">-6-</font>          		       <font color = "green">-7-</font>      
           			   			            <font color = "green">==></font>                 <font color = "green">==></font>          		       <font color = "green">==></font>      
           			   			                                       		             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        		if(!resetn) 		
           		<font color = "green">-1-</font>  
141        			access_cnt <= 7'h0;
           <font color = "green">			==></font>
142        		else if(xaction_done) 	
           		     <font color = "green">-2-</font>  
143        			access_cnt 	<= 7'h0;
           <font color = "green">			==></font>
144        		else if(data_avail) 
           		     <font color = "green">-3-</font>  
145        			access_cnt <= access_cnt + 1;	
           <font color = "green">			==></font>
146        		else 	
147        			access_cnt <= access_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
152        		if(!resetn) begin
           		<font color = "green">-1-</font>  
153        			rd_avail_cnt <= 4'h0;
           <font color = "green">			==></font>
154        			rd_serv_cnt <= 4'h0;
155        		end 
156        		else begin	
157        			if(mem_ce && ~mem_we) 	rd_avail_cnt <= rd_avail_cnt + 1;
           			<font color = "green">-2-</font>  
           <font color = "green">			==></font>
158        			else 			rd_avail_cnt <= rd_avail_cnt;
           <font color = "green">			==></font>
159        			
160        			if(axi_r_data_wr_req)	rd_serv_cnt <= rd_serv_cnt + 1;
           			<font color = "green">-3-</font>  
           <font color = "green">			==></font>
161        			else 			rd_serv_cnt <= rd_serv_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166        		if(~resetn) axaddr_mod <= 16'h0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
167        		else begin
168        			if(data_avail) begin
           			<font color = "green">-2-</font>  
169        				if(burst_type != 0) begin
           				<font color = "green">-3-</font>  
170        					if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) < axaddr_thresh) && (burst_type == 2))
           					<font color = "red">-4-</font>  
171        						axaddr_mod <= (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) ;
           <font color = "red">						==></font>
172        					else if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) >= axaddr_thresh) && (burst_type == 2))
           					     <font color = "red">-5-</font>  
173        						axaddr_mod <= ((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize)) - ((1<<axsize)*(axlen+1));
           <font color = "red">						==></font>
174        					else
175        						axaddr_mod <= (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) ;
           <font color = "green">						==></font>
176        				end
177        				else begin	// Fixed Burst
178        					axaddr_mod <= axi_cntl_word[15:0];
           <font color = "green">					==></font>
179        				end
180        			end
181        			else 	axaddr_mod <= axaddr_mod;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
196        		if(~resetn) begin
           		<font color = "green">-1-</font>  
197        			mem_cs <= 2'd0;
           <font color = "green">			==></font>
198        		end
199        		else begin
200        			mem_cs <= mem_ns;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207        		case(mem_cs)
           		<font color = "red">-1-</font>  
208        			IDLE : begin
209        				// Set Memory Interface Out
210        				mem_ce 		<= 1'b0;
211        				axi_w_data_rd_req <= 1'b0;
212        				axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-2-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
213        				axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-3-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
214        				gen_response 	<= 1'b0;
215        				if(xaction_avail_q) begin
           				<font color = "green">-4-</font>  
216        					mem_ns 	 <= FIRST_ACCESS;
           <font color = "green">					==></font>
217        					mem_addr <= axaddr[15:2];
218        				end 
219        				else begin	
220        					mem_ns <= IDLE;
           <font color = "green">					==></font>
221        					mem_addr <= 16'h0;
222        				end
223        
224        			end
225        			FIRST_ACCESS: begin
226        				axi_aw_cntl_rd_req	<= 1'b0;
227        				axi_ar_cntl_rd_req	<= 1'b0;
228        				mem_addr 	<= axaddr[15:2]; 
229        				if(data_avail) begin
           				<font color = "green">-5-</font>  
230        					// Set Memory Interface Out
231        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "green">-6-</font>  
           					       		         <font color = "green">==></font>  
           					       		         <font color = "green">==></font>  
232        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "green">-7-</font>  
           					                  	          <font color = "green">==></font>  
           					                  	          <font color = "green">==></font>  
233        					// State Transition
234        					if(!xaction_done) begin
           					<font color = "green">-8-</font>  
235        						mem_ns 		<= BURST_ACCESS;
           <font color = "green">						==></font>
236        						gen_response 	<= 1'b0;
237        					end
238        					else if(xaction_done) begin	// Single burst creates throughput bubble
           					     <font color = "red">-9-</font>  
239        						mem_ns 		<= IDLE;
240        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-10-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
241        					end 
242        					else begin
243        						mem_ns 		<= IDLE;
           <font color = "red">						==></font>
244        						gen_response 	<= 1'b0;
245        					end
246        				end 
247        				else begin
248        					mem_ce	<= 1'b0;
           <font color = "green">					==></font>
249        					mem_ns <= FIRST_ACCESS;
250        					axi_w_data_rd_req 	<= 1'b0;
251        					gen_response 	<= 1'b0;
252        				end
253        				
254        			end
255        			BURST_ACCESS: begin
256        				mem_addr 	<= axaddr[15:2];
257        				if(data_avail) begin
           				<font color = "green">-11-</font>  
258        					// Set Memory Interface Out
259        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-12-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
260        					axi_w_data_rd_req <= mem_we ? 1'b1 : 1'b0;
           					                            <font color = "green">-13-</font>  
           					                            <font color = "green">==></font>  
           					                            <font color = "green">==></font>  
261        					// State Transition
262        					if(!xaction_done) begin
           					<font color = "green">-14-</font>  
263        						mem_ns <= BURST_ACCESS;
           <font color = "green">						==></font>
264        						axi_aw_cntl_rd_req	<= 1'b0;
265        						axi_ar_cntl_rd_req	<= 1'b0;
266        						gen_response <= 1'b0;
267        					end
268        					else if(xaction_avail_q) begin
           					     <font color = "red">-15-</font>  
269        						mem_ns <= FIRST_ACCESS;
270        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-16-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
271        						axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-17-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
272        						axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-18-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
273        					end
274        					else begin
275        						mem_ns 		<= IDLE;
276        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-19-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
277        						axi_aw_cntl_rd_req	<= 1'b0;
278        						axi_ar_cntl_rd_req	<= 1'b0;
279        					end
280        				end
281        				else begin
282        					mem_ce <= 1'b0;
           <font color = "green">					==></font>
283        					mem_ns <= BURST_ACCESS;
284        					axi_w_data_rd_req 	<= 1'b0;
285        					axi_aw_cntl_rd_req	<= 1'b0;
286        					axi_ar_cntl_rd_req	<= 1'b0;
287        					gen_response <= 1'b0;
288        				end
289        			end
290        			default: begin
291        				mem_ce 			<=1'b0;	// Disable Memory Interface
           <font color = "red">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
304        		if(!resetn) begin
           		<font color = "green">-1-</font>  
305        			bvalid 	<= 1'b0;
           <font color = "green">			==></font>
306        			bid	<= 4'h0;
307        			bresp	<= 2'h0;
308        		end
309        		else begin	
310        			// Latch Response Info
311        			if(gen_response) begin
           			<font color = "green">-2-</font>  
312        				bid	<= axid;
313        				bresp 	<= error ? 2'h2 : 2'h0;
           				      	         <font color = "red">-3-</font>  
           				      	         <font color = "red">==></font>  
           				      	         <font color = "green">==></font>  
314        				bvalid	<= 1'b1;
315        			end
316        			else if(!bready) begin
           			     <font color = "red">-4-</font>  
317        				bid	<= bid;
           <font color = "red">				==></font>
318        				bresp 	<= bresp;
319        				bvalid	<= bvalid;
320        			end
321        			else begin
322        				bid	<= 4'h0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_107294'>
<a name="inst_tag_107294_Line"></a>
<b>Line Coverage for Instance : <a href="mod765.html#inst_tag_107294" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>125</td><td>101</td><td>80.80</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>122</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>152</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>166</td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>196</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>207</td><td>60</td><td>41</td><td>68.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>304</td><td>15</td><td>12</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        1/1          				if(wr_granted)
102        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
103        1/1          				else if(rd_granted)
104        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
105                     				else
106        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     
113                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
114                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
115                     
116                     
117                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
118                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
119                     		
120                     	// Latch AXI Read Data Info
121                     	always@(*) begin
122        2/2          		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
                        MISSING_ELSE
123        2/2          		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
                        MISSING_ELSE
124                     	end
125                     
126                     	always@(posedge clk, negedge resetn) begin
127        1/1          		if(!resetn) begin
128        1/1          			rlast			&lt;= 1'b0;
129        1/1          			rid			&lt;= 1'b0;
130                     		end
131                     		else begin
132        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
133        1/1          			rid			&lt;= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
134                     		end
135                     		
136                     	end
137                     	
138                     	// Burst Access Counter
139                     	always@(posedge clk, negedge resetn) begin
140        1/1          		if(!resetn) 		
141        1/1          			access_cnt &lt;= 7'h0;
142        1/1          		else if(xaction_done) 	
143        1/1          			access_cnt 	&lt;= 7'h0;
144        1/1          		else if(data_avail) 
145        1/1          			access_cnt &lt;= access_cnt + 1;	
146                     		else 	
147        1/1          			access_cnt &lt;= access_cnt;
148                     	end
149                     
150                     	// Read Logic
151                     	always@(posedge clk, negedge resetn) begin
152        1/1          		if(!resetn) begin
153        1/1          			rd_avail_cnt &lt;= 4'h0;
154        1/1          			rd_serv_cnt &lt;= 4'h0;
155                     		end 
156                     		else begin	
157        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
158        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
159                     			
160        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
161        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
162                     		end
163                     	end
164                     	// Address Calculation
165                     	always@(posedge clk, negedge resetn) begin
166        2/2          		if(~resetn) axaddr_mod &lt;= 16'h0;
167                     		else begin
168        1/1          			if(data_avail) begin
169        1/1          				if(burst_type != 0) begin
170        1/1          					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))
171        <font color = "red">0/1     ==>  						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;</font>
172        1/1          					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))
173        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1));</font>
174                     					else
175        1/1          						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;
176                     				end
177                     				else begin	// Fixed Burst
178        1/1          					axaddr_mod &lt;= axi_cntl_word[15:0];
179                     				end
180                     			end
181        1/1          			else 	axaddr_mod &lt;= axaddr_mod;
182                     		end
183                     	end	
184                     
185                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
186                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
187                     	assign burst_type 	= axi_cntl_word[24:23];
188                     	assign axlen	   	= axi_cntl_word[19:16];
189                     	assign axsize	   	= axi_cntl_word[22:20];
190                     	assign axid	   	= axi_cntl_word[28:25];
191                     	assign error	   	= axi_cntl_word[29];
192                     	assign mem_we	   	= axi_cntl_word[30];
193                     	
194                     	// Memory Access State Machine
195                     	always@(posedge clk, negedge resetn) begin
196        1/1          		if(~resetn) begin
197        1/1          			mem_cs &lt;= 2'd0;
198                     		end
199                     		else begin
200        1/1          			mem_cs &lt;= mem_ns;
201                     		end
202                     	end		
203                     
204                     
205                     	// Memory Access State Machine Combo Logic
206                     	always@(*) begin
207        1/1          		case(mem_cs)
208                     			IDLE : begin
209                     				// Set Memory Interface Out
210        1/1          				mem_ce 		&lt;= 1'b0;
211        1/1          				axi_w_data_rd_req &lt;= 1'b0;
212        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
213        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
214        1/1          				gen_response 	&lt;= 1'b0;
215        1/1          				if(xaction_avail_q) begin
216        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
217        1/1          					mem_addr &lt;= axaddr[15:2];
218                     				end 
219                     				else begin	
220        1/1          					mem_ns &lt;= IDLE;
221        1/1          					mem_addr &lt;= 16'h0;
222                     				end
223                     
224                     			end
225                     			FIRST_ACCESS: begin
226        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
227        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
228        1/1          				mem_addr 	&lt;= axaddr[15:2]; 
229        1/1          				if(data_avail) begin
230                     					// Set Memory Interface Out
231        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
232        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
233                     					// State Transition
234        1/1          					if(!xaction_done) begin
235        1/1          						mem_ns 		&lt;= BURST_ACCESS;
236        1/1          						gen_response 	&lt;= 1'b0;
237                     					end
238        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
239        1/1          						mem_ns 		&lt;= IDLE;
240        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
241                     					end 
242                     					else begin
243        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
244        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
245                     					end
246                     				end 
247                     				else begin
248        1/1          					mem_ce	&lt;= 1'b0;
249        1/1          					mem_ns &lt;= FIRST_ACCESS;
250        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
251        1/1          					gen_response 	&lt;= 1'b0;
252                     				end
253                     				
254                     			end
255                     			BURST_ACCESS: begin
256        1/1          				mem_addr 	&lt;= axaddr[15:2];
257        1/1          				if(data_avail) begin
258                     					// Set Memory Interface Out
259        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
260        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
261                     					// State Transition
262        1/1          					if(!xaction_done) begin
263        1/1          						mem_ns &lt;= BURST_ACCESS;
264        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
265        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
266        1/1          						gen_response &lt;= 1'b0;
267                     					end
268        1/1          					else if(xaction_avail_q) begin
269        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
270        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
271        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
272        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
273                     					end
274                     					else begin
275        1/1          						mem_ns 		&lt;= IDLE;
276        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
277        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
278        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
279                     					end
280                     				end
281                     				else begin
282        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b0;</font>
283        <font color = "red">0/1     ==>  					mem_ns &lt;= BURST_ACCESS;</font>
284        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
285        <font color = "red">0/1     ==>  					axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
286        <font color = "red">0/1     ==>  					axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
287        <font color = "red">0/1     ==>  					gen_response &lt;= 1'b0;</font>
288                     				end
289                     			end
290                     			default: begin
291        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
292        <font color = "red">0/1     ==>  				mem_addr 		&lt;= 13'h0;</font>
293        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
294        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
295        <font color = "red">0/1     ==>  				axi_w_data_rd_req 	&lt;= 1'b0;</font>
296        <font color = "red">0/1     ==>  				mem_ns 			&lt;= IDLE;</font>
297        <font color = "red">0/1     ==>  				gen_response 		&lt;= 1'b0;</font>
298                     			end
299                     		endcase
300                     	end
301                     
302                     	// Response Generation Block
303                     	always@(posedge clk, negedge resetn) begin
304        1/1          		if(!resetn) begin
305        1/1          			bvalid 	&lt;= 1'b0;
306        1/1          			bid	&lt;= 4'h0;
307        1/1          			bresp	&lt;= 2'h0;
308                     		end
309                     		else begin	
310                     			// Latch Response Info
311        1/1          			if(gen_response) begin
312        1/1          				bid	&lt;= axid;
313        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
314        1/1          				bvalid	&lt;= 1'b1;
315                     			end
316        1/1          			else if(!bready) begin
317        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
318        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
319        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
320                     			end
321                     			else begin
322        1/1          				bid	&lt;= 4'h0;
323        1/1          				bresp 	&lt;= 2'h0;
324        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_107294_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod765.html#inst_tag_107294" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>96</td><td>76</td><td>79.17</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>96</td><td>76</td><td>79.17</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       86
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))) &amp;&amp; ((!mem_cs_is_IDLE)))
             ------------------------------------------------1------------------------------------------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
                 -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (rlast &amp;&amp; axi_r_data_wr_req)
             --1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 EXPRESSION (mem_we ? 1'b0 : (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (((!read_done)) ? rlast : 1'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 4'b0 : (data_avail ? axid : (((!read_done)) ? rid : 4'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (data_avail ? axid : (((!read_done)) ? rid : 4'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (((!read_done)) ? rid : 4'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       170
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       186
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       231
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       240
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       271
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       313
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_107294_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod765.html#inst_tag_107294" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">12</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">484</td>
<td class="rt">99</td>
<td class="rt">20.45 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">44</td>
<td class="rt">18.18 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">55</td>
<td class="rt">22.73 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">12</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">99</td>
<td class="rt">20.45 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">44</td>
<td class="rt">18.18 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">55</td>
<td class="rt">22.73 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[25:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[28:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[7:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[13:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[15:14]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[20:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[21]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[25:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[28]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[39:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[11:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[7:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[13:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[15:14]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[20:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[21]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[25:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[28]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_107294_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod765.html#inst_tag_107294" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s8">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">220</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">269</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_107294_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod765.html#inst_tag_107294" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">81</td>
<td class="rt">63</td>
<td class="rt">77.78 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">117</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">186</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">98</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">122</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">123</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">127</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">152</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">166</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">196</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">207</td>
<td class="rt">30</td>
<td class="rt">17</td>
<td class="rt">56.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">304</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88         	assign xaction_done 	= ((access_cnt == axlen) && data_avail && !mem_cs_is_IDLE) ? 1'b1 : 1'b0;
           	                    	                                                           <font color = "green">-1-</font>  
           	                    	                                                           <font color = "green">==></font>  
           	                    	                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111        	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
           	                                       <font color = "green">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117        	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) && !axi_r_data_wr_full )? 1'b1 : 1'b0;
           	                                                                                   <font color = "green">-1-</font>  
           	                                                                                   <font color = "green">==></font>  
           	                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
186        	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
           	             		                    <font color = "green">-1-</font>  
           	             		                    <font color = "green">==></font>  
           	             		                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93         		if(!resetn)	xaction_avail_q <= 1'b0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
94         		else 		xaction_avail_q <= xaction_avail;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98         		if(!resetn) axi_cntl_word <= {1'b0, 30'h0};
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
99         		else begin
100        			if((mem_cs == IDLE && mem_ns != IDLE) || (xaction_done && mem_cs == BURST_ACCESS)) begin
           			<font color = "green">-2-</font>  
101        				if(wr_granted)
           				<font color = "green">-3-</font>  
102        					axi_cntl_word <= {1'b1, axi_aw_cntl_rd_dout};
           <font color = "green">					==></font>
103        				else if(rd_granted)
           				     <font color = "green">-4-</font>  
104        					axi_cntl_word <= {1'b0, axi_ar_cntl_rd_dout};
           <font color = "green">					==></font>
105        				else
106        					axi_cntl_word <= {1'b0, 30'h0};
           <font color = "green">					==></font>
107        			end	
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
122        		if(axi_r_data_wr_req) 	rresp <= (error ? 2'h2 : 2'h0);
           		<font color = "green">-1-</font>                                    <font color = "red">-2-</font>  
           		                                       <font color = "red">==></font>  
           		                                       <font color = "green">==></font>  
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
123        		if(axi_r_data_wr_req)	rdata <= mem_rdata;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127        		if(!resetn) begin
           		<font color = "green">-1-</font>  
128        			rlast			<= 1'b0;
           <font color = "green">			==></font>
129        			rid			<= 1'b0;
130        		end
131        		else begin
132        			rlast			<= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
           			     			            <font color = "green">-2-</font>                 <font color = "green">-3-</font>                  	       <font color = "green">-4-</font>      
           			     			            <font color = "green">==></font>                 <font color = "green">==></font>                  	       <font color = "green">==></font>      
           			     			                                               	             <font color = "green">==></font>  
133        			rid			<= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
           			   			            <font color = "green">-5-</font>                 <font color = "green">-6-</font>          		       <font color = "green">-7-</font>      
           			   			            <font color = "green">==></font>                 <font color = "green">==></font>          		       <font color = "green">==></font>      
           			   			                                       		             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        		if(!resetn) 		
           		<font color = "green">-1-</font>  
141        			access_cnt <= 7'h0;
           <font color = "green">			==></font>
142        		else if(xaction_done) 	
           		     <font color = "green">-2-</font>  
143        			access_cnt 	<= 7'h0;
           <font color = "green">			==></font>
144        		else if(data_avail) 
           		     <font color = "green">-3-</font>  
145        			access_cnt <= access_cnt + 1;	
           <font color = "green">			==></font>
146        		else 	
147        			access_cnt <= access_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
152        		if(!resetn) begin
           		<font color = "green">-1-</font>  
153        			rd_avail_cnt <= 4'h0;
           <font color = "green">			==></font>
154        			rd_serv_cnt <= 4'h0;
155        		end 
156        		else begin	
157        			if(mem_ce && ~mem_we) 	rd_avail_cnt <= rd_avail_cnt + 1;
           			<font color = "green">-2-</font>  
           <font color = "green">			==></font>
158        			else 			rd_avail_cnt <= rd_avail_cnt;
           <font color = "green">			==></font>
159        			
160        			if(axi_r_data_wr_req)	rd_serv_cnt <= rd_serv_cnt + 1;
           			<font color = "green">-3-</font>  
           <font color = "green">			==></font>
161        			else 			rd_serv_cnt <= rd_serv_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166        		if(~resetn) axaddr_mod <= 16'h0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
167        		else begin
168        			if(data_avail) begin
           			<font color = "green">-2-</font>  
169        				if(burst_type != 0) begin
           				<font color = "green">-3-</font>  
170        					if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) < axaddr_thresh) && (burst_type == 2))
           					<font color = "red">-4-</font>  
171        						axaddr_mod <= (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) ;
           <font color = "red">						==></font>
172        					else if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) >= axaddr_thresh) && (burst_type == 2))
           					     <font color = "red">-5-</font>  
173        						axaddr_mod <= ((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize)) - ((1<<axsize)*(axlen+1));
           <font color = "red">						==></font>
174        					else
175        						axaddr_mod <= (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) ;
           <font color = "green">						==></font>
176        				end
177        				else begin	// Fixed Burst
178        					axaddr_mod <= axi_cntl_word[15:0];
           <font color = "green">					==></font>
179        				end
180        			end
181        			else 	axaddr_mod <= axaddr_mod;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
196        		if(~resetn) begin
           		<font color = "green">-1-</font>  
197        			mem_cs <= 2'd0;
           <font color = "green">			==></font>
198        		end
199        		else begin
200        			mem_cs <= mem_ns;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207        		case(mem_cs)
           		<font color = "red">-1-</font>  
208        			IDLE : begin
209        				// Set Memory Interface Out
210        				mem_ce 		<= 1'b0;
211        				axi_w_data_rd_req <= 1'b0;
212        				axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-2-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
213        				axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-3-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
214        				gen_response 	<= 1'b0;
215        				if(xaction_avail_q) begin
           				<font color = "green">-4-</font>  
216        					mem_ns 	 <= FIRST_ACCESS;
           <font color = "green">					==></font>
217        					mem_addr <= axaddr[15:2];
218        				end 
219        				else begin	
220        					mem_ns <= IDLE;
           <font color = "green">					==></font>
221        					mem_addr <= 16'h0;
222        				end
223        
224        			end
225        			FIRST_ACCESS: begin
226        				axi_aw_cntl_rd_req	<= 1'b0;
227        				axi_ar_cntl_rd_req	<= 1'b0;
228        				mem_addr 	<= axaddr[15:2]; 
229        				if(data_avail) begin
           				<font color = "green">-5-</font>  
230        					// Set Memory Interface Out
231        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-6-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
232        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "green">-7-</font>  
           					                  	          <font color = "green">==></font>  
           					                  	          <font color = "green">==></font>  
233        					// State Transition
234        					if(!xaction_done) begin
           					<font color = "green">-8-</font>  
235        						mem_ns 		<= BURST_ACCESS;
           <font color = "green">						==></font>
236        						gen_response 	<= 1'b0;
237        					end
238        					else if(xaction_done) begin	// Single burst creates throughput bubble
           					     <font color = "red">-9-</font>  
239        						mem_ns 		<= IDLE;
240        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-10-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
241        					end 
242        					else begin
243        						mem_ns 		<= IDLE;
           <font color = "red">						==></font>
244        						gen_response 	<= 1'b0;
245        					end
246        				end 
247        				else begin
248        					mem_ce	<= 1'b0;
           <font color = "green">					==></font>
249        					mem_ns <= FIRST_ACCESS;
250        					axi_w_data_rd_req 	<= 1'b0;
251        					gen_response 	<= 1'b0;
252        				end
253        				
254        			end
255        			BURST_ACCESS: begin
256        				mem_addr 	<= axaddr[15:2];
257        				if(data_avail) begin
           				<font color = "red">-11-</font>  
258        					// Set Memory Interface Out
259        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-12-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
260        					axi_w_data_rd_req <= mem_we ? 1'b1 : 1'b0;
           					                            <font color = "red">-13-</font>  
           					                            <font color = "green">==></font>  
           					                            <font color = "red">==></font>  
261        					// State Transition
262        					if(!xaction_done) begin
           					<font color = "green">-14-</font>  
263        						mem_ns <= BURST_ACCESS;
           <font color = "green">						==></font>
264        						axi_aw_cntl_rd_req	<= 1'b0;
265        						axi_ar_cntl_rd_req	<= 1'b0;
266        						gen_response <= 1'b0;
267        					end
268        					else if(xaction_avail_q) begin
           					     <font color = "red">-15-</font>  
269        						mem_ns <= FIRST_ACCESS;
270        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-16-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
271        						axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-17-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
272        						axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-18-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
273        					end
274        					else begin
275        						mem_ns 		<= IDLE;
276        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-19-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "red">==></font>  
277        						axi_aw_cntl_rd_req	<= 1'b0;
278        						axi_ar_cntl_rd_req	<= 1'b0;
279        					end
280        				end
281        				else begin
282        					mem_ce <= 1'b0;
           <font color = "red">					==></font>
283        					mem_ns <= BURST_ACCESS;
284        					axi_w_data_rd_req 	<= 1'b0;
285        					axi_aw_cntl_rd_req	<= 1'b0;
286        					axi_ar_cntl_rd_req	<= 1'b0;
287        					gen_response <= 1'b0;
288        				end
289        			end
290        			default: begin
291        				mem_ce 			<=1'b0;	// Disable Memory Interface
           <font color = "red">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
304        		if(!resetn) begin
           		<font color = "green">-1-</font>  
305        			bvalid 	<= 1'b0;
           <font color = "green">			==></font>
306        			bid	<= 4'h0;
307        			bresp	<= 2'h0;
308        		end
309        		else begin	
310        			// Latch Response Info
311        			if(gen_response) begin
           			<font color = "green">-2-</font>  
312        				bid	<= axid;
313        				bresp 	<= error ? 2'h2 : 2'h0;
           				      	         <font color = "red">-3-</font>  
           				      	         <font color = "red">==></font>  
           				      	         <font color = "green">==></font>  
314        				bvalid	<= 1'b1;
315        			end
316        			else if(!bready) begin
           			     <font color = "red">-4-</font>  
317        				bid	<= bid;
           <font color = "red">				==></font>
318        				bresp 	<= bresp;
319        				bvalid	<= bvalid;
320        			end
321        			else begin
322        				bid	<= 4'h0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_107293'>
<a name="inst_tag_107293_Line"></a>
<b>Line Coverage for Instance : <a href="mod765.html#inst_tag_107293" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>125</td><td>101</td><td>80.80</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>122</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>152</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>166</td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>196</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>207</td><td>60</td><td>41</td><td>68.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>304</td><td>15</td><td>12</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        1/1          				if(wr_granted)
102        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
103        1/1          				else if(rd_granted)
104        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
105                     				else
106        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     
113                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
114                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
115                     
116                     
117                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
118                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
119                     		
120                     	// Latch AXI Read Data Info
121                     	always@(*) begin
122        2/2          		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
                        MISSING_ELSE
123        2/2          		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
                        MISSING_ELSE
124                     	end
125                     
126                     	always@(posedge clk, negedge resetn) begin
127        1/1          		if(!resetn) begin
128        1/1          			rlast			&lt;= 1'b0;
129        1/1          			rid			&lt;= 1'b0;
130                     		end
131                     		else begin
132        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
133        1/1          			rid			&lt;= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
134                     		end
135                     		
136                     	end
137                     	
138                     	// Burst Access Counter
139                     	always@(posedge clk, negedge resetn) begin
140        1/1          		if(!resetn) 		
141        1/1          			access_cnt &lt;= 7'h0;
142        1/1          		else if(xaction_done) 	
143        1/1          			access_cnt 	&lt;= 7'h0;
144        1/1          		else if(data_avail) 
145        1/1          			access_cnt &lt;= access_cnt + 1;	
146                     		else 	
147        1/1          			access_cnt &lt;= access_cnt;
148                     	end
149                     
150                     	// Read Logic
151                     	always@(posedge clk, negedge resetn) begin
152        1/1          		if(!resetn) begin
153        1/1          			rd_avail_cnt &lt;= 4'h0;
154        1/1          			rd_serv_cnt &lt;= 4'h0;
155                     		end 
156                     		else begin	
157        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
158        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
159                     			
160        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
161        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
162                     		end
163                     	end
164                     	// Address Calculation
165                     	always@(posedge clk, negedge resetn) begin
166        2/2          		if(~resetn) axaddr_mod &lt;= 16'h0;
167                     		else begin
168        1/1          			if(data_avail) begin
169        1/1          				if(burst_type != 0) begin
170        1/1          					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))
171        <font color = "red">0/1     ==>  						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;</font>
172        1/1          					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))
173        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1));</font>
174                     					else
175        1/1          						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;
176                     				end
177                     				else begin	// Fixed Burst
178        1/1          					axaddr_mod &lt;= axi_cntl_word[15:0];
179                     				end
180                     			end
181        1/1          			else 	axaddr_mod &lt;= axaddr_mod;
182                     		end
183                     	end	
184                     
185                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
186                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
187                     	assign burst_type 	= axi_cntl_word[24:23];
188                     	assign axlen	   	= axi_cntl_word[19:16];
189                     	assign axsize	   	= axi_cntl_word[22:20];
190                     	assign axid	   	= axi_cntl_word[28:25];
191                     	assign error	   	= axi_cntl_word[29];
192                     	assign mem_we	   	= axi_cntl_word[30];
193                     	
194                     	// Memory Access State Machine
195                     	always@(posedge clk, negedge resetn) begin
196        1/1          		if(~resetn) begin
197        1/1          			mem_cs &lt;= 2'd0;
198                     		end
199                     		else begin
200        1/1          			mem_cs &lt;= mem_ns;
201                     		end
202                     	end		
203                     
204                     
205                     	// Memory Access State Machine Combo Logic
206                     	always@(*) begin
207        1/1          		case(mem_cs)
208                     			IDLE : begin
209                     				// Set Memory Interface Out
210        1/1          				mem_ce 		&lt;= 1'b0;
211        1/1          				axi_w_data_rd_req &lt;= 1'b0;
212        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
213        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
214        1/1          				gen_response 	&lt;= 1'b0;
215        1/1          				if(xaction_avail_q) begin
216        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
217        1/1          					mem_addr &lt;= axaddr[15:2];
218                     				end 
219                     				else begin	
220        1/1          					mem_ns &lt;= IDLE;
221        1/1          					mem_addr &lt;= 16'h0;
222                     				end
223                     
224                     			end
225                     			FIRST_ACCESS: begin
226        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
227        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
228        1/1          				mem_addr 	&lt;= axaddr[15:2]; 
229        1/1          				if(data_avail) begin
230                     					// Set Memory Interface Out
231        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
232        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
233                     					// State Transition
234        1/1          					if(!xaction_done) begin
235        1/1          						mem_ns 		&lt;= BURST_ACCESS;
236        1/1          						gen_response 	&lt;= 1'b0;
237                     					end
238        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
239        1/1          						mem_ns 		&lt;= IDLE;
240        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
241                     					end 
242                     					else begin
243        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
244        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
245                     					end
246                     				end 
247                     				else begin
248        1/1          					mem_ce	&lt;= 1'b0;
249        1/1          					mem_ns &lt;= FIRST_ACCESS;
250        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
251        1/1          					gen_response 	&lt;= 1'b0;
252                     				end
253                     				
254                     			end
255                     			BURST_ACCESS: begin
256        1/1          				mem_addr 	&lt;= axaddr[15:2];
257        1/1          				if(data_avail) begin
258                     					// Set Memory Interface Out
259        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
260        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
261                     					// State Transition
262        1/1          					if(!xaction_done) begin
263        1/1          						mem_ns &lt;= BURST_ACCESS;
264        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
265        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
266        1/1          						gen_response &lt;= 1'b0;
267                     					end
268        1/1          					else if(xaction_avail_q) begin
269        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
270        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
271        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
272        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
273                     					end
274                     					else begin
275        1/1          						mem_ns 		&lt;= IDLE;
276        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
277        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
278        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
279                     					end
280                     				end
281                     				else begin
282        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b0;</font>
283        <font color = "red">0/1     ==>  					mem_ns &lt;= BURST_ACCESS;</font>
284        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
285        <font color = "red">0/1     ==>  					axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
286        <font color = "red">0/1     ==>  					axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
287        <font color = "red">0/1     ==>  					gen_response &lt;= 1'b0;</font>
288                     				end
289                     			end
290                     			default: begin
291        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
292        <font color = "red">0/1     ==>  				mem_addr 		&lt;= 13'h0;</font>
293        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
294        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
295        <font color = "red">0/1     ==>  				axi_w_data_rd_req 	&lt;= 1'b0;</font>
296        <font color = "red">0/1     ==>  				mem_ns 			&lt;= IDLE;</font>
297        <font color = "red">0/1     ==>  				gen_response 		&lt;= 1'b0;</font>
298                     			end
299                     		endcase
300                     	end
301                     
302                     	// Response Generation Block
303                     	always@(posedge clk, negedge resetn) begin
304        1/1          		if(!resetn) begin
305        1/1          			bvalid 	&lt;= 1'b0;
306        1/1          			bid	&lt;= 4'h0;
307        1/1          			bresp	&lt;= 2'h0;
308                     		end
309                     		else begin	
310                     			// Latch Response Info
311        1/1          			if(gen_response) begin
312        1/1          				bid	&lt;= axid;
313        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
314        1/1          				bvalid	&lt;= 1'b1;
315                     			end
316        1/1          			else if(!bready) begin
317        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
318        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
319        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
320                     			end
321                     			else begin
322        1/1          				bid	&lt;= 4'h0;
323        1/1          				bresp 	&lt;= 2'h0;
324        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_107293_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod765.html#inst_tag_107293" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>96</td><td>76</td><td>79.17</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>96</td><td>76</td><td>79.17</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       86
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))) &amp;&amp; ((!mem_cs_is_IDLE)))
             ------------------------------------------------1------------------------------------------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
                 -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (rlast &amp;&amp; axi_r_data_wr_req)
             --1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 EXPRESSION (mem_we ? 1'b0 : (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (((!read_done)) ? rlast : 1'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 4'b0 : (data_avail ? axid : (((!read_done)) ? rid : 4'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (data_avail ? axid : (((!read_done)) ? rid : 4'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (((!read_done)) ? rid : 4'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       170
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       186
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       231
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       240
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       271
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       313
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_107293_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod765.html#inst_tag_107293" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">11</td>
<td class="rt">45.83 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">484</td>
<td class="rt">214</td>
<td class="rt">44.21 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">107</td>
<td class="rt">44.21 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">107</td>
<td class="rt">44.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">11</td>
<td class="rt">45.83 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">214</td>
<td class="rt">44.21 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">107</td>
<td class="rt">44.21 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">107</td>
<td class="rt">44.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[25:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[28:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[15:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[17:16]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[25:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[28:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_107293_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod765.html#inst_tag_107293" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s8">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">220</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">269</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_107293_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod765.html#inst_tag_107293" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">81</td>
<td class="rt">63</td>
<td class="rt">77.78 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">117</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">186</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">98</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">122</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">123</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">127</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">152</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">166</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">196</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">207</td>
<td class="rt">30</td>
<td class="rt">17</td>
<td class="rt">56.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">304</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88         	assign xaction_done 	= ((access_cnt == axlen) && data_avail && !mem_cs_is_IDLE) ? 1'b1 : 1'b0;
           	                    	                                                           <font color = "green">-1-</font>  
           	                    	                                                           <font color = "green">==></font>  
           	                    	                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111        	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
           	                                       <font color = "green">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117        	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) && !axi_r_data_wr_full )? 1'b1 : 1'b0;
           	                                                                                   <font color = "green">-1-</font>  
           	                                                                                   <font color = "green">==></font>  
           	                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
186        	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
           	             		                    <font color = "green">-1-</font>  
           	             		                    <font color = "green">==></font>  
           	             		                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93         		if(!resetn)	xaction_avail_q <= 1'b0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
94         		else 		xaction_avail_q <= xaction_avail;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98         		if(!resetn) axi_cntl_word <= {1'b0, 30'h0};
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
99         		else begin
100        			if((mem_cs == IDLE && mem_ns != IDLE) || (xaction_done && mem_cs == BURST_ACCESS)) begin
           			<font color = "green">-2-</font>  
101        				if(wr_granted)
           				<font color = "green">-3-</font>  
102        					axi_cntl_word <= {1'b1, axi_aw_cntl_rd_dout};
           <font color = "green">					==></font>
103        				else if(rd_granted)
           				     <font color = "green">-4-</font>  
104        					axi_cntl_word <= {1'b0, axi_ar_cntl_rd_dout};
           <font color = "green">					==></font>
105        				else
106        					axi_cntl_word <= {1'b0, 30'h0};
           <font color = "green">					==></font>
107        			end	
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
122        		if(axi_r_data_wr_req) 	rresp <= (error ? 2'h2 : 2'h0);
           		<font color = "green">-1-</font>                                    <font color = "red">-2-</font>  
           		                                       <font color = "red">==></font>  
           		                                       <font color = "green">==></font>  
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
123        		if(axi_r_data_wr_req)	rdata <= mem_rdata;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127        		if(!resetn) begin
           		<font color = "green">-1-</font>  
128        			rlast			<= 1'b0;
           <font color = "green">			==></font>
129        			rid			<= 1'b0;
130        		end
131        		else begin
132        			rlast			<= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
           			     			            <font color = "green">-2-</font>                 <font color = "green">-3-</font>                  	       <font color = "green">-4-</font>      
           			     			            <font color = "green">==></font>                 <font color = "green">==></font>                  	       <font color = "green">==></font>      
           			     			                                               	             <font color = "green">==></font>  
133        			rid			<= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
           			   			            <font color = "green">-5-</font>                 <font color = "green">-6-</font>          		       <font color = "green">-7-</font>      
           			   			            <font color = "green">==></font>                 <font color = "green">==></font>          		       <font color = "green">==></font>      
           			   			                                       		             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        		if(!resetn) 		
           		<font color = "green">-1-</font>  
141        			access_cnt <= 7'h0;
           <font color = "green">			==></font>
142        		else if(xaction_done) 	
           		     <font color = "green">-2-</font>  
143        			access_cnt 	<= 7'h0;
           <font color = "green">			==></font>
144        		else if(data_avail) 
           		     <font color = "green">-3-</font>  
145        			access_cnt <= access_cnt + 1;	
           <font color = "green">			==></font>
146        		else 	
147        			access_cnt <= access_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
152        		if(!resetn) begin
           		<font color = "green">-1-</font>  
153        			rd_avail_cnt <= 4'h0;
           <font color = "green">			==></font>
154        			rd_serv_cnt <= 4'h0;
155        		end 
156        		else begin	
157        			if(mem_ce && ~mem_we) 	rd_avail_cnt <= rd_avail_cnt + 1;
           			<font color = "green">-2-</font>  
           <font color = "green">			==></font>
158        			else 			rd_avail_cnt <= rd_avail_cnt;
           <font color = "green">			==></font>
159        			
160        			if(axi_r_data_wr_req)	rd_serv_cnt <= rd_serv_cnt + 1;
           			<font color = "green">-3-</font>  
           <font color = "green">			==></font>
161        			else 			rd_serv_cnt <= rd_serv_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166        		if(~resetn) axaddr_mod <= 16'h0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
167        		else begin
168        			if(data_avail) begin
           			<font color = "green">-2-</font>  
169        				if(burst_type != 0) begin
           				<font color = "green">-3-</font>  
170        					if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) < axaddr_thresh) && (burst_type == 2))
           					<font color = "red">-4-</font>  
171        						axaddr_mod <= (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) ;
           <font color = "red">						==></font>
172        					else if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) >= axaddr_thresh) && (burst_type == 2))
           					     <font color = "red">-5-</font>  
173        						axaddr_mod <= ((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize)) - ((1<<axsize)*(axlen+1));
           <font color = "red">						==></font>
174        					else
175        						axaddr_mod <= (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) ;
           <font color = "green">						==></font>
176        				end
177        				else begin	// Fixed Burst
178        					axaddr_mod <= axi_cntl_word[15:0];
           <font color = "green">					==></font>
179        				end
180        			end
181        			else 	axaddr_mod <= axaddr_mod;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
196        		if(~resetn) begin
           		<font color = "green">-1-</font>  
197        			mem_cs <= 2'd0;
           <font color = "green">			==></font>
198        		end
199        		else begin
200        			mem_cs <= mem_ns;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207        		case(mem_cs)
           		<font color = "red">-1-</font>  
208        			IDLE : begin
209        				// Set Memory Interface Out
210        				mem_ce 		<= 1'b0;
211        				axi_w_data_rd_req <= 1'b0;
212        				axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-2-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
213        				axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-3-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
214        				gen_response 	<= 1'b0;
215        				if(xaction_avail_q) begin
           				<font color = "green">-4-</font>  
216        					mem_ns 	 <= FIRST_ACCESS;
           <font color = "green">					==></font>
217        					mem_addr <= axaddr[15:2];
218        				end 
219        				else begin	
220        					mem_ns <= IDLE;
           <font color = "green">					==></font>
221        					mem_addr <= 16'h0;
222        				end
223        
224        			end
225        			FIRST_ACCESS: begin
226        				axi_aw_cntl_rd_req	<= 1'b0;
227        				axi_ar_cntl_rd_req	<= 1'b0;
228        				mem_addr 	<= axaddr[15:2]; 
229        				if(data_avail) begin
           				<font color = "green">-5-</font>  
230        					// Set Memory Interface Out
231        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-6-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
232        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "green">-7-</font>  
           					                  	          <font color = "green">==></font>  
           					                  	          <font color = "green">==></font>  
233        					// State Transition
234        					if(!xaction_done) begin
           					<font color = "green">-8-</font>  
235        						mem_ns 		<= BURST_ACCESS;
           <font color = "green">						==></font>
236        						gen_response 	<= 1'b0;
237        					end
238        					else if(xaction_done) begin	// Single burst creates throughput bubble
           					     <font color = "red">-9-</font>  
239        						mem_ns 		<= IDLE;
240        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-10-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
241        					end 
242        					else begin
243        						mem_ns 		<= IDLE;
           <font color = "red">						==></font>
244        						gen_response 	<= 1'b0;
245        					end
246        				end 
247        				else begin
248        					mem_ce	<= 1'b0;
           <font color = "green">					==></font>
249        					mem_ns <= FIRST_ACCESS;
250        					axi_w_data_rd_req 	<= 1'b0;
251        					gen_response 	<= 1'b0;
252        				end
253        				
254        			end
255        			BURST_ACCESS: begin
256        				mem_addr 	<= axaddr[15:2];
257        				if(data_avail) begin
           				<font color = "red">-11-</font>  
258        					// Set Memory Interface Out
259        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-12-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
260        					axi_w_data_rd_req <= mem_we ? 1'b1 : 1'b0;
           					                            <font color = "red">-13-</font>  
           					                            <font color = "red">==></font>  
           					                            <font color = "green">==></font>  
261        					// State Transition
262        					if(!xaction_done) begin
           					<font color = "green">-14-</font>  
263        						mem_ns <= BURST_ACCESS;
           <font color = "green">						==></font>
264        						axi_aw_cntl_rd_req	<= 1'b0;
265        						axi_ar_cntl_rd_req	<= 1'b0;
266        						gen_response <= 1'b0;
267        					end
268        					else if(xaction_avail_q) begin
           					     <font color = "red">-15-</font>  
269        						mem_ns <= FIRST_ACCESS;
270        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-16-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
271        						axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-17-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
272        						axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-18-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
273        					end
274        					else begin
275        						mem_ns 		<= IDLE;
276        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-19-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "green">==></font>  
277        						axi_aw_cntl_rd_req	<= 1'b0;
278        						axi_ar_cntl_rd_req	<= 1'b0;
279        					end
280        				end
281        				else begin
282        					mem_ce <= 1'b0;
           <font color = "red">					==></font>
283        					mem_ns <= BURST_ACCESS;
284        					axi_w_data_rd_req 	<= 1'b0;
285        					axi_aw_cntl_rd_req	<= 1'b0;
286        					axi_ar_cntl_rd_req	<= 1'b0;
287        					gen_response <= 1'b0;
288        				end
289        			end
290        			default: begin
291        				mem_ce 			<=1'b0;	// Disable Memory Interface
           <font color = "red">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
304        		if(!resetn) begin
           		<font color = "green">-1-</font>  
305        			bvalid 	<= 1'b0;
           <font color = "green">			==></font>
306        			bid	<= 4'h0;
307        			bresp	<= 2'h0;
308        		end
309        		else begin	
310        			// Latch Response Info
311        			if(gen_response) begin
           			<font color = "green">-2-</font>  
312        				bid	<= axid;
313        				bresp 	<= error ? 2'h2 : 2'h0;
           				      	         <font color = "red">-3-</font>  
           				      	         <font color = "red">==></font>  
           				      	         <font color = "green">==></font>  
314        				bvalid	<= 1'b1;
315        			end
316        			else if(!bready) begin
           			     <font color = "red">-4-</font>  
317        				bid	<= bid;
           <font color = "red">				==></font>
318        				bresp 	<= bresp;
319        				bvalid	<= bvalid;
320        			end
321        			else begin
322        				bid	<= 4'h0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_107295'>
<a name="inst_tag_107295_Line"></a>
<b>Line Coverage for Instance : <a href="mod765.html#inst_tag_107295" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>125</td><td>107</td><td>85.60</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>122</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>152</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>166</td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>196</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207</td><td>60</td><td>47</td><td>78.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>304</td><td>15</td><td>12</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        1/1          				if(wr_granted)
102        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
103        1/1          				else if(rd_granted)
104        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
105                     				else
106        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     
113                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
114                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
115                     
116                     
117                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
118                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
119                     		
120                     	// Latch AXI Read Data Info
121                     	always@(*) begin
122        2/2          		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
                        MISSING_ELSE
123        2/2          		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
                        MISSING_ELSE
124                     	end
125                     
126                     	always@(posedge clk, negedge resetn) begin
127        1/1          		if(!resetn) begin
128        1/1          			rlast			&lt;= 1'b0;
129        1/1          			rid			&lt;= 1'b0;
130                     		end
131                     		else begin
132        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
133        1/1          			rid			&lt;= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
134                     		end
135                     		
136                     	end
137                     	
138                     	// Burst Access Counter
139                     	always@(posedge clk, negedge resetn) begin
140        1/1          		if(!resetn) 		
141        1/1          			access_cnt &lt;= 7'h0;
142        1/1          		else if(xaction_done) 	
143        1/1          			access_cnt 	&lt;= 7'h0;
144        1/1          		else if(data_avail) 
145        1/1          			access_cnt &lt;= access_cnt + 1;	
146                     		else 	
147        1/1          			access_cnt &lt;= access_cnt;
148                     	end
149                     
150                     	// Read Logic
151                     	always@(posedge clk, negedge resetn) begin
152        1/1          		if(!resetn) begin
153        1/1          			rd_avail_cnt &lt;= 4'h0;
154        1/1          			rd_serv_cnt &lt;= 4'h0;
155                     		end 
156                     		else begin	
157        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
158        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
159                     			
160        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
161        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
162                     		end
163                     	end
164                     	// Address Calculation
165                     	always@(posedge clk, negedge resetn) begin
166        2/2          		if(~resetn) axaddr_mod &lt;= 16'h0;
167                     		else begin
168        1/1          			if(data_avail) begin
169        1/1          				if(burst_type != 0) begin
170        1/1          					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))
171        <font color = "red">0/1     ==>  						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;</font>
172        1/1          					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))
173        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1));</font>
174                     					else
175        1/1          						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;
176                     				end
177                     				else begin	// Fixed Burst
178        1/1          					axaddr_mod &lt;= axi_cntl_word[15:0];
179                     				end
180                     			end
181        1/1          			else 	axaddr_mod &lt;= axaddr_mod;
182                     		end
183                     	end	
184                     
185                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
186                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
187                     	assign burst_type 	= axi_cntl_word[24:23];
188                     	assign axlen	   	= axi_cntl_word[19:16];
189                     	assign axsize	   	= axi_cntl_word[22:20];
190                     	assign axid	   	= axi_cntl_word[28:25];
191                     	assign error	   	= axi_cntl_word[29];
192                     	assign mem_we	   	= axi_cntl_word[30];
193                     	
194                     	// Memory Access State Machine
195                     	always@(posedge clk, negedge resetn) begin
196        1/1          		if(~resetn) begin
197        1/1          			mem_cs &lt;= 2'd0;
198                     		end
199                     		else begin
200        1/1          			mem_cs &lt;= mem_ns;
201                     		end
202                     	end		
203                     
204                     
205                     	// Memory Access State Machine Combo Logic
206                     	always@(*) begin
207        1/1          		case(mem_cs)
208                     			IDLE : begin
209                     				// Set Memory Interface Out
210        1/1          				mem_ce 		&lt;= 1'b0;
211        1/1          				axi_w_data_rd_req &lt;= 1'b0;
212        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
213        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
214        1/1          				gen_response 	&lt;= 1'b0;
215        1/1          				if(xaction_avail_q) begin
216        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
217        1/1          					mem_addr &lt;= axaddr[15:2];
218                     				end 
219                     				else begin	
220        1/1          					mem_ns &lt;= IDLE;
221        1/1          					mem_addr &lt;= 16'h0;
222                     				end
223                     
224                     			end
225                     			FIRST_ACCESS: begin
226        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
227        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
228        1/1          				mem_addr 	&lt;= axaddr[15:2]; 
229        1/1          				if(data_avail) begin
230                     					// Set Memory Interface Out
231        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
232        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
233                     					// State Transition
234        1/1          					if(!xaction_done) begin
235        1/1          						mem_ns 		&lt;= BURST_ACCESS;
236        1/1          						gen_response 	&lt;= 1'b0;
237                     					end
238        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
239        1/1          						mem_ns 		&lt;= IDLE;
240        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
241                     					end 
242                     					else begin
243        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
244        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
245                     					end
246                     				end 
247                     				else begin
248        1/1          					mem_ce	&lt;= 1'b0;
249        1/1          					mem_ns &lt;= FIRST_ACCESS;
250        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
251        1/1          					gen_response 	&lt;= 1'b0;
252                     				end
253                     				
254                     			end
255                     			BURST_ACCESS: begin
256        1/1          				mem_addr 	&lt;= axaddr[15:2];
257        1/1          				if(data_avail) begin
258                     					// Set Memory Interface Out
259        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
260        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
261                     					// State Transition
262        1/1          					if(!xaction_done) begin
263        1/1          						mem_ns &lt;= BURST_ACCESS;
264        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
265        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
266        1/1          						gen_response &lt;= 1'b0;
267                     					end
268        1/1          					else if(xaction_avail_q) begin
269        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
270        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
271        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
272        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
273                     					end
274                     					else begin
275        1/1          						mem_ns 		&lt;= IDLE;
276        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
277        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
278        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
279                     					end
280                     				end
281                     				else begin
282        1/1          					mem_ce &lt;= 1'b0;
283        1/1          					mem_ns &lt;= BURST_ACCESS;
284        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
285        1/1          					axi_aw_cntl_rd_req	&lt;= 1'b0;
286        1/1          					axi_ar_cntl_rd_req	&lt;= 1'b0;
287        1/1          					gen_response &lt;= 1'b0;
288                     				end
289                     			end
290                     			default: begin
291        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
292        <font color = "red">0/1     ==>  				mem_addr 		&lt;= 13'h0;</font>
293        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
294        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
295        <font color = "red">0/1     ==>  				axi_w_data_rd_req 	&lt;= 1'b0;</font>
296        <font color = "red">0/1     ==>  				mem_ns 			&lt;= IDLE;</font>
297        <font color = "red">0/1     ==>  				gen_response 		&lt;= 1'b0;</font>
298                     			end
299                     		endcase
300                     	end
301                     
302                     	// Response Generation Block
303                     	always@(posedge clk, negedge resetn) begin
304        1/1          		if(!resetn) begin
305        1/1          			bvalid 	&lt;= 1'b0;
306        1/1          			bid	&lt;= 4'h0;
307        1/1          			bresp	&lt;= 2'h0;
308                     		end
309                     		else begin	
310                     			// Latch Response Info
311        1/1          			if(gen_response) begin
312        1/1          				bid	&lt;= axid;
313        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
314        1/1          				bvalid	&lt;= 1'b1;
315                     			end
316        1/1          			else if(!bready) begin
317        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
318        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
319        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
320                     			end
321                     			else begin
322        1/1          				bid	&lt;= 4'h0;
323        1/1          				bresp 	&lt;= 2'h0;
324        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_107295_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod765.html#inst_tag_107295" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>96</td><td>77</td><td>80.21</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>96</td><td>77</td><td>80.21</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       86
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))) &amp;&amp; ((!mem_cs_is_IDLE)))
             ------------------------------------------------1------------------------------------------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
                 -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (rlast &amp;&amp; axi_r_data_wr_req)
             --1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 EXPRESSION (mem_we ? 1'b0 : (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (((!read_done)) ? rlast : 1'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 4'b0 : (data_avail ? axid : (((!read_done)) ? rid : 4'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (data_avail ? axid : (((!read_done)) ? rid : 4'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (((!read_done)) ? rid : 4'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       170
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       186
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       231
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       240
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       271
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       313
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_107295_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod765.html#inst_tag_107295" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">484</td>
<td class="rt">216</td>
<td class="rt">44.63 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">106</td>
<td class="rt">43.80 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">110</td>
<td class="rt">45.45 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">216</td>
<td class="rt">44.63 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">106</td>
<td class="rt">43.80 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">110</td>
<td class="rt">45.45 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[9:8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[15:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[19:16]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[28:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[39:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[36]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_107295_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod765.html#inst_tag_107295" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s8">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">220</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">269</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_107295_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod765.html#inst_tag_107295" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">81</td>
<td class="rt">65</td>
<td class="rt">80.25 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">117</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">186</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">98</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">122</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">123</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">127</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">152</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">166</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">196</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">207</td>
<td class="rt">30</td>
<td class="rt">19</td>
<td class="rt">63.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">304</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88         	assign xaction_done 	= ((access_cnt == axlen) && data_avail && !mem_cs_is_IDLE) ? 1'b1 : 1'b0;
           	                    	                                                           <font color = "green">-1-</font>  
           	                    	                                                           <font color = "green">==></font>  
           	                    	                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111        	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
           	                                       <font color = "green">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117        	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) && !axi_r_data_wr_full )? 1'b1 : 1'b0;
           	                                                                                   <font color = "green">-1-</font>  
           	                                                                                   <font color = "green">==></font>  
           	                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
186        	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
           	             		                    <font color = "green">-1-</font>  
           	             		                    <font color = "green">==></font>  
           	             		                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93         		if(!resetn)	xaction_avail_q <= 1'b0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
94         		else 		xaction_avail_q <= xaction_avail;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98         		if(!resetn) axi_cntl_word <= {1'b0, 30'h0};
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
99         		else begin
100        			if((mem_cs == IDLE && mem_ns != IDLE) || (xaction_done && mem_cs == BURST_ACCESS)) begin
           			<font color = "green">-2-</font>  
101        				if(wr_granted)
           				<font color = "green">-3-</font>  
102        					axi_cntl_word <= {1'b1, axi_aw_cntl_rd_dout};
           <font color = "green">					==></font>
103        				else if(rd_granted)
           				     <font color = "green">-4-</font>  
104        					axi_cntl_word <= {1'b0, axi_ar_cntl_rd_dout};
           <font color = "green">					==></font>
105        				else
106        					axi_cntl_word <= {1'b0, 30'h0};
           <font color = "green">					==></font>
107        			end	
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
122        		if(axi_r_data_wr_req) 	rresp <= (error ? 2'h2 : 2'h0);
           		<font color = "green">-1-</font>                                    <font color = "red">-2-</font>  
           		                                       <font color = "red">==></font>  
           		                                       <font color = "green">==></font>  
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
123        		if(axi_r_data_wr_req)	rdata <= mem_rdata;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127        		if(!resetn) begin
           		<font color = "green">-1-</font>  
128        			rlast			<= 1'b0;
           <font color = "green">			==></font>
129        			rid			<= 1'b0;
130        		end
131        		else begin
132        			rlast			<= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
           			     			            <font color = "green">-2-</font>                 <font color = "green">-3-</font>                  	       <font color = "green">-4-</font>      
           			     			            <font color = "green">==></font>                 <font color = "green">==></font>                  	       <font color = "green">==></font>      
           			     			                                               	             <font color = "green">==></font>  
133        			rid			<= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
           			   			            <font color = "green">-5-</font>                 <font color = "green">-6-</font>          		       <font color = "green">-7-</font>      
           			   			            <font color = "green">==></font>                 <font color = "green">==></font>          		       <font color = "green">==></font>      
           			   			                                       		             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        		if(!resetn) 		
           		<font color = "green">-1-</font>  
141        			access_cnt <= 7'h0;
           <font color = "green">			==></font>
142        		else if(xaction_done) 	
           		     <font color = "green">-2-</font>  
143        			access_cnt 	<= 7'h0;
           <font color = "green">			==></font>
144        		else if(data_avail) 
           		     <font color = "green">-3-</font>  
145        			access_cnt <= access_cnt + 1;	
           <font color = "green">			==></font>
146        		else 	
147        			access_cnt <= access_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
152        		if(!resetn) begin
           		<font color = "green">-1-</font>  
153        			rd_avail_cnt <= 4'h0;
           <font color = "green">			==></font>
154        			rd_serv_cnt <= 4'h0;
155        		end 
156        		else begin	
157        			if(mem_ce && ~mem_we) 	rd_avail_cnt <= rd_avail_cnt + 1;
           			<font color = "green">-2-</font>  
           <font color = "green">			==></font>
158        			else 			rd_avail_cnt <= rd_avail_cnt;
           <font color = "green">			==></font>
159        			
160        			if(axi_r_data_wr_req)	rd_serv_cnt <= rd_serv_cnt + 1;
           			<font color = "green">-3-</font>  
           <font color = "green">			==></font>
161        			else 			rd_serv_cnt <= rd_serv_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166        		if(~resetn) axaddr_mod <= 16'h0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
167        		else begin
168        			if(data_avail) begin
           			<font color = "green">-2-</font>  
169        				if(burst_type != 0) begin
           				<font color = "green">-3-</font>  
170        					if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) < axaddr_thresh) && (burst_type == 2))
           					<font color = "red">-4-</font>  
171        						axaddr_mod <= (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) ;
           <font color = "red">						==></font>
172        					else if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) >= axaddr_thresh) && (burst_type == 2))
           					     <font color = "red">-5-</font>  
173        						axaddr_mod <= ((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize)) - ((1<<axsize)*(axlen+1));
           <font color = "red">						==></font>
174        					else
175        						axaddr_mod <= (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) ;
           <font color = "green">						==></font>
176        				end
177        				else begin	// Fixed Burst
178        					axaddr_mod <= axi_cntl_word[15:0];
           <font color = "green">					==></font>
179        				end
180        			end
181        			else 	axaddr_mod <= axaddr_mod;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
196        		if(~resetn) begin
           		<font color = "green">-1-</font>  
197        			mem_cs <= 2'd0;
           <font color = "green">			==></font>
198        		end
199        		else begin
200        			mem_cs <= mem_ns;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207        		case(mem_cs)
           		<font color = "red">-1-</font>  
208        			IDLE : begin
209        				// Set Memory Interface Out
210        				mem_ce 		<= 1'b0;
211        				axi_w_data_rd_req <= 1'b0;
212        				axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-2-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
213        				axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-3-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
214        				gen_response 	<= 1'b0;
215        				if(xaction_avail_q) begin
           				<font color = "green">-4-</font>  
216        					mem_ns 	 <= FIRST_ACCESS;
           <font color = "green">					==></font>
217        					mem_addr <= axaddr[15:2];
218        				end 
219        				else begin	
220        					mem_ns <= IDLE;
           <font color = "green">					==></font>
221        					mem_addr <= 16'h0;
222        				end
223        
224        			end
225        			FIRST_ACCESS: begin
226        				axi_aw_cntl_rd_req	<= 1'b0;
227        				axi_ar_cntl_rd_req	<= 1'b0;
228        				mem_addr 	<= axaddr[15:2]; 
229        				if(data_avail) begin
           				<font color = "green">-5-</font>  
230        					// Set Memory Interface Out
231        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-6-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
232        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "green">-7-</font>  
           					                  	          <font color = "green">==></font>  
           					                  	          <font color = "green">==></font>  
233        					// State Transition
234        					if(!xaction_done) begin
           					<font color = "green">-8-</font>  
235        						mem_ns 		<= BURST_ACCESS;
           <font color = "green">						==></font>
236        						gen_response 	<= 1'b0;
237        					end
238        					else if(xaction_done) begin	// Single burst creates throughput bubble
           					     <font color = "red">-9-</font>  
239        						mem_ns 		<= IDLE;
240        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-10-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "red">==></font>  
241        					end 
242        					else begin
243        						mem_ns 		<= IDLE;
           <font color = "red">						==></font>
244        						gen_response 	<= 1'b0;
245        					end
246        				end 
247        				else begin
248        					mem_ce	<= 1'b0;
           <font color = "green">					==></font>
249        					mem_ns <= FIRST_ACCESS;
250        					axi_w_data_rd_req 	<= 1'b0;
251        					gen_response 	<= 1'b0;
252        				end
253        				
254        			end
255        			BURST_ACCESS: begin
256        				mem_addr 	<= axaddr[15:2];
257        				if(data_avail) begin
           				<font color = "green">-11-</font>  
258        					// Set Memory Interface Out
259        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-12-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
260        					axi_w_data_rd_req <= mem_we ? 1'b1 : 1'b0;
           					                            <font color = "green">-13-</font>  
           					                            <font color = "green">==></font>  
           					                            <font color = "green">==></font>  
261        					// State Transition
262        					if(!xaction_done) begin
           					<font color = "green">-14-</font>  
263        						mem_ns <= BURST_ACCESS;
           <font color = "green">						==></font>
264        						axi_aw_cntl_rd_req	<= 1'b0;
265        						axi_ar_cntl_rd_req	<= 1'b0;
266        						gen_response <= 1'b0;
267        					end
268        					else if(xaction_avail_q) begin
           					     <font color = "red">-15-</font>  
269        						mem_ns <= FIRST_ACCESS;
270        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-16-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
271        						axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-17-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
272        						axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-18-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
273        					end
274        					else begin
275        						mem_ns 		<= IDLE;
276        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-19-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
277        						axi_aw_cntl_rd_req	<= 1'b0;
278        						axi_ar_cntl_rd_req	<= 1'b0;
279        					end
280        				end
281        				else begin
282        					mem_ce <= 1'b0;
           <font color = "green">					==></font>
283        					mem_ns <= BURST_ACCESS;
284        					axi_w_data_rd_req 	<= 1'b0;
285        					axi_aw_cntl_rd_req	<= 1'b0;
286        					axi_ar_cntl_rd_req	<= 1'b0;
287        					gen_response <= 1'b0;
288        				end
289        			end
290        			default: begin
291        				mem_ce 			<=1'b0;	// Disable Memory Interface
           <font color = "red">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
304        		if(!resetn) begin
           		<font color = "green">-1-</font>  
305        			bvalid 	<= 1'b0;
           <font color = "green">			==></font>
306        			bid	<= 4'h0;
307        			bresp	<= 2'h0;
308        		end
309        		else begin	
310        			// Latch Response Info
311        			if(gen_response) begin
           			<font color = "green">-2-</font>  
312        				bid	<= axid;
313        				bresp 	<= error ? 2'h2 : 2'h0;
           				      	         <font color = "red">-3-</font>  
           				      	         <font color = "red">==></font>  
           				      	         <font color = "green">==></font>  
314        				bvalid	<= 1'b1;
315        			end
316        			else if(!bready) begin
           			     <font color = "red">-4-</font>  
317        				bid	<= bid;
           <font color = "red">				==></font>
318        				bresp 	<= bresp;
319        				bvalid	<= bvalid;
320        			end
321        			else begin
322        				bid	<= 4'h0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_107292'>
<a name="inst_tag_107292_Line"></a>
<b>Line Coverage for Instance : <a href="mod765.html#inst_tag_107292" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>125</td><td>101</td><td>80.80</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>98</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>122</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>152</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>166</td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>196</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>207</td><td>60</td><td>41</td><td>68.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>304</td><td>15</td><td>12</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      	always@(posedge clk, negedge resetn) begin
93         2/2          		if(!resetn)	xaction_avail_q &lt;= 1'b0;
94         1/1          		else 		xaction_avail_q &lt;= xaction_avail;
95                      	end
96                      
97                      	always@(posedge clk, negedge resetn) begin
98         2/2          		if(!resetn) axi_cntl_word &lt;= {1'b0, 30'h0};
99                      		else begin
100        1/1          			if((mem_cs == IDLE &amp;&amp; mem_ns != IDLE) || (xaction_done &amp;&amp; mem_cs == BURST_ACCESS)) begin
101        1/1          				if(wr_granted)
102        1/1          					axi_cntl_word &lt;= {1'b1, axi_aw_cntl_rd_dout};
103        1/1          				else if(rd_granted)
104        1/1          					axi_cntl_word &lt;= {1'b0, axi_ar_cntl_rd_dout};
105                     				else
106        1/1          					axi_cntl_word &lt;= {1'b0, 30'h0};
107                     			end	
                        MISSING_ELSE
108                     		end
109                     	end
110                     
111                     	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
112                     
113                     	assign mem_wdata 		= axi_w_data_rd_dout[31:0];
114                     	assign mem_bywe			= axi_w_data_rd_dout[35:32];	
115                     
116                     
117                     	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) &amp;&amp; !axi_r_data_wr_full )? 1'b1 : 1'b0;
118                     	assign axi_r_data_wr_din = {rlast, rid, rresp, rdata};
119                     		
120                     	// Latch AXI Read Data Info
121                     	always@(*) begin
122        2/2          		if(axi_r_data_wr_req) 	rresp &lt;= (error ? 2'h2 : 2'h0);
                        MISSING_ELSE
123        2/2          		if(axi_r_data_wr_req)	rdata &lt;= mem_rdata;
                        MISSING_ELSE
124                     	end
125                     
126                     	always@(posedge clk, negedge resetn) begin
127        1/1          		if(!resetn) begin
128        1/1          			rlast			&lt;= 1'b0;
129        1/1          			rid			&lt;= 1'b0;
130                     		end
131                     		else begin
132        1/1          			rlast			&lt;= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
133        1/1          			rid			&lt;= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
134                     		end
135                     		
136                     	end
137                     	
138                     	// Burst Access Counter
139                     	always@(posedge clk, negedge resetn) begin
140        1/1          		if(!resetn) 		
141        1/1          			access_cnt &lt;= 7'h0;
142        1/1          		else if(xaction_done) 	
143        1/1          			access_cnt 	&lt;= 7'h0;
144        1/1          		else if(data_avail) 
145        1/1          			access_cnt &lt;= access_cnt + 1;	
146                     		else 	
147        1/1          			access_cnt &lt;= access_cnt;
148                     	end
149                     
150                     	// Read Logic
151                     	always@(posedge clk, negedge resetn) begin
152        1/1          		if(!resetn) begin
153        1/1          			rd_avail_cnt &lt;= 4'h0;
154        1/1          			rd_serv_cnt &lt;= 4'h0;
155                     		end 
156                     		else begin	
157        2/2          			if(mem_ce &amp;&amp; ~mem_we) 	rd_avail_cnt &lt;= rd_avail_cnt + 1;
158        1/1          			else 			rd_avail_cnt &lt;= rd_avail_cnt;
159                     			
160        2/2          			if(axi_r_data_wr_req)	rd_serv_cnt &lt;= rd_serv_cnt + 1;
161        1/1          			else 			rd_serv_cnt &lt;= rd_serv_cnt;
162                     		end
163                     	end
164                     	// Address Calculation
165                     	always@(posedge clk, negedge resetn) begin
166        2/2          		if(~resetn) axaddr_mod &lt;= 16'h0;
167                     		else begin
168        1/1          			if(data_avail) begin
169        1/1          				if(burst_type != 0) begin
170        1/1          					if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 2))
171        <font color = "red">0/1     ==>  						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;</font>
172        1/1          					else if(((((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 2))
173        <font color = "red">0/1     ==>  						axaddr_mod &lt;= ((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize)) - ((1&lt;&lt;axsize)*(axlen+1));</font>
174                     					else
175        1/1          						axaddr_mod &lt;= (((axi_cntl_word[15:0] / (1&lt;&lt;axsize)) * (1&lt;&lt;axsize)) + ((access_cnt+1) * (1&lt;&lt;axsize))) ;
176                     				end
177                     				else begin	// Fixed Burst
178        1/1          					axaddr_mod &lt;= axi_cntl_word[15:0];
179                     				end
180                     			end
181        1/1          			else 	axaddr_mod &lt;= axaddr_mod;
182                     		end
183                     	end	
184                     
185                     	assign axaddr_thresh	= ((axi_cntl_word[15:0] / ((axlen+1)*(1&lt;&lt;axsize))) *  ((axlen+1)*(1&lt;&lt;axsize))) + ((axlen+1)*(1&lt;&lt;axsize));
186                     	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
187                     	assign burst_type 	= axi_cntl_word[24:23];
188                     	assign axlen	   	= axi_cntl_word[19:16];
189                     	assign axsize	   	= axi_cntl_word[22:20];
190                     	assign axid	   	= axi_cntl_word[28:25];
191                     	assign error	   	= axi_cntl_word[29];
192                     	assign mem_we	   	= axi_cntl_word[30];
193                     	
194                     	// Memory Access State Machine
195                     	always@(posedge clk, negedge resetn) begin
196        1/1          		if(~resetn) begin
197        1/1          			mem_cs &lt;= 2'd0;
198                     		end
199                     		else begin
200        1/1          			mem_cs &lt;= mem_ns;
201                     		end
202                     	end		
203                     
204                     
205                     	// Memory Access State Machine Combo Logic
206                     	always@(*) begin
207        1/1          		case(mem_cs)
208                     			IDLE : begin
209                     				// Set Memory Interface Out
210        1/1          				mem_ce 		&lt;= 1'b0;
211        1/1          				axi_w_data_rd_req &lt;= 1'b0;
212        1/1          				axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;
213        1/1          				axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;
214        1/1          				gen_response 	&lt;= 1'b0;
215        1/1          				if(xaction_avail_q) begin
216        1/1          					mem_ns 	 &lt;= FIRST_ACCESS;
217        1/1          					mem_addr &lt;= axaddr[15:2];
218                     				end 
219                     				else begin	
220        1/1          					mem_ns &lt;= IDLE;
221        1/1          					mem_addr &lt;= 16'h0;
222                     				end
223                     
224                     			end
225                     			FIRST_ACCESS: begin
226        1/1          				axi_aw_cntl_rd_req	&lt;= 1'b0;
227        1/1          				axi_ar_cntl_rd_req	&lt;= 1'b0;
228        1/1          				mem_addr 	&lt;= axaddr[15:2]; 
229        1/1          				if(data_avail) begin
230                     					// Set Memory Interface Out
231        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
232        1/1          					axi_w_data_rd_req 	&lt;= mem_we ? 1'b1 : 1'b0;
233                     					// State Transition
234        1/1          					if(!xaction_done) begin
235        1/1          						mem_ns 		&lt;= BURST_ACCESS;
236        1/1          						gen_response 	&lt;= 1'b0;
237                     					end
238        1/1          					else if(xaction_done) begin	// Single burst creates throughput bubble
239        1/1          						mem_ns 		&lt;= IDLE;
240        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
241                     					end 
242                     					else begin
243        <font color = "red">0/1     ==>  						mem_ns 		&lt;= IDLE;</font>
244        <font color = "red">0/1     ==>  						gen_response 	&lt;= 1'b0;</font>
245                     					end
246                     				end 
247                     				else begin
248        1/1          					mem_ce	&lt;= 1'b0;
249        1/1          					mem_ns &lt;= FIRST_ACCESS;
250        1/1          					axi_w_data_rd_req 	&lt;= 1'b0;
251        1/1          					gen_response 	&lt;= 1'b0;
252                     				end
253                     				
254                     			end
255                     			BURST_ACCESS: begin
256        1/1          				mem_addr 	&lt;= axaddr[15:2];
257        1/1          				if(data_avail) begin
258                     					// Set Memory Interface Out
259        1/1          					mem_ce 		&lt;= error ? 1'b0 : 1'b1;
260        1/1          					axi_w_data_rd_req &lt;= mem_we ? 1'b1 : 1'b0;
261                     					// State Transition
262        1/1          					if(!xaction_done) begin
263        1/1          						mem_ns &lt;= BURST_ACCESS;
264        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
265        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
266        1/1          						gen_response &lt;= 1'b0;
267                     					end
268        1/1          					else if(xaction_avail_q) begin
269        <font color = "red">0/1     ==>  						mem_ns &lt;= FIRST_ACCESS;</font>
270        <font color = "red">0/1     ==>  						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;</font>
271        <font color = "red">0/1     ==>  						axi_aw_cntl_rd_req	&lt;= wr_granted ? 1'b1 : 1'b0;</font>
272        <font color = "red">0/1     ==>  						axi_ar_cntl_rd_req	&lt;= rd_granted ? 1'b1 : 1'b0;</font>
273                     					end
274                     					else begin
275        1/1          						mem_ns 		&lt;= IDLE;
276        1/1          						gen_response 	&lt;= mem_we ? 1'b1 : 1'b0;
277        1/1          						axi_aw_cntl_rd_req	&lt;= 1'b0;
278        1/1          						axi_ar_cntl_rd_req	&lt;= 1'b0;
279                     					end
280                     				end
281                     				else begin
282        <font color = "red">0/1     ==>  					mem_ce &lt;= 1'b0;</font>
283        <font color = "red">0/1     ==>  					mem_ns &lt;= BURST_ACCESS;</font>
284        <font color = "red">0/1     ==>  					axi_w_data_rd_req 	&lt;= 1'b0;</font>
285        <font color = "red">0/1     ==>  					axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
286        <font color = "red">0/1     ==>  					axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
287        <font color = "red">0/1     ==>  					gen_response &lt;= 1'b0;</font>
288                     				end
289                     			end
290                     			default: begin
291        <font color = "red">0/1     ==>  				mem_ce 			&lt;=1'b0;	// Disable Memory Interface</font>
292        <font color = "red">0/1     ==>  				mem_addr 		&lt;= 13'h0;</font>
293        <font color = "red">0/1     ==>  				axi_aw_cntl_rd_req	&lt;= 1'b0;</font>
294        <font color = "red">0/1     ==>  				axi_ar_cntl_rd_req	&lt;= 1'b0;</font>
295        <font color = "red">0/1     ==>  				axi_w_data_rd_req 	&lt;= 1'b0;</font>
296        <font color = "red">0/1     ==>  				mem_ns 			&lt;= IDLE;</font>
297        <font color = "red">0/1     ==>  				gen_response 		&lt;= 1'b0;</font>
298                     			end
299                     		endcase
300                     	end
301                     
302                     	// Response Generation Block
303                     	always@(posedge clk, negedge resetn) begin
304        1/1          		if(!resetn) begin
305        1/1          			bvalid 	&lt;= 1'b0;
306        1/1          			bid	&lt;= 4'h0;
307        1/1          			bresp	&lt;= 2'h0;
308                     		end
309                     		else begin	
310                     			// Latch Response Info
311        1/1          			if(gen_response) begin
312        1/1          				bid	&lt;= axid;
313        1/1          				bresp 	&lt;= error ? 2'h2 : 2'h0;
314        1/1          				bvalid	&lt;= 1'b1;
315                     			end
316        1/1          			else if(!bready) begin
317        <font color = "red">0/1     ==>  				bid	&lt;= bid;</font>
318        <font color = "red">0/1     ==>  				bresp 	&lt;= bresp;</font>
319        <font color = "red">0/1     ==>  				bvalid	&lt;= bvalid;</font>
320                     			end
321                     			else begin
322        1/1          				bid	&lt;= 4'h0;
323        1/1          				bresp 	&lt;= 2'h0;
324        1/1          				bvalid 	&lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_107292_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod765.html#inst_tag_107292" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>96</td><td>79</td><td>82.29</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>96</td><td>79</td><td>82.29</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       86
 EXPRESSION (((!axi_aw_cntl_rd_empty)) || ((!axi_ar_cntl_rd_empty)))
             ------------1------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))) &amp;&amp; ((!mem_cs_is_IDLE)))
             ------------------------------------------------1------------------------------------------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION ((((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we) || (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we))))
                 -------------------------1-------------------------    --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!bvalid)) &amp;&amp; ((!axi_w_data_rd_empty)) &amp;&amp; mem_we)
                 -----1-----    ------------2-----------    ---3--
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 SUB-EXPRESSION (((!axi_r_data_wr_full)) &amp;&amp; ((!mem_we)))
                 -----------1-----------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION (((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE))) ? 1'b1 : 1'b0)
             ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION ((access_cnt == axlen) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
                 ----------1----------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 EXPRESSION (((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen)) &amp;&amp; data_avail &amp;&amp; ((!mem_cs_is_IDLE)))
             -----------------------------------1-----------------------------------    -----2----    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       89
 SUB-EXPRESSION ((axlen != 4'b0) ? (access_cnt == (axlen - 1)) : (access_cnt == axlen))
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       90
 EXPRESSION (rlast &amp;&amp; axi_r_data_wr_req)
             --1--    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 EXPRESSION (((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE)) || (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS)))
             -------------------1------------------    ---------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION ((mem_cs == IDLE) &amp;&amp; (mem_ns != IDLE))
                 --------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       100
 SUB-EXPRESSION (xaction_done &amp;&amp; (mem_cs == BURST_ACCESS))
                 ------1-----    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111
 EXPRESSION ((mem_cs == IDLE) ? 1'b1 : 1'b0)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full))) ? 1'b1 : 1'b0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 SUB-EXPRESSION ((rd_avail_cnt != rd_serv_cnt) &amp;&amp; ((!axi_r_data_wr_full)))
                 --------------1--------------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 EXPRESSION (mem_we ? 1'b0 : (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (data_avail ? xaction_done : (((!read_done)) ? rlast : 1'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 SUB-EXPRESSION (((!read_done)) ? rlast : 1'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 EXPRESSION (mem_we ? 4'b0 : (data_avail ? axid : (((!read_done)) ? rid : 4'b0)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (data_avail ? axid : (((!read_done)) ? rid : 4'b0))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       133
 SUB-EXPRESSION (((!read_done)) ? rid : 4'b0)
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157
 EXPRESSION (mem_ce &amp;&amp; ((~mem_we)))
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       170
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &lt; axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1-------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (((((axi_cntl_word[15:0] / (1 &lt;&lt; axsize)) * (1 &lt;&lt; axsize)) + ((access_cnt + 1) * (1 &lt;&lt; axsize))) &gt;= axaddr_thresh) &amp;&amp; (burst_type == 3'h2))
             --------------------------------------------------------1--------------------------------------------------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       186
 EXPRESSION ((access_cnt == 4'b0) ? axi_cntl_word[15:0] : axaddr_mod)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       212
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       231
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       240
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259
 EXPRESSION (error ? 1'b0 : 1'b1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       270
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       271
 EXPRESSION (wr_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (rd_granted ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (mem_we ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       313
 EXPRESSION (error ? 2'h2 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_107292_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod765.html#inst_tag_107292" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">16</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">484</td>
<td class="rt">424</td>
<td class="rt">87.60 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">214</td>
<td class="rt">88.43 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">210</td>
<td class="rt">86.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">16</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">484</td>
<td class="rt">424</td>
<td class="rt">87.60 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">242</td>
<td class="rt">214</td>
<td class="rt">88.43 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">242</td>
<td class="rt">210</td>
<td class="rt">86.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[24:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_aw_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[17:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[22:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_rd_dout[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_rd_dout[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_wr_din[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_ce</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_bywe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_107292_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod765.html#inst_tag_107292" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: mem_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s8">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: mem_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">220</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BURST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>BURST_ACCESS->FIRST_ACCESS</td>
<td class="rt">269</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->IDLE</td>
<td class="rt">197</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>FIRST_ACCESS->BURST_ACCESS</td>
<td class="rt">235</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->FIRST_ACCESS</td>
<td class="rt">216</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_107292_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod765.html#inst_tag_107292" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.mem_controller</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">81</td>
<td class="rt">66</td>
<td class="rt">81.48 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">117</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">186</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">98</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">122</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">123</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">127</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">152</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">166</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">196</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">207</td>
<td class="rt">30</td>
<td class="rt">20</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">304</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88         	assign xaction_done 	= ((access_cnt == axlen) && data_avail && !mem_cs_is_IDLE) ? 1'b1 : 1'b0;
           	                    	                                                           <font color = "green">-1-</font>  
           	                    	                                                           <font color = "green">==></font>  
           	                    	                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111        	assign mem_cs_is_IDLE = mem_cs == IDLE ?  1'b1 : 1'b0;
           	                                       <font color = "green">-1-</font>  
           	                                       <font color = "green">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117        	assign axi_r_data_wr_req = ( (rd_avail_cnt != rd_serv_cnt) && !axi_r_data_wr_full )? 1'b1 : 1'b0;
           	                                                                                   <font color = "green">-1-</font>  
           	                                                                                   <font color = "green">==></font>  
           	                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
186        	assign axaddr		= (access_cnt == 0) ? axi_cntl_word[15:0] : axaddr_mod;
           	             		                    <font color = "green">-1-</font>  
           	             		                    <font color = "green">==></font>  
           	             		                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93         		if(!resetn)	xaction_avail_q <= 1'b0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
94         		else 		xaction_avail_q <= xaction_avail;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98         		if(!resetn) axi_cntl_word <= {1'b0, 30'h0};
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
99         		else begin
100        			if((mem_cs == IDLE && mem_ns != IDLE) || (xaction_done && mem_cs == BURST_ACCESS)) begin
           			<font color = "green">-2-</font>  
101        				if(wr_granted)
           				<font color = "green">-3-</font>  
102        					axi_cntl_word <= {1'b1, axi_aw_cntl_rd_dout};
           <font color = "green">					==></font>
103        				else if(rd_granted)
           				     <font color = "green">-4-</font>  
104        					axi_cntl_word <= {1'b0, axi_ar_cntl_rd_dout};
           <font color = "green">					==></font>
105        				else
106        					axi_cntl_word <= {1'b0, 30'h0};
           <font color = "green">					==></font>
107        			end	
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
122        		if(axi_r_data_wr_req) 	rresp <= (error ? 2'h2 : 2'h0);
           		<font color = "green">-1-</font>                                    <font color = "red">-2-</font>  
           		                                       <font color = "red">==></font>  
           		                                       <font color = "green">==></font>  
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
123        		if(axi_r_data_wr_req)	rdata <= mem_rdata;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127        		if(!resetn) begin
           		<font color = "green">-1-</font>  
128        			rlast			<= 1'b0;
           <font color = "green">			==></font>
129        			rid			<= 1'b0;
130        		end
131        		else begin
132        			rlast			<= (mem_we) ? 1'b0 : data_avail ? xaction_done 	: !read_done ? rlast : 1'b0;
           			     			            <font color = "green">-2-</font>                 <font color = "green">-3-</font>                  	       <font color = "green">-4-</font>      
           			     			            <font color = "green">==></font>                 <font color = "green">==></font>                  	       <font color = "green">==></font>      
           			     			                                               	             <font color = "green">==></font>  
133        			rid			<= (mem_we) ? 4'h0 : data_avail ? axid 		: !read_done ? rid   : 4'h0;
           			   			            <font color = "green">-5-</font>                 <font color = "green">-6-</font>          		       <font color = "green">-7-</font>      
           			   			            <font color = "green">==></font>                 <font color = "green">==></font>          		       <font color = "green">==></font>      
           			   			                                       		             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        		if(!resetn) 		
           		<font color = "green">-1-</font>  
141        			access_cnt <= 7'h0;
           <font color = "green">			==></font>
142        		else if(xaction_done) 	
           		     <font color = "green">-2-</font>  
143        			access_cnt 	<= 7'h0;
           <font color = "green">			==></font>
144        		else if(data_avail) 
           		     <font color = "green">-3-</font>  
145        			access_cnt <= access_cnt + 1;	
           <font color = "green">			==></font>
146        		else 	
147        			access_cnt <= access_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
152        		if(!resetn) begin
           		<font color = "green">-1-</font>  
153        			rd_avail_cnt <= 4'h0;
           <font color = "green">			==></font>
154        			rd_serv_cnt <= 4'h0;
155        		end 
156        		else begin	
157        			if(mem_ce && ~mem_we) 	rd_avail_cnt <= rd_avail_cnt + 1;
           			<font color = "green">-2-</font>  
           <font color = "green">			==></font>
158        			else 			rd_avail_cnt <= rd_avail_cnt;
           <font color = "green">			==></font>
159        			
160        			if(axi_r_data_wr_req)	rd_serv_cnt <= rd_serv_cnt + 1;
           			<font color = "green">-3-</font>  
           <font color = "green">			==></font>
161        			else 			rd_serv_cnt <= rd_serv_cnt;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166        		if(~resetn) axaddr_mod <= 16'h0;
           		<font color = "green">-1-</font>  
           <font color = "green">		==></font>
167        		else begin
168        			if(data_avail) begin
           			<font color = "green">-2-</font>  
169        				if(burst_type != 0) begin
           				<font color = "green">-3-</font>  
170        					if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) < axaddr_thresh) && (burst_type == 2))
           					<font color = "red">-4-</font>  
171        						axaddr_mod <= (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) ;
           <font color = "red">						==></font>
172        					else if(((((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) >= axaddr_thresh) && (burst_type == 2))
           					     <font color = "red">-5-</font>  
173        						axaddr_mod <= ((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize)) - ((1<<axsize)*(axlen+1));
           <font color = "red">						==></font>
174        					else
175        						axaddr_mod <= (((axi_cntl_word[15:0] / (1<<axsize)) * (1<<axsize)) + ((access_cnt+1) * (1<<axsize))) ;
           <font color = "green">						==></font>
176        				end
177        				else begin	// Fixed Burst
178        					axaddr_mod <= axi_cntl_word[15:0];
           <font color = "green">					==></font>
179        				end
180        			end
181        			else 	axaddr_mod <= axaddr_mod;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
196        		if(~resetn) begin
           		<font color = "green">-1-</font>  
197        			mem_cs <= 2'd0;
           <font color = "green">			==></font>
198        		end
199        		else begin
200        			mem_cs <= mem_ns;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207        		case(mem_cs)
           		<font color = "red">-1-</font>  
208        			IDLE : begin
209        				// Set Memory Interface Out
210        				mem_ce 		<= 1'b0;
211        				axi_w_data_rd_req <= 1'b0;
212        				axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-2-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
213        				axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           				                  	              <font color = "green">-3-</font>  
           				                  	              <font color = "green">==></font>  
           				                  	              <font color = "green">==></font>  
214        				gen_response 	<= 1'b0;
215        				if(xaction_avail_q) begin
           				<font color = "green">-4-</font>  
216        					mem_ns 	 <= FIRST_ACCESS;
           <font color = "green">					==></font>
217        					mem_addr <= axaddr[15:2];
218        				end 
219        				else begin	
220        					mem_ns <= IDLE;
           <font color = "green">					==></font>
221        					mem_addr <= 16'h0;
222        				end
223        
224        			end
225        			FIRST_ACCESS: begin
226        				axi_aw_cntl_rd_req	<= 1'b0;
227        				axi_ar_cntl_rd_req	<= 1'b0;
228        				mem_addr 	<= axaddr[15:2]; 
229        				if(data_avail) begin
           				<font color = "green">-5-</font>  
230        					// Set Memory Interface Out
231        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "green">-6-</font>  
           					       		         <font color = "green">==></font>  
           					       		         <font color = "green">==></font>  
232        					axi_w_data_rd_req 	<= mem_we ? 1'b1 : 1'b0;
           					                  	          <font color = "green">-7-</font>  
           					                  	          <font color = "green">==></font>  
           					                  	          <font color = "green">==></font>  
233        					// State Transition
234        					if(!xaction_done) begin
           					<font color = "green">-8-</font>  
235        						mem_ns 		<= BURST_ACCESS;
           <font color = "green">						==></font>
236        						gen_response 	<= 1'b0;
237        					end
238        					else if(xaction_done) begin	// Single burst creates throughput bubble
           					     <font color = "red">-9-</font>  
239        						mem_ns 		<= IDLE;
240        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-10-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
241        					end 
242        					else begin
243        						mem_ns 		<= IDLE;
           <font color = "red">						==></font>
244        						gen_response 	<= 1'b0;
245        					end
246        				end 
247        				else begin
248        					mem_ce	<= 1'b0;
           <font color = "green">					==></font>
249        					mem_ns <= FIRST_ACCESS;
250        					axi_w_data_rd_req 	<= 1'b0;
251        					gen_response 	<= 1'b0;
252        				end
253        				
254        			end
255        			BURST_ACCESS: begin
256        				mem_addr 	<= axaddr[15:2];
257        				if(data_avail) begin
           				<font color = "red">-11-</font>  
258        					// Set Memory Interface Out
259        					mem_ce 		<= error ? 1'b0 : 1'b1;
           					       		         <font color = "red">-12-</font>  
           					       		         <font color = "red">==></font>  
           					       		         <font color = "green">==></font>  
260        					axi_w_data_rd_req <= mem_we ? 1'b1 : 1'b0;
           					                            <font color = "green">-13-</font>  
           					                            <font color = "green">==></font>  
           					                            <font color = "green">==></font>  
261        					// State Transition
262        					if(!xaction_done) begin
           					<font color = "green">-14-</font>  
263        						mem_ns <= BURST_ACCESS;
           <font color = "green">						==></font>
264        						axi_aw_cntl_rd_req	<= 1'b0;
265        						axi_ar_cntl_rd_req	<= 1'b0;
266        						gen_response <= 1'b0;
267        					end
268        					else if(xaction_avail_q) begin
           					     <font color = "red">-15-</font>  
269        						mem_ns <= FIRST_ACCESS;
270        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "red">-16-</font>  
           						             	          <font color = "red">==></font>  
           						             	          <font color = "red">==></font>  
271        						axi_aw_cntl_rd_req	<= wr_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-17-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
272        						axi_ar_cntl_rd_req	<= rd_granted ? 1'b1 : 1'b0;
           						                  	              <font color = "red">-18-</font>  
           						                  	              <font color = "red">==></font>  
           						                  	              <font color = "red">==></font>  
273        					end
274        					else begin
275        						mem_ns 		<= IDLE;
276        						gen_response 	<= mem_we ? 1'b1 : 1'b0;
           						             	          <font color = "green">-19-</font>  
           						             	          <font color = "green">==></font>  
           						             	          <font color = "green">==></font>  
277        						axi_aw_cntl_rd_req	<= 1'b0;
278        						axi_ar_cntl_rd_req	<= 1'b0;
279        					end
280        				end
281        				else begin
282        					mem_ce <= 1'b0;
           <font color = "red">					==></font>
283        					mem_ns <= BURST_ACCESS;
284        					axi_w_data_rd_req 	<= 1'b0;
285        					axi_aw_cntl_rd_req	<= 1'b0;
286        					axi_ar_cntl_rd_req	<= 1'b0;
287        					gen_response <= 1'b0;
288        				end
289        			end
290        			default: begin
291        				mem_ce 			<=1'b0;	// Disable Memory Interface
           <font color = "red">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>FIRST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>BURST_ACCESS </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
304        		if(!resetn) begin
           		<font color = "green">-1-</font>  
305        			bvalid 	<= 1'b0;
           <font color = "green">			==></font>
306        			bid	<= 4'h0;
307        			bresp	<= 2'h0;
308        		end
309        		else begin	
310        			// Latch Response Info
311        			if(gen_response) begin
           			<font color = "green">-2-</font>  
312        				bid	<= axid;
313        				bresp 	<= error ? 2'h2 : 2'h0;
           				      	         <font color = "red">-3-</font>  
           				      	         <font color = "red">==></font>  
           				      	         <font color = "green">==></font>  
314        				bvalid	<= 1'b1;
315        			end
316        			else if(!bready) begin
           			     <font color = "red">-4-</font>  
317        				bid	<= bid;
           <font color = "red">				==></font>
318        				bresp 	<= bresp;
319        				bvalid	<= bvalid;
320        			end
321        			else begin
322        				bid	<= 4'h0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_107292">
    <li>
      <a href="#inst_tag_107292_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_107292_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_107292_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_107292_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_107292_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_107293">
    <li>
      <a href="#inst_tag_107293_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_107293_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_107293_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_107293_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_107293_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_107294">
    <li>
      <a href="#inst_tag_107294_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_107294_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_107294_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_107294_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_107294_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_107295">
    <li>
      <a href="#inst_tag_107295_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_107295_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_107295_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_107295_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_107295_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_mem_cntl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
