#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556184e3de50 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x556184e71d40_0 .var "clk", 0 0;
v0x556184e71ef0_0 .var "reset", 0 0;
S_0x556184e308e0 .scope module, "micpu" "cpu" 2 17, 3 1 0, S_0x556184e3de50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x556184e710b0_0 .net "clk", 0 0, v0x556184e71d40_0;  1 drivers
v0x556184e71170_0 .net "datos", 15 0, L_0x556184e84080;  1 drivers
o0x7fd4929d7668 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x556184e71280_0 .net "direcciones", 15 0, o0x7fd4929d7668;  0 drivers
o0x7fd4929d7518 .functor BUFZ 1, C4<z>; HiZ drive
v0x556184e71320_0 .net "oe", 0 0, o0x7fd4929d7518;  0 drivers
v0x556184e71410_0 .net "op_alu", 2 0, v0x556184e70500_0;  1 drivers
v0x556184e71500_0 .net "opcode", 5 0, L_0x556184e842b0;  1 drivers
v0x556184e71610_0 .net "pop", 0 0, v0x556184e706f0_0;  1 drivers
v0x556184e716b0_0 .net "push", 0 0, v0x556184e70810_0;  1 drivers
v0x556184e71750_0 .net "reset", 0 0, v0x556184e71ef0_0;  1 drivers
v0x556184e71880_0 .net "s_datos", 0 0, v0x556184e70900_0;  1 drivers
v0x556184e71920_0 .net "s_inc", 0 0, v0x556184e70a40_0;  1 drivers
v0x556184e719c0_0 .net "s_inm", 0 0, v0x556184e70b30_0;  1 drivers
v0x556184e71a60_0 .net "s_pila", 0 0, v0x556184e70c20_0;  1 drivers
v0x556184e71b00_0 .net "we3", 0 0, v0x556184e70d10_0;  1 drivers
v0x556184e71ba0_0 .net "wez", 0 0, v0x556184e70db0_0;  1 drivers
v0x556184e71c40_0 .net "z", 0 0, v0x556184e6af30_0;  1 drivers
S_0x556184e3d8c0 .scope module, "camino_datos" "cd" 3 9, 4 1 0, S_0x556184e308e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "s_pila"
    .port_info 9 /INPUT 1 "s_datos"
    .port_info 10 /INPUT 1 "oe"
    .port_info 11 /INOUT 16 "datos"
    .port_info 12 /INPUT 3 "op_alu"
    .port_info 13 /OUTPUT 1 "z"
    .port_info 14 /OUTPUT 6 "opcode"
    .port_info 15 /OUTPUT 16 "direcciones"
v0x556184e6e8b0_0 .net "Mux_Sal_toBR", 15 0, L_0x556184e83f50;  1 drivers
v0x556184e6e9e0_0 .net "Mux_toPC", 9 0, L_0x556184e82670;  1 drivers
v0x556184e6eaf0_0 .net "R1", 15 0, L_0x556184e82e30;  1 drivers
v0x556184e6eb90_0 .net "R2", 15 0, L_0x556184e83680;  1 drivers
v0x556184e6eca0_0 .net "SalALU", 15 0, L_0x556184e83cc0;  1 drivers
v0x556184e6ee00_0 .net "SalMux_toALU", 15 0, L_0x556184e83af0;  1 drivers
v0x556184e6ef10_0 .net "SalMux_toMux", 9 0, L_0x556184e823b0;  1 drivers
v0x556184e6f020_0 .net "SalPC", 9 0, v0x556184e3d710_0;  1 drivers
v0x556184e6f0e0_0 .net "SalStack_toMux", 9 0, L_0x556184e722a0;  1 drivers
v0x556184e6f230_0 .net "SalSum_toMuxStack", 9 0, L_0x556184e72200;  1 drivers
v0x556184e6f2f0_0 .net "Trans_toMux", 15 0, L_0x556184e84120;  1 drivers
v0x556184e6f400_0 .net "alu_ffdz", 0 0, L_0x556184e83e90;  1 drivers
o0x7fd4929d6c18 .functor BUFZ 1, C4<z>; HiZ drive
v0x556184e6f4a0_0 .net "alu_ffz", 0 0, o0x7fd4929d6c18;  0 drivers
v0x556184e6f540_0 .net "clk", 0 0, v0x556184e71d40_0;  alias, 1 drivers
v0x556184e6f5e0_0 .net "datos", 15 0, L_0x556184e84080;  alias, 1 drivers
v0x556184e6f680_0 .net "direcciones", 15 0, o0x7fd4929d7668;  alias, 0 drivers
v0x556184e6f720_0 .net "instruccion", 31 0, L_0x556184e720f0;  1 drivers
v0x556184e6f7e0_0 .net "oe", 0 0, o0x7fd4929d7518;  alias, 0 drivers
v0x556184e6f880_0 .net "op_alu", 2 0, v0x556184e70500_0;  alias, 1 drivers
v0x556184e6f920_0 .net "opcode", 5 0, L_0x556184e842b0;  alias, 1 drivers
v0x556184e6f9c0_0 .net "pop", 0 0, v0x556184e706f0_0;  alias, 1 drivers
v0x556184e6fa60_0 .net "push", 0 0, v0x556184e70810_0;  alias, 1 drivers
v0x556184e6fb00_0 .net "reset", 0 0, v0x556184e71ef0_0;  alias, 1 drivers
v0x556184e6fba0_0 .net "s_datos", 0 0, v0x556184e70900_0;  alias, 1 drivers
v0x556184e6fc40_0 .net "s_inc", 0 0, v0x556184e70a40_0;  alias, 1 drivers
v0x556184e6fce0_0 .net "s_inm", 0 0, v0x556184e70b30_0;  alias, 1 drivers
v0x556184e6fd80_0 .net "s_pila", 0 0, v0x556184e70c20_0;  alias, 1 drivers
v0x556184e6fe50_0 .net "we3", 0 0, v0x556184e70d10_0;  alias, 1 drivers
v0x556184e6ff20_0 .net "wez", 0 0, v0x556184e70db0_0;  alias, 1 drivers
v0x556184e6fff0_0 .net "z", 0 0, v0x556184e6af30_0;  alias, 1 drivers
L_0x556184e824e0 .part L_0x556184e720f0, 0, 10;
L_0x556184e83880 .part L_0x556184e720f0, 22, 4;
L_0x556184e839b0 .part L_0x556184e720f0, 18, 4;
L_0x556184e83a50 .part L_0x556184e720f0, 14, 4;
L_0x556184e83c20 .part L_0x556184e720f0, 0, 16;
L_0x556184e842b0 .part L_0x556184e720f0, 26, 6;
S_0x556184e39540 .scope module, "PC" "registro" 4 15, 5 38 0, S_0x556184e3d8c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x556184e3d270 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001010>;
v0x556184e3d100_0 .net "clk", 0 0, v0x556184e71d40_0;  alias, 1 drivers
v0x556184e3d1d0_0 .net "d", 9 0, L_0x556184e82670;  alias, 1 drivers
v0x556184e3d710_0 .var "q", 9 0;
v0x556184e67af0_0 .net "reset", 0 0, v0x556184e71ef0_0;  alias, 1 drivers
E_0x556184e4cbc0 .event posedge, v0x556184e67af0_0, v0x556184e3d100_0;
S_0x556184e67c30 .scope module, "Sumto_multiplexor" "mux2" 4 24, 5 50 0, S_0x556184e3d8c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x556184e67e20 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001010>;
v0x556184e67ec0_0 .net "d0", 9 0, L_0x556184e824e0;  1 drivers
v0x556184e67fa0_0 .net "d1", 9 0, L_0x556184e72200;  alias, 1 drivers
v0x556184e68080_0 .net "s", 0 0, v0x556184e70a40_0;  alias, 1 drivers
v0x556184e68150_0 .net "y", 9 0, L_0x556184e823b0;  alias, 1 drivers
L_0x556184e823b0 .functor MUXZ 10, L_0x556184e824e0, L_0x556184e72200, v0x556184e70a40_0, C4<>;
S_0x556184e682e0 .scope module, "alu_cpu" "alu" 4 39, 6 1 0, S_0x556184e3d8c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 16 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x556184e83e90 .functor NOT 1, L_0x556184e83d60, C4<0>, C4<0>, C4<0>;
L_0x7fd49298d378 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x556184e68580_0 .net *"_s3", 7 0, L_0x7fd49298d378;  1 drivers
v0x556184e68680_0 .net *"_s5", 0 0, L_0x556184e83d60;  1 drivers
v0x556184e68740_0 .net "a", 15 0, L_0x556184e83af0;  alias, 1 drivers
v0x556184e68830_0 .net "b", 15 0, L_0x556184e83680;  alias, 1 drivers
v0x556184e68910_0 .net "op_alu", 2 0, v0x556184e70500_0;  alias, 1 drivers
v0x556184e68a40_0 .var "s", 7 0;
v0x556184e68b20_0 .net "y", 15 0, L_0x556184e83cc0;  alias, 1 drivers
v0x556184e68c00_0 .net "zero", 0 0, L_0x556184e83e90;  alias, 1 drivers
E_0x556184e4c8f0 .event edge, v0x556184e68910_0, v0x556184e68830_0, v0x556184e68740_0;
L_0x556184e83cc0 .concat [ 8 8 0 0], v0x556184e68a40_0, L_0x7fd49298d378;
L_0x556184e83d60 .reduce/or L_0x556184e83cc0;
S_0x556184e68d60 .scope module, "banco_registros" "regfile" 4 33, 5 4 0, S_0x556184e3d8c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 16 "wd3"
    .port_info 6 /OUTPUT 16 "rd1"
    .port_info 7 /OUTPUT 16 "rd2"
v0x556184e69090_0 .net *"_s0", 31 0, L_0x556184e828e0;  1 drivers
v0x556184e69190_0 .net *"_s10", 5 0, L_0x556184e82ae0;  1 drivers
L_0x7fd49298d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556184e69270_0 .net *"_s13", 1 0, L_0x7fd49298d138;  1 drivers
v0x556184e69330_0 .net *"_s14", 15 0, L_0x556184e82cf0;  1 drivers
L_0x7fd49298d180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x556184e69410_0 .net *"_s17", 7 0, L_0x7fd49298d180;  1 drivers
L_0x7fd49298d1c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556184e69540_0 .net/2u *"_s18", 15 0, L_0x7fd49298d1c8;  1 drivers
v0x556184e69620_0 .net *"_s22", 31 0, L_0x556184e83040;  1 drivers
L_0x7fd49298d210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556184e69700_0 .net *"_s25", 27 0, L_0x7fd49298d210;  1 drivers
L_0x7fd49298d258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556184e697e0_0 .net/2u *"_s26", 31 0, L_0x7fd49298d258;  1 drivers
v0x556184e698c0_0 .net *"_s28", 0 0, L_0x556184e831c0;  1 drivers
L_0x7fd49298d0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556184e69980_0 .net *"_s3", 27 0, L_0x7fd49298d0a8;  1 drivers
v0x556184e69a60_0 .net *"_s30", 7 0, L_0x556184e83300;  1 drivers
v0x556184e69b40_0 .net *"_s32", 5 0, L_0x556184e833a0;  1 drivers
L_0x7fd49298d2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556184e69c20_0 .net *"_s35", 1 0, L_0x7fd49298d2a0;  1 drivers
v0x556184e69d00_0 .net *"_s36", 15 0, L_0x556184e83540;  1 drivers
L_0x7fd49298d2e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x556184e69de0_0 .net *"_s39", 7 0, L_0x7fd49298d2e8;  1 drivers
L_0x7fd49298d0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556184e69ec0_0 .net/2u *"_s4", 31 0, L_0x7fd49298d0f0;  1 drivers
L_0x7fd49298d330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556184e69fa0_0 .net/2u *"_s40", 15 0, L_0x7fd49298d330;  1 drivers
v0x556184e6a080_0 .net *"_s6", 0 0, L_0x556184e829a0;  1 drivers
v0x556184e6a140_0 .net *"_s8", 7 0, L_0x556184e82a40;  1 drivers
v0x556184e6a220_0 .net "clk", 0 0, v0x556184e71d40_0;  alias, 1 drivers
v0x556184e6a2c0_0 .net "ra1", 3 0, L_0x556184e83880;  1 drivers
v0x556184e6a380_0 .net "ra2", 3 0, L_0x556184e839b0;  1 drivers
v0x556184e6a460_0 .net "rd1", 15 0, L_0x556184e82e30;  alias, 1 drivers
v0x556184e6a540_0 .net "rd2", 15 0, L_0x556184e83680;  alias, 1 drivers
v0x556184e6a630 .array "regb", 15 0, 7 0;
v0x556184e6a6d0_0 .net "wa3", 3 0, L_0x556184e83a50;  1 drivers
v0x556184e6a7b0_0 .net "wd3", 15 0, L_0x556184e83f50;  alias, 1 drivers
v0x556184e6a890_0 .net "we3", 0 0, v0x556184e70d10_0;  alias, 1 drivers
E_0x556184e4c5c0 .event posedge, v0x556184e3d100_0;
L_0x556184e828e0 .concat [ 4 28 0 0], L_0x556184e83880, L_0x7fd49298d0a8;
L_0x556184e829a0 .cmp/ne 32, L_0x556184e828e0, L_0x7fd49298d0f0;
L_0x556184e82a40 .array/port v0x556184e6a630, L_0x556184e82ae0;
L_0x556184e82ae0 .concat [ 4 2 0 0], L_0x556184e83880, L_0x7fd49298d138;
L_0x556184e82cf0 .concat [ 8 8 0 0], L_0x556184e82a40, L_0x7fd49298d180;
L_0x556184e82e30 .functor MUXZ 16, L_0x7fd49298d1c8, L_0x556184e82cf0, L_0x556184e829a0, C4<>;
L_0x556184e83040 .concat [ 4 28 0 0], L_0x556184e839b0, L_0x7fd49298d210;
L_0x556184e831c0 .cmp/ne 32, L_0x556184e83040, L_0x7fd49298d258;
L_0x556184e83300 .array/port v0x556184e6a630, L_0x556184e833a0;
L_0x556184e833a0 .concat [ 4 2 0 0], L_0x556184e839b0, L_0x7fd49298d2a0;
L_0x556184e83540 .concat [ 8 8 0 0], L_0x556184e83300, L_0x7fd49298d2e8;
L_0x556184e83680 .functor MUXZ 16, L_0x7fd49298d330, L_0x556184e83540, L_0x556184e831c0, C4<>;
S_0x556184e6aa50 .scope module, "ffz" "ffd" 4 45, 5 61 0, S_0x556184e3d8c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x556184e6aca0_0 .net "carga", 0 0, v0x556184e70db0_0;  alias, 1 drivers
v0x556184e6ad80_0 .net "clk", 0 0, v0x556184e71d40_0;  alias, 1 drivers
v0x556184e6ae90_0 .net "d", 0 0, o0x7fd4929d6c18;  alias, 0 drivers
v0x556184e6af30_0 .var "q", 0 0;
v0x556184e6afd0_0 .net "reset", 0 0, v0x556184e71ef0_0;  alias, 1 drivers
S_0x556184e6b170 .scope module, "memoria" "memprog" 4 18, 7 3 0, S_0x556184e3d8c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 32 "rd"
L_0x556184e720f0 .functor BUFZ 32, L_0x556184e71fb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556184e6b3b0_0 .net *"_s0", 31 0, L_0x556184e71fb0;  1 drivers
v0x556184e6b4b0_0 .net *"_s2", 11 0, L_0x556184e72050;  1 drivers
L_0x7fd49298d018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556184e6b590_0 .net *"_s5", 1 0, L_0x7fd49298d018;  1 drivers
v0x556184e6b650_0 .net "a", 9 0, v0x556184e3d710_0;  alias, 1 drivers
v0x556184e6b740_0 .net "clk", 0 0, v0x556184e71d40_0;  alias, 1 drivers
v0x556184e6b830 .array "mem", 1023 0, 31 0;
v0x556184e6b8d0_0 .net "rd", 31 0, L_0x556184e720f0;  alias, 1 drivers
L_0x556184e71fb0 .array/port v0x556184e6b830, L_0x556184e72050;
L_0x556184e72050 .concat [ 10 2 0 0], v0x556184e3d710_0, L_0x7fd49298d018;
S_0x556184e6ba30 .scope module, "multiplexor_toPC" "mux2" 4 30, 5 50 0, S_0x556184e3d8c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x556184e6bc00 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001010>;
v0x556184e6bd40_0 .net "d0", 9 0, L_0x556184e722a0;  alias, 1 drivers
v0x556184e6be20_0 .net "d1", 9 0, L_0x556184e823b0;  alias, 1 drivers
v0x556184e6bf10_0 .net "s", 0 0, v0x556184e70c20_0;  alias, 1 drivers
v0x556184e6bfe0_0 .net "y", 9 0, L_0x556184e82670;  alias, 1 drivers
L_0x556184e82670 .functor MUXZ 10, L_0x556184e722a0, L_0x556184e823b0, v0x556184e70c20_0, C4<>;
S_0x556184e6c140 .scope module, "mux_Inm" "mux2" 4 42, 5 50 0, S_0x556184e3d8c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "d0"
    .port_info 1 /INPUT 16 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 16 "y"
P_0x556184e6c310 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000010000>;
v0x556184e6c450_0 .net "d0", 15 0, L_0x556184e83cc0;  alias, 1 drivers
v0x556184e6c560_0 .net "d1", 15 0, L_0x556184e84120;  alias, 1 drivers
v0x556184e6c620_0 .net "s", 0 0, v0x556184e70900_0;  alias, 1 drivers
v0x556184e6c6f0_0 .net "y", 15 0, L_0x556184e83f50;  alias, 1 drivers
L_0x556184e83f50 .functor MUXZ 16, L_0x556184e83cc0, L_0x556184e84120, v0x556184e70900_0, C4<>;
S_0x556184e6c870 .scope module, "mux_toALU" "mux2" 4 36, 5 50 0, S_0x556184e3d8c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "d0"
    .port_info 1 /INPUT 16 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 16 "y"
P_0x556184e6abd0 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000010000>;
v0x556184e6cb30_0 .net "d0", 15 0, L_0x556184e83c20;  1 drivers
v0x556184e6cc30_0 .net "d1", 15 0, L_0x556184e82e30;  alias, 1 drivers
v0x556184e6cd20_0 .net "s", 0 0, v0x556184e70b30_0;  alias, 1 drivers
v0x556184e6cdf0_0 .net "y", 15 0, L_0x556184e83af0;  alias, 1 drivers
L_0x556184e83af0 .functor MUXZ 16, L_0x556184e83c20, L_0x556184e82e30, v0x556184e70b30_0, C4<>;
S_0x556184e6cf50 .scope module, "stack" "pila" 4 27, 8 1 0, S_0x556184e3d8c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "d"
    .port_info 5 /OUTPUT 10 "out"
L_0x556184e722a0 .functor BUFZ 10, L_0x556184e82580, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x556184e6d200_0 .net *"_s0", 9 0, L_0x556184e82580;  1 drivers
v0x556184e6d300_0 .net "clk", 0 0, v0x556184e71d40_0;  alias, 1 drivers
v0x556184e6d3c0_0 .net "d", 9 0, L_0x556184e72200;  alias, 1 drivers
v0x556184e6d490_0 .net "out", 9 0, L_0x556184e722a0;  alias, 1 drivers
v0x556184e6d560_0 .net "pop", 0 0, v0x556184e706f0_0;  alias, 1 drivers
v0x556184e6d600_0 .net "push", 0 0, v0x556184e70810_0;  alias, 1 drivers
v0x556184e6d6a0_0 .net "reset", 0 0, v0x556184e71ef0_0;  alias, 1 drivers
v0x556184e6d790_0 .var "sp", 9 0;
v0x556184e6d870 .array "stack_mem", 63 0, 9 0;
E_0x556184e4d8b0/0 .event edge, v0x556184e67af0_0;
E_0x556184e4d8b0/1 .event posedge, v0x556184e3d100_0;
E_0x556184e4d8b0 .event/or E_0x556184e4d8b0/0, E_0x556184e4d8b0/1;
L_0x556184e82580 .array/port v0x556184e6d870, v0x556184e6d790_0;
S_0x556184e6da30 .scope module, "sumador" "sum" 4 21, 5 30 0, S_0x556184e3d8c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
L_0x7fd49298d060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x556184e6dc20_0 .net "a", 9 0, L_0x7fd49298d060;  1 drivers
v0x556184e6dd20_0 .net "b", 9 0, v0x556184e3d710_0;  alias, 1 drivers
v0x556184e6de30_0 .net "y", 9 0, L_0x556184e72200;  alias, 1 drivers
L_0x556184e72200 .arith/sum 10, L_0x7fd49298d060, v0x556184e3d710_0;
S_0x556184e6dfa0 .scope module, "transc" "transceiver" 4 48, 9 1 0, S_0x556184e3d8c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "oe"
    .port_info 3 /INPUT 16 "in"
    .port_info 4 /OUTPUT 16 "out"
    .port_info 5 /INOUT 16 "bidir"
L_0x556184e84120 .functor BUFZ 16, L_0x556184e84080, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7fd4929d74b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x556184e6e210_0 name=_s0
v0x556184e6e2f0_0 .net "bidir", 15 0, L_0x556184e84080;  alias, 1 drivers
v0x556184e6e3d0_0 .net "clk", 0 0, v0x556184e71d40_0;  alias, 1 drivers
v0x556184e6e470_0 .net "in", 15 0, L_0x556184e82e30;  alias, 1 drivers
v0x556184e6e560_0 .net "oe", 0 0, o0x7fd4929d7518;  alias, 0 drivers
v0x556184e6e670_0 .net "out", 15 0, L_0x556184e84120;  alias, 1 drivers
v0x556184e6e730_0 .net "reset", 0 0, v0x556184e71ef0_0;  alias, 1 drivers
L_0x556184e84080 .functor MUXZ 16, o0x7fd4929d74b8, L_0x556184e82e30, o0x7fd4929d7518, C4<>;
S_0x556184e70230 .scope module, "unidad_control" "uc" 3 12, 10 1 0, S_0x556184e308e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "s_inm"
    .port_info 4 /OUTPUT 1 "we3"
    .port_info 5 /OUTPUT 1 "wez"
    .port_info 6 /OUTPUT 1 "s_pila"
    .port_info 7 /OUTPUT 1 "s_datos"
    .port_info 8 /OUTPUT 1 "push"
    .port_info 9 /OUTPUT 1 "pop"
    .port_info 10 /OUTPUT 3 "op_alu"
v0x556184e70500_0 .var "op_alu", 2 0;
v0x556184e70630_0 .net "opcode", 5 0, L_0x556184e842b0;  alias, 1 drivers
v0x556184e706f0_0 .var "pop", 0 0;
v0x556184e70810_0 .var "push", 0 0;
v0x556184e70900_0 .var "s_datos", 0 0;
v0x556184e70a40_0 .var "s_inc", 0 0;
v0x556184e70b30_0 .var "s_inm", 0 0;
v0x556184e70c20_0 .var "s_pila", 0 0;
v0x556184e70d10_0 .var "we3", 0 0;
v0x556184e70db0_0 .var "wez", 0 0;
v0x556184e70ea0_0 .net "z", 0 0, v0x556184e6af30_0;  alias, 1 drivers
E_0x556184e4c540 .event edge, v0x556184e6f920_0;
    .scope S_0x556184e39540;
T_0 ;
    %wait E_0x556184e4cbc0;
    %load/vec4 v0x556184e67af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x556184e3d710_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556184e3d1d0_0;
    %assign/vec4 v0x556184e3d710_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556184e6b170;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x556184e6b830 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x556184e6cf50;
T_2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x556184e6d790_0, 0;
    %end;
    .thread T_2;
    .scope S_0x556184e6cf50;
T_3 ;
    %wait E_0x556184e4d8b0;
    %load/vec4 v0x556184e6d600_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x556184e6d790_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pad/u 10;
    %assign/vec4 v0x556184e6d790_0, 0;
    %load/vec4 v0x556184e6d3c0_0;
    %addi 1, 0, 10;
    %load/vec4 v0x556184e6d790_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556184e6d870, 0, 4;
T_3.0 ;
    %load/vec4 v0x556184e6d560_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x556184e6d790_0;
    %pad/u 64;
    %subi 1, 0, 64;
    %pad/u 10;
    %assign/vec4 v0x556184e6d790_0, 0;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556184e68d60;
T_4 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x556184e6a630 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x556184e68d60;
T_5 ;
    %wait E_0x556184e4c5c0;
    %load/vec4 v0x556184e6a890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x556184e6a7b0_0;
    %pad/u 8;
    %load/vec4 v0x556184e6a6d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556184e6a630, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556184e682e0;
T_6 ;
    %wait E_0x556184e4c8f0;
    %load/vec4 v0x556184e68910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x556184e68a40_0, 0, 8;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v0x556184e68740_0;
    %pad/u 8;
    %store/vec4 v0x556184e68a40_0, 0, 8;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v0x556184e68740_0;
    %inv;
    %pad/u 8;
    %store/vec4 v0x556184e68a40_0, 0, 8;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0x556184e68740_0;
    %load/vec4 v0x556184e68830_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x556184e68a40_0, 0, 8;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0x556184e68740_0;
    %load/vec4 v0x556184e68830_0;
    %sub;
    %pad/u 8;
    %store/vec4 v0x556184e68a40_0, 0, 8;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x556184e68740_0;
    %load/vec4 v0x556184e68830_0;
    %and;
    %pad/u 8;
    %store/vec4 v0x556184e68a40_0, 0, 8;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x556184e68740_0;
    %load/vec4 v0x556184e68830_0;
    %or;
    %pad/u 8;
    %store/vec4 v0x556184e68a40_0, 0, 8;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0x556184e68740_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %pad/u 8;
    %store/vec4 v0x556184e68a40_0, 0, 8;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x556184e68830_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %pad/u 8;
    %store/vec4 v0x556184e68a40_0, 0, 8;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x556184e6aa50;
T_7 ;
    %wait E_0x556184e4cbc0;
    %load/vec4 v0x556184e6afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556184e6af30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x556184e6aca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x556184e6ae90_0;
    %assign/vec4 v0x556184e6af30_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556184e70230;
T_8 ;
    %wait E_0x556184e4c540;
    %load/vec4 v0x556184e70630_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/x;
    %jmp/1 T_8.3, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/x;
    %jmp/1 T_8.4, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 6;
    %cmp/x;
    %jmp/1 T_8.5, 4;
    %dup/vec4;
    %pushi/vec4 36, 3, 6;
    %cmp/x;
    %jmp/1 T_8.6, 4;
    %dup/vec4;
    %pushi/vec4 40, 3, 6;
    %cmp/x;
    %jmp/1 T_8.7, 4;
    %dup/vec4;
    %pushi/vec4 44, 3, 6;
    %cmp/x;
    %jmp/1 T_8.8, 4;
    %dup/vec4;
    %pushi/vec4 48, 3, 6;
    %cmp/x;
    %jmp/1 T_8.9, 4;
    %dup/vec4;
    %pushi/vec4 52, 3, 6;
    %cmp/x;
    %jmp/1 T_8.10, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 6;
    %cmp/x;
    %jmp/1 T_8.11, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 6;
    %cmp/x;
    %jmp/1 T_8.12, 4;
    %dup/vec4;
    %pushi/vec4 36, 3, 6;
    %cmp/x;
    %jmp/1 T_8.13, 4;
    %dup/vec4;
    %pushi/vec4 40, 3, 6;
    %cmp/x;
    %jmp/1 T_8.14, 4;
    %dup/vec4;
    %pushi/vec4 44, 3, 6;
    %cmp/x;
    %jmp/1 T_8.15, 4;
    %dup/vec4;
    %pushi/vec4 48, 3, 6;
    %cmp/x;
    %jmp/1 T_8.16, 4;
    %dup/vec4;
    %pushi/vec4 52, 3, 6;
    %cmp/x;
    %jmp/1 T_8.17, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 6;
    %cmp/x;
    %jmp/1 T_8.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.1 ;
    %load/vec4 v0x556184e70ea0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.21, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %jmp T_8.22;
T_8.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
T_8.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.2 ;
    %load/vec4 v0x556184e70ea0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
T_8.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.3 ;
    %load/vec4 v0x556184e70ea0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %jmp T_8.26;
T_8.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
T_8.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.4 ;
    %load/vec4 v0x556184e70ea0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %jmp T_8.28;
T_8.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
T_8.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e70db0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x556184e70500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e70810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e706f0_0, 0, 1;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x556184e3de50;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e71d40_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e71d40_0, 0, 1;
    %delay 3000, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x556184e3de50;
T_10 ;
    %vpi_call 2 21 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x556184e6a630, 1> {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x556184e6a630, 2> {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x556184e6a630, 3> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556184e71ef0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556184e71ef0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x556184e3de50;
T_11 ;
    %delay 300000, 0;
    %vpi_call 2 35 "$write", "R1 =%d\012R2 =%d =%d\012", &A<v0x556184e6a630, 1>, &A<v0x556184e6a630, 2>, &A<v0x556184e6a630, 3> {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "componentes.v";
    "alu.v";
    "memprog.v";
    "pila.v";
    "transceiver.v";
    "uc.v";
