{
  "module_name": "sram_y0_x4_rtr_regs.h",
  "hash_id": "324425e8f5d08b104d902cbd51bd3b06d38450fd723ed564bb90f98675cc9f64",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/sram_y0_x4_rtr_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_SRAM_Y0_X4_RTR_REGS_H_\n#define ASIC_REG_SRAM_Y0_X4_RTR_REGS_H_\n\n \n\n#define mmSRAM_Y0_X4_RTR_HBW_RD_RQ_E_ARB                             0x211100\n\n#define mmSRAM_Y0_X4_RTR_HBW_RD_RQ_W_ARB                             0x211104\n\n#define mmSRAM_Y0_X4_RTR_HBW_RD_RQ_L_ARB                             0x211110\n\n#define mmSRAM_Y0_X4_RTR_HBW_E_ARB_MAX                               0x211120\n\n#define mmSRAM_Y0_X4_RTR_HBW_W_ARB_MAX                               0x211124\n\n#define mmSRAM_Y0_X4_RTR_HBW_L_ARB_MAX                               0x211130\n\n#define mmSRAM_Y0_X4_RTR_HBW_DATA_E_ARB                              0x211140\n\n#define mmSRAM_Y0_X4_RTR_HBW_DATA_W_ARB                              0x211144\n\n#define mmSRAM_Y0_X4_RTR_HBW_DATA_L_ARB                              0x211148\n\n#define mmSRAM_Y0_X4_RTR_HBW_WR_RS_E_ARB                             0x211160\n\n#define mmSRAM_Y0_X4_RTR_HBW_WR_RS_W_ARB                             0x211164\n\n#define mmSRAM_Y0_X4_RTR_HBW_WR_RS_L_ARB                             0x211168\n\n#define mmSRAM_Y0_X4_RTR_LBW_RD_RQ_E_ARB                             0x211200\n\n#define mmSRAM_Y0_X4_RTR_LBW_RD_RQ_W_ARB                             0x211204\n\n#define mmSRAM_Y0_X4_RTR_LBW_RD_RQ_L_ARB                             0x211210\n\n#define mmSRAM_Y0_X4_RTR_LBW_E_ARB_MAX                               0x211220\n\n#define mmSRAM_Y0_X4_RTR_LBW_W_ARB_MAX                               0x211224\n\n#define mmSRAM_Y0_X4_RTR_LBW_L_ARB_MAX                               0x211230\n\n#define mmSRAM_Y0_X4_RTR_LBW_DATA_E_ARB                              0x211240\n\n#define mmSRAM_Y0_X4_RTR_LBW_DATA_W_ARB                              0x211244\n\n#define mmSRAM_Y0_X4_RTR_LBW_DATA_L_ARB                              0x211248\n\n#define mmSRAM_Y0_X4_RTR_LBW_WR_RS_E_ARB                             0x211260\n\n#define mmSRAM_Y0_X4_RTR_LBW_WR_RS_W_ARB                             0x211264\n\n#define mmSRAM_Y0_X4_RTR_LBW_WR_RS_L_ARB                             0x211268\n\n#define mmSRAM_Y0_X4_RTR_DBG_E_ARB                                   0x211300\n\n#define mmSRAM_Y0_X4_RTR_DBG_W_ARB                                   0x211304\n\n#define mmSRAM_Y0_X4_RTR_DBG_L_ARB                                   0x211310\n\n#define mmSRAM_Y0_X4_RTR_DBG_E_ARB_MAX                               0x211320\n\n#define mmSRAM_Y0_X4_RTR_DBG_W_ARB_MAX                               0x211324\n\n#define mmSRAM_Y0_X4_RTR_DBG_L_ARB_MAX                               0x211330\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}