{
  "DESIGN_NAME": "alu",
  "VERILOG_FILES": "dir::src/alu.v",
  "FP_PDN_MULTILAYER": true,
  "FP_CORE_UTIL": 20,
  "FP_ASPECT_RATIO": 1.0,
  "FP_CORE_MARGIN": 2
}
