#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55faffecad90 .scope module, "controller_tb" "controller_tb" 2 4;
 .timescale -9 -12;
v0x55fafff2f7a0_0 .net "busy", 0 0, v0x55fafff2e8c0_0;  1 drivers
v0x55fafff2f860_0 .var "clk", 0 0;
v0x55fafff2f930_0 .net "mdc", 0 0, v0x55fafff2ea50_0;  1 drivers
v0x55fafff2fa30_0 .var "mdio_in", 0 0;
v0x55fafff2fb00_0 .net "mdio_oe", 0 0, v0x55fafff2ec20_0;  1 drivers
v0x55fafff2fba0_0 .net "mdio_out", 0 0, v0x55fafff2ece0_0;  1 drivers
v0x55fafff2fc70_0 .var "operation", 0 0;
v0x55fafff2fd40_0 .var "phy_addr", 4 0;
v0x55fafff2fe10_0 .net "read_data", 15 0, v0x55fafff2f020_0;  1 drivers
v0x55fafff2fee0_0 .var "reg_addr", 4 0;
v0x55fafff2ffb0_0 .var "reset", 0 0;
v0x55fafff30080_0 .var "start", 0 0;
v0x55fafff30150_0 .var "write_data", 15 0;
S_0x55faffecaf20 .scope module, "uut" "mdio_controller" 2 24, 3 3 0, S_0x55faffecad90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mdio_in";
    .port_info 3 /OUTPUT 1 "mdio_out";
    .port_info 4 /OUTPUT 1 "mdio_oe";
    .port_info 5 /OUTPUT 1 "mdc";
    .port_info 6 /INPUT 5 "phy_addr";
    .port_info 7 /INPUT 5 "reg_addr";
    .port_info 8 /INPUT 16 "write_data";
    .port_info 9 /OUTPUT 16 "read_data";
    .port_info 10 /INPUT 1 "start";
    .port_info 11 /INPUT 1 "operation";
    .port_info 12 /OUTPUT 1 "busy";
P_0x55fafff0ee40 .param/l "FINISH" 1 3 24, +C4<00000000000000000000000000000100>;
P_0x55fafff0ee80 .param/l "IDLE" 1 3 20, +C4<00000000000000000000000000000000>;
P_0x55fafff0eec0 .param/l "PREPARE" 1 3 21, +C4<00000000000000000000000000000001>;
P_0x55fafff0ef00 .param/l "RECEIVE" 1 3 23, +C4<00000000000000000000000000000011>;
P_0x55fafff0ef40 .param/l "SEND" 1 3 22, +C4<00000000000000000000000000000010>;
v0x55faffef2f10_0 .var/i "bit_count", 31 0;
v0x55fafff2e8c0_0 .var "busy", 0 0;
v0x55fafff2e980_0 .net "clk", 0 0, v0x55fafff2f860_0;  1 drivers
v0x55fafff2ea50_0 .var "mdc", 0 0;
v0x55fafff2eb10_0 .net "mdio_in", 0 0, v0x55fafff2fa30_0;  1 drivers
v0x55fafff2ec20_0 .var "mdio_oe", 0 0;
v0x55fafff2ece0_0 .var "mdio_out", 0 0;
v0x55fafff2eda0_0 .var/i "next_state", 31 0;
v0x55fafff2ee80_0 .net "operation", 0 0, v0x55fafff2fc70_0;  1 drivers
v0x55fafff2ef40_0 .net "phy_addr", 4 0, v0x55fafff2fd40_0;  1 drivers
v0x55fafff2f020_0 .var "read_data", 15 0;
v0x55fafff2f100_0 .net "reg_addr", 4 0, v0x55fafff2fee0_0;  1 drivers
v0x55fafff2f1e0_0 .net "reset", 0 0, v0x55fafff2ffb0_0;  1 drivers
v0x55fafff2f2a0_0 .var "shift_reg", 31 0;
v0x55fafff2f380_0 .net "start", 0 0, v0x55fafff30080_0;  1 drivers
v0x55fafff2f440_0 .var/i "state", 31 0;
v0x55fafff2f520_0 .net "write_data", 15 0, v0x55fafff30150_0;  1 drivers
E_0x55fafff10440 .event posedge, v0x55fafff2ea50_0;
E_0x55fafff10200/0 .event edge, v0x55fafff2f440_0, v0x55fafff2f380_0, v0x55fafff2ee80_0, v0x55fafff2ef40_0;
E_0x55fafff10200/1 .event edge, v0x55fafff2f100_0, v0x55fafff2f520_0, v0x55faffef2f10_0;
E_0x55fafff10200 .event/or E_0x55fafff10200/0, E_0x55fafff10200/1;
E_0x55fafff0f6a0 .event posedge, v0x55fafff2e980_0;
    .scope S_0x55faffecaf20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fafff2f440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fafff2eda0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x55faffecaf20;
T_1 ;
    %wait E_0x55fafff0f6a0;
    %load/vec4 v0x55fafff2f1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fafff2ea50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55fafff2ea50_0;
    %inv;
    %assign/vec4 v0x55fafff2ea50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55faffecaf20;
T_2 ;
    %wait E_0x55fafff0f6a0;
    %load/vec4 v0x55fafff2f1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fafff2f440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fafff2e8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fafff2ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fafff2ece0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55fafff2f020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fafff2f2a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55fafff2eda0_0;
    %assign/vec4 v0x55fafff2f440_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55faffecaf20;
T_3 ;
    %wait E_0x55fafff10200;
    %load/vec4 v0x55fafff2f440_0;
    %store/vec4 v0x55fafff2eda0_0, 0, 32;
    %load/vec4 v0x55fafff2f440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x55fafff2f380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fafff2eda0_0, 0, 32;
T_3.6 ;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x55fafff2ee80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fafff2ef40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fafff2f100_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 2;
    %load/vec4 v0x55fafff2f520_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fafff2f2a0_0, 0, 32;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x55faffef2f10_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55fafff2eda0_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x55faffef2f10_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x55fafff2ee80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v0x55fafff2eda0_0, 0, 32;
T_3.10 ;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x55faffef2f10_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55fafff2eda0_0, 0, 32;
T_3.14 ;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fafff2eda0_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55faffecaf20;
T_4 ;
    %wait E_0x55fafff10440;
    %load/vec4 v0x55fafff2f440_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fafff2ec20_0, 0;
    %load/vec4 v0x55fafff2f2a0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x55fafff2ece0_0, 0;
    %load/vec4 v0x55fafff2f2a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55fafff2f2a0_0, 0;
    %load/vec4 v0x55faffef2f10_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55faffef2f10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55fafff2f440_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fafff2ec20_0, 0;
    %load/vec4 v0x55faffef2f10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0x55fafff2eb10_0;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55faffef2f10_0;
    %assign/vec4/off/d v0x55fafff2f020_0, 4, 5;
T_4.4 ;
    %load/vec4 v0x55faffef2f10_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55faffef2f10_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fafff2ec20_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55faffecad90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fafff2f860_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55fafff2f860_0;
    %inv;
    %store/vec4 v0x55fafff2f860_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x55faffecad90;
T_6 ;
    %vpi_call 2 48 "$dumpfile", "sim.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55faffecad90 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fafff2ffb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fafff2fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fafff30080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fafff2fc70_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fafff2fd40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fafff2fee0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55fafff30150_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fafff2ffb0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fafff2fd40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55fafff2fee0_0, 0, 5;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v0x55fafff30150_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fafff2fc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fafff30080_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fafff30080_0, 0, 1;
    %delay 650000, 0;
    %delay 20000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55fafff2fd40_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55fafff2fee0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fafff2fc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fafff30080_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fafff30080_0, 0, 1;
    %delay 1290000, 0;
    %delay 50000, 0;
    %vpi_call 2 80 "$display", "Simulaci\303\263n completada." {0 0 0};
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55faffecad90;
T_7 ;
    %vpi_call 2 86 "$monitor", "Time = %t, Operation = %b, Busy = %b, Read Data = %h", $time, v0x55fafff2fc70_0, v0x55fafff2f7a0_0, v0x55fafff2fe10_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controller/controller_tb.v";
    "./controller/controller.v";
