Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec  8 17:50:21 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.060        0.000                      0                 4099        0.049        0.000                      0                 4099        3.500        0.000                       0                  2033  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                2.060        0.000                      0                 4099        0.049        0.000                      0                 4099        3.500        0.000                       0                  2033  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        2.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 main/distance_calc/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_subs_out_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 2.818ns (37.226%)  route 4.752ns (62.774%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2032, routed)        1.632     5.140    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  main/distance_calc/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     5.596 r  main/distance_calc/i_reg[0]/Q
                         net (fo=30, routed)          0.994     6.590    main/distance_calc/i[0]
    SLICE_X2Y35          LUT6 (Prop_lut6_I3_O)        0.124     6.714 r  main/distance_calc/intermediate_subs_out[3][3]_i_10/O
                         net (fo=4, routed)           0.652     7.367    main/distance_calc/intermediate_subs_out[3][3]_i_10_n_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124     7.491 r  main/distance_calc/intermediate_subs_out[3][16]_i_12/O
                         net (fo=1, routed)           0.659     8.150    main/distance_calc/intermediate_subs_out[3][16]_i_12_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.657 r  main/distance_calc/intermediate_subs_out_reg[3][16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.657    main/distance_calc/intermediate_subs_out_reg[3][16]_i_10_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.928 f  main/distance_calc/intermediate_subs_out_reg[3][16]_i_8/CO[0]
                         net (fo=10, routed)          1.050     9.978    main/distance_calc/p_0_in
    SLICE_X1Y35          LUT2 (Prop_lut2_I1_O)        0.401    10.379 r  main/distance_calc/intermediate_subs_out[3][3]_i_2/O
                         net (fo=1, routed)           0.326    10.705    main/distance_calc/intermediate_subs_out[3][3]_i_2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    11.303 r  main/distance_calc/intermediate_subs_out_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.303    main/distance_calc/intermediate_subs_out_reg[3][3]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.640 r  main/distance_calc/intermediate_subs_out_reg[3][7]_i_1/O[1]
                         net (fo=4, routed)           1.071    12.710    main/distance_calc/intermediate_subs_out0_in[5]
    SLICE_X12Y34         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2032, routed)        1.444    14.774    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X12Y34         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[1][5]/C
                         clock pessimism              0.259    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)       -0.227    14.770    main/distance_calc/intermediate_subs_out_reg[1][5]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  2.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 main/s/Q_data_reg[7][6]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/s/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.270ns (63.239%)  route 0.157ns (36.761%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2032, routed)        0.592     1.460    main/s/clk_100mhz_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  main/s/Q_data_reg[7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  main/s/Q_data_reg[7][6]/Q
                         net (fo=2, routed)           0.157     1.758    main/s/Q_data_reg[7]_48[6]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.045     1.803 r  main/s/data_out[6]_i_7/O
                         net (fo=1, routed)           0.000     1.803    main/s/data_out[6]_i_7_n_0
    SLICE_X4Y49          MUXF7 (Prop_muxf7_I1_O)      0.065     1.868 r  main/s/data_out_reg[6]_i_3/O
                         net (fo=1, routed)           0.000     1.868    main/s/buf_out_max/data_out_reg[6]_0
    SLICE_X4Y49          MUXF8 (Prop_muxf8_I1_O)      0.019     1.887 r  main/s/buf_out_max/data_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.887    main/s/buf_out_max_n_10
    SLICE_X4Y49          FDRE                                         r  main/s/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2032, routed)        0.865     1.978    main/s/clk_100mhz_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  main/s/data_out_reg[6]/C
                         clock pessimism             -0.245     1.733    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.105     1.838    main/s/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   main/gmem/ptr_mem/BRAM_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X14Y25  last_val_3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y25  last_val_3_reg[0]/C



