# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"gray2binarization_tb_time_synth.v" \
"../../../../../gray2binarization.srcs/sim_1/new/gray2binarization_tb.v" \

# Do not sort compile order
nosort
