$date
	Thu Feb 13 16:33:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module allSevenGatesUsingNOR_tb $end
$var wire 1 ! xor_out $end
$var wire 1 " xnor_out $end
$var wire 1 # or_out $end
$var wire 1 $ not_out $end
$var wire 1 % nor_out $end
$var wire 1 & nand_out $end
$var wire 1 ' and_out $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$scope module uut $end
$var wire 1 ( a $end
$var wire 1 ' and_out $end
$var wire 1 ) b $end
$var wire 1 & nand_out $end
$var wire 1 * nor_ab $end
$var wire 1 % nor_out $end
$var wire 1 + not_a $end
$var wire 1 , not_b $end
$var wire 1 $ not_out $end
$var wire 1 # or_out $end
$var wire 1 - term1 $end
$var wire 1 . term2 $end
$var wire 1 " xnor_out $end
$var wire 1 ! xor_out $end
$var wire 1 / xor_temp $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1/
0.
0-
1,
1+
1*
0)
0(
0'
1&
1%
1$
0#
1"
0!
$end
#10
0"
1!
0/
1.
1#
0,
0%
0*
1)
#20
0"
1!
1-
0/
1,
0$
0+
0.
0)
1(
#30
1"
0&
0!
1'
1/
0,
0-
1)
#40
