{
  "comments": [
    {
      "key": {
        "uuid": "3df1a114_1e97e8c1",
        "filename": "plat/arm/board/arm_fpga/build_axf.ld.S",
        "patchSetId": 1
      },
      "lineNbr": 33,
      "author": {
        "id": 1000098
      },
      "writtenOn": "2020-09-22T21:34:37Z",
      "side": 1,
      "message": "would adding alignment checks be a good idea?",
      "revId": "b3849945cc44fae117dbf00160085a326cb55647",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "26cdb5a1_a9ac918f",
        "filename": "plat/arm/board/arm_fpga/build_axf.ld.S",
        "patchSetId": 1
      },
      "lineNbr": 33,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-09-22T22:45:14Z",
      "side": 1,
      "message": "You mean to guarantee the 4K alignment TF-A assumes? Good idea, do you know this is best done, without actually changing the user-provided address, just checking and failing?",
      "parentUuid": "3df1a114_1e97e8c1",
      "revId": "b3849945cc44fae117dbf00160085a326cb55647",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "5b2fc3bd_171cc94b",
        "filename": "plat/arm/board/arm_fpga/build_axf.ld.S",
        "patchSetId": 1
      },
      "lineNbr": 33,
      "author": {
        "id": 1000098
      },
      "writtenOn": "2020-09-22T23:40:42Z",
      "side": 1,
      "message": "Yeah, I meant the alignment of various base addresses to the PAGE_SIZE(\u003d4K). I think we could do something like this:\n\nASSERT(. \u003d\u003d ALIGN(PAGE_SIZE), \"BL31 base address is not aligned on a page boundary\");",
      "parentUuid": "26cdb5a1_a9ac918f",
      "revId": "b3849945cc44fae117dbf00160085a326cb55647",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "20c8d531_5aa1630c",
        "filename": "plat/arm/board/arm_fpga/build_axf.ld.S",
        "patchSetId": 1
      },
      "lineNbr": 33,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-09-23T09:49:39Z",
      "side": 1,
      "message": "Ah, thanks for that.\nActually we have that check already when linking bl31.elf, but I leave it in here anyway, since this is the load address, which is conceptually different from the link address (for PIE builds). Also adding the alignment check for the DTB (8 bytes as per DT spec).",
      "parentUuid": "5b2fc3bd_171cc94b",
      "revId": "b3849945cc44fae117dbf00160085a326cb55647",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    }
  ]
}