In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//liblldMinGW.a_gcc_-O0:

Driver.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>:
       0:	stp	x29, x30, [sp, #-64]!
       4:	mov	x29, sp
       8:	str	x19, [sp, #16]
       c:	str	x0, [sp, #40]
      10:	ldr	x19, [sp, #40]
      14:	add	x2, sp, #0x30
      18:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
      1c:	add	x1, x0, #0x0
      20:	mov	x0, x2
      24:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
      28:	mov	w3, #0x0                   	// #0
      2c:	ldp	x1, x2, [sp, #48]
      30:	mov	x0, x19
      34:	bl	0 <_ZN4llvm3opt8OptTableC2ENS_8ArrayRefINS1_4InfoEEEb>
      38:	nop
      3c:	ldr	x19, [sp, #16]
      40:	ldp	x29, x30, [sp], #64
      44:	ret

0000000000000048 <_ZN12_GLOBAL__N_113MinGWOptTableD1Ev>:
      48:	stp	x29, x30, [sp, #-32]!
      4c:	mov	x29, sp
      50:	str	x0, [sp, #24]
      54:	ldr	x0, [sp, #24]
      58:	bl	0 <_ZN4llvm3opt8OptTableD2Ev>
      5c:	nop
      60:	ldp	x29, x30, [sp], #32
      64:	ret

0000000000000068 <_ZL9printHelpPKc>:
      68:	stp	x29, x30, [sp, #-224]!
      6c:	mov	x29, sp
      70:	str	x19, [sp, #16]
      74:	str	x0, [sp, #40]
      78:	add	x0, sp, #0x30
      7c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
      80:	bl	0 <_ZN3lld4outsEv>
      84:	mov	x19, x0
      88:	add	x0, sp, #0xd8
      8c:	bl	0 <_ZNSaIcEC1Ev>
      90:	add	x1, sp, #0xd8
      94:	add	x0, sp, #0xb8
      98:	mov	x2, x1
      9c:	ldr	x1, [sp, #40]
      a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
      a4:	add	x2, sp, #0xb8
      a8:	add	x0, sp, #0x98
      ac:	mov	x8, x0
      b0:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
      b4:	add	x1, x0, #0x0
      b8:	mov	x0, x2
      bc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
      c0:	add	x0, sp, #0x98
      c4:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
      c8:	mov	x1, x0
      cc:	add	x6, sp, #0x30
      d0:	mov	w5, #0x1                   	// #1
      d4:	mov	w4, #0x0                   	// #0
      d8:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
      dc:	add	x3, x0, #0x0
      e0:	mov	x2, x1
      e4:	mov	x1, x19
      e8:	mov	x0, x6
      ec:	bl	0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_bb>
      f0:	add	x0, sp, #0x98
      f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
      f8:	add	x0, sp, #0xb8
      fc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     100:	add	x0, sp, #0xd8
     104:	bl	0 <_ZNSaIcED1Ev>
     108:	add	x0, sp, #0x30
     10c:	bl	48 <_ZN12_GLOBAL__N_113MinGWOptTableD1Ev>
     110:	bl	0 <_ZN3lld4outsEv>
     114:	mov	x2, x0
     118:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     11c:	add	x1, x0, #0x0
     120:	mov	x0, x2
     124:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     128:	nop
     12c:	ldr	x19, [sp, #16]
     130:	ldp	x29, x30, [sp], #224
     134:	ret

0000000000000138 <_ZL15getQuotingStylev>:
     138:	stp	x29, x30, [sp, #-144]!
     13c:	mov	x29, sp
     140:	str	x19, [sp, #16]
     144:	add	x0, sp, #0x70
     148:	mov	x8, x0
     14c:	bl	0 <_ZN4llvm3sys16getProcessTripleB5cxx11Ev>
     150:	add	x1, sp, #0x70
     154:	add	x0, sp, #0x58
     158:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     15c:	add	x1, sp, #0x58
     160:	add	x0, sp, #0x20
     164:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
     168:	add	x0, sp, #0x20
     16c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     170:	cmp	w0, #0xf
     174:	cset	w0, eq  // eq = none
     178:	and	w19, w0, #0xff
     17c:	add	x0, sp, #0x20
     180:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     184:	add	x0, sp, #0x70
     188:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     18c:	cmp	w19, #0x0
     190:	b.eq	1a0 <_ZL15getQuotingStylev+0x68>  // b.none
     194:	adrp	x0, 0 <_ZN4llvm2cl26TokenizeWindowsCommandLineENS_9StringRefERNS_11StringSaverERNS_15SmallVectorImplIPKcEEb>
     198:	ldr	x0, [x0]
     19c:	b	1a8 <_ZL15getQuotingStylev+0x70>
     1a0:	adrp	x0, 0 <_ZN4llvm2cl22TokenizeGNUCommandLineENS_9StringRefERNS_11StringSaverERNS_15SmallVectorImplIPKcEEb>
     1a4:	ldr	x0, [x0]
     1a8:	ldr	x19, [sp, #16]
     1ac:	ldp	x29, x30, [sp], #144
     1b0:	ret

00000000000001b4 <_ZN12_GLOBAL__N_113MinGWOptTable5parseEN4llvm8ArrayRefIPKcEE>:
     1b4:	sub	sp, sp, #0x9d0
     1b8:	stp	x29, x30, [sp]
     1bc:	mov	x29, sp
     1c0:	stp	x19, x20, [sp, #16]
     1c4:	str	x21, [sp, #32]
     1c8:	mov	x19, x8
     1cc:	str	x0, [sp, #136]
     1d0:	stp	x1, x2, [sp, #120]
     1d4:	add	x0, sp, #0x78
     1d8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     1dc:	mov	x21, x0
     1e0:	add	x0, sp, #0x78
     1e4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     1e8:	mov	x20, x0
     1ec:	add	x0, sp, #0x78
     1f0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     1f4:	lsl	x0, x0, #3
     1f8:	add	x1, x20, x0
     1fc:	add	x0, sp, #0xf8
     200:	mov	x2, x1
     204:	mov	x1, x21
     208:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     20c:	bl	138 <_ZL15getQuotingStylev>
     210:	mov	x20, x0
     214:	add	x0, sp, #0x910
     218:	mov	x8, x0
     21c:	bl	0 <_ZN4llvm3vfs17getRealFileSystemEv>
     220:	add	x0, sp, #0x910
     224:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     228:	mov	x21, x0
     22c:	add	x0, sp, #0x918
     230:	mov	w1, #0x1                   	// #1
     234:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     238:	add	x2, sp, #0x50
     23c:	add	x3, sp, #0x918
     240:	ldp	x0, x1, [x3]
     244:	stp	x0, x1, [x2]
     248:	ldr	x0, [x3, #16]
     24c:	str	x0, [x2, #16]
     250:	add	x1, sp, #0x50
     254:	add	x0, sp, #0xf8
     258:	mov	x6, x1
     25c:	mov	x5, x21
     260:	mov	w4, #0x0                   	// #0
     264:	mov	w3, #0x0                   	// #0
     268:	mov	x2, x0
     26c:	mov	x1, x20
     270:	adrp	x0, 0 <_ZN3lld5saverE>
     274:	ldr	x0, [x0]
     278:	bl	0 <_ZN4llvm2cl19ExpandResponseFilesERNS_11StringSaverEPFvNS_9StringRefES2_RNS_15SmallVectorImplIPKcEEbES8_bbRNS_3vfs10FileSystemENS_8OptionalIS3_EE>
     27c:	add	x0, sp, #0x910
     280:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     284:	ldr	x20, [sp, #136]
     288:	add	x1, sp, #0xf8
     28c:	add	x0, sp, #0x930
     290:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     294:	add	x1, sp, #0x908
     298:	add	x0, sp, #0x90c
     29c:	mov	x8, x19
     2a0:	mov	w6, #0x0                   	// #0
     2a4:	mov	w5, #0x0                   	// #0
     2a8:	mov	x4, x1
     2ac:	mov	x3, x0
     2b0:	add	x0, sp, #0xa00
     2b4:	ldp	x1, x2, [x0, #-208]
     2b8:	mov	x0, x20
     2bc:	bl	0 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj>
     2c0:	ldr	w0, [sp, #2312]
     2c4:	cmp	w0, #0x0
     2c8:	b.eq	30c <_ZN12_GLOBAL__N_113MinGWOptTable5parseEN4llvm8ArrayRefIPKcEE+0x158>  // b.none
     2cc:	ldr	w0, [sp, #2316]
     2d0:	mov	w1, w0
     2d4:	mov	x0, x19
     2d8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     2dc:	mov	x1, x0
     2e0:	add	x0, sp, #0x958
     2e4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     2e8:	add	x2, sp, #0x958
     2ec:	add	x0, sp, #0x940
     2f0:	mov	x8, x0
     2f4:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     2f8:	add	x1, x0, #0x0
     2fc:	mov	x0, x2
     300:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     304:	add	x0, sp, #0x940
     308:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     30c:	mov	x2, x19
     310:	add	x0, sp, #0x98
     314:	mov	x8, x0
     318:	mov	w1, #0x2                   	// #2
     31c:	mov	x0, x2
     320:	bl	2918 <_ZNK4llvm3opt7ArgList8filteredIJ5._117EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
     324:	add	x0, sp, #0x98
     328:	str	x0, [sp, #2504]
     32c:	add	x0, sp, #0xe0
     330:	mov	x8, x0
     334:	ldr	x0, [sp, #2504]
     338:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     33c:	add	x0, sp, #0xc8
     340:	mov	x8, x0
     344:	ldr	x0, [sp, #2504]
     348:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     34c:	add	x2, sp, #0x50
     350:	add	x3, sp, #0xe0
     354:	ldp	x0, x1, [x3]
     358:	stp	x0, x1, [x2]
     35c:	ldr	x0, [x3, #16]
     360:	str	x0, [x2, #16]
     364:	add	x2, sp, #0x30
     368:	add	x3, sp, #0xc8
     36c:	ldp	x0, x1, [x3]
     370:	stp	x0, x1, [x2]
     374:	ldr	x0, [x3, #16]
     378:	str	x0, [x2, #16]
     37c:	add	x1, sp, #0x30
     380:	add	x0, sp, #0x50
     384:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     388:	and	w0, w0, #0xff
     38c:	cmp	w0, #0x0
     390:	b.eq	404 <_ZN12_GLOBAL__N_113MinGWOptTable5parseEN4llvm8ArrayRefIPKcEE+0x250>  // b.none
     394:	add	x0, sp, #0xe0
     398:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     39c:	ldr	x0, [x0]
     3a0:	str	x0, [sp, #2496]
     3a4:	mov	x1, x19
     3a8:	add	x0, sp, #0x9a0
     3ac:	mov	x8, x0
     3b0:	ldr	x0, [sp, #2496]
     3b4:	bl	0 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE>
     3b8:	add	x0, sp, #0x9a0
     3bc:	add	x1, sp, #0x980
     3c0:	mov	x8, x1
     3c4:	mov	x1, x0
     3c8:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     3cc:	add	x0, x0, #0x0
     3d0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     3d4:	add	x1, sp, #0x980
     3d8:	add	x0, sp, #0x968
     3dc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     3e0:	add	x0, sp, #0x968
     3e4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     3e8:	add	x0, sp, #0x980
     3ec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     3f0:	add	x0, sp, #0x9a0
     3f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     3f8:	add	x0, sp, #0xe0
     3fc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     400:	b	34c <_ZN12_GLOBAL__N_113MinGWOptTable5parseEN4llvm8ArrayRefIPKcEE+0x198>
     404:	nop
     408:	add	x0, sp, #0xf8
     40c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     410:	nop
     414:	mov	x0, x19
     418:	ldp	x19, x20, [sp, #16]
     41c:	ldr	x21, [sp, #32]
     420:	ldp	x29, x30, [sp]
     424:	add	sp, sp, #0x9d0
     428:	ret

000000000000042c <_ZL8findFileN4llvm9StringRefERKNS_5TwineE>:
     42c:	stp	x29, x30, [sp, #-352]!
     430:	mov	x29, sp
     434:	str	x19, [sp, #16]
     438:	mov	x19, x8
     43c:	stp	x0, x1, [sp, #48]
     440:	str	x2, [sp, #40]
     444:	add	x0, sp, #0x40
     448:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     44c:	add	x1, sp, #0x30
     450:	add	x0, sp, #0xd0
     454:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     458:	add	x2, sp, #0xe8
     45c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     460:	add	x1, x0, #0x0
     464:	mov	x0, x2
     468:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     46c:	add	x2, sp, #0x100
     470:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     474:	add	x1, x0, #0x0
     478:	mov	x0, x2
     47c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     480:	add	x3, sp, #0x100
     484:	add	x2, sp, #0xe8
     488:	add	x1, sp, #0xd0
     48c:	add	x0, sp, #0x40
     490:	mov	x4, x3
     494:	mov	x3, x2
     498:	ldr	x2, [sp, #40]
     49c:	bl	0 <_ZN4llvm3sys4path6appendERNS_15SmallVectorImplIcEERKNS_5TwineES7_S7_S7_>
     4a0:	add	x1, sp, #0x40
     4a4:	add	x0, sp, #0x118
     4a8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     4ac:	add	x0, sp, #0x118
     4b0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     4b4:	and	w0, w0, #0xff
     4b8:	cmp	w0, #0x0
     4bc:	b.eq	4f8 <_ZL8findFileN4llvm9StringRefERKNS_5TwineE+0xcc>  // b.none
     4c0:	add	x0, sp, #0x40
     4c4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     4c8:	stp	x0, x1, [sp, #336]
     4cc:	add	x0, sp, #0x150
     4d0:	add	x1, sp, #0x130
     4d4:	mov	x8, x1
     4d8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     4dc:	add	x0, sp, #0x130
     4e0:	mov	x1, x0
     4e4:	mov	x0, x19
     4e8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     4ec:	add	x0, sp, #0x130
     4f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     4f4:	b	504 <_ZL8findFileN4llvm9StringRefERKNS_5TwineE+0xd8>
     4f8:	mov	w1, #0x1                   	// #1
     4fc:	mov	x0, x19
     500:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     504:	add	x0, sp, #0x40
     508:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     50c:	mov	x0, x19
     510:	ldr	x19, [sp, #16]
     514:	ldp	x29, x30, [sp], #352
     518:	ret

000000000000051c <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb>:
     51c:	sub	sp, sp, #0x320
     520:	stp	x29, x30, [sp]
     524:	mov	x29, sp
     528:	stp	x19, x20, [sp, #16]
     52c:	mov	x19, x8
     530:	stp	x0, x1, [sp, #64]
     534:	stp	x2, x3, [sp, #48]
     538:	strb	w4, [sp, #47]
     53c:	add	x2, sp, #0x98
     540:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     544:	add	x1, x0, #0x0
     548:	mov	x0, x2
     54c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     550:	add	x0, sp, #0x40
     554:	ldp	x1, x2, [sp, #152]
     558:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     55c:	and	w0, w0, #0xff
     560:	cmp	w0, #0x0
     564:	b.eq	680 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x164>  // b.none
     568:	add	x0, sp, #0x30
     56c:	str	x0, [sp, #760]
     570:	ldr	x0, [sp, #760]
     574:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     578:	str	x0, [sp, #792]
     57c:	ldr	x0, [sp, #760]
     580:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     584:	str	x0, [sp, #752]
     588:	ldr	x1, [sp, #792]
     58c:	ldr	x0, [sp, #752]
     590:	cmp	x1, x0
     594:	b.eq	630 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x114>  // b.none
     598:	ldr	x0, [sp, #792]
     59c:	ldp	x0, x1, [x0]
     5a0:	stp	x0, x1, [sp, #136]
     5a4:	add	x0, sp, #0x40
     5a8:	mov	x2, #0xffffffffffffffff    	// #-1
     5ac:	mov	x1, #0x1                   	// #1
     5b0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     5b4:	stp	x0, x1, [sp, #192]
     5b8:	add	x1, sp, #0xc0
     5bc:	add	x0, sp, #0xa8
     5c0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     5c4:	add	x0, sp, #0xa8
     5c8:	add	x1, sp, #0x50
     5cc:	mov	x8, x1
     5d0:	mov	x2, x0
     5d4:	ldp	x0, x1, [sp, #136]
     5d8:	bl	42c <_ZL8findFileN4llvm9StringRefERKNS_5TwineE>
     5dc:	add	x0, sp, #0x50
     5e0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     5e4:	and	w0, w0, #0xff
     5e8:	cmp	w0, #0x0
     5ec:	b.eq	60c <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0xf0>  // b.none
     5f0:	add	x0, sp, #0x50
     5f4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     5f8:	mov	x1, x0
     5fc:	mov	x0, x19
     600:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
     604:	mov	w20, #0x0                   	// #0
     608:	b	610 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0xf4>
     60c:	mov	w20, #0x1                   	// #1
     610:	add	x0, sp, #0x50
     614:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     618:	cmp	w20, #0x1
     61c:	b.ne	b70 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x654>  // b.any
     620:	ldr	x0, [sp, #792]
     624:	add	x0, x0, #0x10
     628:	str	x0, [sp, #792]
     62c:	b	588 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x6c>
     630:	add	x0, sp, #0x40
     634:	add	x1, sp, #0xd0
     638:	mov	x8, x1
     63c:	mov	x1, x0
     640:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     644:	add	x0, x0, #0x0
     648:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     64c:	add	x0, sp, #0xd0
     650:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     654:	add	x0, sp, #0xe8
     658:	bl	0 <_ZNSaIcEC1Ev>
     65c:	add	x0, sp, #0xe8
     660:	mov	x2, x0
     664:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     668:	add	x1, x0, #0x0
     66c:	mov	x0, x19
     670:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
     674:	add	x0, sp, #0xe8
     678:	bl	0 <_ZNSaIcED1Ev>
     67c:	b	b70 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x654>
     680:	add	x0, sp, #0x30
     684:	str	x0, [sp, #776]
     688:	ldr	x0, [sp, #776]
     68c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     690:	str	x0, [sp, #784]
     694:	ldr	x0, [sp, #776]
     698:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     69c:	str	x0, [sp, #768]
     6a0:	ldr	x1, [sp, #784]
     6a4:	ldr	x0, [sp, #768]
     6a8:	cmp	x1, x0
     6ac:	b.eq	b24 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x608>  // b.none
     6b0:	ldr	x0, [sp, #784]
     6b4:	ldp	x0, x1, [x0]
     6b8:	stp	x0, x1, [sp, #120]
     6bc:	ldrb	w0, [sp, #47]
     6c0:	eor	w0, w0, #0x1
     6c4:	and	w0, w0, #0xff
     6c8:	cmp	w0, #0x0
     6cc:	b.eq	7e8 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x2cc>  // b.none
     6d0:	add	x0, sp, #0x40
     6d4:	add	x1, sp, #0x108
     6d8:	mov	x8, x1
     6dc:	mov	x1, x0
     6e0:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     6e4:	add	x0, x0, #0x0
     6e8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     6ec:	add	x2, sp, #0x120
     6f0:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     6f4:	add	x1, x0, #0x0
     6f8:	mov	x0, x2
     6fc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     700:	add	x1, sp, #0x120
     704:	add	x0, sp, #0x108
     708:	add	x2, sp, #0xf0
     70c:	mov	x8, x2
     710:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     714:	add	x0, sp, #0xf0
     718:	add	x1, sp, #0x50
     71c:	mov	x8, x1
     720:	mov	x2, x0
     724:	ldp	x0, x1, [sp, #120]
     728:	bl	42c <_ZL8findFileN4llvm9StringRefERKNS_5TwineE>
     72c:	add	x0, sp, #0x50
     730:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     734:	and	w0, w0, #0xff
     738:	cmp	w0, #0x0
     73c:	b.eq	75c <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x240>  // b.none
     740:	add	x0, sp, #0x50
     744:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     748:	mov	x1, x0
     74c:	mov	x0, x19
     750:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
     754:	mov	w20, #0x0                   	// #0
     758:	b	760 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x244>
     75c:	mov	w20, #0x1                   	// #1
     760:	add	x0, sp, #0x50
     764:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     768:	cmp	w20, #0x1
     76c:	b.ne	b70 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x654>  // b.any
     770:	add	x2, sp, #0x40
     774:	add	x0, sp, #0x138
     778:	mov	x8, x0
     77c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     780:	add	x1, x0, #0x0
     784:	mov	x0, x2
     788:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     78c:	add	x0, sp, #0x138
     790:	add	x1, sp, #0x50
     794:	mov	x8, x1
     798:	mov	x2, x0
     79c:	ldp	x0, x1, [sp, #120]
     7a0:	bl	42c <_ZL8findFileN4llvm9StringRefERKNS_5TwineE>
     7a4:	add	x0, sp, #0x50
     7a8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     7ac:	and	w0, w0, #0xff
     7b0:	cmp	w0, #0x0
     7b4:	b.eq	7d4 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x2b8>  // b.none
     7b8:	add	x0, sp, #0x50
     7bc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     7c0:	mov	x1, x0
     7c4:	mov	x0, x19
     7c8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
     7cc:	mov	w20, #0x0                   	// #0
     7d0:	b	7d8 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x2bc>
     7d4:	mov	w20, #0x1                   	// #1
     7d8:	add	x0, sp, #0x50
     7dc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     7e0:	cmp	w20, #0x1
     7e4:	b.ne	b70 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x654>  // b.any
     7e8:	add	x0, sp, #0x40
     7ec:	add	x1, sp, #0x168
     7f0:	mov	x8, x1
     7f4:	mov	x1, x0
     7f8:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     7fc:	add	x0, x0, #0x0
     800:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     804:	add	x2, sp, #0x180
     808:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     80c:	add	x1, x0, #0x0
     810:	mov	x0, x2
     814:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     818:	add	x1, sp, #0x180
     81c:	add	x0, sp, #0x168
     820:	add	x2, sp, #0x150
     824:	mov	x8, x2
     828:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     82c:	add	x0, sp, #0x150
     830:	add	x1, sp, #0x50
     834:	mov	x8, x1
     838:	mov	x2, x0
     83c:	ldp	x0, x1, [sp, #120]
     840:	bl	42c <_ZL8findFileN4llvm9StringRefERKNS_5TwineE>
     844:	add	x0, sp, #0x50
     848:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     84c:	and	w0, w0, #0xff
     850:	cmp	w0, #0x0
     854:	b.eq	874 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x358>  // b.none
     858:	add	x0, sp, #0x50
     85c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     860:	mov	x1, x0
     864:	mov	x0, x19
     868:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
     86c:	mov	w20, #0x0                   	// #0
     870:	b	878 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x35c>
     874:	mov	w20, #0x1                   	// #1
     878:	add	x0, sp, #0x50
     87c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     880:	cmp	w20, #0x1
     884:	b.ne	b70 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x654>  // b.any
     888:	ldrb	w0, [sp, #47]
     88c:	eor	w0, w0, #0x1
     890:	and	w0, w0, #0xff
     894:	cmp	w0, #0x0
     898:	b.eq	b14 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x5f8>  // b.none
     89c:	add	x2, sp, #0x40
     8a0:	add	x0, sp, #0x198
     8a4:	mov	x8, x0
     8a8:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     8ac:	add	x1, x0, #0x0
     8b0:	mov	x0, x2
     8b4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     8b8:	add	x0, sp, #0x198
     8bc:	add	x1, sp, #0x50
     8c0:	mov	x8, x1
     8c4:	mov	x2, x0
     8c8:	ldp	x0, x1, [sp, #120]
     8cc:	bl	42c <_ZL8findFileN4llvm9StringRefERKNS_5TwineE>
     8d0:	add	x0, sp, #0x50
     8d4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     8d8:	and	w0, w0, #0xff
     8dc:	cmp	w0, #0x0
     8e0:	b.eq	900 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x3e4>  // b.none
     8e4:	add	x0, sp, #0x50
     8e8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     8ec:	mov	x1, x0
     8f0:	mov	x0, x19
     8f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
     8f8:	mov	w20, #0x0                   	// #0
     8fc:	b	904 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x3e8>
     900:	mov	w20, #0x1                   	// #1
     904:	add	x0, sp, #0x50
     908:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     90c:	cmp	w20, #0x1
     910:	b.ne	b70 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x654>  // b.any
     914:	add	x0, sp, #0x40
     918:	add	x1, sp, #0x1c8
     91c:	mov	x8, x1
     920:	mov	x1, x0
     924:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     928:	add	x0, x0, #0x0
     92c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     930:	add	x2, sp, #0x1e0
     934:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     938:	add	x1, x0, #0x0
     93c:	mov	x0, x2
     940:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     944:	add	x1, sp, #0x1e0
     948:	add	x0, sp, #0x1c8
     94c:	add	x2, sp, #0x1b0
     950:	mov	x8, x2
     954:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     958:	add	x0, sp, #0x1b0
     95c:	add	x1, sp, #0x50
     960:	mov	x8, x1
     964:	mov	x2, x0
     968:	ldp	x0, x1, [sp, #120]
     96c:	bl	42c <_ZL8findFileN4llvm9StringRefERKNS_5TwineE>
     970:	add	x0, sp, #0x50
     974:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     978:	and	w0, w0, #0xff
     97c:	cmp	w0, #0x0
     980:	b.eq	a14 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x4f8>  // b.none
     984:	add	x0, sp, #0x50
     988:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     98c:	mov	x1, x0
     990:	add	x0, sp, #0x230
     994:	mov	x8, x0
     998:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     99c:	add	x0, x0, #0x0
     9a0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     9a4:	add	x2, sp, #0x230
     9a8:	add	x0, sp, #0x210
     9ac:	mov	x8, x0
     9b0:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     9b4:	add	x1, x0, #0x0
     9b8:	mov	x0, x2
     9bc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     9c0:	add	x1, sp, #0x210
     9c4:	add	x0, sp, #0x1f8
     9c8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     9cc:	add	x0, sp, #0x1f8
     9d0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     9d4:	add	x0, sp, #0x210
     9d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     9dc:	add	x0, sp, #0x230
     9e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     9e4:	add	x0, sp, #0x250
     9e8:	bl	0 <_ZNSaIcEC1Ev>
     9ec:	add	x0, sp, #0x250
     9f0:	mov	x2, x0
     9f4:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     9f8:	add	x1, x0, #0x0
     9fc:	mov	x0, x19
     a00:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
     a04:	add	x0, sp, #0x250
     a08:	bl	0 <_ZNSaIcED1Ev>
     a0c:	mov	w20, #0x0                   	// #0
     a10:	b	a18 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x4fc>
     a14:	mov	w20, #0x1                   	// #1
     a18:	add	x0, sp, #0x50
     a1c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     a20:	cmp	w20, #0x1
     a24:	b.ne	b70 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x654>  // b.any
     a28:	add	x2, sp, #0x40
     a2c:	add	x0, sp, #0x258
     a30:	mov	x8, x0
     a34:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     a38:	add	x1, x0, #0x0
     a3c:	mov	x0, x2
     a40:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     a44:	add	x0, sp, #0x258
     a48:	add	x1, sp, #0x50
     a4c:	mov	x8, x1
     a50:	mov	x2, x0
     a54:	ldp	x0, x1, [sp, #120]
     a58:	bl	42c <_ZL8findFileN4llvm9StringRefERKNS_5TwineE>
     a5c:	add	x0, sp, #0x50
     a60:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     a64:	and	w0, w0, #0xff
     a68:	cmp	w0, #0x0
     a6c:	b.eq	b00 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x5e4>  // b.none
     a70:	add	x0, sp, #0x50
     a74:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     a78:	mov	x1, x0
     a7c:	add	x0, sp, #0x2a8
     a80:	mov	x8, x0
     a84:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     a88:	add	x0, x0, #0x0
     a8c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     a90:	add	x2, sp, #0x2a8
     a94:	add	x0, sp, #0x288
     a98:	mov	x8, x0
     a9c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     aa0:	add	x1, x0, #0x0
     aa4:	mov	x0, x2
     aa8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     aac:	add	x1, sp, #0x288
     ab0:	add	x0, sp, #0x270
     ab4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     ab8:	add	x0, sp, #0x270
     abc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     ac0:	add	x0, sp, #0x288
     ac4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     ac8:	add	x0, sp, #0x2a8
     acc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     ad0:	add	x0, sp, #0x2c8
     ad4:	bl	0 <_ZNSaIcEC1Ev>
     ad8:	add	x0, sp, #0x2c8
     adc:	mov	x2, x0
     ae0:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     ae4:	add	x1, x0, #0x0
     ae8:	mov	x0, x19
     aec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
     af0:	add	x0, sp, #0x2c8
     af4:	bl	0 <_ZNSaIcED1Ev>
     af8:	mov	w20, #0x0                   	// #0
     afc:	b	b04 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x5e8>
     b00:	mov	w20, #0x1                   	// #1
     b04:	add	x0, sp, #0x50
     b08:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     b0c:	cmp	w20, #0x1
     b10:	b.ne	b70 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x654>  // b.any
     b14:	ldr	x0, [sp, #784]
     b18:	add	x0, x0, #0x10
     b1c:	str	x0, [sp, #784]
     b20:	b	6a0 <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb+0x184>
     b24:	add	x0, sp, #0x40
     b28:	add	x1, sp, #0x2d0
     b2c:	mov	x8, x1
     b30:	mov	x1, x0
     b34:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     b38:	add	x0, x0, #0x0
     b3c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     b40:	add	x0, sp, #0x2d0
     b44:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     b48:	add	x0, sp, #0x2e8
     b4c:	bl	0 <_ZNSaIcEC1Ev>
     b50:	add	x0, sp, #0x2e8
     b54:	mov	x2, x0
     b58:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     b5c:	add	x1, x0, #0x0
     b60:	mov	x0, x19
     b64:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
     b68:	add	x0, sp, #0x2e8
     b6c:	bl	0 <_ZNSaIcED1Ev>
     b70:	mov	x0, x19
     b74:	ldp	x19, x20, [sp, #16]
     b78:	ldp	x29, x30, [sp]
     b7c:	add	sp, sp, #0x320
     b80:	ret

0000000000000b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>:
     b84:	stp	x29, x30, [sp, #-80]!
     b88:	mov	x29, sp
     b8c:	str	x19, [sp, #16]
     b90:	str	x0, [sp, #40]
     b94:	str	x1, [sp, #32]
     b98:	ldr	x0, [sp, #40]
     b9c:	ldr	x19, [x0]
     ba0:	add	x0, sp, #0x30
     ba4:	mov	x8, x0
     ba8:	ldr	x0, [sp, #32]
     bac:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
     bb0:	add	x0, sp, #0x30
     bb4:	mov	x1, x0
     bb8:	mov	x0, x19
     bbc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     bc0:	add	x0, sp, #0x30
     bc4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     bc8:	nop
     bcc:	ldr	x19, [sp, #16]
     bd0:	ldp	x29, x30, [sp], #80
     bd4:	ret

0000000000000bd8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>:
     bd8:	sub	sp, sp, #0xfd0
     bdc:	stp	x29, x30, [sp]
     be0:	mov	x29, sp
     be4:	stp	x19, x20, [sp, #16]
     be8:	str	x21, [sp, #32]
     bec:	stp	x0, x1, [sp, #144]
     bf0:	strb	w2, [sp, #143]
     bf4:	str	x3, [sp, #128]
     bf8:	str	x4, [sp, #120]
     bfc:	adrp	x0, 0 <_ZN3lld8stdoutOSE>
     c00:	ldr	x0, [x0]
     c04:	ldr	x1, [sp, #128]
     c08:	str	x1, [x0]
     c0c:	adrp	x0, 0 <_ZN3lld8stderrOSE>
     c10:	ldr	x0, [x0]
     c14:	ldr	x1, [sp, #120]
     c18:	str	x1, [x0]
     c1c:	ldr	x0, [sp, #120]
     c20:	ldr	x0, [x0]
     c24:	add	x0, x0, #0x38
     c28:	ldr	x19, [x0]
     c2c:	ldr	x0, [sp, #120]
     c30:	ldr	x0, [x0]
     c34:	add	x0, x0, #0x30
     c38:	ldr	x1, [x0]
     c3c:	ldr	x0, [sp, #120]
     c40:	blr	x1
     c44:	and	w0, w0, #0xff
     c48:	mov	w1, w0
     c4c:	ldr	x0, [sp, #120]
     c50:	blr	x19
     c54:	add	x0, sp, #0x480
     c58:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     c5c:	add	x0, sp, #0x90
     c60:	mov	x1, #0x1                   	// #1
     c64:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     c68:	add	x3, sp, #0x480
     c6c:	add	x2, sp, #0x318
     c70:	mov	x8, x2
     c74:	mov	x2, x1
     c78:	mov	x1, x0
     c7c:	mov	x0, x3
     c80:	bl	1b4 <_ZN12_GLOBAL__N_113MinGWOptTable5parseEN4llvm8ArrayRefIPKcEE>
     c84:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     c88:	cmp	x0, #0x0
     c8c:	cset	w0, ne  // ne = any
     c90:	and	w0, w0, #0xff
     c94:	cmp	w0, #0x0
     c98:	b.eq	ca4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xcc>  // b.none
     c9c:	mov	w19, #0x0                   	// #0
     ca0:	b	28f0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1d18>
     ca4:	add	x0, sp, #0x318
     ca8:	mov	w1, #0x16                  	// #22
     cac:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
     cb0:	and	w0, w0, #0xff
     cb4:	cmp	w0, #0x0
     cb8:	b.eq	cd8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x100>  // b.none
     cbc:	add	x0, sp, #0x90
     cc0:	mov	x1, #0x0                   	// #0
     cc4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     cc8:	ldr	x0, [x0]
     ccc:	bl	68 <_ZL9printHelpPKc>
     cd0:	mov	w19, #0x1                   	// #1
     cd4:	b	28f0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1d18>
     cd8:	add	x0, sp, #0x318
     cdc:	mov	w1, #0x53                  	// #83
     ce0:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
     ce4:	and	w0, w0, #0xff
     ce8:	cmp	w0, #0x0
     cec:	b.ne	d08 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x130>  // b.any
     cf0:	add	x0, sp, #0x318
     cf4:	mov	w1, #0x52                  	// #82
     cf8:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
     cfc:	and	w0, w0, #0xff
     d00:	cmp	w0, #0x0
     d04:	b.eq	d10 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x138>  // b.none
     d08:	mov	w0, #0x1                   	// #1
     d0c:	b	d14 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x13c>
     d10:	mov	w0, #0x0                   	// #0
     d14:	cmp	w0, #0x0
     d18:	b.eq	d68 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x190>  // b.none
     d1c:	add	x0, sp, #0x520
     d20:	mov	x8, x0
     d24:	bl	0 <_ZN3lld13getLLDVersionB5cxx11Ev>
     d28:	add	x2, sp, #0x520
     d2c:	add	x0, sp, #0x500
     d30:	mov	x8, x0
     d34:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     d38:	add	x1, x0, #0x0
     d3c:	mov	x0, x2
     d40:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     d44:	add	x1, sp, #0x500
     d48:	add	x0, sp, #0x4e8
     d4c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     d50:	add	x0, sp, #0x4e8
     d54:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     d58:	add	x0, sp, #0x500
     d5c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     d60:	add	x0, sp, #0x520
     d64:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     d68:	add	x0, sp, #0x318
     d6c:	mov	w1, #0x53                  	// #83
     d70:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
     d74:	and	w0, w0, #0xff
     d78:	cmp	w0, #0x0
     d7c:	b.eq	dc8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1f0>  // b.none
     d80:	add	x0, sp, #0x318
     d84:	mov	w1, #0x1                   	// #1
     d88:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
     d8c:	and	w0, w0, #0xff
     d90:	eor	w0, w0, #0x1
     d94:	and	w0, w0, #0xff
     d98:	cmp	w0, #0x0
     d9c:	b.eq	dc8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1f0>  // b.none
     da0:	add	x0, sp, #0x318
     da4:	mov	w1, #0x1e                  	// #30
     da8:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
     dac:	and	w0, w0, #0xff
     db0:	eor	w0, w0, #0x1
     db4:	and	w0, w0, #0xff
     db8:	cmp	w0, #0x0
     dbc:	b.eq	dc8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1f0>  // b.none
     dc0:	mov	w0, #0x1                   	// #1
     dc4:	b	dcc <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1f4>
     dc8:	mov	w0, #0x0                   	// #0
     dcc:	cmp	w0, #0x0
     dd0:	b.eq	ddc <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x204>  // b.none
     dd4:	mov	w19, #0x1                   	// #1
     dd8:	b	28f0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1d18>
     ddc:	add	x0, sp, #0x318
     de0:	mov	w1, #0x52                  	// #82
     de4:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
     de8:	and	w0, w0, #0xff
     dec:	cmp	w0, #0x0
     df0:	b.eq	dfc <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x224>  // b.none
     df4:	mov	w19, #0x1                   	// #1
     df8:	b	28f0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1d18>
     dfc:	add	x0, sp, #0x318
     e00:	mov	w1, #0x1                   	// #1
     e04:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
     e08:	and	w0, w0, #0xff
     e0c:	eor	w0, w0, #0x1
     e10:	and	w0, w0, #0xff
     e14:	cmp	w0, #0x0
     e18:	b.eq	e44 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x26c>  // b.none
     e1c:	add	x0, sp, #0x318
     e20:	mov	w1, #0x1e                  	// #30
     e24:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
     e28:	and	w0, w0, #0xff
     e2c:	eor	w0, w0, #0x1
     e30:	and	w0, w0, #0xff
     e34:	cmp	w0, #0x0
     e38:	b.eq	e44 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x26c>  // b.none
     e3c:	mov	w0, #0x1                   	// #1
     e40:	b	e48 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x270>
     e44:	mov	w0, #0x0                   	// #0
     e48:	cmp	w0, #0x0
     e4c:	b.eq	e74 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x29c>  // b.none
     e50:	add	x2, sp, #0x540
     e54:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     e58:	add	x1, x0, #0x0
     e5c:	mov	x0, x2
     e60:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     e64:	add	x0, sp, #0x540
     e68:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     e6c:	mov	w19, #0x0                   	// #0
     e70:	b	28f0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1d18>
     e74:	add	x0, sp, #0x300
     e78:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     e7c:	add	x0, sp, #0x300
     e80:	str	x0, [sp, #760]
     e84:	add	x2, sp, #0x558
     e88:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     e8c:	add	x1, x0, #0x0
     e90:	mov	x0, x2
     e94:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     e98:	add	x1, sp, #0x558
     e9c:	add	x0, sp, #0x2f8
     ea0:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
     ea4:	add	x2, sp, #0x570
     ea8:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     eac:	add	x1, x0, #0x0
     eb0:	mov	x0, x2
     eb4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     eb8:	add	x1, sp, #0x570
     ebc:	add	x0, sp, #0x2f8
     ec0:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
     ec4:	add	x0, sp, #0x318
     ec8:	mov	w1, #0x10                  	// #16
     ecc:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
     ed0:	str	x0, [sp, #4032]
     ed4:	ldr	x0, [sp, #4032]
     ed8:	cmp	x0, #0x0
     edc:	b.eq	1018 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x440>  // b.none
     ee0:	mov	w1, #0x0                   	// #0
     ee4:	ldr	x0, [sp, #4032]
     ee8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     eec:	mov	x1, x0
     ef0:	add	x0, sp, #0x2a8
     ef4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     ef8:	add	x0, sp, #0x588
     efc:	mov	w1, #0x2c                  	// #44
     f00:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     f04:	add	x2, sp, #0x590
     f08:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     f0c:	add	x1, x0, #0x0
     f10:	mov	x0, x2
     f14:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     f18:	add	x0, sp, #0x318
     f1c:	add	x1, sp, #0x600
     f20:	ldp	x2, x3, [x1, #-112]
     f24:	ldr	w1, [sp, #1416]
     f28:	bl	0 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE>
     f2c:	mov	x20, x0
     f30:	mov	x21, x1
     f34:	add	x2, sp, #0x5a0
     f38:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     f3c:	add	x1, x0, #0x0
     f40:	mov	x0, x2
     f44:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     f48:	add	x0, sp, #0x600
     f4c:	ldp	x2, x3, [x0, #-96]
     f50:	mov	x0, x20
     f54:	mov	x1, x21
     f58:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     f5c:	and	w0, w0, #0xff
     f60:	cmp	w0, #0x0
     f64:	b.eq	fa0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x3c8>  // b.none
     f68:	add	x2, sp, #0x5b0
     f6c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     f70:	add	x1, x0, #0x0
     f74:	mov	x0, x2
     f78:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     f7c:	add	x0, sp, #0x2a8
     f80:	add	x1, sp, #0x600
     f84:	ldp	x1, x2, [x1, #-80]
     f88:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     f8c:	and	w0, w0, #0xff
     f90:	cmp	w0, #0x0
     f94:	b.eq	fa0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x3c8>  // b.none
     f98:	mov	w0, #0x1                   	// #1
     f9c:	b	fa4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x3cc>
     fa0:	mov	w0, #0x0                   	// #0
     fa4:	cmp	w0, #0x0
     fa8:	b.eq	ff0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x418>  // b.none
     fac:	add	x0, sp, #0x2a8
     fb0:	mov	x2, #0xffffffffffffffff    	// #-1
     fb4:	mov	x1, #0x1                   	// #1
     fb8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     fbc:	add	x2, sp, #0x600
     fc0:	stp	x0, x1, [x2, #-40]
     fc4:	add	x0, sp, #0x5d8
     fc8:	add	x1, sp, #0x5c0
     fcc:	mov	x8, x1
     fd0:	mov	x1, x0
     fd4:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     fd8:	add	x0, x0, #0x0
     fdc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
     fe0:	add	x1, sp, #0x5c0
     fe4:	add	x0, sp, #0x2f8
     fe8:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
     fec:	b	1018 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x440>
     ff0:	add	x0, sp, #0x2a8
     ff4:	add	x1, sp, #0x5e8
     ff8:	mov	x8, x1
     ffc:	mov	x1, x0
    1000:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1004:	add	x0, x0, #0x0
    1008:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    100c:	add	x1, sp, #0x5e8
    1010:	add	x0, sp, #0x2f8
    1014:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1018:	add	x0, sp, #0x318
    101c:	mov	w4, #0x2a                  	// #42
    1020:	mov	w3, #0x23                  	// #35
    1024:	mov	w2, #0x28                  	// #40
    1028:	mov	w1, #0x21                  	// #33
    102c:	bl	2b68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117S3_S3_S3_EEEbDpT_>
    1030:	and	w0, w0, #0xff
    1034:	cmp	w0, #0x0
    1038:	b.eq	1374 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x79c>  // b.none
    103c:	add	x0, sp, #0x318
    1040:	mov	w1, #0x21                  	// #33
    1044:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
    1048:	str	x0, [sp, #4016]
    104c:	add	x0, sp, #0x318
    1050:	mov	w1, #0x28                  	// #40
    1054:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
    1058:	str	x0, [sp, #4008]
    105c:	add	x0, sp, #0x318
    1060:	mov	w1, #0x23                  	// #35
    1064:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
    1068:	str	x0, [sp, #4000]
    106c:	add	x0, sp, #0x318
    1070:	mov	w1, #0x2a                  	// #42
    1074:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
    1078:	str	x0, [sp, #3992]
    107c:	ldr	x0, [sp, #4016]
    1080:	cmp	x0, #0x0
    1084:	b.eq	10ec <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x514>  // b.none
    1088:	ldr	x0, [sp, #4000]
    108c:	cmp	x0, #0x0
    1090:	b.eq	10ec <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x514>  // b.none
    1094:	mov	w1, #0x0                   	// #0
    1098:	ldr	x0, [sp, #4016]
    109c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    10a0:	mov	x1, x0
    10a4:	add	x0, sp, #0x600
    10a8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    10ac:	mov	w1, #0x0                   	// #0
    10b0:	ldr	x0, [sp, #4000]
    10b4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    10b8:	mov	x1, x0
    10bc:	add	x0, sp, #0x610
    10c0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    10c4:	add	x0, sp, #0x600
    10c8:	ldp	x2, x3, [x0, #16]
    10cc:	add	x0, sp, #0x600
    10d0:	ldp	x0, x1, [x0]
    10d4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    10d8:	and	w0, w0, #0xff
    10dc:	cmp	w0, #0x0
    10e0:	b.eq	10ec <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x514>  // b.none
    10e4:	mov	w0, #0x1                   	// #1
    10e8:	b	10f0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x518>
    10ec:	mov	w0, #0x0                   	// #0
    10f0:	cmp	w0, #0x0
    10f4:	b.eq	1114 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x53c>  // b.none
    10f8:	add	x2, sp, #0x620
    10fc:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1100:	add	x1, x0, #0x0
    1104:	mov	x0, x2
    1108:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    110c:	add	x0, sp, #0x620
    1110:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1114:	ldr	x0, [sp, #4008]
    1118:	cmp	x0, #0x0
    111c:	b.eq	1184 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x5ac>  // b.none
    1120:	ldr	x0, [sp, #3992]
    1124:	cmp	x0, #0x0
    1128:	b.eq	1184 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x5ac>  // b.none
    112c:	mov	w1, #0x0                   	// #0
    1130:	ldr	x0, [sp, #4008]
    1134:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1138:	mov	x1, x0
    113c:	add	x0, sp, #0x638
    1140:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1144:	mov	w1, #0x0                   	// #0
    1148:	ldr	x0, [sp, #3992]
    114c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1150:	mov	x1, x0
    1154:	add	x0, sp, #0x648
    1158:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    115c:	add	x0, sp, #0x600
    1160:	ldp	x2, x3, [x0, #72]
    1164:	add	x0, sp, #0x600
    1168:	ldp	x0, x1, [x0, #56]
    116c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1170:	and	w0, w0, #0xff
    1174:	cmp	w0, #0x0
    1178:	b.eq	1184 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x5ac>  // b.none
    117c:	mov	w0, #0x1                   	// #1
    1180:	b	1188 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x5b0>
    1184:	mov	w0, #0x0                   	// #0
    1188:	cmp	w0, #0x0
    118c:	b.eq	11ac <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x5d4>  // b.none
    1190:	add	x2, sp, #0x658
    1194:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1198:	add	x1, x0, #0x0
    119c:	mov	x0, x2
    11a0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    11a4:	add	x0, sp, #0x658
    11a8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    11ac:	add	x0, sp, #0x670
    11b0:	mov	w1, #0x49                  	// #73
    11b4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    11b8:	add	x2, sp, #0x678
    11bc:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    11c0:	add	x1, x0, #0x0
    11c4:	mov	x0, x2
    11c8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    11cc:	add	x0, sp, #0x318
    11d0:	add	x1, sp, #0x600
    11d4:	ldp	x2, x3, [x1, #120]
    11d8:	ldr	w1, [sp, #1648]
    11dc:	bl	0 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE>
    11e0:	add	x2, sp, #0x200
    11e4:	stp	x0, x1, [x2, #152]
    11e8:	ldr	x0, [sp, #4016]
    11ec:	cmp	x0, #0x0
    11f0:	b.eq	1204 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x62c>  // b.none
    11f4:	mov	w1, #0x0                   	// #0
    11f8:	ldr	x0, [sp, #4016]
    11fc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1200:	b	1228 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x650>
    1204:	ldr	x0, [sp, #4000]
    1208:	cmp	x0, #0x0
    120c:	b.eq	1220 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x648>  // b.none
    1210:	mov	w1, #0x0                   	// #0
    1214:	ldr	x0, [sp, #4000]
    1218:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    121c:	b	1228 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x650>
    1220:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1224:	add	x0, x0, #0x0
    1228:	add	x2, sp, #0x288
    122c:	mov	x1, x0
    1230:	mov	x0, x2
    1234:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1238:	ldr	x0, [sp, #4008]
    123c:	cmp	x0, #0x0
    1240:	b.eq	1254 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x67c>  // b.none
    1244:	mov	w1, #0x0                   	// #0
    1248:	ldr	x0, [sp, #4008]
    124c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1250:	b	1278 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x6a0>
    1254:	ldr	x0, [sp, #3992]
    1258:	cmp	x0, #0x0
    125c:	b.eq	1270 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x698>  // b.none
    1260:	mov	w1, #0x0                   	// #0
    1264:	ldr	x0, [sp, #3992]
    1268:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    126c:	b	1278 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x6a0>
    1270:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1274:	add	x0, x0, #0x0
    1278:	add	x2, sp, #0x278
    127c:	mov	x1, x0
    1280:	mov	x0, x2
    1284:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1288:	add	x0, sp, #0x278
    128c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1290:	and	w0, w0, #0xff
    1294:	cmp	w0, #0x0
    1298:	b.eq	12a8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x6d0>  // b.none
    129c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    12a0:	add	x0, x0, #0x0
    12a4:	b	12b0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x6d8>
    12a8:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    12ac:	add	x0, x0, #0x0
    12b0:	add	x2, sp, #0x268
    12b4:	mov	x1, x0
    12b8:	mov	x0, x2
    12bc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    12c0:	add	x0, sp, #0x298
    12c4:	add	x1, sp, #0x6e8
    12c8:	mov	x8, x1
    12cc:	mov	x1, x0
    12d0:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    12d4:	add	x0, x0, #0x0
    12d8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    12dc:	add	x2, sp, #0x700
    12e0:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    12e4:	add	x1, x0, #0x0
    12e8:	mov	x0, x2
    12ec:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    12f0:	add	x1, sp, #0x700
    12f4:	add	x0, sp, #0x6e8
    12f8:	add	x2, sp, #0x6d0
    12fc:	mov	x8, x2
    1300:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1304:	add	x1, sp, #0x288
    1308:	add	x0, sp, #0x718
    130c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1310:	add	x1, sp, #0x718
    1314:	add	x0, sp, #0x6d0
    1318:	add	x2, sp, #0x6b8
    131c:	mov	x8, x2
    1320:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1324:	add	x1, sp, #0x268
    1328:	add	x0, sp, #0x730
    132c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1330:	add	x1, sp, #0x730
    1334:	add	x0, sp, #0x6b8
    1338:	add	x2, sp, #0x6a0
    133c:	mov	x8, x2
    1340:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1344:	add	x1, sp, #0x278
    1348:	add	x0, sp, #0x748
    134c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1350:	add	x1, sp, #0x748
    1354:	add	x0, sp, #0x6a0
    1358:	add	x2, sp, #0x688
    135c:	mov	x8, x2
    1360:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1364:	add	x1, sp, #0x688
    1368:	add	x0, sp, #0x2f8
    136c:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1370:	b	13d0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x7f8>
    1374:	add	x0, sp, #0x318
    1378:	mov	w1, #0x49                  	// #73
    137c:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
    1380:	str	x0, [sp, #4024]
    1384:	ldr	x0, [sp, #4024]
    1388:	cmp	x0, #0x0
    138c:	b.eq	13d0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x7f8>  // b.none
    1390:	mov	w1, #0x0                   	// #0
    1394:	ldr	x0, [sp, #4024]
    1398:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    139c:	mov	x1, x0
    13a0:	add	x0, sp, #0x778
    13a4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    13a8:	add	x0, sp, #0x778
    13ac:	add	x1, sp, #0x760
    13b0:	mov	x8, x1
    13b4:	mov	x1, x0
    13b8:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    13bc:	add	x0, x0, #0x0
    13c0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    13c4:	add	x1, sp, #0x760
    13c8:	add	x0, sp, #0x2f8
    13cc:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    13d0:	add	x0, sp, #0x318
    13d4:	mov	w1, #0x33                  	// #51
    13d8:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
    13dc:	str	x0, [sp, #3984]
    13e0:	ldr	x0, [sp, #3984]
    13e4:	cmp	x0, #0x0
    13e8:	b.eq	142c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x854>  // b.none
    13ec:	mov	w1, #0x0                   	// #0
    13f0:	ldr	x0, [sp, #3984]
    13f4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    13f8:	mov	x1, x0
    13fc:	add	x0, sp, #0x7a0
    1400:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1404:	add	x0, sp, #0x7a0
    1408:	add	x1, sp, #0x788
    140c:	mov	x8, x1
    1410:	mov	x1, x0
    1414:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1418:	add	x0, x0, #0x0
    141c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1420:	add	x1, sp, #0x788
    1424:	add	x0, sp, #0x2f8
    1428:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    142c:	add	x0, sp, #0x318
    1430:	mov	w1, #0x44                  	// #68
    1434:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
    1438:	str	x0, [sp, #3976]
    143c:	ldr	x0, [sp, #3976]
    1440:	cmp	x0, #0x0
    1444:	b.eq	1488 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x8b0>  // b.none
    1448:	mov	w1, #0x0                   	// #0
    144c:	ldr	x0, [sp, #3976]
    1450:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1454:	mov	x1, x0
    1458:	add	x0, sp, #0x7c8
    145c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1460:	add	x0, sp, #0x7c8
    1464:	add	x1, sp, #0x7b0
    1468:	mov	x8, x1
    146c:	mov	x1, x0
    1470:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1474:	add	x0, x0, #0x0
    1478:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    147c:	add	x1, sp, #0x7b0
    1480:	add	x0, sp, #0x2f8
    1484:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1488:	add	x0, sp, #0x318
    148c:	mov	w1, #0x35                  	// #53
    1490:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
    1494:	str	x0, [sp, #3968]
    1498:	ldr	x0, [sp, #3968]
    149c:	cmp	x0, #0x0
    14a0:	b.eq	14e4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x90c>  // b.none
    14a4:	mov	w1, #0x0                   	// #0
    14a8:	ldr	x0, [sp, #3968]
    14ac:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    14b0:	mov	x1, x0
    14b4:	add	x0, sp, #0x7f0
    14b8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    14bc:	add	x0, sp, #0x7f0
    14c0:	add	x1, sp, #0x7d8
    14c4:	mov	x8, x1
    14c8:	mov	x1, x0
    14cc:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    14d0:	add	x0, x0, #0x0
    14d4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    14d8:	add	x1, sp, #0x7d8
    14dc:	add	x0, sp, #0x2f8
    14e0:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    14e4:	add	x0, sp, #0x318
    14e8:	mov	w1, #0x19                  	// #25
    14ec:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
    14f0:	str	x0, [sp, #3960]
    14f4:	ldr	x0, [sp, #3960]
    14f8:	cmp	x0, #0x0
    14fc:	b.eq	1540 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x968>  // b.none
    1500:	mov	w1, #0x0                   	// #0
    1504:	ldr	x0, [sp, #3960]
    1508:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    150c:	mov	x1, x0
    1510:	add	x0, sp, #0x818
    1514:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1518:	add	x0, sp, #0x818
    151c:	add	x1, sp, #0x800
    1520:	mov	x8, x1
    1524:	mov	x1, x0
    1528:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    152c:	add	x0, x0, #0x0
    1530:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1534:	add	x1, sp, #0x800
    1538:	add	x0, sp, #0x2f8
    153c:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1540:	add	x0, sp, #0x318
    1544:	mov	w1, #0x25                  	// #37
    1548:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
    154c:	str	x0, [sp, #3952]
    1550:	ldr	x0, [sp, #3952]
    1554:	cmp	x0, #0x0
    1558:	b.eq	159c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x9c4>  // b.none
    155c:	mov	w1, #0x0                   	// #0
    1560:	ldr	x0, [sp, #3952]
    1564:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1568:	mov	x1, x0
    156c:	add	x0, sp, #0x840
    1570:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1574:	add	x0, sp, #0x840
    1578:	add	x1, sp, #0x828
    157c:	mov	x8, x1
    1580:	mov	x1, x0
    1584:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1588:	add	x0, x0, #0x0
    158c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1590:	add	x1, sp, #0x828
    1594:	add	x0, sp, #0x2f8
    1598:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    159c:	add	x0, sp, #0x318
    15a0:	mov	w1, #0x40                  	// #64
    15a4:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
    15a8:	str	x0, [sp, #3944]
    15ac:	ldr	x0, [sp, #3944]
    15b0:	cmp	x0, #0x0
    15b4:	b.eq	15f8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xa20>  // b.none
    15b8:	mov	w1, #0x0                   	// #0
    15bc:	ldr	x0, [sp, #3944]
    15c0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    15c4:	mov	x1, x0
    15c8:	add	x0, sp, #0x868
    15cc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    15d0:	add	x0, sp, #0x868
    15d4:	add	x1, sp, #0x850
    15d8:	mov	x8, x1
    15dc:	mov	x1, x0
    15e0:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    15e4:	add	x0, x0, #0x0
    15e8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    15ec:	add	x1, sp, #0x850
    15f0:	add	x0, sp, #0x2f8
    15f4:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    15f8:	add	x0, sp, #0x318
    15fc:	mov	w1, #0x37                  	// #55
    1600:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
    1604:	str	x0, [sp, #3936]
    1608:	ldr	x0, [sp, #3936]
    160c:	cmp	x0, #0x0
    1610:	b.eq	1658 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xa80>  // b.none
    1614:	mov	w1, #0x0                   	// #0
    1618:	ldr	x0, [sp, #3936]
    161c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1620:	mov	x1, x0
    1624:	add	x0, sp, #0x890
    1628:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    162c:	add	x0, sp, #0x890
    1630:	add	x1, sp, #0x878
    1634:	mov	x8, x1
    1638:	mov	x1, x0
    163c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1640:	add	x0, x0, #0x0
    1644:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1648:	add	x1, sp, #0x878
    164c:	add	x0, sp, #0x2f8
    1650:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1654:	b	16b4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xadc>
    1658:	add	x0, sp, #0x318
    165c:	mov	w1, #0x43                  	// #67
    1660:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
    1664:	and	w0, w0, #0xff
    1668:	cmp	w0, #0x0
    166c:	b.eq	1694 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xabc>  // b.none
    1670:	add	x2, sp, #0x8a0
    1674:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1678:	add	x1, x0, #0x0
    167c:	mov	x0, x2
    1680:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1684:	add	x1, sp, #0x8a0
    1688:	add	x0, sp, #0x2f8
    168c:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1690:	b	16b4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xadc>
    1694:	add	x2, sp, #0x8b8
    1698:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    169c:	add	x1, x0, #0x0
    16a0:	mov	x0, x2
    16a4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    16a8:	add	x1, sp, #0x8b8
    16ac:	add	x0, sp, #0x2f8
    16b0:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    16b4:	add	x0, sp, #0x318
    16b8:	mov	w1, #0x39                  	// #57
    16bc:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
    16c0:	str	x0, [sp, #3928]
    16c4:	ldr	x0, [sp, #3928]
    16c8:	cmp	x0, #0x0
    16cc:	b.eq	1750 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xb78>  // b.none
    16d0:	add	x2, sp, #0x8d0
    16d4:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    16d8:	add	x1, x0, #0x0
    16dc:	mov	x0, x2
    16e0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    16e4:	add	x1, sp, #0x8d0
    16e8:	add	x0, sp, #0x2f8
    16ec:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    16f0:	mov	w1, #0x0                   	// #0
    16f4:	ldr	x0, [sp, #3928]
    16f8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    16fc:	mov	x1, x0
    1700:	add	x0, sp, #0x258
    1704:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1708:	add	x0, sp, #0x258
    170c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1710:	and	w0, w0, #0xff
    1714:	eor	w0, w0, #0x1
    1718:	and	w0, w0, #0xff
    171c:	cmp	w0, #0x0
    1720:	b.eq	17cc <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xbf4>  // b.none
    1724:	add	x0, sp, #0x258
    1728:	add	x1, sp, #0x8e8
    172c:	mov	x8, x1
    1730:	mov	x1, x0
    1734:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1738:	add	x0, x0, #0x0
    173c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1740:	add	x1, sp, #0x8e8
    1744:	add	x0, sp, #0x2f8
    1748:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    174c:	b	17cc <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xbf4>
    1750:	add	x0, sp, #0x318
    1754:	mov	w1, #0x47                  	// #71
    1758:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
    175c:	and	w0, w0, #0xff
    1760:	cmp	w0, #0x0
    1764:	b.eq	178c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xbb4>  // b.none
    1768:	add	x2, sp, #0x900
    176c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1770:	add	x1, x0, #0x0
    1774:	mov	x0, x2
    1778:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    177c:	add	x1, sp, #0x900
    1780:	add	x0, sp, #0x2f8
    1784:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1788:	b	17cc <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xbf4>
    178c:	add	x0, sp, #0x318
    1790:	mov	w1, #0x46                  	// #70
    1794:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
    1798:	and	w0, w0, #0xff
    179c:	eor	w0, w0, #0x1
    17a0:	and	w0, w0, #0xff
    17a4:	cmp	w0, #0x0
    17a8:	b.eq	17cc <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xbf4>  // b.none
    17ac:	add	x2, sp, #0x918
    17b0:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    17b4:	add	x1, x0, #0x0
    17b8:	mov	x0, x2
    17bc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    17c0:	add	x1, sp, #0x918
    17c4:	add	x0, sp, #0x2f8
    17c8:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    17cc:	add	x0, sp, #0x318
    17d0:	mov	w1, #0x43                  	// #67
    17d4:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
    17d8:	and	w0, w0, #0xff
    17dc:	cmp	w0, #0x0
    17e0:	b.eq	1804 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xc2c>  // b.none
    17e4:	add	x2, sp, #0x930
    17e8:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    17ec:	add	x1, x0, #0x0
    17f0:	mov	x0, x2
    17f4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    17f8:	add	x1, sp, #0x930
    17fc:	add	x0, sp, #0x2f8
    1800:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1804:	add	x0, sp, #0x318
    1808:	mov	w1, #0x51                  	// #81
    180c:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
    1810:	and	w0, w0, #0xff
    1814:	cmp	w0, #0x0
    1818:	b.eq	183c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xc64>  // b.none
    181c:	add	x2, sp, #0x948
    1820:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1824:	add	x1, x0, #0x0
    1828:	mov	x0, x2
    182c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1830:	add	x1, sp, #0x948
    1834:	add	x0, sp, #0x2f8
    1838:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    183c:	add	x0, sp, #0x318
    1840:	mov	w1, #0x11                  	// #17
    1844:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
    1848:	and	w0, w0, #0xff
    184c:	cmp	w0, #0x0
    1850:	b.eq	1874 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xc9c>  // b.none
    1854:	add	x2, sp, #0x960
    1858:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    185c:	add	x1, x0, #0x0
    1860:	mov	x0, x2
    1864:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1868:	add	x1, sp, #0x960
    186c:	add	x0, sp, #0x2f8
    1870:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1874:	add	x0, sp, #0x318
    1878:	mov	w1, #0x12                  	// #18
    187c:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
    1880:	and	w0, w0, #0xff
    1884:	cmp	w0, #0x0
    1888:	b.eq	18ac <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xcd4>  // b.none
    188c:	add	x2, sp, #0x978
    1890:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1894:	add	x1, x0, #0x0
    1898:	mov	x0, x2
    189c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    18a0:	add	x1, sp, #0x978
    18a4:	add	x0, sp, #0x2f8
    18a8:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    18ac:	add	x0, sp, #0x318
    18b0:	mov	w1, #0x1c                  	// #28
    18b4:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
    18b8:	and	w0, w0, #0xff
    18bc:	cmp	w0, #0x0
    18c0:	b.eq	18e4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xd0c>  // b.none
    18c4:	add	x2, sp, #0x990
    18c8:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    18cc:	add	x1, x0, #0x0
    18d0:	mov	x0, x2
    18d4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    18d8:	add	x1, sp, #0x990
    18dc:	add	x0, sp, #0x2f8
    18e0:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    18e4:	add	x0, sp, #0x318
    18e8:	mov	w1, #0x1b                  	// #27
    18ec:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
    18f0:	and	w0, w0, #0xff
    18f4:	cmp	w0, #0x0
    18f8:	b.eq	191c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xd44>  // b.none
    18fc:	add	x2, sp, #0x9a8
    1900:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1904:	add	x1, x0, #0x0
    1908:	mov	x0, x2
    190c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1910:	add	x1, sp, #0x9a8
    1914:	add	x0, sp, #0x2f8
    1918:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    191c:	add	x0, sp, #0x318
    1920:	mov	w1, #0x4                   	// #4
    1924:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
    1928:	and	w0, w0, #0xff
    192c:	cmp	w0, #0x0
    1930:	b.eq	1954 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xd7c>  // b.none
    1934:	add	x2, sp, #0x9c0
    1938:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    193c:	add	x1, x0, #0x0
    1940:	mov	x0, x2
    1944:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1948:	add	x1, sp, #0x9c0
    194c:	add	x0, sp, #0x2f8
    1950:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1954:	add	x0, sp, #0x9d8
    1958:	mov	w1, #0x2c                  	// #44
    195c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1960:	add	x2, sp, #0x9e0
    1964:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1968:	add	x1, x0, #0x0
    196c:	mov	x0, x2
    1970:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1974:	add	x0, sp, #0x318
    1978:	add	x1, sp, #0xa00
    197c:	ldp	x2, x3, [x1, #-32]
    1980:	ldr	w1, [sp, #2520]
    1984:	bl	0 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE>
    1988:	mov	x20, x0
    198c:	mov	x21, x1
    1990:	add	x2, sp, #0x9f0
    1994:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1998:	add	x1, x0, #0x0
    199c:	mov	x0, x2
    19a0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    19a4:	add	x0, sp, #0xa00
    19a8:	ldp	x2, x3, [x0, #-16]
    19ac:	mov	x0, x20
    19b0:	mov	x1, x21
    19b4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    19b8:	and	w0, w0, #0xff
    19bc:	cmp	w0, #0x0
    19c0:	b.eq	1a5c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xe84>  // b.none
    19c4:	add	x0, sp, #0xa00
    19c8:	mov	w1, #0x2c                  	// #44
    19cc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    19d0:	add	x2, sp, #0xa08
    19d4:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    19d8:	add	x1, x0, #0x0
    19dc:	mov	x0, x2
    19e0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    19e4:	add	x0, sp, #0x318
    19e8:	add	x1, sp, #0xa00
    19ec:	ldp	x2, x3, [x1, #8]
    19f0:	ldr	w1, [sp, #2560]
    19f4:	bl	0 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE>
    19f8:	mov	x20, x0
    19fc:	mov	x21, x1
    1a00:	add	x2, sp, #0xa18
    1a04:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1a08:	add	x1, x0, #0x0
    1a0c:	mov	x0, x2
    1a10:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1a14:	add	x0, sp, #0xa00
    1a18:	ldp	x2, x3, [x0, #24]
    1a1c:	mov	x0, x20
    1a20:	mov	x1, x21
    1a24:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1a28:	and	w0, w0, #0xff
    1a2c:	cmp	w0, #0x0
    1a30:	b.eq	1a5c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xe84>  // b.none
    1a34:	add	x0, sp, #0x318
    1a38:	mov	w1, #0xb                   	// #11
    1a3c:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
    1a40:	and	w0, w0, #0xff
    1a44:	eor	w0, w0, #0x1
    1a48:	and	w0, w0, #0xff
    1a4c:	cmp	w0, #0x0
    1a50:	b.eq	1a5c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xe84>  // b.none
    1a54:	mov	w0, #0x1                   	// #1
    1a58:	b	1a60 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xe88>
    1a5c:	mov	w0, #0x0                   	// #0
    1a60:	cmp	w0, #0x0
    1a64:	b.eq	1a88 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xeb0>  // b.none
    1a68:	add	x2, sp, #0xa28
    1a6c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1a70:	add	x1, x0, #0x0
    1a74:	mov	x0, x2
    1a78:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1a7c:	add	x1, sp, #0xa28
    1a80:	add	x0, sp, #0x2f8
    1a84:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1a88:	add	x0, sp, #0xa40
    1a8c:	mov	w1, #0x2e                  	// #46
    1a90:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1a94:	add	x0, sp, #0xa48
    1a98:	mov	w1, #0x1a                  	// #26
    1a9c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1aa0:	add	x0, sp, #0x318
    1aa4:	mov	w3, #0x0                   	// #0
    1aa8:	ldr	w2, [sp, #2632]
    1aac:	ldr	w1, [sp, #2624]
    1ab0:	bl	0 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b>
    1ab4:	and	w0, w0, #0xff
    1ab8:	cmp	w0, #0x0
    1abc:	b.eq	1ae0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xf08>  // b.none
    1ac0:	add	x2, sp, #0xa50
    1ac4:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1ac8:	add	x1, x0, #0x0
    1acc:	mov	x0, x2
    1ad0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1ad4:	add	x1, sp, #0xa50
    1ad8:	add	x0, sp, #0x2f8
    1adc:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1ae0:	add	x0, sp, #0xa68
    1ae4:	mov	w1, #0x15                  	// #21
    1ae8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1aec:	add	x0, sp, #0xa70
    1af0:	mov	w1, #0x2d                  	// #45
    1af4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1af8:	add	x0, sp, #0x318
    1afc:	mov	w3, #0x0                   	// #0
    1b00:	ldr	w2, [sp, #2672]
    1b04:	ldr	w1, [sp, #2664]
    1b08:	bl	0 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b>
    1b0c:	and	w0, w0, #0xff
    1b10:	cmp	w0, #0x0
    1b14:	b.eq	1b3c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xf64>  // b.none
    1b18:	add	x2, sp, #0xa78
    1b1c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1b20:	add	x1, x0, #0x0
    1b24:	mov	x0, x2
    1b28:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1b2c:	add	x1, sp, #0xa78
    1b30:	add	x0, sp, #0x2f8
    1b34:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1b38:	b	1b5c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0xf84>
    1b3c:	add	x2, sp, #0xa90
    1b40:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1b44:	add	x1, x0, #0x0
    1b48:	mov	x0, x2
    1b4c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1b50:	add	x1, sp, #0xa90
    1b54:	add	x0, sp, #0x2f8
    1b58:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1b5c:	add	x0, sp, #0x318
    1b60:	mov	w1, #0x18                  	// #24
    1b64:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
    1b68:	str	x0, [sp, #3920]
    1b6c:	ldr	x0, [sp, #3920]
    1b70:	cmp	x0, #0x0
    1b74:	b.eq	1cb0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x10d8>  // b.none
    1b78:	mov	w1, #0x0                   	// #0
    1b7c:	ldr	x0, [sp, #3920]
    1b80:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1b84:	mov	x1, x0
    1b88:	add	x0, sp, #0x248
    1b8c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1b90:	add	x2, sp, #0xaa8
    1b94:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1b98:	add	x1, x0, #0x0
    1b9c:	mov	x0, x2
    1ba0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1ba4:	add	x0, sp, #0xa00
    1ba8:	ldp	x2, x3, [x0, #168]
    1bac:	add	x0, sp, #0x200
    1bb0:	ldp	x0, x1, [x0, #72]
    1bb4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1bb8:	and	w0, w0, #0xff
    1bbc:	cmp	w0, #0x0
    1bc0:	b.eq	1be8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1010>  // b.none
    1bc4:	add	x2, sp, #0xab8
    1bc8:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1bcc:	add	x1, x0, #0x0
    1bd0:	mov	x0, x2
    1bd4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1bd8:	add	x1, sp, #0xab8
    1bdc:	add	x0, sp, #0x2f8
    1be0:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1be4:	b	1cd0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x10f8>
    1be8:	add	x2, sp, #0xad0
    1bec:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1bf0:	add	x1, x0, #0x0
    1bf4:	mov	x0, x2
    1bf8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1bfc:	add	x0, sp, #0xa00
    1c00:	ldp	x2, x3, [x0, #208]
    1c04:	add	x0, sp, #0x200
    1c08:	ldp	x0, x1, [x0, #72]
    1c0c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1c10:	and	w0, w0, #0xff
    1c14:	cmp	w0, #0x0
    1c18:	b.ne	1c50 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1078>  // b.any
    1c1c:	add	x2, sp, #0xae0
    1c20:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1c24:	add	x1, x0, #0x0
    1c28:	mov	x0, x2
    1c2c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1c30:	add	x0, sp, #0xa00
    1c34:	ldp	x2, x3, [x0, #224]
    1c38:	add	x0, sp, #0x200
    1c3c:	ldp	x0, x1, [x0, #72]
    1c40:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1c44:	and	w0, w0, #0xff
    1c48:	cmp	w0, #0x0
    1c4c:	b.eq	1c58 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1080>  // b.none
    1c50:	mov	w0, #0x1                   	// #1
    1c54:	b	1c5c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1084>
    1c58:	mov	w0, #0x0                   	// #0
    1c5c:	cmp	w0, #0x0
    1c60:	b.eq	1c88 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x10b0>  // b.none
    1c64:	add	x2, sp, #0xaf0
    1c68:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1c6c:	add	x1, x0, #0x0
    1c70:	mov	x0, x2
    1c74:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1c78:	add	x1, sp, #0xaf0
    1c7c:	add	x0, sp, #0x2f8
    1c80:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1c84:	b	1cd0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x10f8>
    1c88:	add	x0, sp, #0x248
    1c8c:	add	x1, sp, #0xb08
    1c90:	mov	x8, x1
    1c94:	mov	x1, x0
    1c98:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1c9c:	add	x0, x0, #0x0
    1ca0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1ca4:	add	x0, sp, #0xb08
    1ca8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1cac:	b	1cd0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x10f8>
    1cb0:	add	x2, sp, #0xb20
    1cb4:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1cb8:	add	x1, x0, #0x0
    1cbc:	mov	x0, x2
    1cc0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1cc4:	add	x1, sp, #0xb20
    1cc8:	add	x0, sp, #0x2f8
    1ccc:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1cd0:	add	x0, sp, #0x318
    1cd4:	mov	w1, #0x2c                  	// #44
    1cd8:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
    1cdc:	str	x0, [sp, #3912]
    1ce0:	ldr	x0, [sp, #3912]
    1ce4:	cmp	x0, #0x0
    1ce8:	b.eq	1e88 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x12b0>  // b.none
    1cec:	mov	w1, #0x0                   	// #0
    1cf0:	ldr	x0, [sp, #3912]
    1cf4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1cf8:	mov	x1, x0
    1cfc:	add	x0, sp, #0x238
    1d00:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1d04:	add	x2, sp, #0xb38
    1d08:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1d0c:	add	x1, x0, #0x0
    1d10:	mov	x0, x2
    1d14:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1d18:	add	x0, sp, #0xc00
    1d1c:	ldp	x2, x3, [x0, #-200]
    1d20:	add	x0, sp, #0x200
    1d24:	ldp	x0, x1, [x0, #56]
    1d28:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1d2c:	and	w0, w0, #0xff
    1d30:	cmp	w0, #0x0
    1d34:	b.eq	1d5c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1184>  // b.none
    1d38:	add	x2, sp, #0xb48
    1d3c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1d40:	add	x1, x0, #0x0
    1d44:	mov	x0, x2
    1d48:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1d4c:	add	x1, sp, #0xb48
    1d50:	add	x0, sp, #0x2f8
    1d54:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1d58:	b	1e88 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x12b0>
    1d5c:	add	x2, sp, #0xb60
    1d60:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1d64:	add	x1, x0, #0x0
    1d68:	mov	x0, x2
    1d6c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1d70:	add	x0, sp, #0xc00
    1d74:	ldp	x2, x3, [x0, #-160]
    1d78:	add	x0, sp, #0x200
    1d7c:	ldp	x0, x1, [x0, #56]
    1d80:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1d84:	and	w0, w0, #0xff
    1d88:	cmp	w0, #0x0
    1d8c:	b.eq	1db4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x11dc>  // b.none
    1d90:	add	x2, sp, #0xb70
    1d94:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1d98:	add	x1, x0, #0x0
    1d9c:	mov	x0, x2
    1da0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1da4:	add	x1, sp, #0xb70
    1da8:	add	x0, sp, #0x2f8
    1dac:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1db0:	b	1e88 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x12b0>
    1db4:	add	x2, sp, #0xb88
    1db8:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1dbc:	add	x1, x0, #0x0
    1dc0:	mov	x0, x2
    1dc4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1dc8:	add	x0, sp, #0xc00
    1dcc:	ldp	x2, x3, [x0, #-120]
    1dd0:	add	x0, sp, #0x200
    1dd4:	ldp	x0, x1, [x0, #56]
    1dd8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1ddc:	and	w0, w0, #0xff
    1de0:	cmp	w0, #0x0
    1de4:	b.eq	1e0c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1234>  // b.none
    1de8:	add	x2, sp, #0xb98
    1dec:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1df0:	add	x1, x0, #0x0
    1df4:	mov	x0, x2
    1df8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1dfc:	add	x1, sp, #0xb98
    1e00:	add	x0, sp, #0x2f8
    1e04:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1e08:	b	1e88 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x12b0>
    1e0c:	add	x2, sp, #0xbb0
    1e10:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1e14:	add	x1, x0, #0x0
    1e18:	mov	x0, x2
    1e1c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1e20:	add	x0, sp, #0xc00
    1e24:	ldp	x2, x3, [x0, #-80]
    1e28:	add	x0, sp, #0x200
    1e2c:	ldp	x0, x1, [x0, #56]
    1e30:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1e34:	and	w0, w0, #0xff
    1e38:	cmp	w0, #0x0
    1e3c:	b.eq	1e64 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x128c>  // b.none
    1e40:	add	x2, sp, #0xbc0
    1e44:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1e48:	add	x1, x0, #0x0
    1e4c:	mov	x0, x2
    1e50:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1e54:	add	x1, sp, #0xbc0
    1e58:	add	x0, sp, #0x2f8
    1e5c:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1e60:	b	1e88 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x12b0>
    1e64:	add	x0, sp, #0x238
    1e68:	add	x1, sp, #0xbd8
    1e6c:	mov	x8, x1
    1e70:	mov	x1, x0
    1e74:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1e78:	add	x0, x0, #0x0
    1e7c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1e80:	add	x0, sp, #0xbd8
    1e84:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1e88:	add	x0, sp, #0x318
    1e8c:	add	x1, sp, #0xa8
    1e90:	mov	x8, x1
    1e94:	mov	w1, #0x2b                  	// #43
    1e98:	bl	2918 <_ZNK4llvm3opt7ArgList8filteredIJ5._117EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    1e9c:	add	x0, sp, #0xa8
    1ea0:	str	x0, [sp, #3904]
    1ea4:	add	x0, sp, #0x220
    1ea8:	mov	x8, x0
    1eac:	ldr	x0, [sp, #3904]
    1eb0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1eb4:	add	x0, sp, #0x208
    1eb8:	mov	x8, x0
    1ebc:	ldr	x0, [sp, #3904]
    1ec0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1ec4:	add	x2, sp, #0x50
    1ec8:	add	x3, sp, #0x220
    1ecc:	ldp	x0, x1, [x3]
    1ed0:	stp	x0, x1, [x2]
    1ed4:	ldr	x0, [x3, #16]
    1ed8:	str	x0, [x2, #16]
    1edc:	add	x2, sp, #0x30
    1ee0:	add	x3, sp, #0x208
    1ee4:	ldp	x0, x1, [x3]
    1ee8:	stp	x0, x1, [x2]
    1eec:	ldr	x0, [x3, #16]
    1ef0:	str	x0, [x2, #16]
    1ef4:	add	x1, sp, #0x30
    1ef8:	add	x0, sp, #0x50
    1efc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1f00:	and	w0, w0, #0xff
    1f04:	cmp	w0, #0x0
    1f08:	b.eq	1f68 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1390>  // b.none
    1f0c:	add	x0, sp, #0x220
    1f10:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1f14:	ldr	x0, [x0]
    1f18:	str	x0, [sp, #3784]
    1f1c:	mov	w1, #0x0                   	// #0
    1f20:	ldr	x0, [sp, #3784]
    1f24:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1f28:	mov	x1, x0
    1f2c:	add	x0, sp, #0xc08
    1f30:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1f34:	add	x0, sp, #0xc08
    1f38:	add	x1, sp, #0xbf0
    1f3c:	mov	x8, x1
    1f40:	mov	x1, x0
    1f44:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1f48:	add	x0, x0, #0x0
    1f4c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1f50:	add	x1, sp, #0xbf0
    1f54:	add	x0, sp, #0x2f8
    1f58:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    1f5c:	add	x0, sp, #0x220
    1f60:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1f64:	b	1ec4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x12ec>
    1f68:	add	x0, sp, #0x318
    1f6c:	add	x1, sp, #0xa8
    1f70:	mov	x8, x1
    1f74:	mov	w1, #0x55                  	// #85
    1f78:	bl	2918 <_ZNK4llvm3opt7ArgList8filteredIJ5._117EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    1f7c:	add	x0, sp, #0xa8
    1f80:	str	x0, [sp, #3896]
    1f84:	add	x0, sp, #0x1f0
    1f88:	mov	x8, x0
    1f8c:	ldr	x0, [sp, #3896]
    1f90:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1f94:	add	x0, sp, #0x1d8
    1f98:	mov	x8, x0
    1f9c:	ldr	x0, [sp, #3896]
    1fa0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1fa4:	add	x2, sp, #0x30
    1fa8:	add	x3, sp, #0x1f0
    1fac:	ldp	x0, x1, [x3]
    1fb0:	stp	x0, x1, [x2]
    1fb4:	ldr	x0, [x3, #16]
    1fb8:	str	x0, [x2, #16]
    1fbc:	add	x2, sp, #0x50
    1fc0:	add	x3, sp, #0x1d8
    1fc4:	ldp	x0, x1, [x3]
    1fc8:	stp	x0, x1, [x2]
    1fcc:	ldr	x0, [x3, #16]
    1fd0:	str	x0, [x2, #16]
    1fd4:	add	x1, sp, #0x50
    1fd8:	add	x0, sp, #0x30
    1fdc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1fe0:	and	w0, w0, #0xff
    1fe4:	cmp	w0, #0x0
    1fe8:	b.eq	202c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1454>  // b.none
    1fec:	add	x0, sp, #0x1f0
    1ff0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    1ff4:	ldr	x0, [x0]
    1ff8:	str	x0, [sp, #3792]
    1ffc:	mov	w1, #0x0                   	// #0
    2000:	ldr	x0, [sp, #3792]
    2004:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2008:	mov	x1, x0
    200c:	add	x0, sp, #0xc18
    2010:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2014:	add	x1, sp, #0xc18
    2018:	add	x0, sp, #0x2f8
    201c:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    2020:	add	x0, sp, #0x1f0
    2024:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2028:	b	1fa4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x13cc>
    202c:	add	x0, sp, #0xc30
    2030:	mov	w1, #0x2c                  	// #44
    2034:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2038:	add	x2, sp, #0xc38
    203c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2040:	add	x1, x0, #0x0
    2044:	mov	x0, x2
    2048:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    204c:	add	x0, sp, #0x318
    2050:	add	x1, sp, #0xc00
    2054:	ldp	x2, x3, [x1, #56]
    2058:	ldr	w1, [sp, #3120]
    205c:	bl	0 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE>
    2060:	mov	x20, x0
    2064:	mov	x21, x1
    2068:	add	x2, sp, #0xc48
    206c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2070:	add	x1, x0, #0x0
    2074:	mov	x0, x2
    2078:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    207c:	add	x0, sp, #0xc00
    2080:	ldp	x2, x3, [x0, #72]
    2084:	mov	x0, x20
    2088:	mov	x1, x21
    208c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2090:	and	w0, w0, #0xff
    2094:	cmp	w0, #0x0
    2098:	b.eq	20c0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x14e8>  // b.none
    209c:	add	x2, sp, #0xc58
    20a0:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    20a4:	add	x1, x0, #0x0
    20a8:	mov	x0, x2
    20ac:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    20b0:	add	x1, sp, #0xc58
    20b4:	add	x0, sp, #0x2f8
    20b8:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    20bc:	b	20e0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1508>
    20c0:	add	x2, sp, #0xc70
    20c4:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    20c8:	add	x1, x0, #0x0
    20cc:	mov	x0, x2
    20d0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    20d4:	add	x1, sp, #0xc70
    20d8:	add	x0, sp, #0x2f8
    20dc:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    20e0:	add	x0, sp, #0x318
    20e4:	add	x1, sp, #0xa8
    20e8:	mov	x8, x1
    20ec:	mov	w1, #0x42                  	// #66
    20f0:	bl	2918 <_ZNK4llvm3opt7ArgList8filteredIJ5._117EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    20f4:	add	x0, sp, #0xa8
    20f8:	str	x0, [sp, #3888]
    20fc:	add	x0, sp, #0x1c0
    2100:	mov	x8, x0
    2104:	ldr	x0, [sp, #3888]
    2108:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    210c:	add	x0, sp, #0x1a8
    2110:	mov	x8, x0
    2114:	ldr	x0, [sp, #3888]
    2118:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    211c:	add	x2, sp, #0x30
    2120:	add	x3, sp, #0x1c0
    2124:	ldp	x0, x1, [x3]
    2128:	stp	x0, x1, [x2]
    212c:	ldr	x0, [x3, #16]
    2130:	str	x0, [x2, #16]
    2134:	add	x2, sp, #0x50
    2138:	add	x3, sp, #0x1a8
    213c:	ldp	x0, x1, [x3]
    2140:	stp	x0, x1, [x2]
    2144:	ldr	x0, [x3, #16]
    2148:	str	x0, [x2, #16]
    214c:	add	x1, sp, #0x50
    2150:	add	x0, sp, #0x30
    2154:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2158:	and	w0, w0, #0xff
    215c:	cmp	w0, #0x0
    2160:	b.eq	21c0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x15e8>  // b.none
    2164:	add	x0, sp, #0x1c0
    2168:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    216c:	ldr	x0, [x0]
    2170:	str	x0, [sp, #3800]
    2174:	mov	w1, #0x0                   	// #0
    2178:	ldr	x0, [sp, #3800]
    217c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2180:	mov	x1, x0
    2184:	add	x0, sp, #0xca0
    2188:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    218c:	add	x0, sp, #0xca0
    2190:	add	x1, sp, #0xc88
    2194:	mov	x8, x1
    2198:	mov	x1, x0
    219c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    21a0:	add	x0, x0, #0x0
    21a4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    21a8:	add	x1, sp, #0xc88
    21ac:	add	x0, sp, #0x2f8
    21b0:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    21b4:	add	x0, sp, #0x1c0
    21b8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    21bc:	b	211c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1544>
    21c0:	add	x0, sp, #0x318
    21c4:	add	x1, sp, #0xa8
    21c8:	mov	x8, x1
    21cc:	mov	w1, #0x4f                  	// #79
    21d0:	bl	2918 <_ZNK4llvm3opt7ArgList8filteredIJ5._117EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    21d4:	add	x0, sp, #0xa8
    21d8:	str	x0, [sp, #3880]
    21dc:	add	x0, sp, #0x190
    21e0:	mov	x8, x0
    21e4:	ldr	x0, [sp, #3880]
    21e8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    21ec:	add	x0, sp, #0x178
    21f0:	mov	x8, x0
    21f4:	ldr	x0, [sp, #3880]
    21f8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    21fc:	add	x2, sp, #0x30
    2200:	add	x3, sp, #0x190
    2204:	ldp	x0, x1, [x3]
    2208:	stp	x0, x1, [x2]
    220c:	ldr	x0, [x3, #16]
    2210:	str	x0, [x2, #16]
    2214:	add	x2, sp, #0x50
    2218:	add	x3, sp, #0x178
    221c:	ldp	x0, x1, [x3]
    2220:	stp	x0, x1, [x2]
    2224:	ldr	x0, [x3, #16]
    2228:	str	x0, [x2, #16]
    222c:	add	x1, sp, #0x50
    2230:	add	x0, sp, #0x30
    2234:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2238:	and	w0, w0, #0xff
    223c:	cmp	w0, #0x0
    2240:	b.eq	22a0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x16c8>  // b.none
    2244:	add	x0, sp, #0x190
    2248:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    224c:	ldr	x0, [x0]
    2250:	str	x0, [sp, #3808]
    2254:	mov	w1, #0x0                   	// #0
    2258:	ldr	x0, [sp, #3808]
    225c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2260:	mov	x1, x0
    2264:	add	x0, sp, #0xcc8
    2268:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    226c:	add	x0, sp, #0xcc8
    2270:	add	x1, sp, #0xcb0
    2274:	mov	x8, x1
    2278:	mov	x1, x0
    227c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2280:	add	x0, x0, #0x0
    2284:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2288:	add	x1, sp, #0xcb0
    228c:	add	x0, sp, #0x2f8
    2290:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    2294:	add	x0, sp, #0x190
    2298:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    229c:	b	21fc <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1624>
    22a0:	add	x0, sp, #0x318
    22a4:	add	x1, sp, #0xa8
    22a8:	mov	x8, x1
    22ac:	mov	w1, #0x9                   	// #9
    22b0:	bl	2918 <_ZNK4llvm3opt7ArgList8filteredIJ5._117EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    22b4:	add	x0, sp, #0xa8
    22b8:	str	x0, [sp, #3872]
    22bc:	add	x0, sp, #0x160
    22c0:	mov	x8, x0
    22c4:	ldr	x0, [sp, #3872]
    22c8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    22cc:	add	x0, sp, #0x148
    22d0:	mov	x8, x0
    22d4:	ldr	x0, [sp, #3872]
    22d8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    22dc:	add	x2, sp, #0x30
    22e0:	add	x3, sp, #0x160
    22e4:	ldp	x0, x1, [x3]
    22e8:	stp	x0, x1, [x2]
    22ec:	ldr	x0, [x3, #16]
    22f0:	str	x0, [x2, #16]
    22f4:	add	x2, sp, #0x50
    22f8:	add	x3, sp, #0x148
    22fc:	ldp	x0, x1, [x3]
    2300:	stp	x0, x1, [x2]
    2304:	ldr	x0, [x3, #16]
    2308:	str	x0, [x2, #16]
    230c:	add	x1, sp, #0x50
    2310:	add	x0, sp, #0x30
    2314:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2318:	and	w0, w0, #0xff
    231c:	cmp	w0, #0x0
    2320:	b.eq	2380 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x17a8>  // b.none
    2324:	add	x0, sp, #0x160
    2328:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    232c:	ldr	x0, [x0]
    2330:	str	x0, [sp, #3816]
    2334:	mov	w1, #0x0                   	// #0
    2338:	ldr	x0, [sp, #3816]
    233c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2340:	mov	x1, x0
    2344:	add	x0, sp, #0xcf0
    2348:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    234c:	add	x0, sp, #0xcf0
    2350:	add	x1, sp, #0xcd8
    2354:	mov	x8, x1
    2358:	mov	x1, x0
    235c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2360:	add	x0, x0, #0x0
    2364:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2368:	add	x1, sp, #0xcd8
    236c:	add	x0, sp, #0x2f8
    2370:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    2374:	add	x0, sp, #0x160
    2378:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    237c:	b	22dc <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1704>
    2380:	add	x0, sp, #0x2e0
    2384:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2388:	add	x0, sp, #0x318
    238c:	add	x1, sp, #0xa8
    2390:	mov	x8, x1
    2394:	mov	w1, #0x1d                  	// #29
    2398:	bl	2918 <_ZNK4llvm3opt7ArgList8filteredIJ5._117EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    239c:	add	x0, sp, #0xa8
    23a0:	str	x0, [sp, #3864]
    23a4:	add	x0, sp, #0x130
    23a8:	mov	x8, x0
    23ac:	ldr	x0, [sp, #3864]
    23b0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    23b4:	add	x0, sp, #0x118
    23b8:	mov	x8, x0
    23bc:	ldr	x0, [sp, #3864]
    23c0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    23c4:	add	x2, sp, #0x30
    23c8:	add	x3, sp, #0x130
    23cc:	ldp	x0, x1, [x3]
    23d0:	stp	x0, x1, [x2]
    23d4:	ldr	x0, [x3, #16]
    23d8:	str	x0, [x2, #16]
    23dc:	add	x2, sp, #0x50
    23e0:	add	x3, sp, #0x118
    23e4:	ldp	x0, x1, [x3]
    23e8:	stp	x0, x1, [x2]
    23ec:	ldr	x0, [x3, #16]
    23f0:	str	x0, [x2, #16]
    23f4:	add	x1, sp, #0x50
    23f8:	add	x0, sp, #0x30
    23fc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2400:	and	w0, w0, #0xff
    2404:	cmp	w0, #0x0
    2408:	b.eq	248c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x18b4>  // b.none
    240c:	add	x0, sp, #0x130
    2410:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2414:	ldr	x0, [x0]
    2418:	str	x0, [sp, #3824]
    241c:	mov	w1, #0x0                   	// #0
    2420:	ldr	x0, [sp, #3824]
    2424:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2428:	mov	x1, x0
    242c:	add	x0, sp, #0xd00
    2430:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2434:	add	x1, sp, #0xd00
    2438:	add	x0, sp, #0x2e0
    243c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2440:	mov	w1, #0x0                   	// #0
    2444:	ldr	x0, [sp, #3824]
    2448:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    244c:	mov	x1, x0
    2450:	add	x0, sp, #0xd28
    2454:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2458:	add	x0, sp, #0xd28
    245c:	add	x1, sp, #0xd10
    2460:	mov	x8, x1
    2464:	mov	x1, x0
    2468:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    246c:	add	x0, x0, #0x0
    2470:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2474:	add	x1, sp, #0xd10
    2478:	add	x0, sp, #0x2f8
    247c:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    2480:	add	x0, sp, #0x130
    2484:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2488:	b	23c4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x17ec>
    248c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2490:	add	x0, x0, #0x0
    2494:	str	x0, [sp, #720]
    2498:	str	xzr, [sp, #728]
    249c:	strb	wzr, [sp, #4047]
    24a0:	add	x0, sp, #0x318
    24a4:	str	x0, [sp, #3856]
    24a8:	ldr	x0, [sp, #3856]
    24ac:	add	x1, sp, #0x100
    24b0:	mov	x8, x1
    24b4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    24b8:	ldr	x0, [sp, #3856]
    24bc:	add	x1, sp, #0xe8
    24c0:	mov	x8, x1
    24c4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    24c8:	add	x2, sp, #0x30
    24cc:	add	x3, sp, #0x100
    24d0:	ldp	x0, x1, [x3]
    24d4:	stp	x0, x1, [x2]
    24d8:	ldr	x0, [x3, #16]
    24dc:	str	x0, [x2, #16]
    24e0:	add	x2, sp, #0x50
    24e4:	add	x3, sp, #0xe8
    24e8:	ldp	x0, x1, [x3]
    24ec:	stp	x0, x1, [x2]
    24f0:	ldr	x0, [x3, #16]
    24f4:	str	x0, [x2, #16]
    24f8:	add	x1, sp, #0x50
    24fc:	add	x0, sp, #0x30
    2500:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2504:	and	w0, w0, #0xff
    2508:	cmp	w0, #0x0
    250c:	b.eq	2758 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b80>  // b.none
    2510:	add	x0, sp, #0x100
    2514:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2518:	ldr	x0, [x0]
    251c:	str	x0, [sp, #3832]
    2520:	ldr	x0, [sp, #3832]
    2524:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2528:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    252c:	cmp	w0, #0x54
    2530:	b.eq	26e8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b10>  // b.none
    2534:	cmp	w0, #0x54
    2538:	b.hi	274c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b74>  // b.pmore
    253c:	cmp	w0, #0x30
    2540:	b.eq	2710 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b38>  // b.none
    2544:	cmp	w0, #0x30
    2548:	b.hi	274c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b74>  // b.pmore
    254c:	cmp	w0, #0x1e
    2550:	b.eq	2660 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1a88>  // b.none
    2554:	cmp	w0, #0x1e
    2558:	b.hi	274c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b74>  // b.pmore
    255c:	cmp	w0, #0x6
    2560:	b.eq	2738 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b60>  // b.none
    2564:	cmp	w0, #0x6
    2568:	b.hi	274c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b74>  // b.pmore
    256c:	cmp	w0, #0x1
    2570:	b.eq	2580 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x19a8>  // b.none
    2574:	cmp	w0, #0x5
    2578:	b.eq	2744 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b6c>  // b.none
    257c:	b	274c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b74>
    2580:	mov	w1, #0x0                   	// #0
    2584:	ldr	x0, [sp, #3832]
    2588:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    258c:	mov	x1, x0
    2590:	add	x0, sp, #0xd38
    2594:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2598:	add	x2, sp, #0xd48
    259c:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    25a0:	add	x1, x0, #0x0
    25a4:	mov	x0, x2
    25a8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    25ac:	add	x0, sp, #0xd38
    25b0:	add	x1, sp, #0xe00
    25b4:	ldp	x1, x2, [x1, #-184]
    25b8:	bl	0 <_ZNK4llvm9StringRef14endswith_lowerES0_>
    25bc:	and	w0, w0, #0xff
    25c0:	cmp	w0, #0x0
    25c4:	b.eq	260c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1a34>  // b.none
    25c8:	mov	w1, #0x0                   	// #0
    25cc:	ldr	x0, [sp, #3832]
    25d0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    25d4:	mov	x1, x0
    25d8:	add	x0, sp, #0xd70
    25dc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    25e0:	add	x0, sp, #0xd70
    25e4:	add	x1, sp, #0xd58
    25e8:	mov	x8, x1
    25ec:	mov	x1, x0
    25f0:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    25f4:	add	x0, x0, #0x0
    25f8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    25fc:	add	x1, sp, #0xd58
    2600:	add	x0, sp, #0x2f8
    2604:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    2608:	b	274c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b74>
    260c:	add	x1, sp, #0x2d0
    2610:	add	x0, sp, #0xd98
    2614:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2618:	mov	w1, #0x0                   	// #0
    261c:	ldr	x0, [sp, #3832]
    2620:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2624:	mov	x1, x0
    2628:	add	x0, sp, #0xdc8
    262c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2630:	add	x1, sp, #0xdc8
    2634:	add	x0, sp, #0xdb0
    2638:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    263c:	add	x1, sp, #0xdb0
    2640:	add	x0, sp, #0xd98
    2644:	add	x2, sp, #0xd80
    2648:	mov	x8, x2
    264c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2650:	add	x1, sp, #0xd80
    2654:	add	x0, sp, #0x2f8
    2658:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    265c:	b	274c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b74>
    2660:	add	x1, sp, #0x2d0
    2664:	add	x0, sp, #0xdf0
    2668:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    266c:	mov	w1, #0x0                   	// #0
    2670:	ldr	x0, [sp, #3832]
    2674:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2678:	mov	x1, x0
    267c:	add	x0, sp, #0xe40
    2680:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2684:	add	x1, sp, #0x2e0
    2688:	add	x0, sp, #0xe50
    268c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2690:	add	x0, sp, #0xe20
    2694:	mov	x8, x0
    2698:	ldrb	w4, [sp, #4047]
    269c:	add	x0, sp, #0xe00
    26a0:	ldp	x2, x3, [x0, #80]
    26a4:	add	x0, sp, #0xe00
    26a8:	ldp	x0, x1, [x0, #64]
    26ac:	bl	51c <_ZL13searchLibraryN4llvm9StringRefENS_8ArrayRefIS0_EEb>
    26b0:	add	x1, sp, #0xe20
    26b4:	add	x0, sp, #0xe08
    26b8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    26bc:	add	x1, sp, #0xe08
    26c0:	add	x0, sp, #0xdf0
    26c4:	add	x2, sp, #0xdd8
    26c8:	mov	x8, x2
    26cc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    26d0:	add	x1, sp, #0xdd8
    26d4:	add	x0, sp, #0x2f8
    26d8:	bl	b84 <_ZZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_ENKUlRKNS1_5TwineEE_clESA_>
    26dc:	add	x0, sp, #0xe20
    26e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    26e4:	b	274c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b74>
    26e8:	add	x2, sp, #0xe60
    26ec:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    26f0:	add	x1, x0, #0x0
    26f4:	mov	x0, x2
    26f8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    26fc:	add	x0, sp, #0xe00
    2700:	ldp	x0, x1, [x0, #96]
    2704:	add	x2, sp, #0x200
    2708:	stp	x0, x1, [x2, #208]
    270c:	b	274c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b74>
    2710:	add	x2, sp, #0xe70
    2714:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2718:	add	x1, x0, #0x0
    271c:	mov	x0, x2
    2720:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2724:	add	x0, sp, #0xe00
    2728:	ldp	x0, x1, [x0, #112]
    272c:	add	x2, sp, #0x200
    2730:	stp	x0, x1, [x2, #208]
    2734:	b	274c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b74>
    2738:	mov	w0, #0x1                   	// #1
    273c:	strb	w0, [sp, #4047]
    2740:	b	274c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1b74>
    2744:	strb	wzr, [sp, #4047]
    2748:	nop
    274c:	add	x0, sp, #0x100
    2750:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2754:	b	24c8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x18f0>
    2758:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    275c:	cmp	x0, #0x0
    2760:	cset	w0, ne  // ne = any
    2764:	and	w0, w0, #0xff
    2768:	cmp	w0, #0x0
    276c:	b.eq	2778 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1ba0>  // b.none
    2770:	mov	w19, #0x0                   	// #0
    2774:	b	28e0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1d08>
    2778:	add	x0, sp, #0x318
    277c:	mov	w1, #0x51                  	// #81
    2780:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
    2784:	and	w0, w0, #0xff
    2788:	cmp	w0, #0x0
    278c:	b.ne	27a8 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1bd0>  // b.any
    2790:	add	x0, sp, #0x318
    2794:	mov	w1, #0x3                   	// #3
    2798:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
    279c:	and	w0, w0, #0xff
    27a0:	cmp	w0, #0x0
    27a4:	b.eq	27b0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1bd8>  // b.none
    27a8:	mov	w0, #0x1                   	// #1
    27ac:	b	27b4 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1bdc>
    27b0:	mov	w0, #0x0                   	// #0
    27b4:	cmp	w0, #0x0
    27b8:	b.eq	281c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1c44>  // b.none
    27bc:	bl	0 <_ZN3lld4outsEv>
    27c0:	mov	x19, x0
    27c4:	add	x2, sp, #0xea0
    27c8:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    27cc:	add	x1, x0, #0x0
    27d0:	mov	x0, x2
    27d4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    27d8:	add	x0, sp, #0x300
    27dc:	add	x1, sp, #0xe80
    27e0:	mov	x8, x1
    27e4:	add	x1, sp, #0xe00
    27e8:	ldp	x1, x2, [x1, #160]
    27ec:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    27f0:	add	x0, sp, #0xe80
    27f4:	mov	x1, x0
    27f8:	mov	x0, x19
    27fc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2800:	mov	x2, x0
    2804:	adrp	x0, 0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2808:	add	x1, x0, #0x0
    280c:	mov	x0, x2
    2810:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2814:	add	x0, sp, #0xe80
    2818:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    281c:	add	x0, sp, #0x318
    2820:	mov	w1, #0x3                   	// #3
    2824:	bl	2a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>
    2828:	and	w0, w0, #0xff
    282c:	cmp	w0, #0x0
    2830:	b.eq	283c <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1c64>  // b.none
    2834:	mov	w19, #0x1                   	// #1
    2838:	b	28e0 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1d08>
    283c:	add	x0, sp, #0x2b8
    2840:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2844:	add	x0, sp, #0x300
    2848:	str	x0, [sp, #3848]
    284c:	ldr	x0, [sp, #3848]
    2850:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2854:	str	x0, [sp, #224]
    2858:	ldr	x0, [sp, #3848]
    285c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2860:	str	x0, [sp, #216]
    2864:	add	x1, sp, #0xd8
    2868:	add	x0, sp, #0xe0
    286c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2870:	and	w0, w0, #0xff
    2874:	cmp	w0, #0x0
    2878:	b.eq	28ac <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1cd4>  // b.none
    287c:	add	x0, sp, #0xe0
    2880:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2884:	str	x0, [sp, #3840]
    2888:	ldr	x0, [sp, #3840]
    288c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
    2890:	str	x0, [sp, #3760]
    2894:	add	x1, sp, #0xeb0
    2898:	add	x0, sp, #0x2b8
    289c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    28a0:	add	x0, sp, #0xe0
    28a4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    28a8:	b	2864 <_ZN3lld5mingw4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_+0x1c8c>
    28ac:	add	x1, sp, #0x2b8
    28b0:	add	x0, sp, #0xeb8
    28b4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    28b8:	ldr	x4, [sp, #120]
    28bc:	ldr	x3, [sp, #128]
    28c0:	mov	w2, #0x1                   	// #1
    28c4:	add	x0, sp, #0xe00
    28c8:	ldp	x0, x1, [x0, #184]
    28cc:	bl	0 <_ZN3lld4coff4linkEN4llvm8ArrayRefIPKcEEbRNS1_11raw_ostreamES7_>
    28d0:	and	w19, w0, #0xff
    28d4:	nop
    28d8:	add	x0, sp, #0x2b8
    28dc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    28e0:	add	x0, sp, #0x2e0
    28e4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    28e8:	add	x0, sp, #0x300
    28ec:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    28f0:	add	x0, sp, #0x318
    28f4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    28f8:	add	x0, sp, #0x480
    28fc:	bl	48 <_ZN12_GLOBAL__N_113MinGWOptTableD1Ev>
    2900:	mov	w0, w19
    2904:	ldp	x19, x20, [sp, #16]
    2908:	ldr	x21, [sp, #32]
    290c:	ldp	x29, x30, [sp]
    2910:	add	sp, sp, #0xfd0
    2914:	ret

0000000000002918 <_ZNK4llvm3opt7ArgList8filteredIJ5._117EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
    2918:	stp	x29, x30, [sp, #-256]!
    291c:	mov	x29, sp
    2920:	stp	x19, x20, [sp, #16]
    2924:	str	x21, [sp, #32]
    2928:	mov	x19, x8
    292c:	str	x0, [sp, #120]
    2930:	str	w1, [sp, #116]
    2934:	add	x0, sp, #0x98
    2938:	ldr	w1, [sp, #116]
    293c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2940:	ldr	w0, [sp, #152]
    2944:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2948:	str	w0, [sp, #144]
    294c:	add	x0, sp, #0x90
    2950:	mov	x20, x0
    2954:	mov	x21, #0x1                   	// #1
    2958:	mov	x1, x20
    295c:	mov	x2, x21
    2960:	ldr	x0, [sp, #120]
    2964:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
    2968:	str	x0, [sp, #136]
    296c:	ldr	x0, [sp, #120]
    2970:	add	x0, x0, #0x8
    2974:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2978:	mov	x1, x0
    297c:	ldr	w0, [sp, #136]
    2980:	mov	w0, w0
    2984:	lsl	x0, x0, #3
    2988:	add	x0, x1, x0
    298c:	str	x0, [sp, #248]
    2990:	ldr	x0, [sp, #120]
    2994:	add	x0, x0, #0x8
    2998:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    299c:	mov	x1, x0
    29a0:	ldr	w0, [sp, #140]
    29a4:	mov	w0, w0
    29a8:	lsl	x0, x0, #3
    29ac:	add	x0, x1, x0
    29b0:	str	x0, [sp, #240]
    29b4:	add	x0, sp, #0xc0
    29b8:	ldr	w1, [sp, #116]
    29bc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    29c0:	ldr	w0, [sp, #192]
    29c4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    29c8:	str	w0, [sp, #184]
    29cc:	add	x1, sp, #0xb8
    29d0:	add	x0, sp, #0xa0
    29d4:	mov	x3, x1
    29d8:	ldr	x2, [sp, #240]
    29dc:	ldr	x1, [sp, #248]
    29e0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    29e4:	add	x0, sp, #0xe8
    29e8:	ldr	w1, [sp, #116]
    29ec:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    29f0:	ldr	w0, [sp, #232]
    29f4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    29f8:	str	w0, [sp, #224]
    29fc:	add	x1, sp, #0xe0
    2a00:	add	x0, sp, #0xc8
    2a04:	mov	x3, x1
    2a08:	ldr	x2, [sp, #240]
    2a0c:	ldr	x1, [sp, #240]
    2a10:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2a14:	add	x2, sp, #0x50
    2a18:	add	x3, sp, #0xa0
    2a1c:	ldp	x0, x1, [x3]
    2a20:	stp	x0, x1, [x2]
    2a24:	ldr	x0, [x3, #16]
    2a28:	str	x0, [x2, #16]
    2a2c:	add	x2, sp, #0x30
    2a30:	add	x3, sp, #0xc8
    2a34:	ldp	x0, x1, [x3]
    2a38:	stp	x0, x1, [x2]
    2a3c:	ldr	x0, [x3, #16]
    2a40:	str	x0, [x2, #16]
    2a44:	add	x1, sp, #0x30
    2a48:	add	x0, sp, #0x50
    2a4c:	mov	x8, x19
    2a50:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2a54:	nop
    2a58:	ldp	x19, x20, [sp, #16]
    2a5c:	ldr	x21, [sp, #32]
    2a60:	ldp	x29, x30, [sp], #256
    2a64:	ret

0000000000002a68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117EEEbDpT_>:
    2a68:	stp	x29, x30, [sp, #-32]!
    2a6c:	mov	x29, sp
    2a70:	str	x0, [sp, #24]
    2a74:	str	w1, [sp, #20]
    2a78:	ldr	w1, [sp, #20]
    2a7c:	ldr	x0, [sp, #24]
    2a80:	bl	2a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>
    2a84:	cmp	x0, #0x0
    2a88:	cset	w0, ne  // ne = any
    2a8c:	and	w0, w0, #0xff
    2a90:	ldp	x29, x30, [sp], #32
    2a94:	ret

0000000000002a98 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_>:
    2a98:	stp	x29, x30, [sp, #-224]!
    2a9c:	mov	x29, sp
    2aa0:	str	x0, [sp, #88]
    2aa4:	str	w1, [sp, #84]
    2aa8:	str	xzr, [sp, #216]
    2aac:	add	x0, sp, #0x68
    2ab0:	mov	x8, x0
    2ab4:	ldr	w1, [sp, #84]
    2ab8:	ldr	x0, [sp, #88]
    2abc:	bl	2918 <_ZNK4llvm3opt7ArgList8filteredIJ5._117EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    2ac0:	add	x0, sp, #0x68
    2ac4:	str	x0, [sp, #208]
    2ac8:	add	x0, sp, #0xb0
    2acc:	mov	x8, x0
    2ad0:	ldr	x0, [sp, #208]
    2ad4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2ad8:	add	x0, sp, #0x98
    2adc:	mov	x8, x0
    2ae0:	ldr	x0, [sp, #208]
    2ae4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2ae8:	add	x2, sp, #0x30
    2aec:	add	x3, sp, #0xb0
    2af0:	ldp	x0, x1, [x3]
    2af4:	stp	x0, x1, [x2]
    2af8:	ldr	x0, [x3, #16]
    2afc:	str	x0, [x2, #16]
    2b00:	add	x2, sp, #0x10
    2b04:	add	x3, sp, #0x98
    2b08:	ldp	x0, x1, [x3]
    2b0c:	stp	x0, x1, [x2]
    2b10:	ldr	x0, [x3, #16]
    2b14:	str	x0, [x2, #16]
    2b18:	add	x1, sp, #0x10
    2b1c:	add	x0, sp, #0x30
    2b20:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2b24:	and	w0, w0, #0xff
    2b28:	cmp	w0, #0x0
    2b2c:	b.eq	2b5c <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_+0xc4>  // b.none
    2b30:	add	x0, sp, #0xb0
    2b34:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2b38:	ldr	x0, [x0]
    2b3c:	str	x0, [sp, #200]
    2b40:	ldr	x0, [sp, #200]
    2b44:	str	x0, [sp, #216]
    2b48:	ldr	x0, [sp, #216]
    2b4c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2b50:	add	x0, sp, #0xb0
    2b54:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2b58:	b	2ae8 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117EEEPNS0_3ArgEDpT_+0x50>
    2b5c:	ldr	x0, [sp, #216]
    2b60:	ldp	x29, x30, [sp], #224
    2b64:	ret

0000000000002b68 <_ZNK4llvm3opt7ArgList6hasArgIJ5._117S3_S3_S3_EEEbDpT_>:
    2b68:	stp	x29, x30, [sp, #-48]!
    2b6c:	mov	x29, sp
    2b70:	str	x0, [sp, #40]
    2b74:	str	w1, [sp, #36]
    2b78:	str	w2, [sp, #32]
    2b7c:	str	w3, [sp, #28]
    2b80:	str	w4, [sp, #24]
    2b84:	ldr	w4, [sp, #24]
    2b88:	ldr	w3, [sp, #28]
    2b8c:	ldr	w2, [sp, #32]
    2b90:	ldr	w1, [sp, #36]
    2b94:	ldr	x0, [sp, #40]
    2b98:	bl	2bb0 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117S3_S3_S3_EEEPNS0_3ArgEDpT_>
    2b9c:	cmp	x0, #0x0
    2ba0:	cset	w0, ne  // ne = any
    2ba4:	and	w0, w0, #0xff
    2ba8:	ldp	x29, x30, [sp], #48
    2bac:	ret

0000000000002bb0 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117S3_S3_S3_EEEPNS0_3ArgEDpT_>:
    2bb0:	stp	x29, x30, [sp, #-272]!
    2bb4:	mov	x29, sp
    2bb8:	str	x0, [sp, #104]
    2bbc:	str	w1, [sp, #100]
    2bc0:	str	w2, [sp, #96]
    2bc4:	str	w3, [sp, #92]
    2bc8:	str	w4, [sp, #88]
    2bcc:	str	xzr, [sp, #264]
    2bd0:	add	x0, sp, #0xb8
    2bd4:	mov	x8, x0
    2bd8:	ldr	w4, [sp, #88]
    2bdc:	ldr	w3, [sp, #92]
    2be0:	ldr	w2, [sp, #96]
    2be4:	ldr	w1, [sp, #100]
    2be8:	ldr	x0, [sp, #104]
    2bec:	bl	2c98 <_ZNK4llvm3opt7ArgList8filteredIJ5._117S3_S3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
    2bf0:	add	x0, sp, #0xb8
    2bf4:	str	x0, [sp, #256]
    2bf8:	add	x0, sp, #0x78
    2bfc:	mov	x8, x0
    2c00:	ldr	x0, [sp, #256]
    2c04:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2c08:	add	x0, sp, #0x98
    2c0c:	mov	x8, x0
    2c10:	ldr	x0, [sp, #256]
    2c14:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2c18:	add	x2, sp, #0x30
    2c1c:	add	x3, sp, #0x78
    2c20:	ldp	x0, x1, [x3]
    2c24:	stp	x0, x1, [x2]
    2c28:	ldp	x0, x1, [x3, #16]
    2c2c:	stp	x0, x1, [x2, #16]
    2c30:	add	x2, sp, #0x10
    2c34:	add	x3, sp, #0x98
    2c38:	ldp	x0, x1, [x3]
    2c3c:	stp	x0, x1, [x2]
    2c40:	ldp	x0, x1, [x3, #16]
    2c44:	stp	x0, x1, [x2, #16]
    2c48:	add	x1, sp, #0x10
    2c4c:	add	x0, sp, #0x30
    2c50:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2c54:	and	w0, w0, #0xff
    2c58:	cmp	w0, #0x0
    2c5c:	b.eq	2c8c <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117S3_S3_S3_EEEPNS0_3ArgEDpT_+0xdc>  // b.none
    2c60:	add	x0, sp, #0x78
    2c64:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2c68:	ldr	x0, [x0]
    2c6c:	str	x0, [sp, #248]
    2c70:	ldr	x0, [sp, #248]
    2c74:	str	x0, [sp, #264]
    2c78:	ldr	x0, [sp, #264]
    2c7c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2c80:	add	x0, sp, #0x78
    2c84:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2c88:	b	2c18 <_ZNK4llvm3opt7ArgList10getLastArgIJ5._117S3_S3_S3_EEEPNS0_3ArgEDpT_+0x68>
    2c8c:	ldr	x0, [sp, #264]
    2c90:	ldp	x29, x30, [sp], #272
    2c94:	ret

0000000000002c98 <_ZNK4llvm3opt7ArgList8filteredIJ5._117S3_S3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
    2c98:	stp	x29, x30, [sp, #-384]!
    2c9c:	mov	x29, sp
    2ca0:	stp	x19, x20, [sp, #16]
    2ca4:	str	x21, [sp, #32]
    2ca8:	mov	x19, x8
    2cac:	str	x0, [sp, #136]
    2cb0:	str	w1, [sp, #132]
    2cb4:	str	w2, [sp, #128]
    2cb8:	str	w3, [sp, #124]
    2cbc:	str	w4, [sp, #120]
    2cc0:	add	x0, sp, #0xb0
    2cc4:	ldr	w1, [sp, #132]
    2cc8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2ccc:	ldr	w0, [sp, #176]
    2cd0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2cd4:	str	w0, [sp, #160]
    2cd8:	add	x0, sp, #0xb8
    2cdc:	ldr	w1, [sp, #128]
    2ce0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2ce4:	ldr	w0, [sp, #184]
    2ce8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2cec:	str	w0, [sp, #164]
    2cf0:	add	x0, sp, #0xc0
    2cf4:	ldr	w1, [sp, #124]
    2cf8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2cfc:	ldr	w0, [sp, #192]
    2d00:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2d04:	str	w0, [sp, #168]
    2d08:	add	x0, sp, #0xc8
    2d0c:	ldr	w1, [sp, #120]
    2d10:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2d14:	ldr	w0, [sp, #200]
    2d18:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2d1c:	str	w0, [sp, #172]
    2d20:	add	x0, sp, #0xa0
    2d24:	mov	x20, x0
    2d28:	mov	x21, #0x4                   	// #4
    2d2c:	mov	x1, x20
    2d30:	mov	x2, x21
    2d34:	ldr	x0, [sp, #136]
    2d38:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
    2d3c:	str	x0, [sp, #152]
    2d40:	ldr	x0, [sp, #136]
    2d44:	add	x0, x0, #0x8
    2d48:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2d4c:	mov	x1, x0
    2d50:	ldr	w0, [sp, #152]
    2d54:	mov	w0, w0
    2d58:	lsl	x0, x0, #3
    2d5c:	add	x0, x1, x0
    2d60:	str	x0, [sp, #376]
    2d64:	ldr	x0, [sp, #136]
    2d68:	add	x0, x0, #0x8
    2d6c:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2d70:	mov	x1, x0
    2d74:	ldr	w0, [sp, #156]
    2d78:	mov	w0, w0
    2d7c:	lsl	x0, x0, #3
    2d80:	add	x0, x1, x0
    2d84:	str	x0, [sp, #368]
    2d88:	add	x0, sp, #0x100
    2d8c:	ldr	w1, [sp, #132]
    2d90:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2d94:	ldr	w0, [sp, #256]
    2d98:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2d9c:	str	w0, [sp, #240]
    2da0:	add	x0, sp, #0x108
    2da4:	ldr	w1, [sp, #128]
    2da8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2dac:	ldr	w0, [sp, #264]
    2db0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2db4:	str	w0, [sp, #244]
    2db8:	add	x0, sp, #0x110
    2dbc:	ldr	w1, [sp, #124]
    2dc0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2dc4:	ldr	w0, [sp, #272]
    2dc8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2dcc:	str	w0, [sp, #248]
    2dd0:	add	x0, sp, #0x118
    2dd4:	ldr	w1, [sp, #120]
    2dd8:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2ddc:	ldr	w0, [sp, #280]
    2de0:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2de4:	str	w0, [sp, #252]
    2de8:	add	x1, sp, #0xf0
    2dec:	add	x0, sp, #0xd0
    2df0:	mov	x3, x1
    2df4:	ldr	x2, [sp, #368]
    2df8:	ldr	x1, [sp, #376]
    2dfc:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2e00:	add	x0, sp, #0x150
    2e04:	ldr	w1, [sp, #132]
    2e08:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2e0c:	ldr	w0, [sp, #336]
    2e10:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2e14:	str	w0, [sp, #320]
    2e18:	add	x0, sp, #0x158
    2e1c:	ldr	w1, [sp, #128]
    2e20:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2e24:	ldr	w0, [sp, #344]
    2e28:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2e2c:	str	w0, [sp, #324]
    2e30:	add	x0, sp, #0x160
    2e34:	ldr	w1, [sp, #124]
    2e38:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2e3c:	ldr	w0, [sp, #352]
    2e40:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2e44:	str	w0, [sp, #328]
    2e48:	add	x0, sp, #0x168
    2e4c:	ldr	w1, [sp, #120]
    2e50:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2e54:	ldr	w0, [sp, #360]
    2e58:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2e5c:	str	w0, [sp, #332]
    2e60:	add	x1, sp, #0x140
    2e64:	add	x0, sp, #0x120
    2e68:	mov	x3, x1
    2e6c:	ldr	x2, [sp, #368]
    2e70:	ldr	x1, [sp, #368]
    2e74:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2e78:	add	x2, sp, #0x50
    2e7c:	add	x3, sp, #0xd0
    2e80:	ldp	x0, x1, [x3]
    2e84:	stp	x0, x1, [x2]
    2e88:	ldp	x0, x1, [x3, #16]
    2e8c:	stp	x0, x1, [x2, #16]
    2e90:	add	x2, sp, #0x30
    2e94:	add	x3, sp, #0x120
    2e98:	ldp	x0, x1, [x3]
    2e9c:	stp	x0, x1, [x2]
    2ea0:	ldp	x0, x1, [x3, #16]
    2ea4:	stp	x0, x1, [x2, #16]
    2ea8:	add	x1, sp, #0x30
    2eac:	add	x0, sp, #0x50
    2eb0:	mov	x8, x19
    2eb4:	bl	0 <_ZN12_GLOBAL__N_113MinGWOptTableC1Ev>
    2eb8:	nop
    2ebc:	ldp	x19, x20, [sp, #16]
    2ec0:	ldr	x21, [sp, #32]
    2ec4:	ldp	x29, x30, [sp], #384
    2ec8:	ret

Disassembly of section .text._ZnwmPv:

0000000000000000 <_ZnwmPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm17deallocate_bufferEPvmm:

0000000000000000 <_ZN4llvm17deallocate_bufferEPvmm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZdlPvm>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNSt11char_traitsIcE6lengthEPKc:

0000000000000000 <_ZNSt11char_traitsIcE6lengthEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <strlen>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt10error_codecvbEv:

0000000000000000 <_ZNKSt10error_codecvbEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0]
  10:	cmp	w0, #0x0
  14:	cset	w0, ne  // ne = any
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC1EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	wzr, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	mov	w1, w0
  2c:	ldr	x0, [sp, #24]
  30:	str	w1, [x0, #12]
  34:	nop
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #12]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.ls	48 <_ZN4llvm15SmallVectorBase8set_sizeEm+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x43                  	// #67
  34:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #16]
  4c:	mov	w1, w0
  50:	ldr	x0, [sp, #24]
  54:	str	w1, [x0, #8]
  58:	nop
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZN4llvm9StringRef13compareMemoryEPKcS2_m:

0000000000000000 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	cmp	x0, #0x0
  1c:	b.ne	28 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x28>  // b.any
  20:	mov	w0, #0x0                   	// #0
  24:	b	3c <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x3c>
  28:	ldr	x2, [sp, #24]
  2c:	ldr	x1, [sp, #32]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <memcmp>
  38:	nop
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <strlen>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, #0x0
  24:	b.eq	38 <_ZN4llvm9StringRefC1EPKc+0x38>  // b.none
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm9StringRefC1EPKc>
  30:	mov	x1, x0
  34:	b	3c <_ZN4llvm9StringRefC1EPKc+0x3c>
  38:	mov	x1, #0x0                   	// #0
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0, #8]
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC1EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef5emptyEv:

0000000000000000 <_ZNK4llvm9StringRef5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	cmp	x0, #0x0
  14:	cset	w0, eq  // eq = none
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef6equalsES0_:

0000000000000000 <_ZNK4llvm9StringRef6equalsES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x1, [x0, #8]
  18:	ldr	x0, [sp, #32]
  1c:	cmp	x1, x0
  20:	b.ne	48 <_ZNK4llvm9StringRef6equalsES0_+0x48>  // b.any
  24:	ldr	x0, [sp, #40]
  28:	ldr	x0, [x0]
  2c:	ldr	x1, [sp, #24]
  30:	ldr	x2, [sp, #32]
  34:	bl	0 <_ZNK4llvm9StringRef6equalsES0_>
  38:	cmp	w0, #0x0
  3c:	b.ne	48 <_ZNK4llvm9StringRef6equalsES0_+0x48>  // b.any
  40:	mov	w0, #0x1                   	// #1
  44:	b	4c <_ZNK4llvm9StringRef6equalsES0_+0x4c>
  48:	mov	w0, #0x0                   	// #0
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #56]
  1c:	ldr	x0, [x0]
  20:	cmp	x0, #0x0
  24:	b.ne	34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>  // b.any
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	6c <_ZNK4llvm9StringRef3strB5cxx11Ev+0x6c>
  34:	ldr	x0, [sp, #56]
  38:	ldr	x20, [x0]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x21, [x0, #8]
  44:	add	x0, sp, #0x48
  48:	bl	0 <_ZNSaIcEC1Ev>
  4c:	add	x0, sp, #0x48
  50:	mov	x3, x0
  54:	mov	x2, x21
  58:	mov	x1, x20
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  64:	add	x0, sp, #0x48
  68:	bl	0 <_ZNSaIcED1Ev>
  6c:	mov	x0, x19
  70:	ldp	x19, x20, [sp, #16]
  74:	ldr	x21, [sp, #32]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNK4llvm9StringRef10startswithES0_:

0000000000000000 <_ZNK4llvm9StringRef10startswithES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x1, [x0, #8]
  18:	ldr	x0, [sp, #32]
  1c:	cmp	x1, x0
  20:	b.cc	48 <_ZNK4llvm9StringRef10startswithES0_+0x48>  // b.lo, b.ul, b.last
  24:	ldr	x0, [sp, #40]
  28:	ldr	x0, [x0]
  2c:	ldr	x1, [sp, #24]
  30:	ldr	x2, [sp, #32]
  34:	bl	0 <_ZNK4llvm9StringRef10startswithES0_>
  38:	cmp	w0, #0x0
  3c:	b.ne	48 <_ZNK4llvm9StringRef10startswithES0_+0x48>  // b.any
  40:	mov	w0, #0x1                   	// #1
  44:	b	4c <_ZNK4llvm9StringRef10startswithES0_+0x4c>
  48:	mov	w0, #0x0                   	// #0
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZNK4llvm9StringRef6substrEmm:

0000000000000000 <_ZNK4llvm9StringRef6substrEmm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	add	x1, x0, #0x8
  20:	add	x0, sp, #0x30
  24:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  28:	ldr	x0, [x0]
  2c:	str	x0, [sp, #48]
  30:	ldr	x0, [sp, #56]
  34:	ldr	x1, [x0]
  38:	ldr	x0, [sp, #48]
  3c:	add	x19, x1, x0
  40:	ldr	x0, [sp, #56]
  44:	ldr	x1, [x0, #8]
  48:	ldr	x0, [sp, #48]
  4c:	sub	x0, x1, x0
  50:	str	x0, [sp, #88]
  54:	add	x1, sp, #0x58
  58:	add	x0, sp, #0x28
  5c:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  60:	ldr	x1, [x0]
  64:	add	x0, sp, #0x48
  68:	mov	x2, x1
  6c:	mov	x1, x19
  70:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  74:	ldp	x0, x1, [sp, #72]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #96
  80:	ret

Disassembly of section .text._ZN4llvmeqENS_9StringRefES0_:

0000000000000000 <_ZN4llvmeqENS_9StringRefES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x0, x1, [sp, #32]
   c:	stp	x2, x3, [sp, #16]
  10:	add	x0, sp, #0x20
  14:	ldp	x1, x2, [sp, #16]
  18:	bl	0 <_ZN4llvmeqENS_9StringRefES0_>
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZN4llvmneENS_9StringRefES0_:

0000000000000000 <_ZN4llvmneENS_9StringRefES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x0, x1, [sp, #32]
   c:	stp	x2, x3, [sp, #16]
  10:	ldp	x2, x3, [sp, #16]
  14:	ldp	x0, x1, [sp, #32]
  18:	bl	0 <_ZN4llvmneENS_9StringRefES0_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE:

0000000000000000 <_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE>
  1c:	mov	x19, x0
  20:	add	x0, sp, #0x28
  24:	bl	0 <_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE>
  28:	mov	x2, x0
  2c:	mov	x1, x19
  30:	ldr	x0, [sp, #56]
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #64
  40:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  1c:	str	x0, [sp, #72]
  20:	ldr	x0, [sp, #56]
  24:	ldr	x1, [x0, #16]
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x0, [x0, #24]
  30:	sub	x0, x1, x0
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #72]
  3c:	cmp	x0, x1
  40:	b.ls	60 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x60>  // b.plast
  44:	add	x0, sp, #0x28
  48:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  4c:	ldr	x2, [sp, #72]
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #56]
  58:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  5c:	b	a8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xa8>
  60:	ldr	x0, [sp, #72]
  64:	cmp	x0, #0x0
  68:	b.eq	a4 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xa4>  // b.none
  6c:	ldr	x0, [sp, #56]
  70:	ldr	x19, [x0, #24]
  74:	add	x0, sp, #0x28
  78:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  7c:	ldr	x2, [sp, #72]
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <memcpy>
  8c:	ldr	x0, [sp, #56]
  90:	ldr	x1, [x0, #24]
  94:	ldr	x0, [sp, #72]
  98:	add	x1, x1, x0
  9c:	ldr	x0, [sp, #56]
  a0:	str	x1, [x0, #24]
  a4:	ldr	x0, [sp, #56]
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #80
  b0:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	add	x0, sp, #0x20
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  1c:	ldp	x1, x2, [sp, #32]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  28:	mov	x2, x0
  2c:	mov	x1, x19
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_8NodeKindE:

0000000000000000 <_ZN4llvm5TwineC1ENS0_8NodeKindE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	ldrb	w1, [sp, #23]
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm5TwineC1ENS0_8NodeKindE>
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.ne	6c <_ZN4llvm5TwineC1ENS0_8NodeKindE+0x6c>  // b.any
  4c:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_8NodeKindE>
  50:	add	x3, x0, #0x0
  54:	mov	w2, #0xaa                  	// #170
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_8NodeKindE>
  5c:	add	x1, x0, #0x0
  60:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_8NodeKindE>
  64:	add	x0, x0, #0x0
  68:	bl	0 <__assert_fail>
  6c:	nop
  70:	nop
  74:	ldp	x29, x30, [sp], #32
  78:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #31]
  14:	str	x3, [sp, #16]
  18:	strb	w4, [sp, #30]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x1, [sp, #32]
  24:	str	x1, [x0]
  28:	ldr	x0, [sp, #40]
  2c:	ldr	x1, [sp, #16]
  30:	str	x1, [x0, #8]
  34:	ldr	x0, [sp, #40]
  38:	ldrb	w1, [sp, #31]
  3c:	strb	w1, [x0, #16]
  40:	ldr	x0, [sp, #40]
  44:	ldrb	w1, [sp, #30]
  48:	strb	w1, [x0, #17]
  4c:	ldr	x0, [sp, #40]
  50:	bl	0 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>
  54:	and	w0, w0, #0xff
  58:	cmp	w0, #0x0
  5c:	b.ne	80 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_+0x80>  // b.any
  60:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>
  64:	add	x3, x0, #0x0
  68:	mov	w2, #0xb8                  	// #184
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>
  70:	add	x1, x0, #0x0
  74:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>
  78:	add	x0, x0, #0x0
  7c:	bl	0 <__assert_fail>
  80:	nop
  84:	nop
  88:	ldp	x29, x30, [sp], #48
  8c:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	34 <_ZNK4llvm5Twine9isNullaryEv+0x34>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZNK4llvm5Twine9isNullaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine9isNullaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	b.ne	44 <_ZNK4llvm5Twine7isUnaryEv+0x44>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  28:	and	w0, w0, #0xff
  2c:	eor	w0, w0, #0x1
  30:	and	w0, w0, #0xff
  34:	cmp	w0, #0x0
  38:	b.eq	44 <_ZNK4llvm5Twine7isUnaryEv+0x44>  // b.none
  3c:	mov	w0, #0x1                   	// #1
  40:	b	48 <_ZNK4llvm5Twine7isUnaryEv+0x48>
  44:	mov	w0, #0x0                   	// #0
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine8isBinaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNK4llvm5Twine7isValidEv+0x50>  // b.none
  48:	mov	w0, #0x0                   	// #0
  4c:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  58:	and	w0, w0, #0xff
  5c:	cmp	w0, #0x0
  60:	cset	w0, eq  // eq = none
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  70:	mov	w0, #0x0                   	// #0
  74:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  80:	and	w0, w0, #0xff
  84:	cmp	w0, #0x1
  88:	b.eq	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.none
  8c:	ldr	x0, [sp, #24]
  90:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x1
  9c:	b.ne	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.any
  a0:	mov	w0, #0x1                   	// #1
  a4:	b	ac <_ZNK4llvm5Twine7isValidEv+0xac>
  a8:	mov	w0, #0x0                   	// #0
  ac:	cmp	w0, #0x0
  b0:	b.eq	bc <_ZNK4llvm5Twine7isValidEv+0xbc>  // b.none
  b4:	mov	w0, #0x0                   	// #0
  b8:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  bc:	ldr	x0, [sp, #24]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	and	w0, w0, #0xff
  c8:	cmp	w0, #0x2
  cc:	b.ne	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.any
  d0:	ldr	x0, [sp, #24]
  d4:	ldr	x0, [x0]
  d8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  dc:	and	w0, w0, #0xff
  e0:	eor	w0, w0, #0x1
  e4:	and	w0, w0, #0xff
  e8:	cmp	w0, #0x0
  ec:	b.eq	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.none
  f0:	mov	w0, #0x1                   	// #1
  f4:	b	fc <_ZNK4llvm5Twine7isValidEv+0xfc>
  f8:	mov	w0, #0x0                   	// #0
  fc:	cmp	w0, #0x0
 100:	b.eq	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.none
 104:	mov	w0, #0x0                   	// #0
 108:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 10c:	ldr	x0, [sp, #24]
 110:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 114:	and	w0, w0, #0xff
 118:	cmp	w0, #0x2
 11c:	b.ne	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.any
 120:	ldr	x0, [sp, #24]
 124:	ldr	x0, [x0, #8]
 128:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 12c:	and	w0, w0, #0xff
 130:	eor	w0, w0, #0x1
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.none
 140:	mov	w0, #0x1                   	// #1
 144:	b	14c <_ZNK4llvm5Twine7isValidEv+0x14c>
 148:	mov	w0, #0x0                   	// #0
 14c:	cmp	w0, #0x0
 150:	b.eq	15c <_ZNK4llvm5Twine7isValidEv+0x15c>  // b.none
 154:	mov	w0, #0x0                   	// #0
 158:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 15c:	mov	w0, #0x1                   	// #1
 160:	ldp	x29, x30, [sp], #32
 164:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x1                   	// #1
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #16]
  3c:	ldrb	w0, [x0]
  40:	cmp	w0, #0x0
  44:	b.eq	64 <_ZN4llvm5TwineC1EPKc+0x64>  // b.none
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x1, [sp, #16]
  50:	str	x1, [x0]
  54:	ldr	x0, [sp, #24]
  58:	mov	w1, #0x3                   	// #3
  5c:	strb	w1, [x0, #16]
  60:	b	70 <_ZN4llvm5TwineC1EPKc+0x70>
  64:	ldr	x0, [sp, #24]
  68:	mov	w1, #0x1                   	// #1
  6c:	strb	w1, [x0, #16]
  70:	ldr	x0, [sp, #24]
  74:	bl	0 <_ZN4llvm5TwineC1EPKc>
  78:	and	w0, w0, #0xff
  7c:	cmp	w0, #0x0
  80:	b.ne	a4 <_ZN4llvm5TwineC1EPKc+0xa4>  // b.any
  84:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  88:	add	x3, x0, #0x0
  8c:	mov	w2, #0x112                 	// #274
  90:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  94:	add	x1, x0, #0x0
  98:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  9c:	add	x0, x0, #0x0
  a0:	bl	0 <__assert_fail>
  a4:	nop
  a8:	nop
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x4                   	// #4
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x11b                 	// #283
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x5                   	// #5
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNS_9StringRefE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x121                 	// #289
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x6                   	// #6
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x128                 	// #296
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	str	xzr, [x0]
  1c:	ldr	x0, [sp, #40]
  20:	str	xzr, [x0, #8]
  24:	ldr	x0, [sp, #40]
  28:	mov	w1, #0x3                   	// #3
  2c:	strb	w1, [x0, #16]
  30:	ldr	x0, [sp, #40]
  34:	mov	w1, #0x5                   	// #5
  38:	strb	w1, [x0, #17]
  3c:	ldr	x0, [sp, #40]
  40:	ldr	x1, [sp, #32]
  44:	str	x1, [x0]
  48:	ldr	x0, [sp, #40]
  4c:	ldr	x1, [sp, #24]
  50:	str	x1, [x0, #8]
  54:	ldr	x0, [sp, #40]
  58:	bl	0 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>
  5c:	and	w0, w0, #0xff
  60:	cmp	w0, #0x0
  64:	b.ne	88 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE+0x88>  // b.any
  68:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>
  6c:	add	x3, x0, #0x0
  70:	mov	w2, #0x169                 	// #361
  74:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>
  78:	add	x1, x0, #0x0
  7c:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>
  80:	add	x0, x0, #0x0
  84:	bl	0 <__assert_fail>
  88:	nop
  8c:	nop
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefEPKc:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_9StringRefEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	str	xzr, [x0]
  1c:	ldr	x0, [sp, #40]
  20:	str	xzr, [x0, #8]
  24:	ldr	x0, [sp, #40]
  28:	mov	w1, #0x5                   	// #5
  2c:	strb	w1, [x0, #16]
  30:	ldr	x0, [sp, #40]
  34:	mov	w1, #0x3                   	// #3
  38:	strb	w1, [x0, #17]
  3c:	ldr	x0, [sp, #40]
  40:	ldr	x1, [sp, #32]
  44:	str	x1, [x0]
  48:	ldr	x0, [sp, #40]
  4c:	ldr	x1, [sp, #24]
  50:	str	x1, [x0, #8]
  54:	ldr	x0, [sp, #40]
  58:	bl	0 <_ZN4llvm5TwineC1ERKNS_9StringRefEPKc>
  5c:	and	w0, w0, #0xff
  60:	cmp	w0, #0x0
  64:	b.ne	88 <_ZN4llvm5TwineC1ERKNS_9StringRefEPKc+0x88>  // b.any
  68:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefEPKc>
  6c:	add	x3, x0, #0x0
  70:	mov	w2, #0x171                 	// #369
  74:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefEPKc>
  78:	add	x1, x0, #0x0
  7c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefEPKc>
  80:	add	x0, x0, #0x0
  84:	bl	0 <__assert_fail>
  88:	nop
  8c:	nop
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZNK4llvm5Twine6concatERKS0_:

0000000000000000 <_ZNK4llvm5Twine6concatERKS0_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.ne	40 <_ZNK4llvm5Twine6concatERKS0_+0x40>  // b.any
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  34:	and	w0, w0, #0xff
  38:	cmp	w0, #0x0
  3c:	b.eq	48 <_ZNK4llvm5Twine6concatERKS0_+0x48>  // b.none
  40:	mov	w0, #0x1                   	// #1
  44:	b	4c <_ZNK4llvm5Twine6concatERKS0_+0x4c>
  48:	mov	w0, #0x0                   	// #0
  4c:	cmp	w0, #0x0
  50:	b.eq	64 <_ZNK4llvm5Twine6concatERKS0_+0x64>  // b.none
  54:	mov	w1, #0x0                   	// #0
  58:	mov	x0, x19
  5c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  60:	b	15c <_ZNK4llvm5Twine6concatERKS0_+0x15c>
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  6c:	and	w0, w0, #0xff
  70:	cmp	w0, #0x0
  74:	b.eq	98 <_ZNK4llvm5Twine6concatERKS0_+0x98>  // b.none
  78:	ldr	x0, [sp, #32]
  7c:	mov	x2, x19
  80:	mov	x3, x0
  84:	ldp	x0, x1, [x3]
  88:	stp	x0, x1, [x2]
  8c:	ldr	x0, [x3, #16]
  90:	str	x0, [x2, #16]
  94:	b	15c <_ZNK4llvm5Twine6concatERKS0_+0x15c>
  98:	ldr	x0, [sp, #32]
  9c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  a0:	and	w0, w0, #0xff
  a4:	cmp	w0, #0x0
  a8:	b.eq	cc <_ZNK4llvm5Twine6concatERKS0_+0xcc>  // b.none
  ac:	ldr	x0, [sp, #40]
  b0:	mov	x2, x19
  b4:	mov	x3, x0
  b8:	ldp	x0, x1, [x3]
  bc:	stp	x0, x1, [x2]
  c0:	ldr	x0, [x3, #16]
  c4:	str	x0, [x2, #16]
  c8:	b	15c <_ZNK4llvm5Twine6concatERKS0_+0x15c>
  cc:	ldr	x0, [sp, #40]
  d0:	str	x0, [sp, #64]
  d4:	ldr	x0, [sp, #32]
  d8:	str	x0, [sp, #56]
  dc:	mov	w0, #0x2                   	// #2
  e0:	strb	w0, [sp, #79]
  e4:	mov	w0, #0x2                   	// #2
  e8:	strb	w0, [sp, #78]
  ec:	ldr	x0, [sp, #40]
  f0:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  f4:	and	w0, w0, #0xff
  f8:	cmp	w0, #0x0
  fc:	b.eq	118 <_ZNK4llvm5Twine6concatERKS0_+0x118>  // b.none
 100:	ldr	x0, [sp, #40]
 104:	ldr	x0, [x0]
 108:	str	x0, [sp, #64]
 10c:	ldr	x0, [sp, #40]
 110:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 114:	strb	w0, [sp, #79]
 118:	ldr	x0, [sp, #32]
 11c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 120:	and	w0, w0, #0xff
 124:	cmp	w0, #0x0
 128:	b.eq	144 <_ZNK4llvm5Twine6concatERKS0_+0x144>  // b.none
 12c:	ldr	x0, [sp, #32]
 130:	ldr	x0, [x0]
 134:	str	x0, [sp, #56]
 138:	ldr	x0, [sp, #32]
 13c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 140:	strb	w0, [sp, #78]
 144:	ldrb	w4, [sp, #78]
 148:	ldr	x3, [sp, #56]
 14c:	ldrb	w2, [sp, #79]
 150:	ldr	x1, [sp, #64]
 154:	mov	x0, x19
 158:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 15c:	ldr	x19, [sp, #16]
 160:	ldp	x29, x30, [sp], #80
 164:	ret

Disassembly of section .text._ZN4llvmplERKNS_5TwineES2_:

0000000000000000 <_ZN4llvmplERKNS_5TwineES2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	mov	x2, x8
   c:	str	x0, [sp, #24]
  10:	str	x1, [sp, #16]
  14:	mov	x8, x2
  18:	ldr	x1, [sp, #16]
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvmplERKNS_5TwineES2_>
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvmplEPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvmplEPKcRKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	mov	x3, x8
   c:	str	x0, [sp, #24]
  10:	str	x1, [sp, #16]
  14:	ldr	x2, [sp, #16]
  18:	ldr	x1, [sp, #24]
  1c:	mov	x0, x3
  20:	bl	0 <_ZN4llvmplEPKcRKNS_9StringRefE>
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvmplERKNS_9StringRefEPKc:

0000000000000000 <_ZN4llvmplERKNS_9StringRefEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	mov	x3, x8
   c:	str	x0, [sp, #24]
  10:	str	x1, [sp, #16]
  14:	ldr	x2, [sp, #16]
  18:	ldr	x1, [sp, #24]
  1c:	mov	x0, x3
  20:	bl	0 <_ZN4llvmplERKNS_9StringRefEPKc>
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE12_Vector_implD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE12_Vector_implD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EEC2Ev:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm3sys2fs6existsERKNS_5TwineE:

0000000000000000 <_ZN4llvm3sys2fs6existsERKNS_5TwineE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	w1, #0x0                   	// #0
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm3sys2fs6accessERKNS_5TwineENS1_10AccessModeE>
  18:	stp	x0, x1, [sp, #32]
  1c:	add	x0, sp, #0x20
  20:	bl	0 <_ZN4llvm3sys2fs6existsERKNS_5TwineE>
  24:	and	w0, w0, #0xff
  28:	eor	w0, w0, #0x1
  2c:	and	w0, w0, #0xff
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj128EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj128EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj128EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj128EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj128EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj128EED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN3lld5errorERKN4llvm5TwineE:

0000000000000000 <_ZN3lld5errorERKN4llvm5TwineE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	bl	0 <_ZN3lld12errorHandlerEv>
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN3lld7messageERKN4llvm5TwineE:

0000000000000000 <_ZN3lld7messageERKN4llvm5TwineE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	bl	0 <_ZN3lld12errorHandlerEv>
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN3lld4warnERKN4llvm5TwineE:

0000000000000000 <_ZN3lld4warnERKN4llvm5TwineE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	bl	0 <_ZN3lld12errorHandlerEv>
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN3lld10errorCountEv:

0000000000000000 <_ZN3lld10errorCountEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN3lld12errorHandlerEv>
   c:	ldr	x0, [x0]
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv>:
   0:	mov	w0, #0xffffffff            	// #-1
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv>:
   0:	mov	w0, #0xfffffffe            	// #-2
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	w0, [x0]
  1c:	cmp	w1, w0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase14incrementEpochEv:

0000000000000000 <_ZN4llvm14DebugEpochBase14incrementEpochEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x1
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBaseD2Ev:

0000000000000000 <_ZN4llvm14DebugEpochBaseD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm14DebugEpochBaseD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm6Triple5getOSEv:

0000000000000000 <_ZNK4llvm6Triple5getOSEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #44]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3opt12OptSpecifierC2Ej:

0000000000000000 <_ZN4llvm3opt12OptSpecifierC1Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [sp, #4]
  14:	str	w1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm3opt12OptSpecifier7isValidEv:

0000000000000000 <_ZNK4llvm3opt12OptSpecifier7isValidEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0]
  10:	cmp	w0, #0x0
  14:	cset	w0, ne  // ne = any
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm3opt6Option5getIDEv:

0000000000000000 <_ZNK4llvm3opt6Option5getIDEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.ne	3c <_ZNK4llvm3opt6Option5getIDEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x58                  	// #88
  28:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0]
  44:	ldr	w0, [x0, #32]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg9getOptionEv:

0000000000000000 <_ZNK4llvm3opt3Arg9getOptionEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg10getBaseArgEv:

0000000000000000 <_ZNK4llvm3opt3Arg10getBaseArgEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #16]
  10:	cmp	x0, #0x0
  14:	b.eq	24 <_ZNK4llvm3opt3Arg10getBaseArgEv+0x24>  // b.none
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x0, [x0, #16]
  20:	b	28 <_ZNK4llvm3opt3Arg10getBaseArgEv+0x28>
  24:	ldr	x0, [sp, #8]
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg5claimEv:

0000000000000000 <_ZNK4llvm3opt3Arg5claimEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm3opt3Arg5claimEv>
  14:	ldrb	w1, [x0, #44]
  18:	orr	w1, w1, #0x1
  1c:	strb	w1, [x0, #44]
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg8getValueEj:

0000000000000000 <_ZNK4llvm3opt3Arg8getValueEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x30
  18:	ldr	w1, [sp, #20]
  1c:	bl	0 <_ZNK4llvm3opt3Arg8getValueEj>
  20:	ldr	x0, [x0]
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm3opt7ArgList14toOptSpecifierENS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt7ArgList14toOptSpecifierENS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #8]
   8:	ldr	w0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm3opt7ArgList5beginEv:

0000000000000000 <_ZN4llvm3opt7ArgList5beginEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	add	x0, x0, #0x8
  1c:	bl	0 <_ZN4llvm3opt7ArgList5beginEv>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #40]
  28:	add	x0, x0, #0x8
  2c:	bl	0 <_ZN4llvm3opt7ArgList5beginEv>
  30:	mov	x1, x0
  34:	str	wzr, [sp, #56]
  38:	add	x0, sp, #0x38
  3c:	mov	x3, x0
  40:	mov	x2, x1
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm3opt7ArgList5beginEv>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZN4llvm3opt7ArgList3endEv:

0000000000000000 <_ZN4llvm3opt7ArgList3endEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	add	x0, x0, #0x8
  1c:	bl	0 <_ZN4llvm3opt7ArgList3endEv>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #40]
  28:	add	x0, x0, #0x8
  2c:	bl	0 <_ZN4llvm3opt7ArgList3endEv>
  30:	mov	x1, x0
  34:	str	wzr, [sp, #56]
  38:	add	x0, sp, #0x38
  3c:	mov	x3, x0
  40:	mov	x2, x1
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm3opt7ArgList3endEv>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZN4llvm3opt7ArgListD2Ev:

0000000000000000 <_ZN4llvm3opt7ArgListD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	adrp	x0, 0 <_ZN4llvm3opt7ArgListD1Ev>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	add	x0, x0, #0x98
  28:	bl	0 <_ZN4llvm3opt7ArgListD1Ev>
  2c:	ldr	x0, [sp, #24]
  30:	add	x0, x0, #0x8
  34:	bl	0 <_ZN4llvm3opt7ArgListD1Ev>
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implD2Ev:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm3opt12InputArgListD2Ev:

0000000000000000 <_ZN4llvm3opt12InputArgListD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	adrp	x0, 0 <_ZTVN4llvm3opt12InputArgListE>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm3opt12InputArgList13releaseMemoryEv>
  28:	ldr	x0, [sp, #24]
  2c:	add	x0, x0, #0x148
  30:	bl	0 <_ZN4llvm3opt12InputArgListD1Ev>
  34:	ldr	x0, [sp, #24]
  38:	add	x0, x0, #0xb8
  3c:	bl	0 <_ZN4llvm3opt12InputArgListD1Ev>
  40:	ldr	x0, [sp, #24]
  44:	bl	0 <_ZN4llvm3opt12InputArgListD1Ev>
  48:	nop
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNK4llvm3opt12InputArgList12getArgStringEj:

0000000000000000 <_ZNK4llvm3opt12InputArgList12getArgStringEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0xb8
  18:	ldr	w1, [sp, #20]
  1c:	bl	0 <_ZNK4llvm3opt12InputArgList12getArgStringEj>
  20:	ldr	x0, [x0]
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm6TripleD2Ev:

0000000000000000 <_ZN4llvm6TripleD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EE12_Vector_implD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseIPKcSaIS1_EE12_Vector_implD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseIPKcSaIS1_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EEC2Ev:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt6vectorIPKcSaIS1_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_:

0000000000000000 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x2, [sp, #40]
  1c:	mov	x1, #0x0                   	// #0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEmPKc>
  28:	bl	0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  38:	mov	x0, x19
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	b.cs	2c <_ZSt3minImERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3minImERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	b.cs	2c <_ZSt3maxImERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3maxImERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE12_Vector_implC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE12_Vector_implC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE12_Vector_implC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSaIN4llvm9StringRefEED2Ev:

0000000000000000 <_ZNSaIN4llvm9StringRefEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaIN4llvm9StringRefEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x3, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x1, [x0, #16]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0]
  24:	sub	x0, x1, x0
  28:	asr	x0, x0, #4
  2c:	mov	x2, x0
  30:	mov	x1, x3
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EED1Ev>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EED1Ev>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EED2Ev:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x20, [x0, #8]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EED1Ev>
  28:	mov	x2, x0
  2c:	mov	x1, x20
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EED1Ev>
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EED1Ev>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE9push_backEOS1_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE9push_backEOS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE9push_backEOS1_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE9push_backEOS1_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj128EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj128EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x80                  	// #128
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj128EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj128EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj128EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.cc	48 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x48>  // b.lo, b.ul, b.last
  28:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x99                  	// #153
  34:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #16]
  58:	lsl	x0, x0, #3
  5c:	add	x0, x1, x0
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_ED2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_ED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_ED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEED2Ev:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEED1Ev>
  14:	ldr	x0, [sp, #24]
  18:	ldr	x3, [x0, #8]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	w0, [x0, #24]
  24:	mov	w1, w0
  28:	mov	x0, x1
  2c:	lsl	x0, x0, #1
  30:	add	x0, x0, x1
  34:	lsl	x0, x0, #2
  38:	mov	x2, #0x4                   	// #4
  3c:	mov	x1, x0
  40:	mov	x0, x3
  44:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEED1Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEED1Ev>
  50:	nop
  54:	ldp	x29, x30, [sp], #32
  58:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC2ES4_S4_RA1_KNS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC1ES4_S4_RA1_KNS0_12OptSpecifierE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x1, [sp, #32]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldr	x1, [sp, #24]
  2c:	str	x1, [x0, #8]
  30:	ldr	x0, [sp, #40]
  34:	str	wzr, [x0, #16]
  38:	str	wzr, [sp, #60]
  3c:	ldr	w0, [sp, #60]
  40:	cmp	w0, #0x0
  44:	b.eq	74 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC1ES4_S4_RA1_KNS0_12OptSpecifierE+0x74>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	ldr	w1, [sp, #60]
  50:	add	x1, x1, #0x4
  54:	ldr	x2, [sp, #16]
  58:	ldr	w3, [sp, #60]
  5c:	ldr	w2, [x2, x3, lsl #2]
  60:	str	w2, [x0, x1, lsl #2]
  64:	ldr	w0, [sp, #60]
  68:	add	w0, w0, #0x1
  6c:	str	w0, [sp, #60]
  70:	b	3c <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC1ES4_S4_RA1_KNS0_12OptSpecifierE+0x3c>
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC1ES4_S4_RA1_KNS0_12OptSpecifierE>
  7c:	nop
  80:	ldp	x29, x30, [sp], #64
  84:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj16EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj16EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev:

0000000000000000 <_ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.cc	48 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x48>  // b.lo, b.ul, b.last
  28:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x95                  	// #149
  34:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #16]
  58:	lsl	x0, x0, #3
  5c:	add	x0, x1, x0
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZN4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEED2Ev:

0000000000000000 <_ZN4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEEdeEv:

0000000000000000 <_ZNK4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_3opt8OptTable4InfoEEC2ILm85EEERAT__KS3_:

0000000000000000 <_ZN4llvm8ArrayRefINS_3opt8OptTable4InfoEEC1ILm85EEERAT__KS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	ldr	x0, [sp, #8]
  1c:	mov	x1, #0x55                  	// #85
  20:	str	x1, [x0, #8]
  24:	nop
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_:

0000000000000000 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
  24:	bl	0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
  28:	mov	x1, x0
  2c:	mov	x0, x19
  30:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPKcE4dataEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPKcE4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPKcE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPKcE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj256EEC2IPKS2_vEET_S7_:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj256EEC1IPKS2_vEET_S7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	mov	w1, #0x100                 	// #256
  1c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj256EEC1IPKS2_vEET_S7_>
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj256EEC1IPKS2_vEET_S7_>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj256EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIPKcLj256EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIPKcLj256EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj256EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIPKcLj256EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_9StringRefEEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8OptionalINS_9StringRefEEC1ENS_8NoneTypeE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm8OptionalINS_9StringRefEEC1ENS_8NoneTypeE>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPKcEC2IvEERKNS_25SmallVectorTemplateCommonIS2_T_EE:

0000000000000000 <_ZN4llvm8ArrayRefIPKcEC1IvEERKNS_25SmallVectorTemplateCommonIS2_T_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm8ArrayRefIPKcEC1IvEERKNS_25SmallVectorTemplateCommonIS2_T_EE>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZN4llvm8ArrayRefIPKcEC1IvEERKNS_25SmallVectorTemplateCommonIS2_T_EE>
  2c:	mov	x1, x0
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0, #8]
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x1, x8
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	mov	x2, x1
  14:	mov	x3, x0
  18:	ldp	x0, x1, [x3]
  1c:	stp	x0, x1, [x2]
  20:	ldr	x0, [x3, #16]
  24:	str	x0, [x2, #16]
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x1, x8
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	add	x0, x0, #0x18
  14:	mov	x2, x1
  18:	mov	x3, x0
  1c:	ldp	x0, x1, [x3]
  20:	stp	x0, x1, [x2]
  24:	ldr	x0, [x3, #16]
  28:	str	x0, [x2, #16]
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_:

0000000000000000 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	add	x2, sp, #0x40
  18:	mov	x3, x20
  1c:	ldp	x0, x1, [x3]
  20:	stp	x0, x1, [x2]
  24:	ldr	x0, [x3, #16]
  28:	str	x0, [x2, #16]
  2c:	add	x2, sp, #0x20
  30:	mov	x3, x19
  34:	ldp	x0, x1, [x3]
  38:	stp	x0, x1, [x2]
  3c:	ldr	x0, [x3, #16]
  40:	str	x0, [x2, #16]
  44:	add	x1, sp, #0x20
  48:	add	x0, sp, #0x40
  4c:	bl	0 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_>
  50:	and	w0, w0, #0xff
  54:	eor	w0, w0, #0x1
  58:	and	w0, w0, #0xff
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #96
  64:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEppEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x8
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEppEv>
  28:	ldr	x0, [sp, #24]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEdeEv:

0000000000000000 <_ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm11SmallStringILj128EE3strEv:

0000000000000000 <_ZNK4llvm11SmallStringILj128EE3strEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm11SmallStringILj128EE3strEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm11SmallStringILj128EE3strEv>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x19
  34:	bl	0 <_ZNK4llvm11SmallStringILj128EE3strEv>
  38:	ldp	x0, x1, [sp, #48]
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EOS6_:

0000000000000000 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1EOS6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1EOS6_>
  20:	mov	x2, x0
  24:	mov	w1, w20
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1EOS6_>
  30:	nop
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x29, x30, [sp], #64
  3c:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EED2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ENS_8NoneTypeE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ENS_8NoneTypeE>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_9StringRefEE5beginEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_9StringRefEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_9StringRefEE3endEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_9StringRefEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0, #8]
  18:	lsl	x0, x0, #4
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEcvbEv:

0000000000000000 <_ZNK4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEcvbEv>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNR4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv:

0000000000000000 <_ZNR4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNR4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_:

0000000000000000 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
  20:	str	x0, [sp, #56]
  24:	mov	x0, x19
  28:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #56]
  3c:	add	x0, x1, x0
  40:	mov	x1, x0
  44:	mov	x0, x19
  48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEm>
  4c:	ldr	x2, [sp, #56]
  50:	ldr	x1, [sp, #40]
  54:	mov	x0, x19
  58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm>
  5c:	ldr	x1, [sp, #32]
  60:	mov	x0, x19
  64:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
  68:	nop
  6c:	mov	x0, x19
  70:	ldr	x19, [sp, #16]
  74:	ldp	x29, x30, [sp], #64
  78:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPKcE5sliceEm:

0000000000000000 <_ZNK4llvm8ArrayRefIPKcE5sliceEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNK4llvm8ArrayRefIPKcE5sliceEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	sub	x0, x1, x0
  24:	mov	x2, x0
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZNK4llvm8ArrayRefIPKcE5sliceEm>
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPKcEixEm:

0000000000000000 <_ZNK4llvm8ArrayRefIPKcEixEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0, #8]
  18:	ldr	x1, [sp, #16]
  1c:	cmp	x1, x0
  20:	b.cc	44 <_ZNK4llvm8ArrayRefIPKcEixEm+0x44>  // b.lo, b.ul, b.last
  24:	adrp	x0, 0 <_ZNK4llvm8ArrayRefIPKcEixEm>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0xfa                  	// #250
  30:	adrp	x0, 0 <_ZNK4llvm8ArrayRefIPKcEixEm>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZNK4llvm8ArrayRefIPKcEixEm>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #24]
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp, #16]
  50:	lsl	x0, x0, #3
  54:	add	x0, x1, x0
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x3, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x1, [x0, #16]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0]
  24:	sub	x0, x1, x0
  28:	asr	x0, x0, #5
  2c:	mov	x2, x0
  30:	mov	x1, x3
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x20, [x0, #8]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  28:	mov	x2, x0
  2c:	mov	x1, x20
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm3optneENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_:

0000000000000000 <_ZN4llvm3optneENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	add	x2, sp, #0x40
  18:	mov	x3, x20
  1c:	ldp	x0, x1, [x3]
  20:	stp	x0, x1, [x2]
  24:	ldr	x0, [x3, #16]
  28:	str	x0, [x2, #16]
  2c:	add	x2, sp, #0x20
  30:	mov	x3, x19
  34:	ldp	x0, x1, [x3]
  38:	stp	x0, x1, [x2]
  3c:	ldr	x0, [x3, #16]
  40:	str	x0, [x2, #16]
  44:	add	x1, sp, #0x20
  48:	add	x0, sp, #0x40
  4c:	bl	0 <_ZN4llvm3optneENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_>
  50:	and	w0, w0, #0xff
  54:	eor	w0, w0, #0x1
  58:	and	w0, w0, #0xff
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #96
  64:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEppEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x8
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEppEv>
  28:	ldr	x0, [sp, #24]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEdeEv:

0000000000000000 <_ZNK4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_9StringRefEEC2ISaIS1_EEERKSt6vectorIS1_T_E:

0000000000000000 <_ZN4llvm8ArrayRefINS_9StringRefEEC1ISaIS1_EEERKSt6vectorIS1_T_E>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm8ArrayRefINS_9StringRefEEC1ISaIS1_EEERKSt6vectorIS1_T_E>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZN4llvm8ArrayRefINS_9StringRefEEC1ISaIS1_EEERKSt6vectorIS1_T_E>
  2c:	mov	x1, x0
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0, #8]
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm4joinIRSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS7_EEEES7_OT_NS_9StringRefE:

0000000000000000 <_ZN4llvm4joinIRSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS7_EEEES7_OT_NS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #56]
  14:	stp	x1, x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm4joinIRSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS7_EEEES7_OT_NS_9StringRefE>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZN4llvm4joinIRSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS7_EEEES7_OT_NS_9StringRefE>
  2c:	mov	x8, x19
  30:	ldp	x2, x3, [sp, #40]
  34:	mov	x1, x0
  38:	mov	x0, x20
  3c:	bl	0 <_ZN4llvm4joinIRSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS7_EEEES7_OT_NS_9StringRefE>
  40:	mov	x0, x19
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EE12_Vector_implC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseIPKcSaIS1_EE12_Vector_implC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt12_Vector_baseIPKcSaIS1_EE12_Vector_implC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSaIPKcED2Ev:

0000000000000000 <_ZNSaIPKcED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaIPKcED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x3, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x1, [x0, #16]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0]
  24:	sub	x0, x1, x0
  28:	asr	x0, x0, #3
  2c:	mov	x2, x0
  30:	mov	x1, x3
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNSt12_Vector_baseIPKcSaIS1_EED1Ev>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt12_Vector_baseIPKcSaIS1_EED1Ev>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EED2Ev:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x20, [x0, #8]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt6vectorIPKcSaIS1_EED1Ev>
  28:	mov	x2, x0
  2c:	mov	x1, x20
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt6vectorIPKcSaIS1_EED1Ev>
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EED1Ev>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x1, x0, #0x8
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>
  1c:	ldr	x0, [sp, #40]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_:

0000000000000000 <_ZN9__gnu_cxxneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_>
  28:	ldr	x0, [x0]
  2c:	cmp	x19, x0
  30:	cset	w0, ne  // ne = any
  34:	and	w0, w0, #0xff
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x20
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE9push_backEOS1_:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE9push_backEOS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE9push_backEOS1_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE9push_backEOS1_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPKcEC2ISaIS2_EEERKSt6vectorIS2_T_E:

0000000000000000 <_ZN4llvm8ArrayRefIPKcEC1ISaIS2_EEERKSt6vectorIS2_T_E>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm8ArrayRefIPKcEC1ISaIS2_EEERKSt6vectorIS2_T_E>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZN4llvm8ArrayRefIPKcEC1ISaIS2_EEERKSt6vectorIS2_T_E>
  2c:	mov	x1, x0
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0, #8]
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZSt7forwardIN4llvm9StringRefEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm9StringRefEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIcEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplIcED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  24:	add	x0, x19, x0
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSaIN4llvm9StringRefEEC2Ev:

0000000000000000 <_ZNSaIN4llvm9StringRefEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaIN4llvm9StringRefEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE17_Vector_impl_dataC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	ldr	x0, [sp, #8]
  1c:	str	xzr, [x0, #16]
  20:	nop
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE13_M_deallocateEPS1_m:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE13_M_deallocateEPS1_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE13_M_deallocateEPS1_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE13_M_deallocateEPS1_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm9StringRefES1_EvT_S3_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPN4llvm9StringRefES1_EvT_S3_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPN4llvm9StringRefES1_EvT_S3_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZSt4moveIRN4llvm9StringRefEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm9StringRefEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [x0, #8]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x0, [x0, #16]
  24:	cmp	x1, x0
  28:	b.eq	68 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x68>  // b.none
  2c:	ldr	x19, [sp, #40]
  30:	ldr	x0, [sp, #40]
  34:	ldr	x20, [x0, #8]
  38:	ldr	x0, [sp, #32]
  3c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  50:	ldr	x0, [sp, #40]
  54:	ldr	x0, [x0, #8]
  58:	add	x1, x0, #0x10
  5c:	ldr	x0, [sp, #40]
  60:	str	x1, [x0, #8]
  64:	b	8c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x8c>
  68:	ldr	x0, [sp, #40]
  6c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  70:	mov	x19, x0
  74:	ldr	x0, [sp, #32]
  78:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  7c:	mov	x2, x0
  80:	mov	x1, x19
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  8c:	nop
  90:	ldp	x19, x20, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZSt4moveIRPKcEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRPKcEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_3opt3ArgEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_3opt3ArgEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_3opt3ArgEED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplIPNS_3opt3ArgEED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_3opt3ArgEED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE13destroy_rangeEPS3_S5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE13destroy_rangeEPS3_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  14:	cmp	w0, #0x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.ne	f4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0xf4>  // b.any
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  2c:	str	w0, [sp, #44]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  34:	str	w0, [sp, #40]
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  40:	str	x0, [sp, #56]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  4c:	str	x0, [sp, #48]
  50:	ldr	x1, [sp, #56]
  54:	ldr	x0, [sp, #48]
  58:	cmp	x1, x0
  5c:	b.eq	f8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0xf8>  // b.none
  60:	ldr	x0, [sp, #56]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  68:	mov	x2, x0
  6c:	add	x0, sp, #0x2c
  70:	mov	x1, x0
  74:	mov	x0, x2
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  7c:	and	w0, w0, #0xff
  80:	eor	w0, w0, #0x1
  84:	and	w0, w0, #0xff
  88:	cmp	w0, #0x0
  8c:	b.eq	c8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0xc8>  // b.none
  90:	ldr	x0, [sp, #56]
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  98:	mov	x2, x0
  9c:	add	x0, sp, #0x28
  a0:	mov	x1, x0
  a4:	mov	x0, x2
  a8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  ac:	and	w0, w0, #0xff
  b0:	eor	w0, w0, #0x1
  b4:	and	w0, w0, #0xff
  b8:	cmp	w0, #0x0
  bc:	b.eq	c8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0xc8>  // b.none
  c0:	mov	w0, #0x1                   	// #1
  c4:	b	cc <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0xcc>
  c8:	mov	w0, #0x0                   	// #0
  cc:	cmp	w0, #0x0
  d0:	b.eq	dc <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0xdc>  // b.none
  d4:	ldr	x0, [sp, #56]
  d8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  dc:	ldr	x0, [sp, #56]
  e0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  e4:	ldr	x0, [sp, #56]
  e8:	add	x0, x0, #0xc
  ec:	str	x0, [sp, #56]
  f0:	b	50 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0x50>
  f4:	nop
  f8:	ldp	x29, x30, [sp], #64
  fc:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>
  24:	mov	w1, w0
  28:	mov	x0, x1
  2c:	lsl	x0, x0, #1
  30:	add	x0, x0, x1
  34:	lsl	x0, x0, #2
  38:	add	x0, x19, x0
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x4
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0, #8]
  18:	cmp	x1, x0
  1c:	b.eq	54 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x54>  // b.none
  20:	ldr	x0, [sp, #8]
  24:	ldr	x0, [x0]
  28:	ldr	x0, [x0]
  2c:	cmp	x0, #0x0
  30:	b.ne	50 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x50>  // b.any
  34:	nop
  38:	ldr	x0, [sp, #8]
  3c:	ldr	x0, [x0]
  40:	add	x1, x0, #0x8
  44:	ldr	x0, [sp, #8]
  48:	str	x1, [x0]
  4c:	b	8 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x8>
  50:	nop
  54:	add	sp, sp, #0x20
  58:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplIPKcED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplIPKcED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #24]
  1c:	ldr	x1, [sp, #56]
  20:	cmp	x1, x0
  24:	b.eq	68 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv+0x68>  // b.none
  28:	ldr	x0, [sp, #56]
  2c:	str	x0, [sp, #48]
  30:	ldr	x0, [sp, #48]
  34:	ldr	x0, [x0]
  38:	str	x0, [sp, #56]
  3c:	ldr	x0, [sp, #48]
  40:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv>
  44:	str	x0, [sp, #40]
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv>
  50:	ldr	x1, [sp, #40]
  54:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv>
  58:	ldr	x1, [sp, #48]
  5c:	ldr	x0, [sp, #24]
  60:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv>
  64:	b	18 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv+0x18>
  68:	nop
  6c:	ldp	x29, x30, [sp], #64
  70:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #5
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEE7releaseEv:

0000000000000000 <_ZN4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEE7releaseEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.eq	28 <_ZN4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEE7releaseEv+0x28>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0]
  24:	bl	0 <_ZN4llvm18IntrusiveRefCntPtrINS_3vfs10FileSystemEE7releaseEv>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x1, [sp, #40]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  24:	str	x0, [sp, #72]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  30:	mov	x19, x0
  34:	ldr	x0, [sp, #56]
  38:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  3c:	sub	x0, x19, x0
  40:	ldr	x1, [sp, #72]
  44:	cmp	x1, x0
  48:	cset	w0, hi  // hi = pmore
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.eq	7c <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x7c>  // b.none
  58:	ldr	x19, [sp, #56]
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  64:	mov	x1, x0
  68:	ldr	x0, [sp, #72]
  6c:	add	x0, x1, x0
  70:	mov	x1, x0
  74:	mov	x0, x19
  78:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  7c:	ldr	x0, [sp, #56]
  80:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  84:	mov	x3, #0x0                   	// #0
  88:	mov	x2, x0
  8c:	ldr	x1, [sp, #40]
  90:	ldr	x0, [sp, #48]
  94:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  98:	ldr	x19, [sp, #56]
  9c:	ldr	x0, [sp, #56]
  a0:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  a4:	mov	x1, x0
  a8:	ldr	x0, [sp, #72]
  ac:	add	x0, x1, x0
  b0:	mov	x1, x0
  b4:	mov	x0, x19
  b8:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  bc:	nop
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_9StringRefELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	strb	wzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	strb	wzr, [x0, #16]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE4dataEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE4dataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE4dataEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC2ES5_S5_RA1_KNS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC1ES5_S5_RA1_KNS0_12OptSpecifierE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x1, [sp, #32]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldr	x1, [sp, #24]
  2c:	str	x1, [x0, #8]
  30:	ldr	x0, [sp, #40]
  34:	str	wzr, [x0, #16]
  38:	str	wzr, [sp, #60]
  3c:	ldr	w0, [sp, #60]
  40:	cmp	w0, #0x1
  44:	b.eq	74 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC1ES5_S5_RA1_KNS0_12OptSpecifierE+0x74>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	ldr	w1, [sp, #60]
  50:	add	x1, x1, #0x4
  54:	ldr	x2, [sp, #16]
  58:	ldr	w3, [sp, #60]
  5c:	ldr	w2, [x2, x3, lsl #2]
  60:	str	w2, [x0, x1, lsl #2]
  64:	ldr	w0, [sp, #60]
  68:	add	w0, w0, #0x1
  6c:	str	w0, [sp, #60]
  70:	b	3c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC1ES5_S5_RA1_KNS0_12OptSpecifierE+0x3c>
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC1ES5_S5_RA1_KNS0_12OptSpecifierE>
  7c:	nop
  80:	ldp	x29, x30, [sp], #64
  84:	ret

Disassembly of section .text._ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_:

0000000000000000 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	mov	x21, x0
  18:	mov	x20, x1
  1c:	mov	x0, x21
  20:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_>
  24:	mov	x21, x0
  28:	mov	x0, x20
  2c:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_>
  30:	mov	x4, x0
  34:	add	x2, sp, #0x50
  38:	mov	x3, x21
  3c:	ldp	x0, x1, [x3]
  40:	stp	x0, x1, [x2]
  44:	ldr	x0, [x3, #16]
  48:	str	x0, [x2, #16]
  4c:	add	x2, sp, #0x30
  50:	mov	x3, x4
  54:	ldp	x0, x1, [x3]
  58:	stp	x0, x1, [x2]
  5c:	ldr	x0, [x3, #16]
  60:	str	x0, [x2, #16]
  64:	add	x1, sp, #0x30
  68:	add	x0, sp, #0x50
  6c:	mov	x2, x1
  70:	mov	x1, x0
  74:	mov	x0, x19
  78:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_>
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #112
  88:	ret

Disassembly of section .text._ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_:

0000000000000000 <_ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_>:
   0:	stp	x19, x20, [sp, #-16]!
   4:	mov	x20, x0
   8:	mov	x19, x1
   c:	ldr	x1, [x20]
  10:	ldr	x0, [x19]
  14:	cmp	x1, x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x19, x20, [sp], #16
  24:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #8]
  1c:	cmp	x1, x0
  20:	b.eq	f4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xf4>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0]
  2c:	ldr	x0, [x0]
  30:	cmp	x0, #0x0
  34:	b.eq	cc <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xcc>  // b.none
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x0, [x0]
  40:	ldr	x0, [x0]
  44:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv>
  48:	str	x0, [sp, #64]
  4c:	ldr	x0, [sp, #24]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #56]
  58:	ldr	x0, [sp, #56]
  5c:	str	x0, [sp, #72]
  60:	ldr	x0, [sp, #56]
  64:	add	x0, x0, #0x4
  68:	str	x0, [sp, #48]
  6c:	ldr	x1, [sp, #72]
  70:	ldr	x0, [sp, #48]
  74:	cmp	x1, x0
  78:	b.eq	d8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xd8>  // b.none
  7c:	ldr	x0, [sp, #72]
  80:	ldr	w0, [x0]
  84:	str	w0, [sp, #40]
  88:	add	x0, sp, #0x28
  8c:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv>
  90:	and	w0, w0, #0xff
  94:	eor	w0, w0, #0x1
  98:	and	w0, w0, #0xff
  9c:	cmp	w0, #0x0
  a0:	b.ne	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xd4>  // b.any
  a4:	ldr	w1, [sp, #40]
  a8:	ldr	x0, [sp, #64]
  ac:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  b0:	and	w0, w0, #0xff
  b4:	cmp	w0, #0x0
  b8:	b.ne	f0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xf0>  // b.any
  bc:	ldr	x0, [sp, #72]
  c0:	add	x0, x0, #0x4
  c4:	str	x0, [sp, #72]
  c8:	b	6c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x6c>
  cc:	nop
  d0:	b	d8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xd8>
  d4:	nop
  d8:	ldr	x0, [sp, #24]
  dc:	ldr	x0, [x0]
  e0:	add	x1, x0, #0x8
  e4:	ldr	x0, [sp, #24]
  e8:	str	x1, [x0]
  ec:	b	c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xc>
  f0:	nop
  f4:	ldp	x29, x30, [sp], #80
  f8:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2IJS7_EEENS0_10in_place_tEDpOT_:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC1IJS7_EEENS0_10in_place_tEDpOT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	strb	w1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC1IJS7_EEENS0_10in_place_tEDpOT_>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  30:	ldr	x0, [sp, #56]
  34:	mov	w1, #0x1                   	// #1
  38:	strb	w1, [x0, #32]
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE5resetEv:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE5resetEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #32]
  14:	cmp	w0, #0x0
  18:	b.eq	2c <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE5resetEv+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  24:	ldr	x0, [sp, #24]
  28:	strb	wzr, [x0, #32]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	strb	wzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	strb	wzr, [x0, #32]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #32]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8hasValueEv:

0000000000000000 <_ZNK4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8hasValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8hasValueEv>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNR4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8getValueEv:

0000000000000000 <_ZNR4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8getValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNR4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8getValueEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPKcE5sliceEmm:

0000000000000000 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x1, [sp, #48]
  1c:	ldr	x0, [sp, #40]
  20:	add	x19, x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm>
  2c:	cmp	x19, x0
  30:	b.ls	54 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm+0x54>  // b.plast
  34:	adrp	x0, 0 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm>
  38:	add	x3, x0, #0x0
  3c:	mov	w2, #0xbd                  	// #189
  40:	adrp	x0, 0 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm>
  44:	add	x1, x0, #0x0
  48:	adrp	x0, 0 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm>
  4c:	add	x0, x0, #0x0
  50:	bl	0 <__assert_fail>
  54:	nop
  58:	ldr	x0, [sp, #56]
  5c:	bl	0 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm>
  60:	mov	x1, x0
  64:	ldr	x0, [sp, #48]
  68:	lsl	x0, x0, #3
  6c:	add	x1, x1, x0
  70:	add	x0, sp, #0x40
  74:	ldr	x2, [sp, #40]
  78:	bl	0 <_ZNK4llvm8ArrayRefIPKcE5sliceEmm>
  7c:	ldp	x0, x1, [sp, #64]
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #80
  88:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	ldr	x0, [sp, #8]
  1c:	str	xzr, [x0, #16]
  20:	nop
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [x0, #8]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x0, [x0, #16]
  24:	cmp	x1, x0
  28:	b.eq	68 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x68>  // b.none
  2c:	ldr	x19, [sp, #40]
  30:	ldr	x0, [sp, #40]
  34:	ldr	x20, [x0, #8]
  38:	ldr	x0, [sp, #32]
  3c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  50:	ldr	x0, [sp, #40]
  54:	ldr	x0, [x0, #8]
  58:	add	x1, x0, #0x20
  5c:	ldr	x0, [sp, #40]
  60:	str	x1, [x0, #8]
  64:	b	8c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x8c>
  68:	ldr	x0, [sp, #40]
  6c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  70:	mov	x19, x0
  74:	ldr	x0, [sp, #32]
  78:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  7c:	mov	x2, x0
  80:	mov	x1, x19
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  8c:	nop
  90:	ldp	x19, x20, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZN4llvm3opteqENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_:

0000000000000000 <_ZN4llvm3opteqENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_>:
   0:	stp	x19, x20, [sp, #-16]!
   4:	mov	x20, x0
   8:	mov	x19, x1
   c:	ldr	x1, [x20]
  10:	ldr	x0, [x19]
  14:	cmp	x1, x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x19, x20, [sp], #16
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE4dataEv:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE4dataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	mov	x1, x0
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE4dataEv>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #4
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm4joinIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS8_SaIS8_EEEEEES8_T_SE_NS_9StringRefE:

0000000000000000 <_ZN4llvm4joinIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS8_SaIS8_EEEEEES8_T_SE_NS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #56]
  14:	str	x1, [sp, #48]
  18:	stp	x2, x3, [sp, #32]
  1c:	mov	x8, x19
  20:	ldp	x2, x3, [sp, #32]
  24:	ldr	x1, [sp, #48]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZN4llvm4joinIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS8_SaIS8_EEEEEES8_T_SE_NS_9StringRefE>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #80
  3c:	ret

Disassembly of section .text._ZNSaIPKcEC2Ev:

0000000000000000 <_ZNSaIPKcEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaIPKcEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EE17_Vector_impl_dataC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	ldr	x0, [sp, #8]
  1c:	str	xzr, [x0, #16]
  20:	nop
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPKcED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPKcED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EE13_M_deallocateEPS1_m:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EE13_M_deallocateEPS1_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseIPKcSaIS1_EE13_M_deallocateEPS1_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseIPKcSaIS1_EE13_M_deallocateEPS1_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyIPPKcS1_EvT_S3_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPPKcS1_EvT_S3_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPPKcS1_EvT_S3_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC2ERKS7_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC1ERKS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [x0, #8]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x0, [x0, #16]
  24:	cmp	x1, x0
  28:	b.eq	68 <_ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x68>  // b.none
  2c:	ldr	x19, [sp, #40]
  30:	ldr	x0, [sp, #40]
  34:	ldr	x20, [x0, #8]
  38:	ldr	x0, [sp, #32]
  3c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  50:	ldr	x0, [sp, #40]
  54:	ldr	x0, [x0, #8]
  58:	add	x1, x0, #0x8
  5c:	ldr	x0, [sp, #40]
  60:	str	x1, [x0, #8]
  64:	b	8c <_ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x8c>
  68:	ldr	x0, [sp, #40]
  6c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  70:	mov	x19, x0
  74:	ldr	x0, [sp, #32]
  78:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  7c:	mov	x2, x0
  80:	mov	x1, x19
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE12emplace_backIJS1_EEEvDpOT_>
  8c:	nop
  90:	ldp	x19, x20, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZNKSt6vectorIPKcSaIS1_EE4dataEv:

0000000000000000 <_ZNKSt6vectorIPKcSaIS1_EE4dataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	mov	x1, x0
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE4dataEv>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNKSt6vectorIPKcSaIS1_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIPKcSaIS1_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #3
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE10deallocateERS2_PS1_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE10deallocateERS2_PS1_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE10deallocateERS2_PS1_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm9StringRefEEvT_S3_:

0000000000000000 <_ZSt8_DestroyIPN4llvm9StringRefEEvT_S3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPN4llvm9StringRefEEvT_S3_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE3endEv:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x1, x0, #0x8
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE3endEv>
  1c:	ldr	x0, [sp, #40]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE15_S_use_relocateEv:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE15_S_use_relocateEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE15_S_use_relocateEv>
   c:	and	w0, w0, #0xff
  10:	ldp	x29, x30, [sp], #32
  14:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x10
   4:	strb	w0, [sp, #8]
   8:	mov	w0, #0x1                   	// #1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	adrp	x0, 0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  1c:	add	x2, x0, #0x0
  20:	mov	x1, #0x1                   	// #1
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  2c:	str	x0, [sp, #112]
  30:	ldr	x0, [sp, #56]
  34:	ldr	x0, [x0]
  38:	str	x0, [sp, #104]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x0, [x0, #8]
  44:	str	x0, [sp, #96]
  48:	ldr	x0, [sp, #56]
  4c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  50:	str	x0, [sp, #72]
  54:	add	x1, sp, #0x48
  58:	add	x0, sp, #0x30
  5c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  60:	str	x0, [sp, #88]
  64:	ldr	x0, [sp, #56]
  68:	ldr	x1, [sp, #112]
  6c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  70:	str	x0, [sp, #80]
  74:	ldr	x0, [sp, #80]
  78:	str	x0, [sp, #120]
  7c:	ldr	x19, [sp, #56]
  80:	ldr	x0, [sp, #88]
  84:	lsl	x0, x0, #4
  88:	ldr	x1, [sp, #80]
  8c:	add	x20, x1, x0
  90:	ldr	x0, [sp, #40]
  94:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  98:	mov	x2, x0
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  a8:	str	xzr, [sp, #120]
  ac:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  b0:	and	w0, w0, #0xff
  b4:	cmp	w0, #0x0
  b8:	b.eq	124 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x124>  // b.none
  bc:	add	x0, sp, #0x30
  c0:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  c4:	ldr	x19, [x0]
  c8:	ldr	x0, [sp, #56]
  cc:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  d0:	mov	x3, x0
  d4:	ldr	x2, [sp, #80]
  d8:	mov	x1, x19
  dc:	ldr	x0, [sp, #104]
  e0:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  e4:	str	x0, [sp, #120]
  e8:	ldr	x0, [sp, #120]
  ec:	add	x0, x0, #0x10
  f0:	str	x0, [sp, #120]
  f4:	add	x0, sp, #0x30
  f8:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  fc:	ldr	x19, [x0]
 100:	ldr	x0, [sp, #56]
 104:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 108:	mov	x3, x0
 10c:	ldr	x2, [sp, #120]
 110:	ldr	x1, [sp, #96]
 114:	mov	x0, x19
 118:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 11c:	str	x0, [sp, #120]
 120:	b	188 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x188>
 124:	add	x0, sp, #0x30
 128:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 12c:	ldr	x19, [x0]
 130:	ldr	x0, [sp, #56]
 134:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 138:	mov	x3, x0
 13c:	ldr	x2, [sp, #80]
 140:	mov	x1, x19
 144:	ldr	x0, [sp, #104]
 148:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 14c:	str	x0, [sp, #120]
 150:	ldr	x0, [sp, #120]
 154:	add	x0, x0, #0x10
 158:	str	x0, [sp, #120]
 15c:	add	x0, sp, #0x30
 160:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 164:	ldr	x19, [x0]
 168:	ldr	x0, [sp, #56]
 16c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 170:	mov	x3, x0
 174:	ldr	x2, [sp, #120]
 178:	ldr	x1, [sp, #96]
 17c:	mov	x0, x19
 180:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 184:	str	x0, [sp, #120]
 188:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 18c:	and	w0, w0, #0xff
 190:	eor	w0, w0, #0x1
 194:	and	w0, w0, #0xff
 198:	cmp	w0, #0x0
 19c:	b.eq	1b8 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1b8>  // b.none
 1a0:	ldr	x0, [sp, #56]
 1a4:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 1a8:	mov	x2, x0
 1ac:	ldr	x1, [sp, #96]
 1b0:	ldr	x0, [sp, #104]
 1b4:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 1b8:	ldr	x3, [sp, #56]
 1bc:	ldr	x0, [sp, #56]
 1c0:	ldr	x1, [x0, #16]
 1c4:	ldr	x0, [sp, #104]
 1c8:	sub	x0, x1, x0
 1cc:	asr	x0, x0, #4
 1d0:	mov	x2, x0
 1d4:	ldr	x1, [sp, #104]
 1d8:	mov	x0, x3
 1dc:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 1e0:	ldr	x0, [sp, #56]
 1e4:	ldr	x1, [sp, #80]
 1e8:	str	x1, [x0]
 1ec:	ldr	x0, [sp, #56]
 1f0:	ldr	x1, [sp, #120]
 1f4:	str	x1, [x0, #8]
 1f8:	ldr	x0, [sp, #112]
 1fc:	lsl	x0, x0, #4
 200:	ldr	x1, [sp, #80]
 204:	add	x1, x1, x0
 208:	ldr	x0, [sp, #56]
 20c:	str	x1, [x0, #16]
 210:	nop
 214:	ldp	x19, x20, [sp, #16]
 218:	ldp	x29, x30, [sp], #128
 21c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv:

0000000000000000 <_ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x10
  14:	bl	0 <_ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE21_M_get_Node_allocatorEv:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE21_M_get_Node_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE7destroyIS6_EEvRS8_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE7destroyIS6_EEvRS8_PT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE7destroyIS6_EEvRS8_PT_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_put_nodeEPSt10_List_nodeIS5_E:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_put_nodeEPSt10_List_nodeIS5_E>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x1                   	// #1
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_put_nodeEPSt10_List_nodeIS5_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x8                   	// #8
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>
  28:	b	30 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm22IntrusiveRefCntPtrInfoINS_3vfs10FileSystemEE7releaseEPS2_:

0000000000000000 <_ZN4llvm22IntrusiveRefCntPtrInfoINS_3vfs10FileSystemEE7releaseEPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x8
  14:	bl	0 <_ZN4llvm22IntrusiveRefCntPtrInfoINS_3vfs10FileSystemEE7releaseEPS2_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_:

0000000000000000 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  20:	mov	w2, w20
  24:	ldr	x1, [sp, #32]
  28:	mov	x0, x19
  2c:	bl	0 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  30:	ldp	x19, x20, [sp, #16]
  34:	ldp	x29, x30, [sp], #64
  38:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS6_E4typeES8_E5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS6_E4typeES8_E5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x1, [sp, #40]
  1c:	ldr	x0, [sp, #32]
  20:	cmp	x1, x0
  24:	b.eq	44 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS6_E4typeES8_E5valueEvE4typeE+0x44>  // b.none
  28:	ldr	x1, [sp, #32]
  2c:	ldr	x0, [sp, #40]
  30:	sub	x0, x1, x0
  34:	mov	x2, x0
  38:	ldr	x1, [sp, #40]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <memcpy>
  44:	nop
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEONSt16remove_referenceIT_E4typeEOSA_:

0000000000000000 <_ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEONSt16remove_referenceIT_E4typeEOSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEC2ES7_S7_:

0000000000000000 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEC1ES7_S7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	mov	x20, x1
  14:	mov	x19, x2
  18:	mov	x0, x20
  1c:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEC1ES7_S7_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #40]
  28:	mov	x2, x0
  2c:	mov	x3, x1
  30:	ldp	x0, x1, [x3]
  34:	stp	x0, x1, [x2]
  38:	ldr	x0, [x3, #16]
  3c:	str	x0, [x2, #16]
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEC1ES7_S7_>
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #40]
  50:	add	x0, x0, #0x18
  54:	mov	x2, x0
  58:	mov	x3, x1
  5c:	ldp	x0, x1, [x3]
  60:	stp	x0, x1, [x2]
  64:	ldr	x0, [x3, #16]
  68:	str	x0, [x2, #16]
  6c:	nop
  70:	ldp	x19, x20, [sp, #16]
  74:	ldp	x29, x30, [sp], #48
  78:	ret

Disassembly of section .text._ZNR4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8getValueEv:

0000000000000000 <_ZNR4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8getValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #32]
  14:	cmp	w0, #0x0
  18:	b.ne	3c <_ZNR4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8getValueEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8getValueEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x49                  	// #73
  28:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8getValueEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE8getValueEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPKcEC2EPKS2_m:

0000000000000000 <_ZN4llvm8ArrayRefIPKcEC1EPKS2_m>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_S_use_relocateEv:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_S_use_relocateEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_S_use_relocateEv>
   c:	and	w0, w0, #0xff
  10:	ldp	x29, x30, [sp], #32
  14:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x10
   4:	strb	w0, [sp, #8]
   8:	mov	w0, #0x1                   	// #1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  1c:	add	x2, x0, #0x0
  20:	mov	x1, #0x1                   	// #1
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  2c:	str	x0, [sp, #112]
  30:	ldr	x0, [sp, #56]
  34:	ldr	x0, [x0]
  38:	str	x0, [sp, #104]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x0, [x0, #8]
  44:	str	x0, [sp, #96]
  48:	ldr	x0, [sp, #56]
  4c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  50:	str	x0, [sp, #72]
  54:	add	x1, sp, #0x48
  58:	add	x0, sp, #0x30
  5c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  60:	str	x0, [sp, #88]
  64:	ldr	x0, [sp, #56]
  68:	ldr	x1, [sp, #112]
  6c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  70:	str	x0, [sp, #80]
  74:	ldr	x0, [sp, #80]
  78:	str	x0, [sp, #120]
  7c:	ldr	x19, [sp, #56]
  80:	ldr	x0, [sp, #88]
  84:	lsl	x0, x0, #5
  88:	ldr	x1, [sp, #80]
  8c:	add	x20, x1, x0
  90:	ldr	x0, [sp, #40]
  94:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  98:	mov	x2, x0
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  a8:	str	xzr, [sp, #120]
  ac:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  b0:	and	w0, w0, #0xff
  b4:	cmp	w0, #0x0
  b8:	b.eq	124 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x124>  // b.none
  bc:	add	x0, sp, #0x30
  c0:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  c4:	ldr	x19, [x0]
  c8:	ldr	x0, [sp, #56]
  cc:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  d0:	mov	x3, x0
  d4:	ldr	x2, [sp, #80]
  d8:	mov	x1, x19
  dc:	ldr	x0, [sp, #104]
  e0:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  e4:	str	x0, [sp, #120]
  e8:	ldr	x0, [sp, #120]
  ec:	add	x0, x0, #0x20
  f0:	str	x0, [sp, #120]
  f4:	add	x0, sp, #0x30
  f8:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  fc:	ldr	x19, [x0]
 100:	ldr	x0, [sp, #56]
 104:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 108:	mov	x3, x0
 10c:	ldr	x2, [sp, #120]
 110:	ldr	x1, [sp, #96]
 114:	mov	x0, x19
 118:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 11c:	str	x0, [sp, #120]
 120:	b	188 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x188>
 124:	add	x0, sp, #0x30
 128:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 12c:	ldr	x19, [x0]
 130:	ldr	x0, [sp, #56]
 134:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 138:	mov	x3, x0
 13c:	ldr	x2, [sp, #80]
 140:	mov	x1, x19
 144:	ldr	x0, [sp, #104]
 148:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 14c:	str	x0, [sp, #120]
 150:	ldr	x0, [sp, #120]
 154:	add	x0, x0, #0x20
 158:	str	x0, [sp, #120]
 15c:	add	x0, sp, #0x30
 160:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 164:	ldr	x19, [x0]
 168:	ldr	x0, [sp, #56]
 16c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 170:	mov	x3, x0
 174:	ldr	x2, [sp, #120]
 178:	ldr	x1, [sp, #96]
 17c:	mov	x0, x19
 180:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 184:	str	x0, [sp, #120]
 188:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 18c:	and	w0, w0, #0xff
 190:	eor	w0, w0, #0x1
 194:	and	w0, w0, #0xff
 198:	cmp	w0, #0x0
 19c:	b.eq	1b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1b8>  // b.none
 1a0:	ldr	x0, [sp, #56]
 1a4:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1a8:	mov	x2, x0
 1ac:	ldr	x1, [sp, #96]
 1b0:	ldr	x0, [sp, #104]
 1b4:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1b8:	ldr	x3, [sp, #56]
 1bc:	ldr	x0, [sp, #56]
 1c0:	ldr	x1, [x0, #16]
 1c4:	ldr	x0, [sp, #104]
 1c8:	sub	x0, x1, x0
 1cc:	asr	x0, x0, #5
 1d0:	mov	x2, x0
 1d4:	ldr	x1, [sp, #104]
 1d8:	mov	x0, x3
 1dc:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1e0:	ldr	x0, [sp, #56]
 1e4:	ldr	x1, [sp, #80]
 1e8:	str	x1, [x0]
 1ec:	ldr	x0, [sp, #56]
 1f0:	ldr	x1, [sp, #120]
 1f4:	str	x1, [x0, #8]
 1f8:	ldr	x0, [sp, #112]
 1fc:	lsl	x0, x0, #5
 200:	ldr	x1, [sp, #80]
 204:	add	x1, x1, x0
 208:	ldr	x0, [sp, #56]
 20c:	str	x1, [x0, #16]
 210:	nop
 214:	ldp	x19, x20, [sp, #16]
 218:	ldp	x29, x30, [sp], #128
 21c:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x1, x8
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	mov	x2, x1
  14:	mov	x3, x0
  18:	ldp	x0, x1, [x3]
  1c:	stp	x0, x1, [x2]
  20:	ldp	x0, x1, [x3, #16]
  24:	stp	x0, x1, [x2, #16]
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x1, x8
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	add	x0, x0, #0x20
  14:	mov	x2, x1
  18:	mov	x3, x0
  1c:	ldp	x0, x1, [x3]
  20:	stp	x0, x1, [x2]
  24:	ldp	x0, x1, [x3, #16]
  28:	stp	x0, x1, [x2, #16]
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj4EEES6_:

0000000000000000 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj4EEES6_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	add	x2, sp, #0x40
  18:	mov	x3, x20
  1c:	ldp	x0, x1, [x3]
  20:	stp	x0, x1, [x2]
  24:	ldp	x0, x1, [x3, #16]
  28:	stp	x0, x1, [x2, #16]
  2c:	add	x2, sp, #0x20
  30:	mov	x3, x19
  34:	ldp	x0, x1, [x3]
  38:	stp	x0, x1, [x2]
  3c:	ldp	x0, x1, [x3, #16]
  40:	stp	x0, x1, [x2, #16]
  44:	add	x1, sp, #0x20
  48:	add	x0, sp, #0x40
  4c:	bl	0 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj4EEES6_>
  50:	and	w0, w0, #0xff
  54:	eor	w0, w0, #0x1
  58:	and	w0, w0, #0xff
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #96
  64:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEppEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x8
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEppEv>
  28:	ldr	x0, [sp, #24]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEdeEv:

0000000000000000 <_ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE11_M_data_ptrIS1_EEPT_S6_:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE11_M_data_ptrIS1_EEPT_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag:

0000000000000000 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #72]
  14:	str	x1, [sp, #64]
  18:	stp	x2, x3, [sp, #48]
  1c:	strb	w4, [sp, #40]
  20:	mov	x0, x19
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  28:	add	x1, sp, #0x40
  2c:	add	x0, sp, #0x48
  30:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
  34:	and	w0, w0, #0xff
  38:	cmp	w0, #0x0
  3c:	b.ne	118 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag+0x118>  // b.any
  40:	ldr	x1, [sp, #64]
  44:	ldr	x0, [sp, #72]
  48:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
  4c:	sub	x0, x0, #0x1
  50:	mov	x20, x0
  54:	add	x0, sp, #0x30
  58:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
  5c:	mul	x0, x20, x0
  60:	str	x0, [sp, #88]
  64:	ldr	x0, [sp, #72]
  68:	str	x0, [sp, #80]
  6c:	add	x1, sp, #0x40
  70:	add	x0, sp, #0x50
  74:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
  78:	and	w0, w0, #0xff
  7c:	cmp	w0, #0x0
  80:	b.eq	ac <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag+0xac>  // b.none
  84:	add	x0, sp, #0x48
  88:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
  8c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
  90:	mov	x1, x0
  94:	ldr	x0, [sp, #88]
  98:	add	x0, x0, x1
  9c:	str	x0, [sp, #88]
  a0:	add	x0, sp, #0x50
  a4:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
  a8:	b	6c <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag+0x6c>
  ac:	ldr	x1, [sp, #88]
  b0:	mov	x0, x19
  b4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEm>
  b8:	add	x0, sp, #0x48
  bc:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
  c0:	mov	x1, x0
  c4:	mov	x0, x19
  c8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_>
  cc:	add	x0, sp, #0x48
  d0:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
  d4:	mov	x2, x0
  d8:	add	x0, sp, #0x40
  dc:	mov	x1, x0
  e0:	mov	x0, x2
  e4:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
  e8:	and	w0, w0, #0xff
  ec:	cmp	w0, #0x0
  f0:	b.eq	120 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag+0x120>  // b.none
  f4:	ldp	x1, x2, [sp, #48]
  f8:	mov	x0, x19
  fc:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
 100:	add	x0, sp, #0x48
 104:	bl	0 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag>
 108:	mov	x1, x0
 10c:	mov	x0, x19
 110:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_>
 114:	b	cc <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag+0xcc>
 118:	nop
 11c:	b	124 <_ZN4llvm6detail9join_implIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEEES9_T_SF_NS_9StringRefESt20forward_iterator_tag+0x124>
 120:	nop
 124:	mov	x0, x19
 128:	ldp	x19, x20, [sp, #16]
 12c:	ldp	x29, x30, [sp], #96
 130:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPKcEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPKcEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPKcEE10deallocateERS2_PS1_m:

0000000000000000 <_ZNSt16allocator_traitsISaIPKcEE10deallocateERS2_PS1_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaIPKcEE10deallocateERS2_PS1_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt8_DestroyIPPKcEvT_S3_:

0000000000000000 <_ZSt8_DestroyIPPKcEvT_S3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPPKcEvT_S3_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt7forwardIPKcEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIPKcEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPKcEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIPKcEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaIPKcEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt16allocator_traitsISaIPKcEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE3endEv:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x1, x0, #0x8
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE3endEv>
  1c:	ldr	x0, [sp, #40]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE15_S_use_relocateEv:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE15_S_use_relocateEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE15_S_use_relocateEv>
   c:	and	w0, w0, #0xff
  10:	ldp	x29, x30, [sp], #32
  14:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x10
   4:	strb	w0, [sp, #8]
   8:	mov	w0, #0x1                   	// #1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	adrp	x0, 0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  1c:	add	x2, x0, #0x0
  20:	mov	x1, #0x1                   	// #1
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  2c:	str	x0, [sp, #112]
  30:	ldr	x0, [sp, #56]
  34:	ldr	x0, [x0]
  38:	str	x0, [sp, #104]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x0, [x0, #8]
  44:	str	x0, [sp, #96]
  48:	ldr	x0, [sp, #56]
  4c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  50:	str	x0, [sp, #72]
  54:	add	x1, sp, #0x48
  58:	add	x0, sp, #0x30
  5c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  60:	str	x0, [sp, #88]
  64:	ldr	x0, [sp, #56]
  68:	ldr	x1, [sp, #112]
  6c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  70:	str	x0, [sp, #80]
  74:	ldr	x0, [sp, #80]
  78:	str	x0, [sp, #120]
  7c:	ldr	x19, [sp, #56]
  80:	ldr	x0, [sp, #88]
  84:	lsl	x0, x0, #3
  88:	ldr	x1, [sp, #80]
  8c:	add	x20, x1, x0
  90:	ldr	x0, [sp, #40]
  94:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  98:	mov	x2, x0
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  a8:	str	xzr, [sp, #120]
  ac:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  b0:	and	w0, w0, #0xff
  b4:	cmp	w0, #0x0
  b8:	b.eq	124 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x124>  // b.none
  bc:	add	x0, sp, #0x30
  c0:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  c4:	ldr	x19, [x0]
  c8:	ldr	x0, [sp, #56]
  cc:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  d0:	mov	x3, x0
  d4:	ldr	x2, [sp, #80]
  d8:	mov	x1, x19
  dc:	ldr	x0, [sp, #104]
  e0:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  e4:	str	x0, [sp, #120]
  e8:	ldr	x0, [sp, #120]
  ec:	add	x0, x0, #0x8
  f0:	str	x0, [sp, #120]
  f4:	add	x0, sp, #0x30
  f8:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  fc:	ldr	x19, [x0]
 100:	ldr	x0, [sp, #56]
 104:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 108:	mov	x3, x0
 10c:	ldr	x2, [sp, #120]
 110:	ldr	x1, [sp, #96]
 114:	mov	x0, x19
 118:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 11c:	str	x0, [sp, #120]
 120:	b	188 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x188>
 124:	add	x0, sp, #0x30
 128:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 12c:	ldr	x19, [x0]
 130:	ldr	x0, [sp, #56]
 134:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 138:	mov	x3, x0
 13c:	ldr	x2, [sp, #80]
 140:	mov	x1, x19
 144:	ldr	x0, [sp, #104]
 148:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 14c:	str	x0, [sp, #120]
 150:	ldr	x0, [sp, #120]
 154:	add	x0, x0, #0x8
 158:	str	x0, [sp, #120]
 15c:	add	x0, sp, #0x30
 160:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 164:	ldr	x19, [x0]
 168:	ldr	x0, [sp, #56]
 16c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 170:	mov	x3, x0
 174:	ldr	x2, [sp, #120]
 178:	ldr	x1, [sp, #96]
 17c:	mov	x0, x19
 180:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 184:	str	x0, [sp, #120]
 188:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 18c:	and	w0, w0, #0xff
 190:	eor	w0, w0, #0x1
 194:	and	w0, w0, #0xff
 198:	cmp	w0, #0x0
 19c:	b.eq	1b8 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1b8>  // b.none
 1a0:	ldr	x0, [sp, #56]
 1a4:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 1a8:	mov	x2, x0
 1ac:	ldr	x1, [sp, #96]
 1b0:	ldr	x0, [sp, #104]
 1b4:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 1b8:	ldr	x3, [sp, #56]
 1bc:	ldr	x0, [sp, #56]
 1c0:	ldr	x1, [x0, #16]
 1c4:	ldr	x0, [sp, #104]
 1c8:	sub	x0, x1, x0
 1cc:	asr	x0, x0, #3
 1d0:	mov	x2, x0
 1d4:	ldr	x1, [sp, #104]
 1d8:	mov	x0, x3
 1dc:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 1e0:	ldr	x0, [sp, #56]
 1e4:	ldr	x1, [sp, #80]
 1e8:	str	x1, [x0]
 1ec:	ldr	x0, [sp, #56]
 1f0:	ldr	x1, [sp, #120]
 1f4:	str	x1, [x0, #8]
 1f8:	ldr	x0, [sp, #112]
 1fc:	lsl	x0, x0, #3
 200:	ldr	x1, [sp, #80]
 204:	add	x1, x1, x0
 208:	ldr	x0, [sp, #56]
 20c:	str	x1, [x0, #16]
 210:	nop
 214:	ldp	x19, x20, [sp, #16]
 218:	ldp	x29, x30, [sp], #128
 21c:	ret

Disassembly of section .text._ZNKSt6vectorIPKcSaIS1_EE11_M_data_ptrIS1_EEPT_S6_:

0000000000000000 <_ZNKSt6vectorIPKcSaIS1_EE11_M_data_ptrIS1_EEPT_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE10deallocateEPS2_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE10deallocateEPS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm9StringRefEEEvT_S5_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm9StringRefEEEvT_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE9constructIS2_JS2_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE9constructIS2_JS2_EEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE9constructIS2_JS2_EEEvPT_DpOT0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	mov	x1, x0
  2c:	mov	x0, #0x10                  	// #16
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE9constructIS2_JS2_EEEvPT_DpOT0_>
  34:	mov	x2, x0
  38:	ldp	x0, x1, [x19]
  3c:	stp	x0, x1, [x2]
  40:	nop
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPN4llvm9StringRefESt6vectorIS2_SaIS2_EEEC2ERKS3_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPN4llvm9StringRefESt6vectorIS2_SaIS2_EEEC1ERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  2c:	sub	x1, x19, x0
  30:	ldr	x0, [sp, #48]
  34:	cmp	x1, x0
  38:	cset	w0, cc  // cc = lo, ul, last
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0x50>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZSt20__throw_length_errorPKc>
  50:	ldr	x0, [sp, #56]
  54:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  58:	mov	x19, x0
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  64:	str	x0, [sp, #64]
  68:	add	x1, sp, #0x30
  6c:	add	x0, sp, #0x40
  70:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  74:	ldr	x0, [x0]
  78:	add	x0, x19, x0
  7c:	str	x0, [sp, #72]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  88:	mov	x1, x0
  8c:	ldr	x0, [sp, #72]
  90:	cmp	x0, x1
  94:	b.cc	b0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0xb0>  // b.lo, b.ul, b.last
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  a0:	mov	x1, x0
  a4:	ldr	x0, [sp, #72]
  a8:	cmp	x0, x1
  ac:	b.ls	bc <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0xbc>  // b.plast
  b0:	ldr	x0, [sp, #56]
  b4:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  b8:	b	c0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0xc0>
  bc:	ldr	x0, [sp, #72]
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE5beginEv:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE5beginEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPN4llvm9StringRefESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_:

0000000000000000 <_ZN9__gnu_cxxmiIPN4llvm9StringRefESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxmiIPN4llvm9StringRefESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxmiIPN4llvm9StringRefESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
  28:	ldr	x0, [x0]
  2c:	sub	x0, x19, x0
  30:	asr	x0, x0, #4
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm>
  28:	b	30 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x3, [sp, #16]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm9StringRefESt6vectorIS2_SaIS2_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm9StringRefESt6vectorIS2_SaIS2_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt34__uninitialized_move_if_noexcept_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE7destroyIS1_EEvRS2_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE7destroyIS1_EEvRS2_PT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE7destroyIS1_EEvRS2_PT_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS7_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS7_EEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt12__miter_baseIPPKcET_S3_:

0000000000000000 <_ZSt12__miter_baseIPPKcET_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb1EPPKcS2_ET1_T0_S4_S3_:

0000000000000000 <_ZSt14__copy_move_a2ILb1EPPKcS2_ET1_T0_S4_S3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt14__copy_move_a2ILb1EPPKcS2_ET1_T0_S4_S3_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt14__copy_move_a2ILb1EPPKcS2_ET1_T0_S4_S3_>
  2c:	mov	x20, x0
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZSt14__copy_move_a2ILb1EPPKcS2_ET1_T0_S4_S3_>
  38:	mov	x2, x0
  3c:	mov	x1, x20
  40:	mov	x0, x19
  44:	bl	0 <_ZSt14__copy_move_a2ILb1EPPKcS2_ET1_T0_S4_S3_>
  48:	mov	x1, x0
  4c:	add	x0, sp, #0x28
  50:	bl	0 <_ZSt14__copy_move_a2ILb1EPPKcS2_ET1_T0_S4_S3_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #24]
  14:	ldr	x0, [sp, #16]
  18:	cmp	x1, x0
  1c:	b.eq	3c <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  2c:	ldr	x0, [sp, #24]
  30:	add	x0, x0, #0x20
  34:	str	x0, [sp, #24]
  38:	b	10 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x10>
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_:

0000000000000000 <_ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv:

0000000000000000 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	str	x0, [sp, #48]
  14:	mov	w0, #0x1                   	// #1
  18:	str	w0, [sp, #44]
  1c:	mov	w0, #0x4                   	// #4
  20:	str	w0, [sp, #40]
  24:	ldr	x0, [sp, #48]
  28:	ldr	w1, [sp, #44]
  2c:	ldaxr	w2, [x0]
  30:	sub	w3, w2, w1
  34:	stlxr	w4, w3, [x0]
  38:	cbnz	w4, 2c <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0x2c>
  3c:	mov	w0, w2
  40:	sub	w0, w0, #0x1
  44:	str	w0, [sp, #60]
  48:	ldr	w0, [sp, #60]
  4c:	cmp	w0, #0x0
  50:	b.ge	74 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0x74>  // b.tcont
  54:	adrp	x0, 0 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv>
  58:	add	x3, x0, #0x0
  5c:	mov	w2, #0x62                  	// #98
  60:	adrp	x0, 0 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv>
  64:	add	x1, x0, #0x0
  68:	adrp	x0, 0 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <__assert_fail>
  74:	ldr	w0, [sp, #60]
  78:	cmp	w0, #0x0
  7c:	b.ne	b4 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0xb4>  // b.any
  80:	ldr	x0, [sp, #24]
  84:	sub	x0, x0, #0x8
  88:	cmp	x0, #0x0
  8c:	b.eq	b4 <_ZNK4llvm24ThreadSafeRefCountedBaseINS_3vfs10FileSystemEE7ReleaseEv+0xb4>  // b.none
  90:	ldr	x0, [sp, #24]
  94:	sub	x2, x0, #0x8
  98:	ldr	x0, [sp, #24]
  9c:	sub	x0, x0, #0x8
  a0:	ldr	x0, [x0]
  a4:	add	x0, x0, #0x8
  a8:	ldr	x1, [x0]
  ac:	mov	x0, x2
  b0:	blr	x1
  b4:	nop
  b8:	ldp	x29, x30, [sp], #64
  bc:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKPKcENSt15iterator_traitsIT_E17iterator_categoryERKS5_:

0000000000000000 <_ZSt19__iterator_categoryIPKPKcENSt15iterator_traitsIT_E17iterator_categoryERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, w1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt10__distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	strb	w2, [sp, #8]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #3
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_:

0000000000000000 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	mov	x1, x0
  2c:	mov	x0, #0x20                  	// #32
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_>
  34:	mov	x1, x19
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  2c:	sub	x1, x19, x0
  30:	ldr	x0, [sp, #48]
  34:	cmp	x1, x0
  38:	cset	w0, cc  // cc = lo, ul, last
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0x50>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZSt20__throw_length_errorPKc>
  50:	ldr	x0, [sp, #56]
  54:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  58:	mov	x19, x0
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  64:	str	x0, [sp, #64]
  68:	add	x1, sp, #0x30
  6c:	add	x0, sp, #0x40
  70:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  74:	ldr	x0, [x0]
  78:	add	x0, x19, x0
  7c:	str	x0, [sp, #72]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  88:	mov	x1, x0
  8c:	ldr	x0, [sp, #72]
  90:	cmp	x0, x1
  94:	b.cc	b0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0xb0>  // b.lo, b.ul, b.last
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  a0:	mov	x1, x0
  a4:	ldr	x0, [sp, #72]
  a8:	cmp	x0, x1
  ac:	b.ls	bc <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0xbc>  // b.plast
  b0:	ldr	x0, [sp, #56]
  b4:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  b8:	b	c0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0xc0>
  bc:	ldr	x0, [sp, #72]
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_:

0000000000000000 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>
  28:	ldr	x0, [x0]
  2c:	sub	x0, x19, x0
  30:	asr	x0, x0, #5
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x3, [sp, #16]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZSt34__uninitialized_move_if_noexcept_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_:

0000000000000000 <_ZSt34__uninitialized_move_if_noexcept_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEC2ES5_S5_RA4_KNS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEC1ES5_S5_RA4_KNS0_12OptSpecifierE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x1, [sp, #32]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldr	x1, [sp, #24]
  2c:	str	x1, [x0, #8]
  30:	ldr	x0, [sp, #40]
  34:	stp	xzr, xzr, [x0, #16]
  38:	str	wzr, [sp, #60]
  3c:	ldr	w0, [sp, #60]
  40:	cmp	w0, #0x4
  44:	b.eq	74 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEC1ES5_S5_RA4_KNS0_12OptSpecifierE+0x74>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	ldr	w1, [sp, #60]
  50:	add	x1, x1, #0x4
  54:	ldr	x2, [sp, #16]
  58:	ldr	w3, [sp, #60]
  5c:	ldr	w2, [x2, x3, lsl #2]
  60:	str	w2, [x0, x1, lsl #2]
  64:	ldr	w0, [sp, #60]
  68:	add	w0, w0, #0x1
  6c:	str	w0, [sp, #60]
  70:	b	3c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEC1ES5_S5_RA4_KNS0_12OptSpecifierE+0x3c>
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EEC1ES5_S5_RA4_KNS0_12OptSpecifierE>
  7c:	nop
  80:	ldp	x29, x30, [sp], #64
  84:	ret

Disassembly of section .text._ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEENS_14iterator_rangeIT_EES9_S9_:

0000000000000000 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEENS_14iterator_rangeIT_EES9_S9_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	mov	x21, x0
  18:	mov	x20, x1
  1c:	mov	x0, x21
  20:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEENS_14iterator_rangeIT_EES9_S9_>
  24:	mov	x21, x0
  28:	mov	x0, x20
  2c:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEENS_14iterator_rangeIT_EES9_S9_>
  30:	mov	x4, x0
  34:	add	x2, sp, #0x50
  38:	mov	x3, x21
  3c:	ldp	x0, x1, [x3]
  40:	stp	x0, x1, [x2]
  44:	ldp	x0, x1, [x3, #16]
  48:	stp	x0, x1, [x2, #16]
  4c:	add	x2, sp, #0x30
  50:	mov	x3, x4
  54:	ldp	x0, x1, [x3]
  58:	stp	x0, x1, [x2]
  5c:	ldp	x0, x1, [x3, #16]
  60:	stp	x0, x1, [x2, #16]
  64:	add	x1, sp, #0x30
  68:	add	x0, sp, #0x50
  6c:	mov	x2, x1
  70:	mov	x1, x0
  74:	mov	x0, x19
  78:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEENS_14iterator_rangeIT_EES9_S9_>
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #112
  88:	ret

Disassembly of section .text._ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj4EEES6_:

0000000000000000 <_ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj4EEES6_>:
   0:	stp	x19, x20, [sp, #-16]!
   4:	mov	x20, x0
   8:	mov	x19, x1
   c:	ldr	x1, [x20]
  10:	ldr	x0, [x19]
  14:	cmp	x1, x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x19, x20, [sp], #16
  24:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #8]
  1c:	cmp	x1, x0
  20:	b.eq	f4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0xf4>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0]
  2c:	ldr	x0, [x0]
  30:	cmp	x0, #0x0
  34:	b.eq	cc <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0xcc>  // b.none
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x0, [x0]
  40:	ldr	x0, [x0]
  44:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv>
  48:	str	x0, [sp, #64]
  4c:	ldr	x0, [sp, #24]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #56]
  58:	ldr	x0, [sp, #56]
  5c:	str	x0, [sp, #72]
  60:	ldr	x0, [sp, #56]
  64:	add	x0, x0, #0x10
  68:	str	x0, [sp, #48]
  6c:	ldr	x1, [sp, #72]
  70:	ldr	x0, [sp, #48]
  74:	cmp	x1, x0
  78:	b.eq	d8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0xd8>  // b.none
  7c:	ldr	x0, [sp, #72]
  80:	ldr	w0, [x0]
  84:	str	w0, [sp, #40]
  88:	add	x0, sp, #0x28
  8c:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv>
  90:	and	w0, w0, #0xff
  94:	eor	w0, w0, #0x1
  98:	and	w0, w0, #0xff
  9c:	cmp	w0, #0x0
  a0:	b.ne	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0xd4>  // b.any
  a4:	ldr	w1, [sp, #40]
  a8:	ldr	x0, [sp, #64]
  ac:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  b0:	and	w0, w0, #0xff
  b4:	cmp	w0, #0x0
  b8:	b.ne	f0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0xf0>  // b.any
  bc:	ldr	x0, [sp, #72]
  c0:	add	x0, x0, #0x4
  c4:	str	x0, [sp, #72]
  c8:	b	6c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0x6c>
  cc:	nop
  d0:	b	d8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0xd8>
  d4:	nop
  d8:	ldr	x0, [sp, #24]
  dc:	ldr	x0, [x0]
  e0:	add	x1, x0, #0x8
  e4:	ldr	x0, [sp, #24]
  e8:	str	x1, [x0]
  ec:	b	c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj4EE13SkipToNextArgEv+0xc>
  f0:	nop
  f4:	ldp	x29, x30, [sp], #80
  f8:	ret

Disassembly of section .text._ZN9__gnu_cxxeqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_:

0000000000000000 <_ZN9__gnu_cxxeqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxeqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxeqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESG_>
  28:	ldr	x0, [x0]
  2c:	cmp	x19, x0
  30:	cset	w0, eq  // eq = none
  34:	and	w0, w0, #0xff
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZSt8distanceIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E15difference_typeESE_SE_:

0000000000000000 <_ZSt8distanceIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E15difference_typeESE_SE_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZSt8distanceIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E15difference_typeESE_SE_>
  1c:	mov	w2, w19
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt8distanceIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E15difference_typeESE_SE_>
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #64
  34:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPKcE10deallocateEPS2_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPKcE10deallocateEPS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPPKcEEvT_S5_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPKcEEvT_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPKcE9constructIS2_JS2_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPKcE9constructIS2_JS2_EEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN9__gnu_cxx13new_allocatorIPKcE9constructIS2_JS2_EEEvPT_DpOT0_>
  20:	ldr	x19, [x0]
  24:	ldr	x0, [sp, #48]
  28:	mov	x1, x0
  2c:	mov	x0, #0x8                   	// #8
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorIPKcE9constructIS2_JS2_EEEvPT_DpOT0_>
  34:	str	x19, [x0]
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPPKcSt6vectorIS2_SaIS2_EEEC2ERKS3_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPPKcSt6vectorIS2_SaIS2_EEEC1ERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_:

0000000000000000 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>
  2c:	sub	x1, x19, x0
  30:	ldr	x0, [sp, #48]
  34:	cmp	x1, x0
  38:	cset	w0, cc  // cc = lo, ul, last
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_+0x50>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZSt20__throw_length_errorPKc>
  50:	ldr	x0, [sp, #56]
  54:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>
  58:	mov	x19, x0
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>
  64:	str	x0, [sp, #64]
  68:	add	x1, sp, #0x30
  6c:	add	x0, sp, #0x40
  70:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>
  74:	ldr	x0, [x0]
  78:	add	x0, x19, x0
  7c:	str	x0, [sp, #72]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>
  88:	mov	x1, x0
  8c:	ldr	x0, [sp, #72]
  90:	cmp	x0, x1
  94:	b.cc	b0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_+0xb0>  // b.lo, b.ul, b.last
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>
  a0:	mov	x1, x0
  a4:	ldr	x0, [sp, #72]
  a8:	cmp	x0, x1
  ac:	b.ls	bc <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_+0xbc>  // b.plast
  b0:	ldr	x0, [sp, #56]
  b4:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_>
  b8:	b	c0 <_ZNKSt6vectorIPKcSaIS1_EE12_M_check_lenEmS1_+0xc0>
  bc:	ldr	x0, [sp, #72]
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE5beginEv:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE5beginEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPPKcSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_:

0000000000000000 <_ZN9__gnu_cxxmiIPPKcSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxmiIPPKcSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxmiIPPKcSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
  28:	ldr	x0, [x0]
  2c:	sub	x0, x19, x0
  30:	asr	x0, x0, #3
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKcSaIS1_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIPKcSaIS1_EE11_M_allocateEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNSt12_Vector_baseIPKcSaIS1_EE11_M_allocateEm+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZNSt12_Vector_baseIPKcSaIS1_EE11_M_allocateEm>
  28:	b	30 <_ZNSt12_Vector_baseIPKcSaIS1_EE11_M_allocateEm+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x3, [sp, #16]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPPKcSt6vectorIS2_SaIS2_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPPKcSt6vectorIS2_SaIS2_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt34__uninitialized_move_if_noexcept_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt34__uninitialized_move_if_noexcept_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_>
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE8max_sizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE8max_sizeEv>
  14:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE8max_sizeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8allocateERS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8allocateERS2_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8allocateERS2_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	strb	w4, [sp, #24]
  1c:	ldr	x3, [sp, #32]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #48]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
  30:	ldp	x29, x30, [sp], #64
  34:	ret

Disassembly of section .text._ZSt32__make_move_if_noexcept_iteratorIN4llvm9StringRefESt13move_iteratorIPS1_EET0_PT_:

0000000000000000 <_ZSt32__make_move_if_noexcept_iteratorIN4llvm9StringRefESt13move_iteratorIPS1_EET0_PT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt32__make_move_if_noexcept_iteratorIN4llvm9StringRefESt13move_iteratorIPS1_EET0_PT_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aISt13move_iteratorIPN4llvm9StringRefEES3_S2_ET0_T_S6_S5_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN4llvm9StringRefEES3_S2_ET0_T_S6_S5_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN4llvm9StringRefEES3_S2_ET0_T_S6_S5_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE7destroyIS2_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE7destroyIS2_EEvPT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ES6_:

0000000000000000 <_ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ES6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x20
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7_M_addrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7_M_addrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateEPS8_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateEPS8_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZSt12__niter_baseIPPKcET_S3_:

0000000000000000 <_ZSt12__niter_baseIPPKcET_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt13__copy_move_aILb1EPPKcS2_ET1_T0_S4_S3_:

0000000000000000 <_ZSt13__copy_move_aILb1EPPKcS2_ET1_T0_S4_S3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt13__copy_move_aILb1EPPKcS2_ET1_T0_S4_S3_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZSt12__niter_wrapIPPKcET_RKS3_S3_:

0000000000000000 <_ZSt12__niter_wrapIPPKcET_RKS3_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x0, [sp, #32]
  40:	lsl	x0, x0, #5
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_:

0000000000000000 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
  14:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	strb	w4, [sp, #24]
  1c:	ldr	x3, [sp, #32]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #48]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE>
  30:	ldp	x29, x30, [sp], #64
  34:	ret

Disassembly of section .text._ZSt32__make_move_if_noexcept_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt13move_iteratorIPS5_EET0_PT_:

0000000000000000 <_ZSt32__make_move_if_noexcept_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt13move_iteratorIPS5_EET0_PT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt32__make_move_if_noexcept_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt13move_iteratorIPS5_EET0_PT_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_S6_ET0_T_SA_S9_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_S6_ET0_T_SA_S9_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_S6_ET0_T_SA_S9_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7destroyIS6_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7destroyIS6_EEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEONSt16remove_referenceIT_E4typeEOSA_:

0000000000000000 <_ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEONSt16remove_referenceIT_E4typeEOSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEC2ES7_S7_:

0000000000000000 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEC1ES7_S7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	mov	x20, x1
  14:	mov	x19, x2
  18:	mov	x0, x20
  1c:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEC1ES7_S7_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #40]
  28:	mov	x2, x0
  2c:	mov	x3, x1
  30:	ldp	x0, x1, [x3]
  34:	stp	x0, x1, [x2]
  38:	ldp	x0, x1, [x3, #16]
  3c:	stp	x0, x1, [x2, #16]
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj4EEEEC1ES7_S7_>
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #40]
  50:	add	x0, x0, #0x20
  54:	mov	x2, x0
  58:	mov	x3, x1
  5c:	ldp	x0, x1, [x3]
  60:	stp	x0, x1, [x2]
  64:	ldp	x0, x1, [x3, #16]
  68:	stp	x0, x1, [x2, #16]
  6c:	nop
  70:	ldp	x19, x20, [sp, #16]
  74:	ldp	x29, x30, [sp], #48
  78:	ret

Disassembly of section .text._ZSt19__iterator_categoryIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E17iterator_categoryERKSE_:

0000000000000000 <_ZSt19__iterator_categoryIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E17iterator_categoryERKSE_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, w1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt10__distanceIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E15difference_typeESE_SE_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E15difference_typeESE_SE_St26random_access_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #24]
  14:	add	x1, sp, #0x28
  18:	add	x0, sp, #0x20
  1c:	bl	0 <_ZSt10__distanceIN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEENSt15iterator_traitsIT_E15difference_typeESE_SE_St26random_access_iterator_tag>
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNKSt6vectorIPKcSaIS1_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorIPKcSaIS1_EE8max_sizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE8max_sizeEv>
  14:	bl	0 <_ZNKSt6vectorIPKcSaIS1_EE8max_sizeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPKcEE8allocateERS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIPKcEE8allocateERS2_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaIPKcEE8allocateERS2_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	strb	w4, [sp, #24]
  1c:	ldr	x3, [sp, #32]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #48]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
  30:	ldp	x29, x30, [sp], #64
  34:	ret

Disassembly of section .text._ZSt32__make_move_if_noexcept_iteratorIPKcSt13move_iteratorIPS1_EET0_PT_:

0000000000000000 <_ZSt32__make_move_if_noexcept_iteratorIPKcSt13move_iteratorIPS1_EET0_PT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt32__make_move_if_noexcept_iteratorIPKcSt13move_iteratorIPS1_EET0_PT_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aISt13move_iteratorIPPKcES3_S2_ET0_T_S6_S5_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPPKcES3_S2_ET0_T_S6_S5_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPPKcES3_S2_ET0_T_S6_S5_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_max_sizeERKS2_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_max_sizeERKS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_max_sizeERKS2_>
  1c:	str	x0, [sp, #32]
  20:	add	x1, sp, #0x20
  24:	add	x0, sp, #0x28
  28:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_max_sizeERKS2_>
  2c:	ldr	x0, [x0]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIN4llvm9StringRefESaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIN4llvm9StringRefESaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x0, [sp, #32]
  40:	lsl	x0, x0, #4
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  30:	mov	x20, x0
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  3c:	ldr	x3, [sp, #32]
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm9StringRefEEC2ES2_:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm9StringRefEEC1ES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPN4llvm9StringRefEES3_ET0_T_S6_S5_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm9StringRefEES3_ET0_T_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm9StringRefEES3_ET0_T_S6_S5_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZStneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_:

0000000000000000 <_ZStneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x20
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJS5_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJS5_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJS5_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x20                  	// #32
  2c:	bl	0 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJS5_EEvPT_DpOT0_>
  30:	mov	x1, x19
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPKcEEPT_PKS5_S8_S6_:

0000000000000000 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPKcEEPT_PKS5_S8_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	sub	x0, x1, x0
  20:	asr	x0, x0, #3
  24:	str	x0, [sp, #56]
  28:	ldr	x0, [sp, #56]
  2c:	cmp	x0, #0x0
  30:	b.eq	4c <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPKcEEPT_PKS5_S8_S6_+0x4c>  // b.none
  34:	ldr	x0, [sp, #56]
  38:	lsl	x0, x0, #3
  3c:	mov	x2, x0
  40:	ldr	x1, [sp, #40]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <memmove>
  4c:	ldr	x0, [sp, #56]
  50:	lsl	x0, x0, #3
  54:	ldr	x1, [sp, #24]
  58:	add	x0, x1, x0
  5c:	ldp	x29, x30, [sp], #64
  60:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
  1c:	str	x0, [sp, #32]
  20:	add	x1, sp, #0x20
  24:	add	x0, sp, #0x28
  28:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
  2c:	ldr	x0, [x0]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_:

0000000000000000 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  30:	mov	x20, x0
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  3c:	ldr	x3, [sp, #32]
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZNSt6vectorIPKcSaIS1_EE11_S_max_sizeERKS2_:

0000000000000000 <_ZNSt6vectorIPKcSaIS1_EE11_S_max_sizeERKS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE11_S_max_sizeERKS2_>
  1c:	str	x0, [sp, #32]
  20:	add	x1, sp, #0x20
  24:	add	x0, sp, #0x28
  28:	bl	0 <_ZNSt6vectorIPKcSaIS1_EE11_S_max_sizeERKS2_>
  2c:	ldr	x0, [x0]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIPKcSaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIPKcSaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPKcE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPKcE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorIPKcE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorIPKcE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x0, [sp, #32]
  40:	lsl	x0, x0, #3
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZSt12__relocate_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt12__relocate_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt12__relocate_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt12__relocate_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_>
  30:	mov	x20, x0
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZSt12__relocate_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_>
  3c:	ldr	x3, [sp, #32]
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZSt12__relocate_aIPPKcS2_SaIS1_EET0_T_S5_S4_RT1_>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZNSt13move_iteratorIPPKcEC2ES2_:

0000000000000000 <_ZNSt13move_iteratorIPPKcEC1ES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPPKcES3_ET0_T_S6_S5_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPPKcES3_ET0_T_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPPKcES3_ET0_T_S6_S5_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8max_sizeERKS2_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8max_sizeERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8max_sizeERKS2_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm9StringRefEET_S3_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm9StringRefEET_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	str	x0, [sp, #72]
  24:	ldr	x1, [sp, #56]
  28:	ldr	x0, [sp, #48]
  2c:	cmp	x1, x0
  30:	b.eq	74 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_+0x74>  // b.none
  34:	ldr	x0, [sp, #72]
  38:	bl	0 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  48:	ldr	x2, [sp, #32]
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  58:	ldr	x0, [sp, #56]
  5c:	add	x0, x0, #0x10
  60:	str	x0, [sp, #56]
  64:	ldr	x0, [sp, #72]
  68:	add	x0, x0, #0x10
  6c:	str	x0, [sp, #72]
  70:	b	24 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_+0x24>
  74:	ldr	x0, [sp, #72]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #80
  80:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x10
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZSteqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_:

0000000000000000 <_ZSteqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSteqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSteqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>
  28:	cmp	x19, x0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	str	x0, [sp, #72]
  24:	ldr	x1, [sp, #56]
  28:	ldr	x0, [sp, #48]
  2c:	cmp	x1, x0
  30:	b.eq	74 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_+0x74>  // b.none
  34:	ldr	x0, [sp, #72]
  38:	bl	0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  48:	ldr	x2, [sp, #32]
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  58:	ldr	x0, [sp, #56]
  5c:	add	x0, x0, #0x20
  60:	str	x0, [sp, #56]
  64:	ldr	x0, [sp, #72]
  68:	add	x0, x0, #0x20
  6c:	str	x0, [sp, #72]
  70:	b	24 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_+0x24>
  74:	ldr	x0, [sp, #72]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #80
  80:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPKcEE8max_sizeERKS2_:

0000000000000000 <_ZNSt16allocator_traitsISaIPKcEE8max_sizeERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt16allocator_traitsISaIPKcEE8max_sizeERKS2_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIPKcE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIPKcE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPKcS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E:

0000000000000000 <_ZSt14__relocate_a_1IPKcS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	sub	x0, x1, x0
  24:	asr	x0, x0, #3
  28:	str	x0, [sp, #56]
  2c:	ldr	x0, [sp, #56]
  30:	cmp	x0, #0x0
  34:	b.le	50 <_ZSt14__relocate_a_1IPKcS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E+0x50>
  38:	ldr	x0, [sp, #56]
  3c:	lsl	x0, x0, #3
  40:	mov	x2, x0
  44:	ldr	x1, [sp, #40]
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <memmove>
  50:	ldr	x0, [sp, #56]
  54:	lsl	x0, x0, #3
  58:	ldr	x1, [sp, #24]
  5c:	add	x0, x1, x0
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPKcES5_EET0_T_S8_S7_:

0000000000000000 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPKcES5_EET0_T_S8_S7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPKcES5_EET0_T_S8_S7_>
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm9StringRefEEPT_RS2_:

0000000000000000 <_ZSt11__addressofIN4llvm9StringRefEEPT_RS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #40]
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZStneIPN4llvm9StringRefEEbRKSt13move_iteratorIT_ES7_:

0000000000000000 <_ZStneIPN4llvm9StringRefEEbRKSt13move_iteratorIT_ES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIPN4llvm9StringRefEEbRKSt13move_iteratorIT_ES7_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm9StringRefEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm9StringRefEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x10
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm9StringRefEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm9StringRefEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt10_ConstructIN4llvm9StringRefEJS1_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIN4llvm9StringRefEJS1_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructIN4llvm9StringRefEJS1_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x10                  	// #16
  2c:	bl	0 <_ZSt10_ConstructIN4llvm9StringRefEJS1_EEvPT_DpOT0_>
  30:	mov	x2, x0
  34:	ldp	x0, x1, [x19]
  38:	stp	x0, x1, [x2]
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #40]
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZSt4copyISt13move_iteratorIPPKcES3_ET0_T_S6_S5_:

0000000000000000 <_ZSt4copyISt13move_iteratorIPPKcES3_ET0_T_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt4copyISt13move_iteratorIPPKcES3_ET0_T_S6_S5_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt4copyISt13move_iteratorIPPKcES3_ET0_T_S6_S5_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZSt4copyISt13move_iteratorIPPKcES3_ET0_T_S6_S5_>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSteqIPN4llvm9StringRefEEbRKSt13move_iteratorIT_ES7_:

0000000000000000 <_ZSteqIPN4llvm9StringRefEEbRKSt13move_iteratorIT_ES7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSteqIPN4llvm9StringRefEEbRKSt13move_iteratorIT_ES7_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSteqIPN4llvm9StringRefEEbRKSt13move_iteratorIT_ES7_>
  28:	cmp	x19, x0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt12__miter_baseIPPKcEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E:

0000000000000000 <_ZSt12__miter_baseIPPKcEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZSt12__miter_baseIPPKcEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
  14:	bl	0 <_ZSt12__miter_baseIPPKcEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm9StringRefEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm9StringRefEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPPKcE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPPKcE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret
