% !Mode:: "TeX:UTF-8"


%Jenq Y C. Digital spectra of nonuniformly sampled signals: A robust sampling time offset estimation algorithm for ultra high-speed waveform digitizers using interleaving[J]. Instrumentation and Measurement, IEEE Transactions on, 1990, 39(1): 71-75.

@article{jenq1990digital,
  title={Digital spectra of nonuniformly sampled signals: A robust sampling time offset estimation algorithm for ultra high-speed waveform digitizers using interleaving},
  author={Jenq, Yih Chyun},
  journal={Instrumentation and Measurement, IEEE Transactions on},
  volume={39},
  number={1},
  pages={71--75},
  year={1990},
  publisher={IEEE}
}


%Jin H, Lee E K F. A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs[J]. Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, 2000, 47(7): 603-613.
@article{jin2000digital,
  title={A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs},
  author={Jin, Huawen and Lee, Edward KF},
  journal={Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on},
  volume={47},
  number={7},
  pages={603--613},
  year={2000},
  publisher={IEEE}
}

%L. Kull et al., “A 90GS/s 8b 667m W 64-interleaved SAR ADC in32nm digital SOI CMOS,” in Solid-State Circuits Conference Digestof Technical Papers (ISSCC), 2014 IEEE International, Feb 2014, pp.378–379.


@inproceedings{kull201422,
  title={22.1 A 90GS/s 8b 667mW 64$\times$ interleaved SAR ADC in 32nm digital SOI CMOS},
  author={Kull, Lukas and Toifl, Thomas and Schmatz, Martin and Francese, Pier Andrea and Menolfi, Christian and Braendli, Matthias and Kossel, Marcel and Morf, Thomas and Andersen, Toke Meyer and Leblebici, Yusuf},
  booktitle={Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014 IEEE International},
  pages={378--379},
  year={2014},
  organization={IEEE}
}



%D. Fu et al., “A digital background calibration technique for time-interleaved analog-to-digital converters,” Solid-State Circuits, IEEEJournal of, vol. 33, no. 12, pp. 1904 –1911, dec 1998.
@article{fu1998digital,
  title={A digital background calibration technique for time-interleaved analog-to-digital converters},
  author={Fu, Daihong and Dyer, Kenneth C and Lewis, Stephen H and Hurst, Paul J},
  journal={Solid-State Circuits, IEEE Journal of},
  volume={33},
  number={12},
  pages={1904--1911},
  year={1998},
  publisher={IEEE}
}
% J.-E. Eklund and F. Gustafsson, “Digital offset compensation of time-interleaved ADC using random chopper sampling,” in Circuits andSystems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEEInternational Symposium on, vol. 3, 2000, pp. 447 –450 vol.3.

@inproceedings{eklund2000digital,
  title={Digital offset compensation of time-interleaved ADC using random chopper sampling},
  author={Eklund, Jan-Erik and Gustafsson, Fredrik},
  booktitle={Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on},
  volume={3},
  pages={447--450},
  year={2000},
  organization={IEEE}
}

%S. Mendel and C. Vogel, “On the Compensation of Magnitude ResponseMismatches in M-channel Time-interleaved ADCs,” in Circuits andSystems, 2007. ISCAS 2007. IEEE International Symposium on, may2007, pp. 3375 –3378.
@inproceedings{mendel2007compensation,
  title={On the compensation of magnitude response mismatches in m-channel time-interleaved ADCs},
  author={Mendel, Stefan and Vogel, Christian},
  booktitle={Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on},
  pages={3375--3378},
  year={2007},
  organization={IEEE}
}
%[6] N. Le Dortz et al., “A 1.62GS/s time-interleaved SAR ADC with digitalbackground mismatch calibration achieving interleaving spurs below70d BFS,” in Solid-State Circuits Conference Digest of Technical Papers(ISSCC), 2014 IEEE International, Feb 2014, pp. 386–388.
@inproceedings{le201422,
  title={22.5 A 1.62 GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS},
  author={Le Dortz, Nicolas and Blanc, Jean-Pierre and Simon, Thierry and Verhaeren, Sarah and Rouat, Emmanuel and Urard, Pascal and Le Tual, Stéphane and Goguet, Dimitri and Lelandais-Perrault, Caroline and Benabes, Philippe},
  booktitle={Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014 IEEE International},
  pages={386--388},
  year={2014},
  organization={IEEE}
}

%%[7] J. Elbornsson, F. Gustafsson, and J.-E. Eklund, “Blind adaptive equal-ization of mismatch errors in a time-interleaved A/D converter system,”Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 51,no. 1, pp. 151 – 158, jan. 2004.

%%[8] D. Stepanovic and B. Nikolic, “A 2.8 GS/s 44.6 m W Time-InterleavedADC Achieving 50.9 d B SNDR and 3 d B Effective Resolution Band-width of 1.5 GHz in 65 nm CMOS,” Solid-State Circuits, IEEE Journalof, vol. 48, no. 4, pp. 971–982, 2013.

@article{stepanovic20132,
  title={A 2.8 GS/s 44.6 mW time-interleaved ADC achieving 50.9 dB SNDR and 3 dB effective resolution bandwidth of 1.5 GHz in 65 nm CMOS},
  author={Stepanovic, Du{\v{s}}an and Nikolic, Borivoje},
  journal={Solid-State Circuits, IEEE Journal of},
  volume={48},
  number={4},
  pages={971--982},
  year={2013},
  publisher={IEEE}
}

%[9] V. Divi and G. Wornell, “Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters,” Selected Topics in SignalProcessing, IEEE Journal of, vol. 3, no. 3, pp. 509 –522, june 2009.
@article{divi2009blind,
  title={Blind calibration of timing skew in time-interleaved analog-to-digital converters},
  author={Divi, Vijay and Wornell, Gregory W},
  journal={Selected Topics in Signal Processing, IEEE Journal of},
  volume={3},
  number={3},
  pages={509--522},
  year={2009},
  publisher={IEEE}
}
%[10] C. Luo, L. Zhu, and J. Mc Clellan, “Coordinated blind calibration fortime interleaved ADCS,” in Acoustics, Speech and Signal Processing(ICASSP), 2013 IEEE International Conference on, May 2013, pp.3890–3894.

@inproceedings{luo2013coordinated,
  title={Coordinated blind calibration for time interleaved ADCS},
  author={Luo, Chenchi and Zhu, Lingchen and McClellan, James H},
  booktitle={Acoustics, Speech and Signal Processing (ICASSP), 2013 IEEE International Conference on},
  pages={3890--3894},
  year={2013},
  organization={IEEE}
}
%[11] H. Jin, E. Lee, and M. Hassoun, “Time-interleaved A/D converter withchannel randomization,” in Circuits and Systems, 1997. ISCAS ’97.,Proceedings of 1997 IEEE International Symposium on, vol. 1, jun1997, pp. 425 –428 vol.1.
@inproceedings{jin1997time,
  title={Time-interleaved A/D converter with channel randomization},
  author={Jin, Huawen and Lee, Edward and Hassoun, Marwan},
  booktitle={Circuits and Systems, 1997. ISCAS'97., Proceedings of 1997 IEEE International Symposium on},
  volume={1},
  pages={425--428},
  year={1997},
  organization={IEEE}
}
%[12] K. El-Sankary, A. Assi, and M. Sawan, “New sampling method toimprove the SFDR of time-interleaved ADCs,” in Circuits and Systems,2003. ISCAS ’03. Proceedings of the 2003 International Symposium on,vol. 1, may 2003, pp. I–833 – I–836 vol.1.
%[13] C. Vogel, D. Draxelmayr, and F. Kuttner, “Compensation of timingmismatches in time-interleaved analog-to-digital converters throughtransfer characteristics tuning,” in Circuits and Systems, 2004. MWSCAS’04. The 2004 47th Midwest Symposium on, vol. 1, july 2004, pp. I –341–4 vol.1.
%[14] I.-N. Ku et al., “A 40-m W 7-bit 2.2-GS/s Time-Interleaved SubrangingCMOS ADC for Low-Power Gigabit Wireless Communications,” Solid-State Circuits, IEEE Journal of, vol. 47, no. 8, pp. 1854 –1865, aug.2012.
%[15] M. El-Chammas and B. Murmann, “A 12-GS/s 81-m W 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration,”Solid-State Circuits, IEEE Journal of, vol. 46, no. 4, pp. 838 –847,april 2011.
@article{el201112,
  title={A 12-GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration},
  author={El-Chammas, Manar and Murmann, Boris},
  journal={Solid-State Circuits, IEEE Journal of},
  volume={46},
  number={4},
  pages={838--847},
  year={2011},
  publisher={IEEE}
}

%[16] V.-C. Chen and L. Pileggi, “A 69.5m W 20GS/s 6b time-interleavedADC with embedded time-to-digital calibration in 32nm CMOS SOI,”in Solid-State Circuits Conference Digest of Technical Papers (ISSCC),2014 IEEE International, Feb 2014, pp. 380–381.
@article{chen201469,
  title={A 69.5 mW 20 GS/s 6b time-interleaved ADC with embedded time-to-digital calibration in 32 nm CMOS SOI},
  author={Chen, Vanessa H-C and Pileggi, Larry},
  journal={Solid-State Circuits, IEEE Journal of},
  volume={49},
  number={12},
  pages={2891--2901},
  year={2014},
  publisher={IEEE}
}
%[17] S. Lee, A. Chandrakasan, and H.-S. Lee, “A 1GS/s 10b 18.9m W time-interleaved SAR ADC with background timing-skew calibration,” inSolid-State Circuits Conference Digest of Technical Papers (ISSCC),2014 IEEE International, Feb 2014, pp. 384–385.
@article{lee20141,
  title={A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration},
  author={Lee, Sunghyuk and Chandrakasan, Anantha P and Lee, Hae-Seung},
  journal={Solid-State Circuits, IEEE Journal of},
  volume={49},
  number={12},
  pages={2846--2856},
  year={2014},
  publisher={IEEE}
}
%[18] M. Seo, M. Rodwell, and U. Madhow, “A Low Computation AdaptiveBlind Mismatch Correction for Time-Interleaved ADCs,” in Circuitsand Systems, 2006. MWSCAS ’06. 49th IEEE International MidwestSymposium on, vol. 1, aug. 2006, pp. 292 –296.
@inproceedings{seo2006low,
  title={A low computation adaptive blind mismatch correction for time-interleaved ADCs},
  author={Seo, Munkyo and Rodwell, Mark JW and Madhow, Upamanyu},
  booktitle={Circuits and Systems, 2006. MWSCAS'06. 49th IEEE International Midwest Symposium on},
  volume={1},
  pages={292--296},
  year={2006},
  organization={IEEE}
}

%[19] S. Huang and B. Levy, “Blind Calibration of Timing Offsets for Four-Channel Time-Interleaved ADCs,” Circuits and Systems I: RegularPapers, IEEE Transactions on, vol. 54, no. 4, pp. 863 –876, april 2007.
@article{huang2007blind,
  title={Blind calibration of timing offsets for four-channel time-interleaved ADCs},
  author={Huang, Steven and Levy, Bernard C},
  journal={Circuits and Systems I: Regular Papers, IEEE Transactions on},
  volume={54},
  number={4},
  pages={863--876},
  year={2007},
  publisher={IEEE}
}

%[20] B. Razavi, “Design Considerations for Interleaved ADCs,” Solid-StateCircuits, IEEE Journal of, vol. PP, no. 99, pp. 1–12, 2013.


%Black Jr W C, Hodges D. Time interleaved converter arrays[J]. Solid-State Circuits, IEEE Journal of, 1980, 15(6): 1022-1029.
@article{black1980time,
  title={Time interleaved converter arrays},
  author={Black Jr, William C and Hodges, David and others},
  journal={Solid-State Circuits, IEEE Journal of},
  volume={15},
  number={6},
  pages={1022--1029},
  year={1980},
  publisher={IEEE}
}

%Jenq Y C. Digital spectra of nonuniformly sampled signals: Fundamentals and high-speed waveform digitizers[J]. Instrumentation and Measurement, IEEE Transactions on, 1988, 37(2): 245-251.

@article{jenq1988digital,
  title={Digital spectra of nonuniformly sampled signals: Fundamentals and high-speed waveform digitizers},
  author={Jenq, Yih-Chyun},
  journal={Instrumentation and Measurement, IEEE Transactions on},
  volume={37},
  number={2},
  pages={245--251},
  year={1988},
  publisher={IEEE}
}
%Petraglia A, Mitra S K. Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer[J]. Instrumentation and Measurement, IEEE Transactions on, 1991, 40(5): 831-835.
@article{petraglia1991analysis,
  title={Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer},
  author={Petraglia, Antonio and Mitra, Sanjit K},
  journal={Instrumentation and Measurement, IEEE Transactions on},
  volume={40},
  number={5},
  pages={831--835},
  year={1991},
  publisher={IEEE}
}

%Eldar Y C, Oppenheim A V. Filterbank reconstruction of bandlimited signals from nonuniform and generalized samples[J]. Signal Processing, IEEE Transactions on, 2000, 48(10): 2864-2875.

@article{eldar2000filterbank,
  title={Filterbank reconstruction of bandlimited signals from nonuniform and generalized samples},
  author={Eldar, Yonina C and Oppenheim, Alan V},
  journal={Signal Processing, IEEE Transactions on},
  volume={48},
  number={10},
  pages={2864--2875},
  year={2000},
  publisher={IEEE}
}



%J.Doernberg,H.S.Lee,D.A.Hodges.FullSpeedTestingofA/DConverters.IEEEJournalofSolid-stateCircuits,1984,19(6):820-827.
@article{doernberg1984full,
  title={Full-speed testing of A/D converters},
  author={Doernberg, Joey and Lee, Hae-Seung and Hodges, David and others},
  journal={Solid-State Circuits, IEEE Journal of},
  volume={19},
  number={6},
  pages={820--827},
  year={1984},
  publisher={IEEE}
}

%Tilden S J, Linnenbrink T E, Green P J. Standard for terminology and test methods for analog-to-digital converters: a case study of utilization of IEEE-STD-1241[J]. Computer Standards & Interfaces, 2000, 22(2): 103-112.
@article{tilden2000standard,
  title={Standard for terminology and test methods for analog-to-digital converters: a case study of utilization of IEEE-STD-1241},
  author={Tilden, Steven J and Linnenbrink, Thomas E and Green, Philip J},
  journal={Computer Standards \& Interfaces},
  volume={22},
  number={2},
  pages={103--112},
  year={2000},
  publisher={Elsevier}
}
%Lundberg K H. Analog-to-digital converter testing[J]. Massachusetts Institute of Technology. web. mit. edu/klund/www/papers/UNP_A2Dtest. pdf, 2002.
@article{lundberg2002analog,
  title={Analog-to-digital converter testing},
  author={Lundberg, Kent H},
  journal={Massachusetts Institute of Technology. web. mit. edu/klund/www/papers/UNP\_A2Dtest. pdf},
  year={2002}
}
%Vogel C. The impact of combined channel mismatch effects in time-interleaved ADCs[J]. Instrumentation and Measurement, IEEE Transactions on, 2005, 54(1): 415-427.
@article{vogel2005impact,
  title={The impact of combined channel mismatch effects in time-interleaved ADCs},
  author={Vogel, Christian},
  journal={Instrumentation and Measurement, IEEE Transactions on},
  volume={54},
  number={1},
  pages={415--427},
  year={2005},
  publisher={IEEE}
}

%Kurosawa N, Kobayashi H, Maruyama K, et al. Explicit analysis of channel mismatch effects in time-interleaved ADC systems[J]. Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on, 2001, 48(3): 261-271.

@article{kurosawa2001explicit,
  title={Explicit analysis of channel mismatch effects in time-interleaved ADC systems},
  author={Kurosawa, Naoki and Kobayashi, Haruo and Maruyama, Kaoru and Sugawara, Hidetake and Kobayashi, Kensuke},
  journal={Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on},
  volume={48},
  number={3},
  pages={261--271},
  year={2001},
  publisher={IEEE}
}

%3 IEEE collaboration. Standard for Terminology and Test Methods for Analog-to-Digital Converters[J]. 2000.

@misc{ieee2000standard,
  title={Standard for Terminology and Test Methods for Analog-to-Digital Converters},
  author={IEEE collaboration and others},
  year={2000},
  publisher={IEEE Std}
}

%4Simoes J B, Landeck J, Correia C M. Nonlinearity of a data-acquisition system with interleaving/multiplexing[J]. Instrumentation and Measurement, IEEE Transactions on, 1997, 46(6): 1274-1279.
@article{simoes1997nonlinearity,
  title={Nonlinearity of a data-acquisition system with interleaving/multiplexing},
  author={Simoes, Jose Basilio and Landeck, Jorge and Correia, Carlos Manuel},
  journal={Instrumentation and Measurement, IEEE Transactions on},
  volume={46},
  number={6},
  pages={1274--1279},
  year={1997},
  publisher={IEEE}
}
%5Kurosawa N, Kobayashi H, Kobayashi K. Channel linearity mismatch effects in time-interleaved ADC systems[J]. IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences, 2002, 85(4): 749-756.
@article{kurosawa2002channel,
  title={Channel linearity mismatch effects in time-interleaved ADC systems},
  author={Kurosawa, Naoki and Kobayashi, Haruo and Kobayashi, Kensuke},
  journal={IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences},
  volume={85},
  number={4},
  pages={749--756},
  year={2002},
  publisher={The Institute of Electronics, Information and Communication Engineers}
}

%4 Vogel C, Kubin G. Analysis and compensation of nonlinearity mismatches in time-interleaved ADC arrays[C]//Circuits and Systems, 2004. ISCAS'04. Proceedings of the 2004 International Symposium on. IEEE, 2004, 1: I-593-6 Vol. 1.
@inproceedings{vogel2004analysis,
  title={Analysis and compensation of nonlinearity mismatches in time-interleaved ADC arrays},
  author={Vogel, Christian and Kubin, Gernot},
  booktitle={Circuits and Systems, 2004. ISCAS'04. Proceedings of the 2004 International Symposium on},
  volume={1},
  pages={I--593},
  year={2004},
  organization={IEEE}
}

%13 Zill D, Wright W S, Cullen M R. Advanced engineering mathematics[M]. Jones & Bartlett Learning, 2011.
@book{zill2011advanced,
  title={Advanced engineering mathematics},
  author={Zill, Dennis and Wright, Warren S and Cullen, Michael R},
  year={2011},
  publisher={Jones \& Bartlett Learning}
}


%Jiao S, Yan B, Zhou L, et al. Estimation and calibration for channel mismatches in high-speed ADC systems[C]//Communications, Circuits and Systems (ICCCAS), 2013 International Conference on. IEEE, 2013, 1: 228-231.
@inproceedings{jiao2013estimation,
  title={Estimation and calibration for channel mismatches in high-speed ADC systems},
  author={Jiao, Shaobo and Yan, Bo and Zhou, Liang and Guo, Zhiyong},
  booktitle={Communications, Circuits and Systems (ICCCAS), 2013 International Conference on},
  volume={1},
  pages={228--231},
  year={2013},
  organization={IEEE}
}


%Deyst J P, Sounders T M, Solomon Jr O M. Bounds on least-squares four-parameter sine-fit errors due to harmonic distortion and noise[J]. Instrumentation and Measurement, IEEE Transactions on, 1995, 44(3): 637-642.
@article{deyst1995bounds,
  title={Bounds on least-squares four-parameter sine-fit errors due to harmonic distortion and noise},
  author={Deyst, John P and Sounders, T Michael and Solomon Jr, Otis M},
  journal={Instrumentation and Measurement, IEEE Transactions on},
  volume={44},
  number={3},
  pages={637--642},
  year={1995},
  publisher={IEEE}
}
%Elbornsson J, Gustafsson F, Eklund J E. Blind equalization of time errors in a time-interleaved ADC system[J]. Signal Processing, IEEE Transactions on, 2005, 53(4): 1413-1424.
@article{elbornsson2005blind,
  title={Blind equalization of time errors in a time-interleaved ADC system},
  author={Elbornsson, Janas and Gustafsson, Fredrik and Eklund, Jan-Erik},
  journal={Signal Processing, IEEE Transactions on},
  volume={53},
  number={4},
  pages={1413--1424},
  year={2005},
  publisher={IEEE}
}

%[1]	S. Huang, B. C. Levy. Blind calibration of timing offsets for four-channel time-interleaved ADCs. IEEE Transactions on Circuits and Systems-I: Regular Papers, Apr. 2007, 54(4): 863-876.
@article{huang2007blind,
  title={Blind calibration of timing offsets for four-channel time-interleaved ADCs},
  author={Huang, Steven and Levy, Bernard C},
  journal={Circuits and Systems I: Regular Papers, IEEE Transactions on},
  volume={54},
  number={4},
  pages={863--876},
  year={2007},
  publisher={IEEE}
}

%Jin H, Lee E, Hassoun M. Time-interleaved A/D converter with channel randomization[C]//Circuits and Systems, 1997. ISCAS'97., Proceedings of 1997 IEEE International Symposium on. IEEE, 1997, 1: 425-428.
@inproceedings{jin1997time,
  title={Time-interleaved A/D converter with channel randomization},
  author={Jin, Huawen and Lee, Edward and Hassoun, Marwan},
  booktitle={Circuits and Systems, 1997. ISCAS'97., Proceedings of 1997 IEEE International Symposium on},
  volume={1},
  pages={425--428},
  year={1997},
  organization={IEEE}
}

% Law C H, Hurst P J, Lewis S H. A four-channel time-interleaved ADC with digital calibration of interchannel timing and memory errors[J]. Solid-State Circuits, IEEE Journal of, 2010, 45(10): 2091-2103.
@article{law2010four,
  title={A four-channel time-interleaved ADC with digital calibration of interchannel timing and memory errors},
  author={Law, Chi Ho and Hurst, Paul J and Lewis, Stephen H},
  journal={Solid-State Circuits, IEEE Journal of},
  volume={45},
  number={10},
  pages={2091--2103},
  year={2010},
  publisher={IEEE}
}

% Satarzadeh P, Levy B C, Hurst P J. A parametric polyphase domain approach to blind calibration of timing mismatches for M-channel time-interleaved ADCs[C]//Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on. IEEE, 2010: 4053-4056.
@inproceedings{satarzadeh2010parametric,
  title={A parametric polyphase domain approach to blind calibration of timing mismatches for M-channel time-interleaved ADCs},
  author={Satarzadeh, Patrick and Levy, Bernard C and Hurst, Paul J},
  booktitle={Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on},
  pages={4053--4056},
  year={2010},
  organization={IEEE}
}

%===================nonLinear==========

% Simoes J B, Landeck J, Correia C M. Nonlinearity of a data-acquisition system with interleaving/multiplexing[J]. Instrumentation and Measurement, IEEE Transactions on, 1997, 46(6): 1274-1279.
@article{simoes1997nonlinearity,
  title={Nonlinearity of a data-acquisition system with interleaving/multiplexing},
  author={Simoes, Jose Basilio and Landeck, Jorge and Correia, Carlos Manuel},
  journal={Instrumentation and Measurement, IEEE Transactions on},
  volume={46},
  number={6},
  pages={1274--1279},
  year={1997},
  publisher={IEEE}
}

% Kurosawa N, Kobayashi H, Kobayashi K. Channel linearity mismatch effects in time-interleaved ADC systems[J]. IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences, 2002, 85(4): 749-756.

@article{kurosawa2002channel,
  title={Channel linearity mismatch effects in time-interleaved ADC systems},
  author={Kurosawa, Naoki and Kobayashi, Haruo and Kobayashi, Kensuke},
  journal={IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences},
  volume={85},
  number={4},
  pages={749--756},
  year={2002},
  publisher={The Institute of Electronics, Information and Communication Engineers}
}