-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity alveo_hls4ml_conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_buf_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    in_buf_ce0 : OUT STD_LOGIC;
    in_buf_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    i : IN STD_LOGIC_VECTOR (12 downto 0);
    i_c_i_din : OUT STD_LOGIC_VECTOR (12 downto 0);
    i_c_i_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    i_c_i_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    i_c_i_full_n : IN STD_LOGIC;
    i_c_i_write : OUT STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_35 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_38 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_41 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_42 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_44 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_45 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_46 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_47 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_48 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_49 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_50 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_51 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_52 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_53 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_54 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_55 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_56 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_57 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_58 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_59 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_60 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_61 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_62 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_63 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of alveo_hls4ml_conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal i_c_i_blk_n : STD_LOGIC;
    signal in_buf_load_reg_1357 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_done : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_idle : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_ready : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_0_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_1_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_2_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_3_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_4_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_5_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_6_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_7_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_8_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_9_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_10_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_11_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_12_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_13_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_14_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_15_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_16_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_17_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_18_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_19_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_20_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_21_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_22_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_23_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_24_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_25_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_26_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_27_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_28_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_29_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_30_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_31_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_32 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_32_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_33 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_33_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_34 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_34_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_35 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_35_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_36 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_36_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_37 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_37_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_38 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_38_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_39 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_39_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_40 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_40_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_41 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_41_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_42 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_42_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_43 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_43_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_44 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_44_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_45 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_45_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_46 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_46_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_47 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_47_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_48 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_48_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_49 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_49_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_50 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_50_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_51 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_51_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_52 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_52_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_53 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_53_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_54 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_54_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_55 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_55_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_56 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_56_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_57 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_57_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_58 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_58_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_59 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_59_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_60 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_60_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_61 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_61_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_62 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_62_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_63 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_63_ap_vld : STD_LOGIC;
    signal grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal layer2_out_V_i_copy_i_fu_286 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_1_i_copy_i_fu_282 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_2_i_copy_i_fu_278 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_3_i_copy_i_fu_274 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_4_i_copy_i_fu_270 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_5_i_copy_i_fu_266 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_6_i_copy_i_fu_262 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_7_i_copy_i_fu_258 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_8_i_copy_i_fu_254 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_9_i_copy_i_fu_250 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_10_i_copy_i_fu_246 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_11_i_copy_i_fu_242 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_12_i_copy_i_fu_238 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_13_i_copy_i_fu_234 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_14_i_copy_i_fu_230 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_15_i_copy_i_fu_226 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_16_i_copy_i_fu_222 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_17_i_copy_i_fu_218 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_18_i_copy_i_fu_214 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_19_i_copy_i_fu_210 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_20_i_copy_i_fu_206 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_21_i_copy_i_fu_202 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_22_i_copy_i_fu_198 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_23_i_copy_i_fu_194 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_24_i_copy_i_fu_190 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_25_i_copy_i_fu_186 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_26_i_copy_i_fu_182 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_27_i_copy_i_fu_178 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_28_i_copy_i_fu_174 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_29_i_copy_i_fu_170 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_30_i_copy_i_fu_166 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_31_i_copy_i_fu_162 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_32_i_copy_i_fu_158 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_33_i_copy_i_fu_154 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_34_i_copy_i_fu_150 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_35_i_copy_i_fu_146 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_36_i_copy_i_fu_142 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_37_i_copy_i_fu_138 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_38_i_copy_i_fu_134 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_39_i_copy_i_fu_130 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_40_i_copy_i_fu_126 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_41_i_copy_i_fu_122 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_42_i_copy_i_fu_118 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_43_i_copy_i_fu_114 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_44_i_copy_i_fu_110 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_45_i_copy_i_fu_106 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_46_i_copy_i_fu_102 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_47_i_copy_i_fu_98 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_48_i_copy_i_fu_94 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_49_i_copy_i_fu_90 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_50_i_copy_i_fu_86 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_51_i_copy_i_fu_82 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_52_i_copy_i_fu_78 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_53_i_copy_i_fu_74 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_54_i_copy_i_fu_70 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_55_i_copy_i_fu_66 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_56_i_copy_i_fu_62 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_57_i_copy_i_fu_58 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_58_i_copy_i_fu_54 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_59_i_copy_i_fu_50 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_60_i_copy_i_fu_46 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_61_i_copy_i_fu_42 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_62_i_copy_i_fu_38 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer2_out_V_63_i_copy_i_fu_34 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln42_fu_387_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component alveo_hls4ml_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (127 downto 0);
        res_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_0_ap_vld : OUT STD_LOGIC;
        res_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_1_ap_vld : OUT STD_LOGIC;
        res_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_2_ap_vld : OUT STD_LOGIC;
        res_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_3_ap_vld : OUT STD_LOGIC;
        res_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_4_ap_vld : OUT STD_LOGIC;
        res_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_5_ap_vld : OUT STD_LOGIC;
        res_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_6_ap_vld : OUT STD_LOGIC;
        res_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_7_ap_vld : OUT STD_LOGIC;
        res_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_8_ap_vld : OUT STD_LOGIC;
        res_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_9_ap_vld : OUT STD_LOGIC;
        res_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_10_ap_vld : OUT STD_LOGIC;
        res_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_11_ap_vld : OUT STD_LOGIC;
        res_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_12_ap_vld : OUT STD_LOGIC;
        res_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_13_ap_vld : OUT STD_LOGIC;
        res_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_14_ap_vld : OUT STD_LOGIC;
        res_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_15_ap_vld : OUT STD_LOGIC;
        res_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_16_ap_vld : OUT STD_LOGIC;
        res_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_17_ap_vld : OUT STD_LOGIC;
        res_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_18_ap_vld : OUT STD_LOGIC;
        res_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_19_ap_vld : OUT STD_LOGIC;
        res_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_20_ap_vld : OUT STD_LOGIC;
        res_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_21_ap_vld : OUT STD_LOGIC;
        res_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_22_ap_vld : OUT STD_LOGIC;
        res_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_23_ap_vld : OUT STD_LOGIC;
        res_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_24_ap_vld : OUT STD_LOGIC;
        res_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_25_ap_vld : OUT STD_LOGIC;
        res_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_26_ap_vld : OUT STD_LOGIC;
        res_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_27_ap_vld : OUT STD_LOGIC;
        res_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_28_ap_vld : OUT STD_LOGIC;
        res_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_29_ap_vld : OUT STD_LOGIC;
        res_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_30_ap_vld : OUT STD_LOGIC;
        res_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_31_ap_vld : OUT STD_LOGIC;
        res_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_32_ap_vld : OUT STD_LOGIC;
        res_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_33_ap_vld : OUT STD_LOGIC;
        res_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_34_ap_vld : OUT STD_LOGIC;
        res_35 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_35_ap_vld : OUT STD_LOGIC;
        res_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_36_ap_vld : OUT STD_LOGIC;
        res_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_37_ap_vld : OUT STD_LOGIC;
        res_38 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_38_ap_vld : OUT STD_LOGIC;
        res_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_39_ap_vld : OUT STD_LOGIC;
        res_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_40_ap_vld : OUT STD_LOGIC;
        res_41 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_41_ap_vld : OUT STD_LOGIC;
        res_42 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_42_ap_vld : OUT STD_LOGIC;
        res_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_43_ap_vld : OUT STD_LOGIC;
        res_44 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_44_ap_vld : OUT STD_LOGIC;
        res_45 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_45_ap_vld : OUT STD_LOGIC;
        res_46 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_46_ap_vld : OUT STD_LOGIC;
        res_47 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_47_ap_vld : OUT STD_LOGIC;
        res_48 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_48_ap_vld : OUT STD_LOGIC;
        res_49 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_49_ap_vld : OUT STD_LOGIC;
        res_50 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_50_ap_vld : OUT STD_LOGIC;
        res_51 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_51_ap_vld : OUT STD_LOGIC;
        res_52 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_52_ap_vld : OUT STD_LOGIC;
        res_53 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_53_ap_vld : OUT STD_LOGIC;
        res_54 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_54_ap_vld : OUT STD_LOGIC;
        res_55 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_55_ap_vld : OUT STD_LOGIC;
        res_56 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_56_ap_vld : OUT STD_LOGIC;
        res_57 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_57_ap_vld : OUT STD_LOGIC;
        res_58 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_58_ap_vld : OUT STD_LOGIC;
        res_59 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_59_ap_vld : OUT STD_LOGIC;
        res_60 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_60_ap_vld : OUT STD_LOGIC;
        res_61 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_61_ap_vld : OUT STD_LOGIC;
        res_62 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_62_ap_vld : OUT STD_LOGIC;
        res_63 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_63_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317 : component alveo_hls4ml_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start,
        ap_done => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_done,
        ap_idle => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_idle,
        ap_ready => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_ready,
        p_read => in_buf_load_reg_1357,
        res_0 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_0,
        res_0_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_0_ap_vld,
        res_1 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_1,
        res_1_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_1_ap_vld,
        res_2 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_2,
        res_2_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_2_ap_vld,
        res_3 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_3,
        res_3_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_3_ap_vld,
        res_4 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_4,
        res_4_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_4_ap_vld,
        res_5 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_5,
        res_5_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_5_ap_vld,
        res_6 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_6,
        res_6_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_6_ap_vld,
        res_7 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_7,
        res_7_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_7_ap_vld,
        res_8 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_8,
        res_8_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_8_ap_vld,
        res_9 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_9,
        res_9_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_9_ap_vld,
        res_10 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_10,
        res_10_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_10_ap_vld,
        res_11 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_11,
        res_11_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_11_ap_vld,
        res_12 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_12,
        res_12_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_12_ap_vld,
        res_13 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_13,
        res_13_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_13_ap_vld,
        res_14 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_14,
        res_14_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_14_ap_vld,
        res_15 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_15,
        res_15_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_15_ap_vld,
        res_16 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_16,
        res_16_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_16_ap_vld,
        res_17 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_17,
        res_17_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_17_ap_vld,
        res_18 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_18,
        res_18_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_18_ap_vld,
        res_19 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_19,
        res_19_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_19_ap_vld,
        res_20 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_20,
        res_20_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_20_ap_vld,
        res_21 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_21,
        res_21_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_21_ap_vld,
        res_22 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_22,
        res_22_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_22_ap_vld,
        res_23 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_23,
        res_23_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_23_ap_vld,
        res_24 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_24,
        res_24_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_24_ap_vld,
        res_25 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_25,
        res_25_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_25_ap_vld,
        res_26 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_26,
        res_26_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_26_ap_vld,
        res_27 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_27,
        res_27_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_27_ap_vld,
        res_28 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_28,
        res_28_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_28_ap_vld,
        res_29 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_29,
        res_29_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_29_ap_vld,
        res_30 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_30,
        res_30_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_30_ap_vld,
        res_31 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_31,
        res_31_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_31_ap_vld,
        res_32 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_32,
        res_32_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_32_ap_vld,
        res_33 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_33,
        res_33_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_33_ap_vld,
        res_34 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_34,
        res_34_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_34_ap_vld,
        res_35 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_35,
        res_35_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_35_ap_vld,
        res_36 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_36,
        res_36_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_36_ap_vld,
        res_37 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_37,
        res_37_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_37_ap_vld,
        res_38 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_38,
        res_38_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_38_ap_vld,
        res_39 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_39,
        res_39_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_39_ap_vld,
        res_40 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_40,
        res_40_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_40_ap_vld,
        res_41 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_41,
        res_41_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_41_ap_vld,
        res_42 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_42,
        res_42_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_42_ap_vld,
        res_43 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_43,
        res_43_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_43_ap_vld,
        res_44 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_44,
        res_44_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_44_ap_vld,
        res_45 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_45,
        res_45_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_45_ap_vld,
        res_46 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_46,
        res_46_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_46_ap_vld,
        res_47 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_47,
        res_47_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_47_ap_vld,
        res_48 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_48,
        res_48_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_48_ap_vld,
        res_49 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_49,
        res_49_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_49_ap_vld,
        res_50 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_50,
        res_50_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_50_ap_vld,
        res_51 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_51,
        res_51_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_51_ap_vld,
        res_52 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_52,
        res_52_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_52_ap_vld,
        res_53 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_53,
        res_53_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_53_ap_vld,
        res_54 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_54,
        res_54_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_54_ap_vld,
        res_55 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_55,
        res_55_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_55_ap_vld,
        res_56 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_56,
        res_56_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_56_ap_vld,
        res_57 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_57,
        res_57_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_57_ap_vld,
        res_58 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_58,
        res_58_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_58_ap_vld,
        res_59 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_59,
        res_59_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_59_ap_vld,
        res_60 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_60,
        res_60_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_60_ap_vld,
        res_61 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_61,
        res_61_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_61_ap_vld,
        res_62 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_62,
        res_62_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_62_ap_vld,
        res_63 => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_63,
        res_63_ap_vld => grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_63_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_ready = ap_const_logic_1)) then 
                    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                in_buf_load_reg_1357 <= in_buf_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_10_ap_vld = ap_const_logic_1))) then
                layer2_out_V_10_i_copy_i_fu_246 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_11_ap_vld = ap_const_logic_1))) then
                layer2_out_V_11_i_copy_i_fu_242 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_12_ap_vld = ap_const_logic_1))) then
                layer2_out_V_12_i_copy_i_fu_238 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_13_ap_vld = ap_const_logic_1))) then
                layer2_out_V_13_i_copy_i_fu_234 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_13;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_14_ap_vld = ap_const_logic_1))) then
                layer2_out_V_14_i_copy_i_fu_230 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_15_ap_vld = ap_const_logic_1))) then
                layer2_out_V_15_i_copy_i_fu_226 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_15;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_16_ap_vld = ap_const_logic_1))) then
                layer2_out_V_16_i_copy_i_fu_222 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_16;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_17_ap_vld = ap_const_logic_1))) then
                layer2_out_V_17_i_copy_i_fu_218 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_17;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_18_ap_vld = ap_const_logic_1))) then
                layer2_out_V_18_i_copy_i_fu_214 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_19_ap_vld = ap_const_logic_1))) then
                layer2_out_V_19_i_copy_i_fu_210 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_19;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_1_ap_vld = ap_const_logic_1))) then
                layer2_out_V_1_i_copy_i_fu_282 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_20_ap_vld = ap_const_logic_1))) then
                layer2_out_V_20_i_copy_i_fu_206 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_20;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_21_ap_vld = ap_const_logic_1))) then
                layer2_out_V_21_i_copy_i_fu_202 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_21;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_22_ap_vld = ap_const_logic_1))) then
                layer2_out_V_22_i_copy_i_fu_198 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_22;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_23_ap_vld = ap_const_logic_1))) then
                layer2_out_V_23_i_copy_i_fu_194 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_23;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_24_ap_vld = ap_const_logic_1))) then
                layer2_out_V_24_i_copy_i_fu_190 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_24;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_25_ap_vld = ap_const_logic_1))) then
                layer2_out_V_25_i_copy_i_fu_186 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_25;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_26_ap_vld = ap_const_logic_1))) then
                layer2_out_V_26_i_copy_i_fu_182 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_26;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_27_ap_vld = ap_const_logic_1))) then
                layer2_out_V_27_i_copy_i_fu_178 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_27;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_28_ap_vld = ap_const_logic_1))) then
                layer2_out_V_28_i_copy_i_fu_174 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_28;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_29_ap_vld = ap_const_logic_1))) then
                layer2_out_V_29_i_copy_i_fu_170 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_29;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_2_ap_vld = ap_const_logic_1))) then
                layer2_out_V_2_i_copy_i_fu_278 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_30_ap_vld = ap_const_logic_1))) then
                layer2_out_V_30_i_copy_i_fu_166 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_30;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_31_ap_vld = ap_const_logic_1))) then
                layer2_out_V_31_i_copy_i_fu_162 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_31;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_32_ap_vld = ap_const_logic_1))) then
                layer2_out_V_32_i_copy_i_fu_158 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_33_ap_vld = ap_const_logic_1))) then
                layer2_out_V_33_i_copy_i_fu_154 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_33;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_34_ap_vld = ap_const_logic_1))) then
                layer2_out_V_34_i_copy_i_fu_150 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_34;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_35_ap_vld = ap_const_logic_1))) then
                layer2_out_V_35_i_copy_i_fu_146 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_35;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_36_ap_vld = ap_const_logic_1))) then
                layer2_out_V_36_i_copy_i_fu_142 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_36;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_37_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_37_i_copy_i_fu_138 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_37;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_38_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_38_i_copy_i_fu_134 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_39_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_39_i_copy_i_fu_130 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_39;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_3_ap_vld = ap_const_logic_1))) then
                layer2_out_V_3_i_copy_i_fu_274 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_40_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_40_i_copy_i_fu_126 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_40;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_41_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_41_i_copy_i_fu_122 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_41;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_42_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_42_i_copy_i_fu_118 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_42;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_43_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_43_i_copy_i_fu_114 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_43;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_44_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_44_i_copy_i_fu_110 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_44;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_45_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_45_i_copy_i_fu_106 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_45;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_46_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_46_i_copy_i_fu_102 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_46;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_47_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_47_i_copy_i_fu_98 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_47;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_48_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_48_i_copy_i_fu_94 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_48;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_49_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_49_i_copy_i_fu_90 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_49;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_4_ap_vld = ap_const_logic_1))) then
                layer2_out_V_4_i_copy_i_fu_270 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_50_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_50_i_copy_i_fu_86 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_50;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_51_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_51_i_copy_i_fu_82 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_51;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_52_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_52_i_copy_i_fu_78 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_52;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_53_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_53_i_copy_i_fu_74 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_53;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_54_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_54_i_copy_i_fu_70 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_54;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_55_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_55_i_copy_i_fu_66 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_55;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_56_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_56_i_copy_i_fu_62 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_56;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_57_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_57_i_copy_i_fu_58 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_57;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_58_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_58_i_copy_i_fu_54 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_58;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_59_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_59_i_copy_i_fu_50 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_59;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_5_ap_vld = ap_const_logic_1))) then
                layer2_out_V_5_i_copy_i_fu_266 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_60_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_60_i_copy_i_fu_46 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_60;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_61_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_61_i_copy_i_fu_42 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_61;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_62_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_62_i_copy_i_fu_38 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_62;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_63_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                layer2_out_V_63_i_copy_i_fu_34 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_63;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_6_ap_vld = ap_const_logic_1))) then
                layer2_out_V_6_i_copy_i_fu_262 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_7_ap_vld = ap_const_logic_1))) then
                layer2_out_V_7_i_copy_i_fu_258 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_8_ap_vld = ap_const_logic_1))) then
                layer2_out_V_8_i_copy_i_fu_254 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_9_ap_vld = ap_const_logic_1))) then
                layer2_out_V_9_i_copy_i_fu_250 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_0_ap_vld = ap_const_logic_1))) then
                layer2_out_V_i_copy_i_fu_286 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, i_c_i_full_n, grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_done, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((i_c_i_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, i_c_i_full_n)
    begin
        if (((i_c_i_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_done)
    begin
        if ((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, i_c_i_full_n)
    begin
                ap_block_state1 <= ((i_c_i_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= layer2_out_V_i_copy_i_fu_286;
    ap_return_1 <= layer2_out_V_1_i_copy_i_fu_282;
    ap_return_10 <= layer2_out_V_10_i_copy_i_fu_246;
    ap_return_11 <= layer2_out_V_11_i_copy_i_fu_242;
    ap_return_12 <= layer2_out_V_12_i_copy_i_fu_238;
    ap_return_13 <= layer2_out_V_13_i_copy_i_fu_234;
    ap_return_14 <= layer2_out_V_14_i_copy_i_fu_230;
    ap_return_15 <= layer2_out_V_15_i_copy_i_fu_226;
    ap_return_16 <= layer2_out_V_16_i_copy_i_fu_222;
    ap_return_17 <= layer2_out_V_17_i_copy_i_fu_218;
    ap_return_18 <= layer2_out_V_18_i_copy_i_fu_214;
    ap_return_19 <= layer2_out_V_19_i_copy_i_fu_210;
    ap_return_2 <= layer2_out_V_2_i_copy_i_fu_278;
    ap_return_20 <= layer2_out_V_20_i_copy_i_fu_206;
    ap_return_21 <= layer2_out_V_21_i_copy_i_fu_202;
    ap_return_22 <= layer2_out_V_22_i_copy_i_fu_198;
    ap_return_23 <= layer2_out_V_23_i_copy_i_fu_194;
    ap_return_24 <= layer2_out_V_24_i_copy_i_fu_190;
    ap_return_25 <= layer2_out_V_25_i_copy_i_fu_186;
    ap_return_26 <= layer2_out_V_26_i_copy_i_fu_182;
    ap_return_27 <= layer2_out_V_27_i_copy_i_fu_178;
    ap_return_28 <= layer2_out_V_28_i_copy_i_fu_174;
    ap_return_29 <= layer2_out_V_29_i_copy_i_fu_170;
    ap_return_3 <= layer2_out_V_3_i_copy_i_fu_274;
    ap_return_30 <= layer2_out_V_30_i_copy_i_fu_166;
    ap_return_31 <= layer2_out_V_31_i_copy_i_fu_162;
    ap_return_32 <= layer2_out_V_32_i_copy_i_fu_158;
    ap_return_33 <= layer2_out_V_33_i_copy_i_fu_154;
    ap_return_34 <= layer2_out_V_34_i_copy_i_fu_150;
    ap_return_35 <= layer2_out_V_35_i_copy_i_fu_146;
    ap_return_36 <= layer2_out_V_36_i_copy_i_fu_142;
    ap_return_37 <= layer2_out_V_37_i_copy_i_fu_138;
    ap_return_38 <= layer2_out_V_38_i_copy_i_fu_134;
    ap_return_39 <= layer2_out_V_39_i_copy_i_fu_130;
    ap_return_4 <= layer2_out_V_4_i_copy_i_fu_270;
    ap_return_40 <= layer2_out_V_40_i_copy_i_fu_126;
    ap_return_41 <= layer2_out_V_41_i_copy_i_fu_122;
    ap_return_42 <= layer2_out_V_42_i_copy_i_fu_118;
    ap_return_43 <= layer2_out_V_43_i_copy_i_fu_114;
    ap_return_44 <= layer2_out_V_44_i_copy_i_fu_110;
    ap_return_45 <= layer2_out_V_45_i_copy_i_fu_106;
    ap_return_46 <= layer2_out_V_46_i_copy_i_fu_102;
    ap_return_47 <= layer2_out_V_47_i_copy_i_fu_98;
    ap_return_48 <= layer2_out_V_48_i_copy_i_fu_94;
    ap_return_49 <= layer2_out_V_49_i_copy_i_fu_90;
    ap_return_5 <= layer2_out_V_5_i_copy_i_fu_266;
    ap_return_50 <= layer2_out_V_50_i_copy_i_fu_86;
    ap_return_51 <= layer2_out_V_51_i_copy_i_fu_82;
    ap_return_52 <= layer2_out_V_52_i_copy_i_fu_78;
    ap_return_53 <= layer2_out_V_53_i_copy_i_fu_74;
    ap_return_54 <= layer2_out_V_54_i_copy_i_fu_70;
    ap_return_55 <= layer2_out_V_55_i_copy_i_fu_66;
    ap_return_56 <= layer2_out_V_56_i_copy_i_fu_62;
    ap_return_57 <= layer2_out_V_57_i_copy_i_fu_58;
    ap_return_58 <= layer2_out_V_58_i_copy_i_fu_54;
    ap_return_59 <= layer2_out_V_59_i_copy_i_fu_50;
    ap_return_6 <= layer2_out_V_6_i_copy_i_fu_262;
    ap_return_60 <= layer2_out_V_60_i_copy_i_fu_46;
    ap_return_61 <= layer2_out_V_61_i_copy_i_fu_42;
    ap_return_62 <= layer2_out_V_62_i_copy_i_fu_38;
    ap_return_63 <= layer2_out_V_63_i_copy_i_fu_34;
    ap_return_7 <= layer2_out_V_7_i_copy_i_fu_258;
    ap_return_8 <= layer2_out_V_8_i_copy_i_fu_254;
    ap_return_9 <= layer2_out_V_9_i_copy_i_fu_250;
    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start_reg;

    i_c_i_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, i_c_i_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            i_c_i_blk_n <= i_c_i_full_n;
        else 
            i_c_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    i_c_i_din <= i;

    i_c_i_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, i_c_i_full_n)
    begin
        if ((not(((i_c_i_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            i_c_i_write <= ap_const_logic_1;
        else 
            i_c_i_write <= ap_const_logic_0;
        end if; 
    end process;

    in_buf_address0 <= zext_ln42_fu_387_p1(13 - 1 downto 0);

    in_buf_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, i_c_i_full_n, ap_CS_fsm_state3, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3) or (not(((i_c_i_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            in_buf_ce0 <= ap_const_logic_1;
        else 
            in_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln42_fu_387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i),64));
end behav;
