

================================================================
== Vivado HLS Report for 'shift_reg'
================================================================
* Date:           Fri Apr  9 08:15:22 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_labA_7-1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.254 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       30| 0.110 us | 0.150 us |   22|   30|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- SHIFT   |        8|       16|   2 ~ 4  |          -|          -|     4|    no    |
        |- WRITE   |       12|       12|         3|          -|          -|     4|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     42|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    119|    -|
|Register         |        -|      -|      88|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|      88|    161|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |regs_U  |shift_reg_regs  |        1|  0|   0|    0|     4|   32|     1|          128|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                |        1|  0|   0|    0|     4|   32|     1|          128|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |grp_fu_122_p2        |     +    |      0|  0|  12|           3|           2|
    |i_1_fu_167_p2        |     +    |      0|  0|  12|           3|           1|
    |icmp_ln11_fu_147_p2  |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln18_fu_161_p2  |   icmp   |      0|  0|   9|           3|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  42|          12|           8|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  44|          9|    1|          9|
    |grp_fu_122_p0  |  15|          3|    3|          9|
    |i1_0_reg_111   |   9|          2|    3|          6|
    |i_0_reg_99     |   9|          2|    3|          6|
    |regs_address0  |  27|          5|    2|         10|
    |regs_d0        |  15|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          | 119|         24|   44|        136|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln14_reg_195   |   3|   0|    3|          0|
    |ap_CS_fsm          |   8|   0|    8|          0|
    |i1_0_reg_111       |   3|   0|    3|          0|
    |i_0_reg_99         |   3|   0|    3|          0|
    |i_1_reg_213        |   3|   0|    3|          0|
    |icmp_ln11_reg_191  |   1|   0|    1|          0|
    |reg_129            |  32|   0|   32|          0|
    |sext_ln10_reg_183  |  32|   0|   32|          0|
    |zext_ln19_reg_218  |   3|   0|   64|         61|
    +-------------------+----+----+-----+-----------+
    |Total              |  88|   0|  149|         61|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   shift_reg  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   shift_reg  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   shift_reg  | return value |
|ap_done        | out |    1| ap_ctrl_hs |   shift_reg  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   shift_reg  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   shift_reg  | return value |
|din            |  in |   32|   ap_none  |      din     |    scalar    |
|dout_address0  | out |    2|  ap_memory |     dout     |     array    |
|dout_ce0       | out |    1|  ap_memory |     dout     |     array    |
|dout_we0       | out |    1|  ap_memory |     dout     |     array    |
|dout_d0        | out |   32|  ap_memory |     dout     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

