<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="IOMUXC"><title>RegisterBlock in imxrt_ral::iomuxc - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-1a91846b.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.88.0 (6b00bc388 2025-06-23)" data-channel="1.88.0" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-4e99c027.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc struct"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Register<wbr>Block</a></h2><h3><a href="#fields">Fields</a></h3><ul class="block structfield"><li><a href="#structfield.ANATOP_USB_OTG1_ID_SELECT_INPUT" title="ANATOP_USB_OTG1_ID_SELECT_INPUT">ANATOP_USB_OTG1_ID_SELECT_INPUT</a></li><li><a href="#structfield.ANATOP_USB_OTG2_ID_SELECT_INPUT" title="ANATOP_USB_OTG2_ID_SELECT_INPUT">ANATOP_USB_OTG2_ID_SELECT_INPUT</a></li><li><a href="#structfield.CANFD_IPP_IND_CANRX_SELECT_INPUT" title="CANFD_IPP_IND_CANRX_SELECT_INPUT">CANFD_IPP_IND_CANRX_SELECT_INPUT</a></li><li><a href="#structfield.CCM_PMIC_READY_SELECT_INPUT" title="CCM_PMIC_READY_SELECT_INPUT">CCM_PMIC_READY_SELECT_INPUT</a></li><li><a href="#structfield.CSI_DATA02_SELECT_INPUT" title="CSI_DATA02_SELECT_INPUT">CSI_DATA02_SELECT_INPUT</a></li><li><a href="#structfield.CSI_DATA03_SELECT_INPUT" title="CSI_DATA03_SELECT_INPUT">CSI_DATA03_SELECT_INPUT</a></li><li><a href="#structfield.CSI_DATA04_SELECT_INPUT" title="CSI_DATA04_SELECT_INPUT">CSI_DATA04_SELECT_INPUT</a></li><li><a href="#structfield.CSI_DATA05_SELECT_INPUT" title="CSI_DATA05_SELECT_INPUT">CSI_DATA05_SELECT_INPUT</a></li><li><a href="#structfield.CSI_DATA06_SELECT_INPUT" title="CSI_DATA06_SELECT_INPUT">CSI_DATA06_SELECT_INPUT</a></li><li><a href="#structfield.CSI_DATA07_SELECT_INPUT" title="CSI_DATA07_SELECT_INPUT">CSI_DATA07_SELECT_INPUT</a></li><li><a href="#structfield.CSI_DATA08_SELECT_INPUT" title="CSI_DATA08_SELECT_INPUT">CSI_DATA08_SELECT_INPUT</a></li><li><a href="#structfield.CSI_DATA09_SELECT_INPUT" title="CSI_DATA09_SELECT_INPUT">CSI_DATA09_SELECT_INPUT</a></li><li><a href="#structfield.CSI_HSYNC_SELECT_INPUT" title="CSI_HSYNC_SELECT_INPUT">CSI_HSYNC_SELECT_INPUT</a></li><li><a href="#structfield.CSI_PIXCLK_SELECT_INPUT" title="CSI_PIXCLK_SELECT_INPUT">CSI_PIXCLK_SELECT_INPUT</a></li><li><a href="#structfield.CSI_VSYNC_SELECT_INPUT" title="CSI_VSYNC_SELECT_INPUT">CSI_VSYNC_SELECT_INPUT</a></li><li><a href="#structfield.ENET0_RXDATA_SELECT_INPUT" title="ENET0_RXDATA_SELECT_INPUT">ENET0_RXDATA_SELECT_INPUT</a></li><li><a href="#structfield.ENET0_TIMER_SELECT_INPUT" title="ENET0_TIMER_SELECT_INPUT">ENET0_TIMER_SELECT_INPUT</a></li><li><a href="#structfield.ENET1_RXDATA_SELECT_INPUT" title="ENET1_RXDATA_SELECT_INPUT">ENET1_RXDATA_SELECT_INPUT</a></li><li><a href="#structfield.ENET2_IPG_CLK_RMII_SELECT_INPUT" title="ENET2_IPG_CLK_RMII_SELECT_INPUT">ENET2_IPG_CLK_RMII_SELECT_INPUT</a></li><li><a href="#structfield.ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT" title="ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT">ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT</a></li><li><a href="#structfield.ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0" title="ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0">ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0</a></li><li><a href="#structfield.ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1" title="ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1">ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1</a></li><li><a href="#structfield.ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT" title="ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT">ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT</a></li><li><a href="#structfield.ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT" title="ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT">ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT</a></li><li><a href="#structfield.ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0" title="ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0">ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0</a></li><li><a href="#structfield.ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT" title="ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT">ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT</a></li><li><a href="#structfield.ENET_IPG_CLK_RMII_SELECT_INPUT" title="ENET_IPG_CLK_RMII_SELECT_INPUT">ENET_IPG_CLK_RMII_SELECT_INPUT</a></li><li><a href="#structfield.ENET_MDIO_SELECT_INPUT" title="ENET_MDIO_SELECT_INPUT">ENET_MDIO_SELECT_INPUT</a></li><li><a href="#structfield.ENET_RXEN_SELECT_INPUT" title="ENET_RXEN_SELECT_INPUT">ENET_RXEN_SELECT_INPUT</a></li><li><a href="#structfield.ENET_RXERR_SELECT_INPUT" title="ENET_RXERR_SELECT_INPUT">ENET_RXERR_SELECT_INPUT</a></li><li><a href="#structfield.ENET_TXCLK_SELECT_INPUT" title="ENET_TXCLK_SELECT_INPUT">ENET_TXCLK_SELECT_INPUT</a></li><li><a href="#structfield.FLEXCAN1_RX_SELECT_INPUT" title="FLEXCAN1_RX_SELECT_INPUT">FLEXCAN1_RX_SELECT_INPUT</a></li><li><a href="#structfield.FLEXCAN2_RX_SELECT_INPUT" title="FLEXCAN2_RX_SELECT_INPUT">FLEXCAN2_RX_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM1_PWMA0_SELECT_INPUT" title="FLEXPWM1_PWMA0_SELECT_INPUT">FLEXPWM1_PWMA0_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM1_PWMA1_SELECT_INPUT" title="FLEXPWM1_PWMA1_SELECT_INPUT">FLEXPWM1_PWMA1_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM1_PWMA2_SELECT_INPUT" title="FLEXPWM1_PWMA2_SELECT_INPUT">FLEXPWM1_PWMA2_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM1_PWMA3_SELECT_INPUT" title="FLEXPWM1_PWMA3_SELECT_INPUT">FLEXPWM1_PWMA3_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM1_PWMB0_SELECT_INPUT" title="FLEXPWM1_PWMB0_SELECT_INPUT">FLEXPWM1_PWMB0_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM1_PWMB1_SELECT_INPUT" title="FLEXPWM1_PWMB1_SELECT_INPUT">FLEXPWM1_PWMB1_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM1_PWMB2_SELECT_INPUT" title="FLEXPWM1_PWMB2_SELECT_INPUT">FLEXPWM1_PWMB2_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM1_PWMB3_SELECT_INPUT" title="FLEXPWM1_PWMB3_SELECT_INPUT">FLEXPWM1_PWMB3_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM2_PWMA0_SELECT_INPUT" title="FLEXPWM2_PWMA0_SELECT_INPUT">FLEXPWM2_PWMA0_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM2_PWMA1_SELECT_INPUT" title="FLEXPWM2_PWMA1_SELECT_INPUT">FLEXPWM2_PWMA1_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM2_PWMA2_SELECT_INPUT" title="FLEXPWM2_PWMA2_SELECT_INPUT">FLEXPWM2_PWMA2_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM2_PWMA3_SELECT_INPUT" title="FLEXPWM2_PWMA3_SELECT_INPUT">FLEXPWM2_PWMA3_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM2_PWMB0_SELECT_INPUT" title="FLEXPWM2_PWMB0_SELECT_INPUT">FLEXPWM2_PWMB0_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM2_PWMB1_SELECT_INPUT" title="FLEXPWM2_PWMB1_SELECT_INPUT">FLEXPWM2_PWMB1_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM2_PWMB2_SELECT_INPUT" title="FLEXPWM2_PWMB2_SELECT_INPUT">FLEXPWM2_PWMB2_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM2_PWMB3_SELECT_INPUT" title="FLEXPWM2_PWMB3_SELECT_INPUT">FLEXPWM2_PWMB3_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM4_PWMA0_SELECT_INPUT" title="FLEXPWM4_PWMA0_SELECT_INPUT">FLEXPWM4_PWMA0_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM4_PWMA1_SELECT_INPUT" title="FLEXPWM4_PWMA1_SELECT_INPUT">FLEXPWM4_PWMA1_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM4_PWMA2_SELECT_INPUT" title="FLEXPWM4_PWMA2_SELECT_INPUT">FLEXPWM4_PWMA2_SELECT_INPUT</a></li><li><a href="#structfield.FLEXPWM4_PWMA3_SELECT_INPUT" title="FLEXPWM4_PWMA3_SELECT_INPUT">FLEXPWM4_PWMA3_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT" title="FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT">FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT" title="FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT">FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT" title="FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT">FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT" title="FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT">FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT" title="FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT">FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT" title="FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT">FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT" title="FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT">FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT" title="FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT">FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT" title="FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT">FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT" title="FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT">FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT" title="FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT">FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPIA_DATA0_SELECT_INPUT" title="FLEXSPIA_DATA0_SELECT_INPUT">FLEXSPIA_DATA0_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPIA_DATA1_SELECT_INPUT" title="FLEXSPIA_DATA1_SELECT_INPUT">FLEXSPIA_DATA1_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPIA_DATA2_SELECT_INPUT" title="FLEXSPIA_DATA2_SELECT_INPUT">FLEXSPIA_DATA2_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPIA_DATA3_SELECT_INPUT" title="FLEXSPIA_DATA3_SELECT_INPUT">FLEXSPIA_DATA3_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPIA_DQS_SELECT_INPUT" title="FLEXSPIA_DQS_SELECT_INPUT">FLEXSPIA_DQS_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPIA_SCK_SELECT_INPUT" title="FLEXSPIA_SCK_SELECT_INPUT">FLEXSPIA_SCK_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPIB_DATA0_SELECT_INPUT" title="FLEXSPIB_DATA0_SELECT_INPUT">FLEXSPIB_DATA0_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPIB_DATA1_SELECT_INPUT" title="FLEXSPIB_DATA1_SELECT_INPUT">FLEXSPIB_DATA1_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPIB_DATA2_SELECT_INPUT" title="FLEXSPIB_DATA2_SELECT_INPUT">FLEXSPIB_DATA2_SELECT_INPUT</a></li><li><a href="#structfield.FLEXSPIB_DATA3_SELECT_INPUT" title="FLEXSPIB_DATA3_SELECT_INPUT">FLEXSPIB_DATA3_SELECT_INPUT</a></li><li><a href="#structfield.GPT1_IPP_IND_CAPIN1_SELECT_INPUT" title="GPT1_IPP_IND_CAPIN1_SELECT_INPUT">GPT1_IPP_IND_CAPIN1_SELECT_INPUT</a></li><li><a href="#structfield.GPT1_IPP_IND_CAPIN2_SELECT_INPUT" title="GPT1_IPP_IND_CAPIN2_SELECT_INPUT">GPT1_IPP_IND_CAPIN2_SELECT_INPUT</a></li><li><a href="#structfield.GPT1_IPP_IND_CLKIN_SELECT_INPUT" title="GPT1_IPP_IND_CLKIN_SELECT_INPUT">GPT1_IPP_IND_CLKIN_SELECT_INPUT</a></li><li><a href="#structfield.GPT2_IPP_IND_CAPIN1_SELECT_INPUT" title="GPT2_IPP_IND_CAPIN1_SELECT_INPUT">GPT2_IPP_IND_CAPIN1_SELECT_INPUT</a></li><li><a href="#structfield.GPT2_IPP_IND_CAPIN2_SELECT_INPUT" title="GPT2_IPP_IND_CAPIN2_SELECT_INPUT">GPT2_IPP_IND_CAPIN2_SELECT_INPUT</a></li><li><a href="#structfield.GPT2_IPP_IND_CLKIN_SELECT_INPUT" title="GPT2_IPP_IND_CLKIN_SELECT_INPUT">GPT2_IPP_IND_CLKIN_SELECT_INPUT</a></li><li><a href="#structfield.LPI2C1_SCL_SELECT_INPUT" title="LPI2C1_SCL_SELECT_INPUT">LPI2C1_SCL_SELECT_INPUT</a></li><li><a href="#structfield.LPI2C1_SDA_SELECT_INPUT" title="LPI2C1_SDA_SELECT_INPUT">LPI2C1_SDA_SELECT_INPUT</a></li><li><a href="#structfield.LPI2C2_SCL_SELECT_INPUT" title="LPI2C2_SCL_SELECT_INPUT">LPI2C2_SCL_SELECT_INPUT</a></li><li><a href="#structfield.LPI2C2_SDA_SELECT_INPUT" title="LPI2C2_SDA_SELECT_INPUT">LPI2C2_SDA_SELECT_INPUT</a></li><li><a href="#structfield.LPI2C3_SCL_SELECT_INPUT" title="LPI2C3_SCL_SELECT_INPUT">LPI2C3_SCL_SELECT_INPUT</a></li><li><a href="#structfield.LPI2C3_SDA_SELECT_INPUT" title="LPI2C3_SDA_SELECT_INPUT">LPI2C3_SDA_SELECT_INPUT</a></li><li><a href="#structfield.LPI2C4_SCL_SELECT_INPUT" title="LPI2C4_SCL_SELECT_INPUT">LPI2C4_SCL_SELECT_INPUT</a></li><li><a href="#structfield.LPI2C4_SDA_SELECT_INPUT" title="LPI2C4_SDA_SELECT_INPUT">LPI2C4_SDA_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI1_PCS0_SELECT_INPUT" title="LPSPI1_PCS0_SELECT_INPUT">LPSPI1_PCS0_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI1_SCK_SELECT_INPUT" title="LPSPI1_SCK_SELECT_INPUT">LPSPI1_SCK_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI1_SDI_SELECT_INPUT" title="LPSPI1_SDI_SELECT_INPUT">LPSPI1_SDI_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI1_SDO_SELECT_INPUT" title="LPSPI1_SDO_SELECT_INPUT">LPSPI1_SDO_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI2_PCS0_SELECT_INPUT" title="LPSPI2_PCS0_SELECT_INPUT">LPSPI2_PCS0_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI2_SCK_SELECT_INPUT" title="LPSPI2_SCK_SELECT_INPUT">LPSPI2_SCK_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI2_SDI_SELECT_INPUT" title="LPSPI2_SDI_SELECT_INPUT">LPSPI2_SDI_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI2_SDO_SELECT_INPUT" title="LPSPI2_SDO_SELECT_INPUT">LPSPI2_SDO_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI3_PCS0_SELECT_INPUT" title="LPSPI3_PCS0_SELECT_INPUT">LPSPI3_PCS0_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI3_SCK_SELECT_INPUT" title="LPSPI3_SCK_SELECT_INPUT">LPSPI3_SCK_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI3_SDI_SELECT_INPUT" title="LPSPI3_SDI_SELECT_INPUT">LPSPI3_SDI_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI3_SDO_SELECT_INPUT" title="LPSPI3_SDO_SELECT_INPUT">LPSPI3_SDO_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI4_PCS0_SELECT_INPUT" title="LPSPI4_PCS0_SELECT_INPUT">LPSPI4_PCS0_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI4_SCK_SELECT_INPUT" title="LPSPI4_SCK_SELECT_INPUT">LPSPI4_SCK_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI4_SDI_SELECT_INPUT" title="LPSPI4_SDI_SELECT_INPUT">LPSPI4_SDI_SELECT_INPUT</a></li><li><a href="#structfield.LPSPI4_SDO_SELECT_INPUT" title="LPSPI4_SDO_SELECT_INPUT">LPSPI4_SDO_SELECT_INPUT</a></li><li><a href="#structfield.LPUART2_RX_SELECT_INPUT" title="LPUART2_RX_SELECT_INPUT">LPUART2_RX_SELECT_INPUT</a></li><li><a href="#structfield.LPUART2_TX_SELECT_INPUT" title="LPUART2_TX_SELECT_INPUT">LPUART2_TX_SELECT_INPUT</a></li><li><a href="#structfield.LPUART3_CTS_B_SELECT_INPUT" title="LPUART3_CTS_B_SELECT_INPUT">LPUART3_CTS_B_SELECT_INPUT</a></li><li><a href="#structfield.LPUART3_RX_SELECT_INPUT" title="LPUART3_RX_SELECT_INPUT">LPUART3_RX_SELECT_INPUT</a></li><li><a href="#structfield.LPUART3_TX_SELECT_INPUT" title="LPUART3_TX_SELECT_INPUT">LPUART3_TX_SELECT_INPUT</a></li><li><a href="#structfield.LPUART4_RX_SELECT_INPUT" title="LPUART4_RX_SELECT_INPUT">LPUART4_RX_SELECT_INPUT</a></li><li><a href="#structfield.LPUART4_TX_SELECT_INPUT" title="LPUART4_TX_SELECT_INPUT">LPUART4_TX_SELECT_INPUT</a></li><li><a href="#structfield.LPUART5_RX_SELECT_INPUT" title="LPUART5_RX_SELECT_INPUT">LPUART5_RX_SELECT_INPUT</a></li><li><a href="#structfield.LPUART5_TX_SELECT_INPUT" title="LPUART5_TX_SELECT_INPUT">LPUART5_TX_SELECT_INPUT</a></li><li><a href="#structfield.LPUART6_RX_SELECT_INPUT" title="LPUART6_RX_SELECT_INPUT">LPUART6_RX_SELECT_INPUT</a></li><li><a href="#structfield.LPUART6_TX_SELECT_INPUT" title="LPUART6_TX_SELECT_INPUT">LPUART6_TX_SELECT_INPUT</a></li><li><a href="#structfield.LPUART7_RX_SELECT_INPUT" title="LPUART7_RX_SELECT_INPUT">LPUART7_RX_SELECT_INPUT</a></li><li><a href="#structfield.LPUART7_TX_SELECT_INPUT" title="LPUART7_TX_SELECT_INPUT">LPUART7_TX_SELECT_INPUT</a></li><li><a href="#structfield.LPUART8_RX_SELECT_INPUT" title="LPUART8_RX_SELECT_INPUT">LPUART8_RX_SELECT_INPUT</a></li><li><a href="#structfield.LPUART8_TX_SELECT_INPUT" title="LPUART8_TX_SELECT_INPUT">LPUART8_TX_SELECT_INPUT</a></li><li><a href="#structfield.NMI_SELECT_INPUT" title="NMI_SELECT_INPUT">NMI_SELECT_INPUT</a></li><li><a href="#structfield.QTIMER2_TIMER0_SELECT_INPUT" title="QTIMER2_TIMER0_SELECT_INPUT">QTIMER2_TIMER0_SELECT_INPUT</a></li><li><a href="#structfield.QTIMER2_TIMER1_SELECT_INPUT" title="QTIMER2_TIMER1_SELECT_INPUT">QTIMER2_TIMER1_SELECT_INPUT</a></li><li><a href="#structfield.QTIMER2_TIMER2_SELECT_INPUT" title="QTIMER2_TIMER2_SELECT_INPUT">QTIMER2_TIMER2_SELECT_INPUT</a></li><li><a href="#structfield.QTIMER2_TIMER3_SELECT_INPUT" title="QTIMER2_TIMER3_SELECT_INPUT">QTIMER2_TIMER3_SELECT_INPUT</a></li><li><a href="#structfield.QTIMER3_TIMER0_SELECT_INPUT" title="QTIMER3_TIMER0_SELECT_INPUT">QTIMER3_TIMER0_SELECT_INPUT</a></li><li><a href="#structfield.QTIMER3_TIMER1_SELECT_INPUT" title="QTIMER3_TIMER1_SELECT_INPUT">QTIMER3_TIMER1_SELECT_INPUT</a></li><li><a href="#structfield.QTIMER3_TIMER2_SELECT_INPUT" title="QTIMER3_TIMER2_SELECT_INPUT">QTIMER3_TIMER2_SELECT_INPUT</a></li><li><a href="#structfield.QTIMER3_TIMER3_SELECT_INPUT" title="QTIMER3_TIMER3_SELECT_INPUT">QTIMER3_TIMER3_SELECT_INPUT</a></li><li><a href="#structfield.SAI1_MCLK2_SELECT_INPUT" title="SAI1_MCLK2_SELECT_INPUT">SAI1_MCLK2_SELECT_INPUT</a></li><li><a href="#structfield.SAI1_RX_BCLK_SELECT_INPUT" title="SAI1_RX_BCLK_SELECT_INPUT">SAI1_RX_BCLK_SELECT_INPUT</a></li><li><a href="#structfield.SAI1_RX_DATA0_SELECT_INPUT" title="SAI1_RX_DATA0_SELECT_INPUT">SAI1_RX_DATA0_SELECT_INPUT</a></li><li><a href="#structfield.SAI1_RX_DATA1_SELECT_INPUT" title="SAI1_RX_DATA1_SELECT_INPUT">SAI1_RX_DATA1_SELECT_INPUT</a></li><li><a href="#structfield.SAI1_RX_DATA2_SELECT_INPUT" title="SAI1_RX_DATA2_SELECT_INPUT">SAI1_RX_DATA2_SELECT_INPUT</a></li><li><a href="#structfield.SAI1_RX_DATA3_SELECT_INPUT" title="SAI1_RX_DATA3_SELECT_INPUT">SAI1_RX_DATA3_SELECT_INPUT</a></li><li><a href="#structfield.SAI1_RX_SYNC_SELECT_INPUT" title="SAI1_RX_SYNC_SELECT_INPUT">SAI1_RX_SYNC_SELECT_INPUT</a></li><li><a href="#structfield.SAI1_TX_BCLK_SELECT_INPUT" title="SAI1_TX_BCLK_SELECT_INPUT">SAI1_TX_BCLK_SELECT_INPUT</a></li><li><a href="#structfield.SAI1_TX_SYNC_SELECT_INPUT" title="SAI1_TX_SYNC_SELECT_INPUT">SAI1_TX_SYNC_SELECT_INPUT</a></li><li><a href="#structfield.SAI2_MCLK2_SELECT_INPUT" title="SAI2_MCLK2_SELECT_INPUT">SAI2_MCLK2_SELECT_INPUT</a></li><li><a href="#structfield.SAI2_RX_BCLK_SELECT_INPUT" title="SAI2_RX_BCLK_SELECT_INPUT">SAI2_RX_BCLK_SELECT_INPUT</a></li><li><a href="#structfield.SAI2_RX_DATA0_SELECT_INPUT" title="SAI2_RX_DATA0_SELECT_INPUT">SAI2_RX_DATA0_SELECT_INPUT</a></li><li><a href="#structfield.SAI2_RX_SYNC_SELECT_INPUT" title="SAI2_RX_SYNC_SELECT_INPUT">SAI2_RX_SYNC_SELECT_INPUT</a></li><li><a href="#structfield.SAI2_TX_BCLK_SELECT_INPUT" title="SAI2_TX_BCLK_SELECT_INPUT">SAI2_TX_BCLK_SELECT_INPUT</a></li><li><a href="#structfield.SAI2_TX_SYNC_SELECT_INPUT" title="SAI2_TX_SYNC_SELECT_INPUT">SAI2_TX_SYNC_SELECT_INPUT</a></li><li><a href="#structfield.SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2" title="SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2">SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2</a></li><li><a href="#structfield.SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT" title="SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT">SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT</a></li><li><a href="#structfield.SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0" title="SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0">SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0</a></li><li><a href="#structfield.SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT" title="SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT">SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT</a></li><li><a href="#structfield.SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT" title="SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT">SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT</a></li><li><a href="#structfield.SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT" title="SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT">SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT</a></li><li><a href="#structfield.SEMC_I_IPP_IND_DQS4_SELECT_INPUT" title="SEMC_I_IPP_IND_DQS4_SELECT_INPUT">SEMC_I_IPP_IND_DQS4_SELECT_INPUT</a></li><li><a href="#structfield.SPDIF_IN_SELECT_INPUT" title="SPDIF_IN_SELECT_INPUT">SPDIF_IN_SELECT_INPUT</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_00" title="SW_MUX_CTL_PAD_GPIO_AD_B0_00">SW_MUX_CTL_PAD_GPIO_AD_B0_00</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_01" title="SW_MUX_CTL_PAD_GPIO_AD_B0_01">SW_MUX_CTL_PAD_GPIO_AD_B0_01</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_02" title="SW_MUX_CTL_PAD_GPIO_AD_B0_02">SW_MUX_CTL_PAD_GPIO_AD_B0_02</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_03" title="SW_MUX_CTL_PAD_GPIO_AD_B0_03">SW_MUX_CTL_PAD_GPIO_AD_B0_03</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_04" title="SW_MUX_CTL_PAD_GPIO_AD_B0_04">SW_MUX_CTL_PAD_GPIO_AD_B0_04</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_05" title="SW_MUX_CTL_PAD_GPIO_AD_B0_05">SW_MUX_CTL_PAD_GPIO_AD_B0_05</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_06" title="SW_MUX_CTL_PAD_GPIO_AD_B0_06">SW_MUX_CTL_PAD_GPIO_AD_B0_06</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_07" title="SW_MUX_CTL_PAD_GPIO_AD_B0_07">SW_MUX_CTL_PAD_GPIO_AD_B0_07</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_08" title="SW_MUX_CTL_PAD_GPIO_AD_B0_08">SW_MUX_CTL_PAD_GPIO_AD_B0_08</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_09" title="SW_MUX_CTL_PAD_GPIO_AD_B0_09">SW_MUX_CTL_PAD_GPIO_AD_B0_09</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_10" title="SW_MUX_CTL_PAD_GPIO_AD_B0_10">SW_MUX_CTL_PAD_GPIO_AD_B0_10</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_11" title="SW_MUX_CTL_PAD_GPIO_AD_B0_11">SW_MUX_CTL_PAD_GPIO_AD_B0_11</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_12" title="SW_MUX_CTL_PAD_GPIO_AD_B0_12">SW_MUX_CTL_PAD_GPIO_AD_B0_12</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_13" title="SW_MUX_CTL_PAD_GPIO_AD_B0_13">SW_MUX_CTL_PAD_GPIO_AD_B0_13</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_14" title="SW_MUX_CTL_PAD_GPIO_AD_B0_14">SW_MUX_CTL_PAD_GPIO_AD_B0_14</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_15" title="SW_MUX_CTL_PAD_GPIO_AD_B0_15">SW_MUX_CTL_PAD_GPIO_AD_B0_15</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_00" title="SW_MUX_CTL_PAD_GPIO_AD_B1_00">SW_MUX_CTL_PAD_GPIO_AD_B1_00</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_01" title="SW_MUX_CTL_PAD_GPIO_AD_B1_01">SW_MUX_CTL_PAD_GPIO_AD_B1_01</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_02" title="SW_MUX_CTL_PAD_GPIO_AD_B1_02">SW_MUX_CTL_PAD_GPIO_AD_B1_02</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_03" title="SW_MUX_CTL_PAD_GPIO_AD_B1_03">SW_MUX_CTL_PAD_GPIO_AD_B1_03</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_04" title="SW_MUX_CTL_PAD_GPIO_AD_B1_04">SW_MUX_CTL_PAD_GPIO_AD_B1_04</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_05" title="SW_MUX_CTL_PAD_GPIO_AD_B1_05">SW_MUX_CTL_PAD_GPIO_AD_B1_05</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_06" title="SW_MUX_CTL_PAD_GPIO_AD_B1_06">SW_MUX_CTL_PAD_GPIO_AD_B1_06</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_07" title="SW_MUX_CTL_PAD_GPIO_AD_B1_07">SW_MUX_CTL_PAD_GPIO_AD_B1_07</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_08" title="SW_MUX_CTL_PAD_GPIO_AD_B1_08">SW_MUX_CTL_PAD_GPIO_AD_B1_08</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_09" title="SW_MUX_CTL_PAD_GPIO_AD_B1_09">SW_MUX_CTL_PAD_GPIO_AD_B1_09</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_10" title="SW_MUX_CTL_PAD_GPIO_AD_B1_10">SW_MUX_CTL_PAD_GPIO_AD_B1_10</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_11" title="SW_MUX_CTL_PAD_GPIO_AD_B1_11">SW_MUX_CTL_PAD_GPIO_AD_B1_11</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_12" title="SW_MUX_CTL_PAD_GPIO_AD_B1_12">SW_MUX_CTL_PAD_GPIO_AD_B1_12</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_13" title="SW_MUX_CTL_PAD_GPIO_AD_B1_13">SW_MUX_CTL_PAD_GPIO_AD_B1_13</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_14" title="SW_MUX_CTL_PAD_GPIO_AD_B1_14">SW_MUX_CTL_PAD_GPIO_AD_B1_14</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_15" title="SW_MUX_CTL_PAD_GPIO_AD_B1_15">SW_MUX_CTL_PAD_GPIO_AD_B1_15</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_00" title="SW_MUX_CTL_PAD_GPIO_B0_00">SW_MUX_CTL_PAD_GPIO_B0_00</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_01" title="SW_MUX_CTL_PAD_GPIO_B0_01">SW_MUX_CTL_PAD_GPIO_B0_01</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_02" title="SW_MUX_CTL_PAD_GPIO_B0_02">SW_MUX_CTL_PAD_GPIO_B0_02</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_03" title="SW_MUX_CTL_PAD_GPIO_B0_03">SW_MUX_CTL_PAD_GPIO_B0_03</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_04" title="SW_MUX_CTL_PAD_GPIO_B0_04">SW_MUX_CTL_PAD_GPIO_B0_04</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_05" title="SW_MUX_CTL_PAD_GPIO_B0_05">SW_MUX_CTL_PAD_GPIO_B0_05</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_06" title="SW_MUX_CTL_PAD_GPIO_B0_06">SW_MUX_CTL_PAD_GPIO_B0_06</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_07" title="SW_MUX_CTL_PAD_GPIO_B0_07">SW_MUX_CTL_PAD_GPIO_B0_07</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_08" title="SW_MUX_CTL_PAD_GPIO_B0_08">SW_MUX_CTL_PAD_GPIO_B0_08</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_09" title="SW_MUX_CTL_PAD_GPIO_B0_09">SW_MUX_CTL_PAD_GPIO_B0_09</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_10" title="SW_MUX_CTL_PAD_GPIO_B0_10">SW_MUX_CTL_PAD_GPIO_B0_10</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_11" title="SW_MUX_CTL_PAD_GPIO_B0_11">SW_MUX_CTL_PAD_GPIO_B0_11</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_12" title="SW_MUX_CTL_PAD_GPIO_B0_12">SW_MUX_CTL_PAD_GPIO_B0_12</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_13" title="SW_MUX_CTL_PAD_GPIO_B0_13">SW_MUX_CTL_PAD_GPIO_B0_13</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_14" title="SW_MUX_CTL_PAD_GPIO_B0_14">SW_MUX_CTL_PAD_GPIO_B0_14</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_15" title="SW_MUX_CTL_PAD_GPIO_B0_15">SW_MUX_CTL_PAD_GPIO_B0_15</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_00" title="SW_MUX_CTL_PAD_GPIO_B1_00">SW_MUX_CTL_PAD_GPIO_B1_00</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_01" title="SW_MUX_CTL_PAD_GPIO_B1_01">SW_MUX_CTL_PAD_GPIO_B1_01</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_02" title="SW_MUX_CTL_PAD_GPIO_B1_02">SW_MUX_CTL_PAD_GPIO_B1_02</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_03" title="SW_MUX_CTL_PAD_GPIO_B1_03">SW_MUX_CTL_PAD_GPIO_B1_03</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_04" title="SW_MUX_CTL_PAD_GPIO_B1_04">SW_MUX_CTL_PAD_GPIO_B1_04</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_05" title="SW_MUX_CTL_PAD_GPIO_B1_05">SW_MUX_CTL_PAD_GPIO_B1_05</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_06" title="SW_MUX_CTL_PAD_GPIO_B1_06">SW_MUX_CTL_PAD_GPIO_B1_06</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_07" title="SW_MUX_CTL_PAD_GPIO_B1_07">SW_MUX_CTL_PAD_GPIO_B1_07</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_08" title="SW_MUX_CTL_PAD_GPIO_B1_08">SW_MUX_CTL_PAD_GPIO_B1_08</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_09" title="SW_MUX_CTL_PAD_GPIO_B1_09">SW_MUX_CTL_PAD_GPIO_B1_09</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_10" title="SW_MUX_CTL_PAD_GPIO_B1_10">SW_MUX_CTL_PAD_GPIO_B1_10</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_11" title="SW_MUX_CTL_PAD_GPIO_B1_11">SW_MUX_CTL_PAD_GPIO_B1_11</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_12" title="SW_MUX_CTL_PAD_GPIO_B1_12">SW_MUX_CTL_PAD_GPIO_B1_12</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_13" title="SW_MUX_CTL_PAD_GPIO_B1_13">SW_MUX_CTL_PAD_GPIO_B1_13</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_14" title="SW_MUX_CTL_PAD_GPIO_B1_14">SW_MUX_CTL_PAD_GPIO_B1_14</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_15" title="SW_MUX_CTL_PAD_GPIO_B1_15">SW_MUX_CTL_PAD_GPIO_B1_15</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_00" title="SW_MUX_CTL_PAD_GPIO_EMC_00">SW_MUX_CTL_PAD_GPIO_EMC_00</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_01" title="SW_MUX_CTL_PAD_GPIO_EMC_01">SW_MUX_CTL_PAD_GPIO_EMC_01</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_02" title="SW_MUX_CTL_PAD_GPIO_EMC_02">SW_MUX_CTL_PAD_GPIO_EMC_02</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_03" title="SW_MUX_CTL_PAD_GPIO_EMC_03">SW_MUX_CTL_PAD_GPIO_EMC_03</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_04" title="SW_MUX_CTL_PAD_GPIO_EMC_04">SW_MUX_CTL_PAD_GPIO_EMC_04</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_05" title="SW_MUX_CTL_PAD_GPIO_EMC_05">SW_MUX_CTL_PAD_GPIO_EMC_05</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_06" title="SW_MUX_CTL_PAD_GPIO_EMC_06">SW_MUX_CTL_PAD_GPIO_EMC_06</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_07" title="SW_MUX_CTL_PAD_GPIO_EMC_07">SW_MUX_CTL_PAD_GPIO_EMC_07</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_08" title="SW_MUX_CTL_PAD_GPIO_EMC_08">SW_MUX_CTL_PAD_GPIO_EMC_08</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_09" title="SW_MUX_CTL_PAD_GPIO_EMC_09">SW_MUX_CTL_PAD_GPIO_EMC_09</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_10" title="SW_MUX_CTL_PAD_GPIO_EMC_10">SW_MUX_CTL_PAD_GPIO_EMC_10</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_11" title="SW_MUX_CTL_PAD_GPIO_EMC_11">SW_MUX_CTL_PAD_GPIO_EMC_11</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_12" title="SW_MUX_CTL_PAD_GPIO_EMC_12">SW_MUX_CTL_PAD_GPIO_EMC_12</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_13" title="SW_MUX_CTL_PAD_GPIO_EMC_13">SW_MUX_CTL_PAD_GPIO_EMC_13</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_14" title="SW_MUX_CTL_PAD_GPIO_EMC_14">SW_MUX_CTL_PAD_GPIO_EMC_14</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_15" title="SW_MUX_CTL_PAD_GPIO_EMC_15">SW_MUX_CTL_PAD_GPIO_EMC_15</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_16" title="SW_MUX_CTL_PAD_GPIO_EMC_16">SW_MUX_CTL_PAD_GPIO_EMC_16</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_17" title="SW_MUX_CTL_PAD_GPIO_EMC_17">SW_MUX_CTL_PAD_GPIO_EMC_17</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_18" title="SW_MUX_CTL_PAD_GPIO_EMC_18">SW_MUX_CTL_PAD_GPIO_EMC_18</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_19" title="SW_MUX_CTL_PAD_GPIO_EMC_19">SW_MUX_CTL_PAD_GPIO_EMC_19</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_20" title="SW_MUX_CTL_PAD_GPIO_EMC_20">SW_MUX_CTL_PAD_GPIO_EMC_20</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_21" title="SW_MUX_CTL_PAD_GPIO_EMC_21">SW_MUX_CTL_PAD_GPIO_EMC_21</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_22" title="SW_MUX_CTL_PAD_GPIO_EMC_22">SW_MUX_CTL_PAD_GPIO_EMC_22</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_23" title="SW_MUX_CTL_PAD_GPIO_EMC_23">SW_MUX_CTL_PAD_GPIO_EMC_23</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_24" title="SW_MUX_CTL_PAD_GPIO_EMC_24">SW_MUX_CTL_PAD_GPIO_EMC_24</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_25" title="SW_MUX_CTL_PAD_GPIO_EMC_25">SW_MUX_CTL_PAD_GPIO_EMC_25</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_26" title="SW_MUX_CTL_PAD_GPIO_EMC_26">SW_MUX_CTL_PAD_GPIO_EMC_26</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_27" title="SW_MUX_CTL_PAD_GPIO_EMC_27">SW_MUX_CTL_PAD_GPIO_EMC_27</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_28" title="SW_MUX_CTL_PAD_GPIO_EMC_28">SW_MUX_CTL_PAD_GPIO_EMC_28</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_29" title="SW_MUX_CTL_PAD_GPIO_EMC_29">SW_MUX_CTL_PAD_GPIO_EMC_29</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_30" title="SW_MUX_CTL_PAD_GPIO_EMC_30">SW_MUX_CTL_PAD_GPIO_EMC_30</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_31" title="SW_MUX_CTL_PAD_GPIO_EMC_31">SW_MUX_CTL_PAD_GPIO_EMC_31</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_32" title="SW_MUX_CTL_PAD_GPIO_EMC_32">SW_MUX_CTL_PAD_GPIO_EMC_32</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_33" title="SW_MUX_CTL_PAD_GPIO_EMC_33">SW_MUX_CTL_PAD_GPIO_EMC_33</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_34" title="SW_MUX_CTL_PAD_GPIO_EMC_34">SW_MUX_CTL_PAD_GPIO_EMC_34</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_35" title="SW_MUX_CTL_PAD_GPIO_EMC_35">SW_MUX_CTL_PAD_GPIO_EMC_35</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_36" title="SW_MUX_CTL_PAD_GPIO_EMC_36">SW_MUX_CTL_PAD_GPIO_EMC_36</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_37" title="SW_MUX_CTL_PAD_GPIO_EMC_37">SW_MUX_CTL_PAD_GPIO_EMC_37</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_38" title="SW_MUX_CTL_PAD_GPIO_EMC_38">SW_MUX_CTL_PAD_GPIO_EMC_38</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_39" title="SW_MUX_CTL_PAD_GPIO_EMC_39">SW_MUX_CTL_PAD_GPIO_EMC_39</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_40" title="SW_MUX_CTL_PAD_GPIO_EMC_40">SW_MUX_CTL_PAD_GPIO_EMC_40</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_41" title="SW_MUX_CTL_PAD_GPIO_EMC_41">SW_MUX_CTL_PAD_GPIO_EMC_41</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_00" title="SW_MUX_CTL_PAD_GPIO_SD_B0_00">SW_MUX_CTL_PAD_GPIO_SD_B0_00</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_01" title="SW_MUX_CTL_PAD_GPIO_SD_B0_01">SW_MUX_CTL_PAD_GPIO_SD_B0_01</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_02" title="SW_MUX_CTL_PAD_GPIO_SD_B0_02">SW_MUX_CTL_PAD_GPIO_SD_B0_02</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_03" title="SW_MUX_CTL_PAD_GPIO_SD_B0_03">SW_MUX_CTL_PAD_GPIO_SD_B0_03</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_04" title="SW_MUX_CTL_PAD_GPIO_SD_B0_04">SW_MUX_CTL_PAD_GPIO_SD_B0_04</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_05" title="SW_MUX_CTL_PAD_GPIO_SD_B0_05">SW_MUX_CTL_PAD_GPIO_SD_B0_05</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_00" title="SW_MUX_CTL_PAD_GPIO_SD_B1_00">SW_MUX_CTL_PAD_GPIO_SD_B1_00</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_01" title="SW_MUX_CTL_PAD_GPIO_SD_B1_01">SW_MUX_CTL_PAD_GPIO_SD_B1_01</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_02" title="SW_MUX_CTL_PAD_GPIO_SD_B1_02">SW_MUX_CTL_PAD_GPIO_SD_B1_02</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_03" title="SW_MUX_CTL_PAD_GPIO_SD_B1_03">SW_MUX_CTL_PAD_GPIO_SD_B1_03</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_04" title="SW_MUX_CTL_PAD_GPIO_SD_B1_04">SW_MUX_CTL_PAD_GPIO_SD_B1_04</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_05" title="SW_MUX_CTL_PAD_GPIO_SD_B1_05">SW_MUX_CTL_PAD_GPIO_SD_B1_05</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_06" title="SW_MUX_CTL_PAD_GPIO_SD_B1_06">SW_MUX_CTL_PAD_GPIO_SD_B1_06</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_07" title="SW_MUX_CTL_PAD_GPIO_SD_B1_07">SW_MUX_CTL_PAD_GPIO_SD_B1_07</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_08" title="SW_MUX_CTL_PAD_GPIO_SD_B1_08">SW_MUX_CTL_PAD_GPIO_SD_B1_08</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_09" title="SW_MUX_CTL_PAD_GPIO_SD_B1_09">SW_MUX_CTL_PAD_GPIO_SD_B1_09</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_10" title="SW_MUX_CTL_PAD_GPIO_SD_B1_10">SW_MUX_CTL_PAD_GPIO_SD_B1_10</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_11" title="SW_MUX_CTL_PAD_GPIO_SD_B1_11">SW_MUX_CTL_PAD_GPIO_SD_B1_11</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_00" title="SW_MUX_CTL_PAD_GPIO_SPI_B0_00">SW_MUX_CTL_PAD_GPIO_SPI_B0_00</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_01" title="SW_MUX_CTL_PAD_GPIO_SPI_B0_01">SW_MUX_CTL_PAD_GPIO_SPI_B0_01</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_02" title="SW_MUX_CTL_PAD_GPIO_SPI_B0_02">SW_MUX_CTL_PAD_GPIO_SPI_B0_02</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_03" title="SW_MUX_CTL_PAD_GPIO_SPI_B0_03">SW_MUX_CTL_PAD_GPIO_SPI_B0_03</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_04" title="SW_MUX_CTL_PAD_GPIO_SPI_B0_04">SW_MUX_CTL_PAD_GPIO_SPI_B0_04</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_05" title="SW_MUX_CTL_PAD_GPIO_SPI_B0_05">SW_MUX_CTL_PAD_GPIO_SPI_B0_05</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_06" title="SW_MUX_CTL_PAD_GPIO_SPI_B0_06">SW_MUX_CTL_PAD_GPIO_SPI_B0_06</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_07" title="SW_MUX_CTL_PAD_GPIO_SPI_B0_07">SW_MUX_CTL_PAD_GPIO_SPI_B0_07</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_08" title="SW_MUX_CTL_PAD_GPIO_SPI_B0_08">SW_MUX_CTL_PAD_GPIO_SPI_B0_08</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_09" title="SW_MUX_CTL_PAD_GPIO_SPI_B0_09">SW_MUX_CTL_PAD_GPIO_SPI_B0_09</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_10" title="SW_MUX_CTL_PAD_GPIO_SPI_B0_10">SW_MUX_CTL_PAD_GPIO_SPI_B0_10</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_11" title="SW_MUX_CTL_PAD_GPIO_SPI_B0_11">SW_MUX_CTL_PAD_GPIO_SPI_B0_11</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_12" title="SW_MUX_CTL_PAD_GPIO_SPI_B0_12">SW_MUX_CTL_PAD_GPIO_SPI_B0_12</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_13" title="SW_MUX_CTL_PAD_GPIO_SPI_B0_13">SW_MUX_CTL_PAD_GPIO_SPI_B0_13</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_00" title="SW_MUX_CTL_PAD_GPIO_SPI_B1_00">SW_MUX_CTL_PAD_GPIO_SPI_B1_00</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_01" title="SW_MUX_CTL_PAD_GPIO_SPI_B1_01">SW_MUX_CTL_PAD_GPIO_SPI_B1_01</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_02" title="SW_MUX_CTL_PAD_GPIO_SPI_B1_02">SW_MUX_CTL_PAD_GPIO_SPI_B1_02</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_03" title="SW_MUX_CTL_PAD_GPIO_SPI_B1_03">SW_MUX_CTL_PAD_GPIO_SPI_B1_03</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_04" title="SW_MUX_CTL_PAD_GPIO_SPI_B1_04">SW_MUX_CTL_PAD_GPIO_SPI_B1_04</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_05" title="SW_MUX_CTL_PAD_GPIO_SPI_B1_05">SW_MUX_CTL_PAD_GPIO_SPI_B1_05</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_06" title="SW_MUX_CTL_PAD_GPIO_SPI_B1_06">SW_MUX_CTL_PAD_GPIO_SPI_B1_06</a></li><li><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_07" title="SW_MUX_CTL_PAD_GPIO_SPI_B1_07">SW_MUX_CTL_PAD_GPIO_SPI_B1_07</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_00" title="SW_PAD_CTL_PAD_GPIO_AD_B0_00">SW_PAD_CTL_PAD_GPIO_AD_B0_00</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_01" title="SW_PAD_CTL_PAD_GPIO_AD_B0_01">SW_PAD_CTL_PAD_GPIO_AD_B0_01</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_02" title="SW_PAD_CTL_PAD_GPIO_AD_B0_02">SW_PAD_CTL_PAD_GPIO_AD_B0_02</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_03" title="SW_PAD_CTL_PAD_GPIO_AD_B0_03">SW_PAD_CTL_PAD_GPIO_AD_B0_03</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_04" title="SW_PAD_CTL_PAD_GPIO_AD_B0_04">SW_PAD_CTL_PAD_GPIO_AD_B0_04</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_05" title="SW_PAD_CTL_PAD_GPIO_AD_B0_05">SW_PAD_CTL_PAD_GPIO_AD_B0_05</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_06" title="SW_PAD_CTL_PAD_GPIO_AD_B0_06">SW_PAD_CTL_PAD_GPIO_AD_B0_06</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_07" title="SW_PAD_CTL_PAD_GPIO_AD_B0_07">SW_PAD_CTL_PAD_GPIO_AD_B0_07</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_08" title="SW_PAD_CTL_PAD_GPIO_AD_B0_08">SW_PAD_CTL_PAD_GPIO_AD_B0_08</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_09" title="SW_PAD_CTL_PAD_GPIO_AD_B0_09">SW_PAD_CTL_PAD_GPIO_AD_B0_09</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_10" title="SW_PAD_CTL_PAD_GPIO_AD_B0_10">SW_PAD_CTL_PAD_GPIO_AD_B0_10</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_11" title="SW_PAD_CTL_PAD_GPIO_AD_B0_11">SW_PAD_CTL_PAD_GPIO_AD_B0_11</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_12" title="SW_PAD_CTL_PAD_GPIO_AD_B0_12">SW_PAD_CTL_PAD_GPIO_AD_B0_12</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_13" title="SW_PAD_CTL_PAD_GPIO_AD_B0_13">SW_PAD_CTL_PAD_GPIO_AD_B0_13</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_14" title="SW_PAD_CTL_PAD_GPIO_AD_B0_14">SW_PAD_CTL_PAD_GPIO_AD_B0_14</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_15" title="SW_PAD_CTL_PAD_GPIO_AD_B0_15">SW_PAD_CTL_PAD_GPIO_AD_B0_15</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_00" title="SW_PAD_CTL_PAD_GPIO_AD_B1_00">SW_PAD_CTL_PAD_GPIO_AD_B1_00</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_01" title="SW_PAD_CTL_PAD_GPIO_AD_B1_01">SW_PAD_CTL_PAD_GPIO_AD_B1_01</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_02" title="SW_PAD_CTL_PAD_GPIO_AD_B1_02">SW_PAD_CTL_PAD_GPIO_AD_B1_02</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_03" title="SW_PAD_CTL_PAD_GPIO_AD_B1_03">SW_PAD_CTL_PAD_GPIO_AD_B1_03</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_04" title="SW_PAD_CTL_PAD_GPIO_AD_B1_04">SW_PAD_CTL_PAD_GPIO_AD_B1_04</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_05" title="SW_PAD_CTL_PAD_GPIO_AD_B1_05">SW_PAD_CTL_PAD_GPIO_AD_B1_05</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_06" title="SW_PAD_CTL_PAD_GPIO_AD_B1_06">SW_PAD_CTL_PAD_GPIO_AD_B1_06</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_07" title="SW_PAD_CTL_PAD_GPIO_AD_B1_07">SW_PAD_CTL_PAD_GPIO_AD_B1_07</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_08" title="SW_PAD_CTL_PAD_GPIO_AD_B1_08">SW_PAD_CTL_PAD_GPIO_AD_B1_08</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_09" title="SW_PAD_CTL_PAD_GPIO_AD_B1_09">SW_PAD_CTL_PAD_GPIO_AD_B1_09</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_10" title="SW_PAD_CTL_PAD_GPIO_AD_B1_10">SW_PAD_CTL_PAD_GPIO_AD_B1_10</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_11" title="SW_PAD_CTL_PAD_GPIO_AD_B1_11">SW_PAD_CTL_PAD_GPIO_AD_B1_11</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_12" title="SW_PAD_CTL_PAD_GPIO_AD_B1_12">SW_PAD_CTL_PAD_GPIO_AD_B1_12</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_13" title="SW_PAD_CTL_PAD_GPIO_AD_B1_13">SW_PAD_CTL_PAD_GPIO_AD_B1_13</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_14" title="SW_PAD_CTL_PAD_GPIO_AD_B1_14">SW_PAD_CTL_PAD_GPIO_AD_B1_14</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_15" title="SW_PAD_CTL_PAD_GPIO_AD_B1_15">SW_PAD_CTL_PAD_GPIO_AD_B1_15</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_00" title="SW_PAD_CTL_PAD_GPIO_B0_00">SW_PAD_CTL_PAD_GPIO_B0_00</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_01" title="SW_PAD_CTL_PAD_GPIO_B0_01">SW_PAD_CTL_PAD_GPIO_B0_01</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_02" title="SW_PAD_CTL_PAD_GPIO_B0_02">SW_PAD_CTL_PAD_GPIO_B0_02</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_03" title="SW_PAD_CTL_PAD_GPIO_B0_03">SW_PAD_CTL_PAD_GPIO_B0_03</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_04" title="SW_PAD_CTL_PAD_GPIO_B0_04">SW_PAD_CTL_PAD_GPIO_B0_04</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_05" title="SW_PAD_CTL_PAD_GPIO_B0_05">SW_PAD_CTL_PAD_GPIO_B0_05</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_06" title="SW_PAD_CTL_PAD_GPIO_B0_06">SW_PAD_CTL_PAD_GPIO_B0_06</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_07" title="SW_PAD_CTL_PAD_GPIO_B0_07">SW_PAD_CTL_PAD_GPIO_B0_07</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_08" title="SW_PAD_CTL_PAD_GPIO_B0_08">SW_PAD_CTL_PAD_GPIO_B0_08</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_09" title="SW_PAD_CTL_PAD_GPIO_B0_09">SW_PAD_CTL_PAD_GPIO_B0_09</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_10" title="SW_PAD_CTL_PAD_GPIO_B0_10">SW_PAD_CTL_PAD_GPIO_B0_10</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_11" title="SW_PAD_CTL_PAD_GPIO_B0_11">SW_PAD_CTL_PAD_GPIO_B0_11</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_12" title="SW_PAD_CTL_PAD_GPIO_B0_12">SW_PAD_CTL_PAD_GPIO_B0_12</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_13" title="SW_PAD_CTL_PAD_GPIO_B0_13">SW_PAD_CTL_PAD_GPIO_B0_13</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_14" title="SW_PAD_CTL_PAD_GPIO_B0_14">SW_PAD_CTL_PAD_GPIO_B0_14</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_15" title="SW_PAD_CTL_PAD_GPIO_B0_15">SW_PAD_CTL_PAD_GPIO_B0_15</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_00" title="SW_PAD_CTL_PAD_GPIO_B1_00">SW_PAD_CTL_PAD_GPIO_B1_00</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_01" title="SW_PAD_CTL_PAD_GPIO_B1_01">SW_PAD_CTL_PAD_GPIO_B1_01</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_02" title="SW_PAD_CTL_PAD_GPIO_B1_02">SW_PAD_CTL_PAD_GPIO_B1_02</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_03" title="SW_PAD_CTL_PAD_GPIO_B1_03">SW_PAD_CTL_PAD_GPIO_B1_03</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_04" title="SW_PAD_CTL_PAD_GPIO_B1_04">SW_PAD_CTL_PAD_GPIO_B1_04</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_05" title="SW_PAD_CTL_PAD_GPIO_B1_05">SW_PAD_CTL_PAD_GPIO_B1_05</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_06" title="SW_PAD_CTL_PAD_GPIO_B1_06">SW_PAD_CTL_PAD_GPIO_B1_06</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_07" title="SW_PAD_CTL_PAD_GPIO_B1_07">SW_PAD_CTL_PAD_GPIO_B1_07</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_08" title="SW_PAD_CTL_PAD_GPIO_B1_08">SW_PAD_CTL_PAD_GPIO_B1_08</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_09" title="SW_PAD_CTL_PAD_GPIO_B1_09">SW_PAD_CTL_PAD_GPIO_B1_09</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_10" title="SW_PAD_CTL_PAD_GPIO_B1_10">SW_PAD_CTL_PAD_GPIO_B1_10</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_11" title="SW_PAD_CTL_PAD_GPIO_B1_11">SW_PAD_CTL_PAD_GPIO_B1_11</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_12" title="SW_PAD_CTL_PAD_GPIO_B1_12">SW_PAD_CTL_PAD_GPIO_B1_12</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_13" title="SW_PAD_CTL_PAD_GPIO_B1_13">SW_PAD_CTL_PAD_GPIO_B1_13</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_14" title="SW_PAD_CTL_PAD_GPIO_B1_14">SW_PAD_CTL_PAD_GPIO_B1_14</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_15" title="SW_PAD_CTL_PAD_GPIO_B1_15">SW_PAD_CTL_PAD_GPIO_B1_15</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_00" title="SW_PAD_CTL_PAD_GPIO_EMC_00">SW_PAD_CTL_PAD_GPIO_EMC_00</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_01" title="SW_PAD_CTL_PAD_GPIO_EMC_01">SW_PAD_CTL_PAD_GPIO_EMC_01</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_02" title="SW_PAD_CTL_PAD_GPIO_EMC_02">SW_PAD_CTL_PAD_GPIO_EMC_02</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_03" title="SW_PAD_CTL_PAD_GPIO_EMC_03">SW_PAD_CTL_PAD_GPIO_EMC_03</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_04" title="SW_PAD_CTL_PAD_GPIO_EMC_04">SW_PAD_CTL_PAD_GPIO_EMC_04</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_05" title="SW_PAD_CTL_PAD_GPIO_EMC_05">SW_PAD_CTL_PAD_GPIO_EMC_05</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_06" title="SW_PAD_CTL_PAD_GPIO_EMC_06">SW_PAD_CTL_PAD_GPIO_EMC_06</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_07" title="SW_PAD_CTL_PAD_GPIO_EMC_07">SW_PAD_CTL_PAD_GPIO_EMC_07</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_08" title="SW_PAD_CTL_PAD_GPIO_EMC_08">SW_PAD_CTL_PAD_GPIO_EMC_08</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_09" title="SW_PAD_CTL_PAD_GPIO_EMC_09">SW_PAD_CTL_PAD_GPIO_EMC_09</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_10" title="SW_PAD_CTL_PAD_GPIO_EMC_10">SW_PAD_CTL_PAD_GPIO_EMC_10</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_11" title="SW_PAD_CTL_PAD_GPIO_EMC_11">SW_PAD_CTL_PAD_GPIO_EMC_11</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_12" title="SW_PAD_CTL_PAD_GPIO_EMC_12">SW_PAD_CTL_PAD_GPIO_EMC_12</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_13" title="SW_PAD_CTL_PAD_GPIO_EMC_13">SW_PAD_CTL_PAD_GPIO_EMC_13</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_14" title="SW_PAD_CTL_PAD_GPIO_EMC_14">SW_PAD_CTL_PAD_GPIO_EMC_14</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_15" title="SW_PAD_CTL_PAD_GPIO_EMC_15">SW_PAD_CTL_PAD_GPIO_EMC_15</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_16" title="SW_PAD_CTL_PAD_GPIO_EMC_16">SW_PAD_CTL_PAD_GPIO_EMC_16</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_17" title="SW_PAD_CTL_PAD_GPIO_EMC_17">SW_PAD_CTL_PAD_GPIO_EMC_17</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_18" title="SW_PAD_CTL_PAD_GPIO_EMC_18">SW_PAD_CTL_PAD_GPIO_EMC_18</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_19" title="SW_PAD_CTL_PAD_GPIO_EMC_19">SW_PAD_CTL_PAD_GPIO_EMC_19</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_20" title="SW_PAD_CTL_PAD_GPIO_EMC_20">SW_PAD_CTL_PAD_GPIO_EMC_20</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_21" title="SW_PAD_CTL_PAD_GPIO_EMC_21">SW_PAD_CTL_PAD_GPIO_EMC_21</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_22" title="SW_PAD_CTL_PAD_GPIO_EMC_22">SW_PAD_CTL_PAD_GPIO_EMC_22</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_23" title="SW_PAD_CTL_PAD_GPIO_EMC_23">SW_PAD_CTL_PAD_GPIO_EMC_23</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_24" title="SW_PAD_CTL_PAD_GPIO_EMC_24">SW_PAD_CTL_PAD_GPIO_EMC_24</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_25" title="SW_PAD_CTL_PAD_GPIO_EMC_25">SW_PAD_CTL_PAD_GPIO_EMC_25</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_26" title="SW_PAD_CTL_PAD_GPIO_EMC_26">SW_PAD_CTL_PAD_GPIO_EMC_26</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_27" title="SW_PAD_CTL_PAD_GPIO_EMC_27">SW_PAD_CTL_PAD_GPIO_EMC_27</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_28" title="SW_PAD_CTL_PAD_GPIO_EMC_28">SW_PAD_CTL_PAD_GPIO_EMC_28</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_29" title="SW_PAD_CTL_PAD_GPIO_EMC_29">SW_PAD_CTL_PAD_GPIO_EMC_29</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_30" title="SW_PAD_CTL_PAD_GPIO_EMC_30">SW_PAD_CTL_PAD_GPIO_EMC_30</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_31" title="SW_PAD_CTL_PAD_GPIO_EMC_31">SW_PAD_CTL_PAD_GPIO_EMC_31</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_32" title="SW_PAD_CTL_PAD_GPIO_EMC_32">SW_PAD_CTL_PAD_GPIO_EMC_32</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_33" title="SW_PAD_CTL_PAD_GPIO_EMC_33">SW_PAD_CTL_PAD_GPIO_EMC_33</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_34" title="SW_PAD_CTL_PAD_GPIO_EMC_34">SW_PAD_CTL_PAD_GPIO_EMC_34</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_35" title="SW_PAD_CTL_PAD_GPIO_EMC_35">SW_PAD_CTL_PAD_GPIO_EMC_35</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_36" title="SW_PAD_CTL_PAD_GPIO_EMC_36">SW_PAD_CTL_PAD_GPIO_EMC_36</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_37" title="SW_PAD_CTL_PAD_GPIO_EMC_37">SW_PAD_CTL_PAD_GPIO_EMC_37</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_38" title="SW_PAD_CTL_PAD_GPIO_EMC_38">SW_PAD_CTL_PAD_GPIO_EMC_38</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_39" title="SW_PAD_CTL_PAD_GPIO_EMC_39">SW_PAD_CTL_PAD_GPIO_EMC_39</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_40" title="SW_PAD_CTL_PAD_GPIO_EMC_40">SW_PAD_CTL_PAD_GPIO_EMC_40</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_41" title="SW_PAD_CTL_PAD_GPIO_EMC_41">SW_PAD_CTL_PAD_GPIO_EMC_41</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_00" title="SW_PAD_CTL_PAD_GPIO_SD_B0_00">SW_PAD_CTL_PAD_GPIO_SD_B0_00</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_01" title="SW_PAD_CTL_PAD_GPIO_SD_B0_01">SW_PAD_CTL_PAD_GPIO_SD_B0_01</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_02" title="SW_PAD_CTL_PAD_GPIO_SD_B0_02">SW_PAD_CTL_PAD_GPIO_SD_B0_02</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_03" title="SW_PAD_CTL_PAD_GPIO_SD_B0_03">SW_PAD_CTL_PAD_GPIO_SD_B0_03</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_04" title="SW_PAD_CTL_PAD_GPIO_SD_B0_04">SW_PAD_CTL_PAD_GPIO_SD_B0_04</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_05" title="SW_PAD_CTL_PAD_GPIO_SD_B0_05">SW_PAD_CTL_PAD_GPIO_SD_B0_05</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_00" title="SW_PAD_CTL_PAD_GPIO_SD_B1_00">SW_PAD_CTL_PAD_GPIO_SD_B1_00</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_01" title="SW_PAD_CTL_PAD_GPIO_SD_B1_01">SW_PAD_CTL_PAD_GPIO_SD_B1_01</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_02" title="SW_PAD_CTL_PAD_GPIO_SD_B1_02">SW_PAD_CTL_PAD_GPIO_SD_B1_02</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_03" title="SW_PAD_CTL_PAD_GPIO_SD_B1_03">SW_PAD_CTL_PAD_GPIO_SD_B1_03</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_04" title="SW_PAD_CTL_PAD_GPIO_SD_B1_04">SW_PAD_CTL_PAD_GPIO_SD_B1_04</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_05" title="SW_PAD_CTL_PAD_GPIO_SD_B1_05">SW_PAD_CTL_PAD_GPIO_SD_B1_05</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_06" title="SW_PAD_CTL_PAD_GPIO_SD_B1_06">SW_PAD_CTL_PAD_GPIO_SD_B1_06</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_07" title="SW_PAD_CTL_PAD_GPIO_SD_B1_07">SW_PAD_CTL_PAD_GPIO_SD_B1_07</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_08" title="SW_PAD_CTL_PAD_GPIO_SD_B1_08">SW_PAD_CTL_PAD_GPIO_SD_B1_08</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_09" title="SW_PAD_CTL_PAD_GPIO_SD_B1_09">SW_PAD_CTL_PAD_GPIO_SD_B1_09</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_10" title="SW_PAD_CTL_PAD_GPIO_SD_B1_10">SW_PAD_CTL_PAD_GPIO_SD_B1_10</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_11" title="SW_PAD_CTL_PAD_GPIO_SD_B1_11">SW_PAD_CTL_PAD_GPIO_SD_B1_11</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_00" title="SW_PAD_CTL_PAD_GPIO_SPI_B0_00">SW_PAD_CTL_PAD_GPIO_SPI_B0_00</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_01" title="SW_PAD_CTL_PAD_GPIO_SPI_B0_01">SW_PAD_CTL_PAD_GPIO_SPI_B0_01</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_02" title="SW_PAD_CTL_PAD_GPIO_SPI_B0_02">SW_PAD_CTL_PAD_GPIO_SPI_B0_02</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_03" title="SW_PAD_CTL_PAD_GPIO_SPI_B0_03">SW_PAD_CTL_PAD_GPIO_SPI_B0_03</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_04" title="SW_PAD_CTL_PAD_GPIO_SPI_B0_04">SW_PAD_CTL_PAD_GPIO_SPI_B0_04</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_05" title="SW_PAD_CTL_PAD_GPIO_SPI_B0_05">SW_PAD_CTL_PAD_GPIO_SPI_B0_05</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_06" title="SW_PAD_CTL_PAD_GPIO_SPI_B0_06">SW_PAD_CTL_PAD_GPIO_SPI_B0_06</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_07" title="SW_PAD_CTL_PAD_GPIO_SPI_B0_07">SW_PAD_CTL_PAD_GPIO_SPI_B0_07</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_08" title="SW_PAD_CTL_PAD_GPIO_SPI_B0_08">SW_PAD_CTL_PAD_GPIO_SPI_B0_08</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_09" title="SW_PAD_CTL_PAD_GPIO_SPI_B0_09">SW_PAD_CTL_PAD_GPIO_SPI_B0_09</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_10" title="SW_PAD_CTL_PAD_GPIO_SPI_B0_10">SW_PAD_CTL_PAD_GPIO_SPI_B0_10</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_11" title="SW_PAD_CTL_PAD_GPIO_SPI_B0_11">SW_PAD_CTL_PAD_GPIO_SPI_B0_11</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_12" title="SW_PAD_CTL_PAD_GPIO_SPI_B0_12">SW_PAD_CTL_PAD_GPIO_SPI_B0_12</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_13" title="SW_PAD_CTL_PAD_GPIO_SPI_B0_13">SW_PAD_CTL_PAD_GPIO_SPI_B0_13</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_00" title="SW_PAD_CTL_PAD_GPIO_SPI_B1_00">SW_PAD_CTL_PAD_GPIO_SPI_B1_00</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_01" title="SW_PAD_CTL_PAD_GPIO_SPI_B1_01">SW_PAD_CTL_PAD_GPIO_SPI_B1_01</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_02" title="SW_PAD_CTL_PAD_GPIO_SPI_B1_02">SW_PAD_CTL_PAD_GPIO_SPI_B1_02</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_03" title="SW_PAD_CTL_PAD_GPIO_SPI_B1_03">SW_PAD_CTL_PAD_GPIO_SPI_B1_03</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_04" title="SW_PAD_CTL_PAD_GPIO_SPI_B1_04">SW_PAD_CTL_PAD_GPIO_SPI_B1_04</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_05" title="SW_PAD_CTL_PAD_GPIO_SPI_B1_05">SW_PAD_CTL_PAD_GPIO_SPI_B1_05</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_06" title="SW_PAD_CTL_PAD_GPIO_SPI_B1_06">SW_PAD_CTL_PAD_GPIO_SPI_B1_06</a></li><li><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_07" title="SW_PAD_CTL_PAD_GPIO_SPI_B1_07">SW_PAD_CTL_PAD_GPIO_SPI_B1_07</a></li><li><a href="#structfield.USB_OTG1_OC_SELECT_INPUT" title="USB_OTG1_OC_SELECT_INPUT">USB_OTG1_OC_SELECT_INPUT</a></li><li><a href="#structfield.USB_OTG2_OC_SELECT_INPUT" title="USB_OTG2_OC_SELECT_INPUT">USB_OTG2_OC_SELECT_INPUT</a></li><li><a href="#structfield.USDHC1_CD_B_SELECT_INPUT" title="USDHC1_CD_B_SELECT_INPUT">USDHC1_CD_B_SELECT_INPUT</a></li><li><a href="#structfield.USDHC1_WP_SELECT_INPUT" title="USDHC1_WP_SELECT_INPUT">USDHC1_WP_SELECT_INPUT</a></li><li><a href="#structfield.USDHC2_CD_B_SELECT_INPUT" title="USDHC2_CD_B_SELECT_INPUT">USDHC2_CD_B_SELECT_INPUT</a></li><li><a href="#structfield.USDHC2_CLK_SELECT_INPUT" title="USDHC2_CLK_SELECT_INPUT">USDHC2_CLK_SELECT_INPUT</a></li><li><a href="#structfield.USDHC2_CMD_SELECT_INPUT" title="USDHC2_CMD_SELECT_INPUT">USDHC2_CMD_SELECT_INPUT</a></li><li><a href="#structfield.USDHC2_DATA0_SELECT_INPUT" title="USDHC2_DATA0_SELECT_INPUT">USDHC2_DATA0_SELECT_INPUT</a></li><li><a href="#structfield.USDHC2_DATA1_SELECT_INPUT" title="USDHC2_DATA1_SELECT_INPUT">USDHC2_DATA1_SELECT_INPUT</a></li><li><a href="#structfield.USDHC2_DATA2_SELECT_INPUT" title="USDHC2_DATA2_SELECT_INPUT">USDHC2_DATA2_SELECT_INPUT</a></li><li><a href="#structfield.USDHC2_DATA3_SELECT_INPUT" title="USDHC2_DATA3_SELECT_INPUT">USDHC2_DATA3_SELECT_INPUT</a></li><li><a href="#structfield.USDHC2_DATA4_SELECT_INPUT" title="USDHC2_DATA4_SELECT_INPUT">USDHC2_DATA4_SELECT_INPUT</a></li><li><a href="#structfield.USDHC2_DATA5_SELECT_INPUT" title="USDHC2_DATA5_SELECT_INPUT">USDHC2_DATA5_SELECT_INPUT</a></li><li><a href="#structfield.USDHC2_DATA6_SELECT_INPUT" title="USDHC2_DATA6_SELECT_INPUT">USDHC2_DATA6_SELECT_INPUT</a></li><li><a href="#structfield.USDHC2_DATA7_SELECT_INPUT" title="USDHC2_DATA7_SELECT_INPUT">USDHC2_DATA7_SELECT_INPUT</a></li><li><a href="#structfield.USDHC2_WP_SELECT_INPUT" title="USDHC2_WP_SELECT_INPUT">USDHC2_WP_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN02_SELECT_INPUT" title="XBAR1_IN02_SELECT_INPUT">XBAR1_IN02_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN03_SELECT_INPUT" title="XBAR1_IN03_SELECT_INPUT">XBAR1_IN03_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN04_SELECT_INPUT" title="XBAR1_IN04_SELECT_INPUT">XBAR1_IN04_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN05_SELECT_INPUT" title="XBAR1_IN05_SELECT_INPUT">XBAR1_IN05_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN06_SELECT_INPUT" title="XBAR1_IN06_SELECT_INPUT">XBAR1_IN06_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN07_SELECT_INPUT" title="XBAR1_IN07_SELECT_INPUT">XBAR1_IN07_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN08_SELECT_INPUT" title="XBAR1_IN08_SELECT_INPUT">XBAR1_IN08_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN09_SELECT_INPUT" title="XBAR1_IN09_SELECT_INPUT">XBAR1_IN09_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN14_SELECT_INPUT" title="XBAR1_IN14_SELECT_INPUT">XBAR1_IN14_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN15_SELECT_INPUT" title="XBAR1_IN15_SELECT_INPUT">XBAR1_IN15_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN16_SELECT_INPUT" title="XBAR1_IN16_SELECT_INPUT">XBAR1_IN16_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN17_SELECT_INPUT" title="XBAR1_IN17_SELECT_INPUT">XBAR1_IN17_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN18_SELECT_INPUT" title="XBAR1_IN18_SELECT_INPUT">XBAR1_IN18_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN19_SELECT_INPUT" title="XBAR1_IN19_SELECT_INPUT">XBAR1_IN19_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN20_SELECT_INPUT" title="XBAR1_IN20_SELECT_INPUT">XBAR1_IN20_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN21_SELECT_INPUT" title="XBAR1_IN21_SELECT_INPUT">XBAR1_IN21_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN22_SELECT_INPUT" title="XBAR1_IN22_SELECT_INPUT">XBAR1_IN22_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN23_SELECT_INPUT" title="XBAR1_IN23_SELECT_INPUT">XBAR1_IN23_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN24_SELECT_INPUT" title="XBAR1_IN24_SELECT_INPUT">XBAR1_IN24_SELECT_INPUT</a></li><li><a href="#structfield.XBAR1_IN25_SELECT_INPUT" title="XBAR1_IN25_SELECT_INPUT">XBAR1_IN25_SELECT_INPUT</a></li></ul><h3><a href="#synthetic-implementations">Auto Trait Implementations</a></h3><ul class="block synthetic-implementation"><li><a href="#impl-Freeze-for-RegisterBlock" title="!Freeze">!Freeze</a></li><li><a href="#impl-RefUnwindSafe-for-RegisterBlock" title="!RefUnwindSafe">!RefUnwindSafe</a></li><li><a href="#impl-Sync-for-RegisterBlock" title="!Sync">!Sync</a></li><li><a href="#impl-Send-for-RegisterBlock" title="Send">Send</a></li><li><a href="#impl-Unpin-for-RegisterBlock" title="Unpin">Unpin</a></li><li><a href="#impl-UnwindSafe-for-RegisterBlock" title="UnwindSafe">UnwindSafe</a></li></ul><h3><a href="#blanket-implementations">Blanket Implementations</a></h3><ul class="block blanket-implementation"><li><a href="#impl-Any-for-T" title="Any">Any</a></li><li><a href="#impl-Borrow%3CT%3E-for-T" title="Borrow&#60;T&#62;">Borrow&#60;T&#62;</a></li><li><a href="#impl-BorrowMut%3CT%3E-for-T" title="BorrowMut&#60;T&#62;">BorrowMut&#60;T&#62;</a></li><li><a href="#impl-From%3CT%3E-for-T" title="From&#60;T&#62;">From&#60;T&#62;</a></li><li><a href="#impl-Into%3CU%3E-for-T" title="Into&#60;U&#62;">Into&#60;U&#62;</a></li><li><a href="#impl-TryFrom%3CU%3E-for-T" title="TryFrom&#60;U&#62;">TryFrom&#60;U&#62;</a></li><li><a href="#impl-TryInto%3CU%3E-for-T" title="TryInto&#60;U&#62;">TryInto&#60;U&#62;</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="index.html">In imxrt_<wbr>ral::<wbr>iomuxc</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">imxrt_ral</a>::<wbr><a href="index.html">iomuxc</a></div><h1>Struct <span class="struct">RegisterBlock</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/imxrt_ral/blocks/imxrt1061/iomuxc.rs.html#3-963">Source</a> </span></div><pre class="rust item-decl"><code><div class="code-attribute">#[repr(C)]</div>pub struct RegisterBlock {<details class="toggle type-contents-toggle"><summary class="hideme"><span>Show 479 fields</span></summary>
    pub SW_MUX_CTL_PAD_GPIO_EMC_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_16: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_17: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_18: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_19: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_20: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_21: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_22: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_23: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_24: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_25: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_26: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_27: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_28: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_29: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_30: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_31: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_32: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_33: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_34: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_35: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_36: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_37: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_38: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_39: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_40: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_EMC_41: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B0_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_AD_B1_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B0_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B0_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B0_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B0_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B0_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B0_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B0_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B0_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B0_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B0_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B0_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B0_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B0_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B0_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B0_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B0_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B1_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B1_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B1_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B1_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B1_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B1_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B1_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B1_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B1_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B1_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B1_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B1_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B1_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B1_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B1_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_B1_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B0_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B0_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B0_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B0_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B0_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B0_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_16: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_17: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_18: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_19: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_20: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_21: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_22: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_23: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_24: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_25: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_26: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_27: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_28: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_29: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_30: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_31: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_32: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_33: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_34: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_35: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_36: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_37: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_38: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_39: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_40: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_EMC_41: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B0_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_AD_B1_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B0_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B0_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B0_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B0_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B0_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B0_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B0_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B0_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B0_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B0_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B0_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B0_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B0_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B0_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B0_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B0_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B1_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B1_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B1_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B1_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B1_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B1_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B1_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B1_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B1_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B1_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B1_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B1_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B1_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B1_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B1_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_B1_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B0_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B0_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B0_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B0_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B0_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B0_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ANATOP_USB_OTG1_ID_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ANATOP_USB_OTG2_ID_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub CCM_PMIC_READY_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub CSI_DATA02_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub CSI_DATA03_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub CSI_DATA04_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub CSI_DATA05_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub CSI_DATA06_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub CSI_DATA07_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub CSI_DATA08_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub CSI_DATA09_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub CSI_HSYNC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub CSI_PIXCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub CSI_VSYNC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ENET_IPG_CLK_RMII_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ENET_MDIO_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ENET0_RXDATA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ENET1_RXDATA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ENET_RXEN_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ENET_RXERR_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ENET0_TIMER_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ENET_TXCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXCAN1_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXCAN2_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM1_PWMA3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM1_PWMA0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM1_PWMA1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM1_PWMA2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM1_PWMB3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM1_PWMB0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM1_PWMB1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM1_PWMB2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM2_PWMA3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM2_PWMA0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM2_PWMA1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM2_PWMA2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM2_PWMB3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM2_PWMB0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM2_PWMB1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM2_PWMB2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM4_PWMA0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM4_PWMA1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM4_PWMA2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXPWM4_PWMA3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPIA_DQS_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPIA_DATA0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPIA_DATA1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPIA_DATA2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPIA_DATA3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPIB_DATA0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPIB_DATA1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPIB_DATA2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPIB_DATA3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPIA_SCK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPI2C1_SCL_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPI2C1_SDA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPI2C2_SCL_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPI2C2_SDA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPI2C3_SCL_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPI2C3_SDA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPI2C4_SCL_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPI2C4_SDA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI1_PCS0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI1_SCK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI1_SDI_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI1_SDO_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI2_PCS0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI2_SCK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI2_SDI_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI2_SDO_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI3_PCS0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI3_SCK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI3_SDI_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI3_SDO_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI4_PCS0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI4_SCK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI4_SDI_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPSPI4_SDO_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART2_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART2_TX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART3_CTS_B_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART3_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART3_TX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART4_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART4_TX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART5_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART5_TX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART6_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART6_TX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART7_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART7_TX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART8_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub LPUART8_TX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub NMI_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub QTIMER2_TIMER0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub QTIMER2_TIMER1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub QTIMER2_TIMER2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub QTIMER2_TIMER3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub QTIMER3_TIMER0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub QTIMER3_TIMER1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub QTIMER3_TIMER2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub QTIMER3_TIMER3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI1_MCLK2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI1_RX_BCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI1_RX_DATA0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI1_RX_DATA1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI1_RX_DATA2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI1_RX_DATA3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI1_RX_SYNC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI1_TX_BCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI1_TX_SYNC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI2_MCLK2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI2_RX_BCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI2_RX_DATA0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI2_RX_SYNC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI2_TX_BCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI2_TX_SYNC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SPDIF_IN_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub USB_OTG2_OC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub USB_OTG1_OC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub USDHC1_CD_B_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub USDHC1_WP_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub USDHC2_CLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub USDHC2_CD_B_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub USDHC2_CMD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub USDHC2_DATA0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub USDHC2_DATA1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub USDHC2_DATA2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub USDHC2_DATA3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub USDHC2_DATA4_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub USDHC2_DATA5_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub USDHC2_DATA6_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub USDHC2_DATA7_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub USDHC2_WP_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN02_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN03_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN04_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN05_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN06_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN07_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN08_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN09_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN17_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN18_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN20_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN22_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN23_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN24_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN14_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN15_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN16_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN25_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN19_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub XBAR1_IN21_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B0_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B0_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B0_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B0_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B0_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B0_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B0_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B0_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B0_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B0_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B0_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B0_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B0_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B0_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B1_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B1_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B1_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B1_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B1_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B1_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B1_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_MUX_CTL_PAD_GPIO_SPI_B1_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B0_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B0_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B0_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B0_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B0_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B0_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B0_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B0_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B0_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B0_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B0_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B0_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B0_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B0_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B1_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B1_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B1_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B1_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B1_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B1_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B1_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SW_PAD_CTL_PAD_GPIO_SPI_B1_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ENET2_IPG_CLK_RMII_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub GPT1_IPP_IND_CAPIN1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub GPT1_IPP_IND_CAPIN2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub GPT1_IPP_IND_CLKIN_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub GPT2_IPP_IND_CAPIN1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub GPT2_IPP_IND_CAPIN2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub GPT2_IPP_IND_CLKIN_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub SEMC_I_IPP_IND_DQS4_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    pub CANFD_IPP_IND_CANRX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;,
    <span class="comment">/* private fields */</span>
</details>}</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>IOMUXC</p>
</div></details><h2 id="fields" class="fields section-header">Fields<a href="#fields" class="anchor"></a></h2><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_00" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_00" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_00 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_01" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_01" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_01 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_02" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_02" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_02 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_03" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_03" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_03 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_04" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_04" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_04 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_05" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_05" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_05 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_06" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_06" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_06 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_07" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_07" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_07 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_08" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_08" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_08 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_09" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_09" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_09 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_10" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_10" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_10 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_11" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_11" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_11 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_12" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_12" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_12 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_13" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_13" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_13 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_14" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_14" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_14 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_15" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_15" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_15 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_16" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_16" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_16: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_16 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_17" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_17" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_17: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_17 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_18" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_18" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_18: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_18 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_19" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_19" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_19: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_19 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_20" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_20" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_20: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_20 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_21" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_21" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_21: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_21 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_22" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_22" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_22: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_22 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_23" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_23" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_23: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_23 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_24" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_24" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_24: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_24 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_25" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_25" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_25: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_25 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_26" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_26" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_26: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_26 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_27" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_27" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_27: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_27 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_28" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_28" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_28: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_28 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_29" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_29" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_29: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_29 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_30" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_30" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_30: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_30 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_31" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_31" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_31: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_31 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_32" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_32" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_32: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_32 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_33" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_33" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_33: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_33 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_34" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_34" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_34: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_34 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_35" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_35" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_35: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_35 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_36" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_36" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_36: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_36 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_37" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_37" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_37: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_37 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_38" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_38" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_38: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_38 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_39" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_39" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_39: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_39 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_40" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_40" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_40: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_40 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_EMC_41" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_EMC_41" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_EMC_41: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_EMC_41 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_00" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_00" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B0_00 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_01" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_01" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B0_01 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_02" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_02" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B0_02 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_03" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_03" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B0_03 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_04" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_04" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B0_04 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_05" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_05" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B0_05 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_06" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_06" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B0_06 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_07" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_07" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B0_07 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_08" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_08" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B0_08 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_09" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_09" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B0_09 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_10" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_10" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B0_10 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_11" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_11" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B0_11 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_12" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_12" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B0_12 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_13" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_13" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B0_13 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_14" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_14" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B0_14 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_15" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B0_15" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B0_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B0_15 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_00" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_00" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B1_00 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_01" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_01" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B1_01 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_02" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_02" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B1_02 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_03" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_03" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B1_03 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_04" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_04" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B1_04 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_05" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_05" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B1_05 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_06" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_06" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B1_06 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_07" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_07" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B1_07 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_08" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_08" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B1_08 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_09" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_09" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B1_09 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_10" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_10" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B1_10 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_11" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_11" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B1_11 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_12" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_12" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B1_12 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_13" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_13" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B1_13 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_14" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_14" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B1_14 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_15" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_AD_B1_15" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_AD_B1_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_AD_B1_15 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B0_00" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_00" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B0_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B0_00 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B0_01" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_01" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B0_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B0_01 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B0_02" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_02" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B0_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B0_02 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B0_03" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_03" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B0_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B0_03 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B0_04" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_04" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B0_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B0_04 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B0_05" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_05" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B0_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B0_05 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B0_06" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_06" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B0_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B0_06 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B0_07" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_07" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B0_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B0_07 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B0_08" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_08" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B0_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B0_08 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B0_09" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_09" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B0_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B0_09 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B0_10" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_10" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B0_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B0_10 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B0_11" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_11" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B0_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B0_11 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B0_12" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_12" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B0_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B0_12 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B0_13" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_13" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B0_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B0_13 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B0_14" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_14" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B0_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B0_14 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B0_15" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B0_15" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B0_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B0_15 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B1_00" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_00" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B1_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B1_00 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B1_01" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_01" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B1_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B1_01 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B1_02" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_02" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B1_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B1_02 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B1_03" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_03" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B1_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B1_03 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B1_04" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_04" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B1_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B1_04 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B1_05" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_05" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B1_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B1_05 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B1_06" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_06" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B1_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B1_06 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B1_07" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_07" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B1_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B1_07 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B1_08" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_08" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B1_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B1_08 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B1_09" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_09" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B1_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B1_09 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B1_10" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_10" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B1_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B1_10 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B1_11" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_11" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B1_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B1_11 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B1_12" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_12" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B1_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B1_12 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B1_13" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_13" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B1_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B1_13 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B1_14" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_14" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B1_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B1_14 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_B1_15" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_B1_15" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_B1_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_B1_15 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_00" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_00" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B0_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B0_00 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_01" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_01" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B0_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B0_01 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_02" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_02" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B0_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B0_02 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_03" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_03" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B0_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B0_03 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_04" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_04" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B0_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B0_04 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_05" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B0_05" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B0_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B0_05 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_00" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_00" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B1_00 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_01" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_01" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B1_01 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_02" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_02" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_03" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_03" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_04" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_04" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_05" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_05" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_06" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_06" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B1_06 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_07" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_07" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B1_07 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_08" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_08" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B1_08 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_09" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_09" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B1_09 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_10" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_10" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B1_10 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_11" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SD_B1_11" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SD_B1_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SD_B1_11 SW MUX Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_00" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_00" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_00 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_01" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_01" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_01 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_02" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_02" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_02 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_03" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_03" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_03 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_04" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_04" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_04 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_05" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_05" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_05 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_06" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_06" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_06 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_07" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_07" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_07 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_08" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_08" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_08 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_09" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_09" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_09 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_10" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_10" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_10 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_11" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_11" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_11 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_12" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_12" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_12 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_13" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_13" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_13 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_14" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_14" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_14 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_15" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_15" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_15 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_16" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_16" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_16: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_16 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_17" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_17" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_17: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_17 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_18" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_18" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_18: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_18 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_19" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_19" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_19: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_19 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_20" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_20" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_20: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_20 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_21" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_21" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_21: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_21 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_22" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_22" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_22: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_22 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_23" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_23" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_23: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_23 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_24" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_24" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_24: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_24 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_25" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_25" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_25: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_25 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_26" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_26" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_26: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_26 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_27" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_27" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_27: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_27 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_28" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_28" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_28: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_28 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_29" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_29" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_29: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_29 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_30" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_30" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_30: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_30 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_31" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_31" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_31: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_31 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_32" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_32" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_32: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_32 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_33" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_33" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_33: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_33 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_34" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_34" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_34: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_34 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_35" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_35" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_35: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_35 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_36" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_36" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_36: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_36 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_37" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_37" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_37: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_37 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_38" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_38" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_38: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_38 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_39" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_39" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_39: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_39 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_40" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_40" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_40: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_40 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_EMC_41" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_EMC_41" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_EMC_41: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_EMC_41 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_00" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_00" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B0_00 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_01" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_01" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B0_01 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_02" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_02" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B0_02 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_03" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_03" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B0_03 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_04" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_04" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B0_04 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_05" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_05" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B0_05 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_06" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_06" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B0_06 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_07" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_07" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B0_07 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_08" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_08" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B0_08 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_09" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_09" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B0_09 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_10" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_10" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B0_10 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_11" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_11" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B0_11 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_12" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_12" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B0_12 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_13" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_13" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B0_13 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_14" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_14" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B0_14 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_15" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B0_15" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B0_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B0_15 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_00" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_00" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B1_00 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_01" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_01" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B1_01 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_02" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_02" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B1_02 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_03" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_03" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B1_03 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_04" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_04" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B1_04 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_05" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_05" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B1_05 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_06" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_06" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B1_06 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_07" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_07" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B1_07 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_08" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_08" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B1_08 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_09" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_09" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B1_09 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_10" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_10" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B1_10 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_11" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_11" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B1_11 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_12" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_12" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B1_12 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_13" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_13" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B1_13 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_14" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_14" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B1_14 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_15" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_AD_B1_15" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_AD_B1_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_AD_B1_15 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B0_00" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_00" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B0_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B0_00 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B0_01" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_01" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B0_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B0_01 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B0_02" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_02" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B0_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B0_02 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B0_03" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_03" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B0_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B0_03 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B0_04" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_04" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B0_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B0_04 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B0_05" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_05" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B0_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B0_05 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B0_06" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_06" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B0_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B0_06 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B0_07" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_07" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B0_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B0_07 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B0_08" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_08" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B0_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B0_08 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B0_09" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_09" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B0_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B0_09 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B0_10" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_10" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B0_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B0_10 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B0_11" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_11" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B0_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B0_11 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B0_12" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_12" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B0_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B0_12 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B0_13" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_13" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B0_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B0_13 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B0_14" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_14" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B0_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B0_14 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B0_15" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B0_15" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B0_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B0_15 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B1_00" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_00" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B1_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B1_00 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B1_01" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_01" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B1_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B1_01 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B1_02" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_02" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B1_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B1_02 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B1_03" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_03" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B1_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B1_03 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B1_04" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_04" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B1_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B1_04 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B1_05" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_05" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B1_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B1_05 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B1_06" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_06" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B1_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B1_06 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B1_07" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_07" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B1_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B1_07 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B1_08" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_08" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B1_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B1_08 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B1_09" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_09" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B1_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B1_09 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B1_10" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_10" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B1_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B1_10 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B1_11" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_11" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B1_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B1_11 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B1_12" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_12" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B1_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B1_12 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B1_13" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_13" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B1_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B1_13 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B1_14" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_14" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B1_14: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B1_14 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_B1_15" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_B1_15" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_B1_15: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_B1_15 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_00" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_00" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B0_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B0_00 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_01" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_01" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B0_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B0_01 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_02" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_02" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B0_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B0_02 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_03" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_03" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B0_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B0_03 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_04" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_04" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B0_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B0_04 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_05" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B0_05" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B0_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B0_05 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_00" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_00" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B1_00 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_01" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_01" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B1_01 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_02" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_02" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B1_02 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_03" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_03" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B1_03 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_04" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_04" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_05" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_05" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_06" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_06" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B1_06 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_07" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_07" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B1_07 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_08" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_08" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B1_08 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_09" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_09" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B1_09 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_10" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_10" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B1_10 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_11" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SD_B1_11" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SD_B1_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SD_B1_11 SW PAD Control Register</p>
</div><span id="structfield.ANATOP_USB_OTG1_ID_SELECT_INPUT" class="structfield section-header"><a href="#structfield.ANATOP_USB_OTG1_ID_SELECT_INPUT" class="anchor field"></a><code>ANATOP_USB_OTG1_ID_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ANATOP_USB_OTG1_ID_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.ANATOP_USB_OTG2_ID_SELECT_INPUT" class="structfield section-header"><a href="#structfield.ANATOP_USB_OTG2_ID_SELECT_INPUT" class="anchor field"></a><code>ANATOP_USB_OTG2_ID_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ANATOP_USB_OTG2_ID_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.CCM_PMIC_READY_SELECT_INPUT" class="structfield section-header"><a href="#structfield.CCM_PMIC_READY_SELECT_INPUT" class="anchor field"></a><code>CCM_PMIC_READY_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>CCM_PMIC_READY_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.CSI_DATA02_SELECT_INPUT" class="structfield section-header"><a href="#structfield.CSI_DATA02_SELECT_INPUT" class="anchor field"></a><code>CSI_DATA02_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>CSI_DATA02_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.CSI_DATA03_SELECT_INPUT" class="structfield section-header"><a href="#structfield.CSI_DATA03_SELECT_INPUT" class="anchor field"></a><code>CSI_DATA03_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>CSI_DATA03_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.CSI_DATA04_SELECT_INPUT" class="structfield section-header"><a href="#structfield.CSI_DATA04_SELECT_INPUT" class="anchor field"></a><code>CSI_DATA04_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>CSI_DATA04_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.CSI_DATA05_SELECT_INPUT" class="structfield section-header"><a href="#structfield.CSI_DATA05_SELECT_INPUT" class="anchor field"></a><code>CSI_DATA05_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>CSI_DATA05_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.CSI_DATA06_SELECT_INPUT" class="structfield section-header"><a href="#structfield.CSI_DATA06_SELECT_INPUT" class="anchor field"></a><code>CSI_DATA06_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>CSI_DATA06_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.CSI_DATA07_SELECT_INPUT" class="structfield section-header"><a href="#structfield.CSI_DATA07_SELECT_INPUT" class="anchor field"></a><code>CSI_DATA07_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>CSI_DATA07_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.CSI_DATA08_SELECT_INPUT" class="structfield section-header"><a href="#structfield.CSI_DATA08_SELECT_INPUT" class="anchor field"></a><code>CSI_DATA08_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>CSI_DATA08_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.CSI_DATA09_SELECT_INPUT" class="structfield section-header"><a href="#structfield.CSI_DATA09_SELECT_INPUT" class="anchor field"></a><code>CSI_DATA09_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>CSI_DATA09_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.CSI_HSYNC_SELECT_INPUT" class="structfield section-header"><a href="#structfield.CSI_HSYNC_SELECT_INPUT" class="anchor field"></a><code>CSI_HSYNC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>CSI_HSYNC_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.CSI_PIXCLK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.CSI_PIXCLK_SELECT_INPUT" class="anchor field"></a><code>CSI_PIXCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>CSI_PIXCLK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.CSI_VSYNC_SELECT_INPUT" class="structfield section-header"><a href="#structfield.CSI_VSYNC_SELECT_INPUT" class="anchor field"></a><code>CSI_VSYNC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>CSI_VSYNC_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.ENET_IPG_CLK_RMII_SELECT_INPUT" class="structfield section-header"><a href="#structfield.ENET_IPG_CLK_RMII_SELECT_INPUT" class="anchor field"></a><code>ENET_IPG_CLK_RMII_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ENET_IPG_CLK_RMII_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.ENET_MDIO_SELECT_INPUT" class="structfield section-header"><a href="#structfield.ENET_MDIO_SELECT_INPUT" class="anchor field"></a><code>ENET_MDIO_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ENET_MDIO_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.ENET0_RXDATA_SELECT_INPUT" class="structfield section-header"><a href="#structfield.ENET0_RXDATA_SELECT_INPUT" class="anchor field"></a><code>ENET0_RXDATA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ENET0_RXDATA_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.ENET1_RXDATA_SELECT_INPUT" class="structfield section-header"><a href="#structfield.ENET1_RXDATA_SELECT_INPUT" class="anchor field"></a><code>ENET1_RXDATA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ENET1_RXDATA_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.ENET_RXEN_SELECT_INPUT" class="structfield section-header"><a href="#structfield.ENET_RXEN_SELECT_INPUT" class="anchor field"></a><code>ENET_RXEN_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ENET_RXEN_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.ENET_RXERR_SELECT_INPUT" class="structfield section-header"><a href="#structfield.ENET_RXERR_SELECT_INPUT" class="anchor field"></a><code>ENET_RXERR_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ENET_RXERR_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.ENET0_TIMER_SELECT_INPUT" class="structfield section-header"><a href="#structfield.ENET0_TIMER_SELECT_INPUT" class="anchor field"></a><code>ENET0_TIMER_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ENET0_TIMER_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.ENET_TXCLK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.ENET_TXCLK_SELECT_INPUT" class="anchor field"></a><code>ENET_TXCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ENET_TXCLK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXCAN1_RX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXCAN1_RX_SELECT_INPUT" class="anchor field"></a><code>FLEXCAN1_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXCAN1_RX_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXCAN2_RX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXCAN2_RX_SELECT_INPUT" class="anchor field"></a><code>FLEXCAN2_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXCAN2_RX_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM1_PWMA3_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM1_PWMA3_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM1_PWMA3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM1_PWMA3_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM1_PWMA0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM1_PWMA0_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM1_PWMA0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM1_PWMA0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM1_PWMA1_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM1_PWMA1_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM1_PWMA1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM1_PWMA1_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM1_PWMA2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM1_PWMA2_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM1_PWMA2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM1_PWMA2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM1_PWMB3_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM1_PWMB3_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM1_PWMB3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM1_PWMB3_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM1_PWMB0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM1_PWMB0_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM1_PWMB0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM1_PWMB0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM1_PWMB1_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM1_PWMB1_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM1_PWMB1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM1_PWMB1_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM1_PWMB2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM1_PWMB2_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM1_PWMB2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM1_PWMB2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM2_PWMA3_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM2_PWMA3_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM2_PWMA3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM2_PWMA3_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM2_PWMA0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM2_PWMA0_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM2_PWMA0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM2_PWMA0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM2_PWMA1_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM2_PWMA1_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM2_PWMA1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM2_PWMA1_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM2_PWMA2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM2_PWMA2_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM2_PWMA2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM2_PWMA2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM2_PWMB3_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM2_PWMB3_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM2_PWMB3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM2_PWMB3_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM2_PWMB0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM2_PWMB0_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM2_PWMB0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM2_PWMB0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM2_PWMB1_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM2_PWMB1_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM2_PWMB1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM2_PWMB1_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM2_PWMB2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM2_PWMB2_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM2_PWMB2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM2_PWMB2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM4_PWMA0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM4_PWMA0_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM4_PWMA0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM4_PWMA0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM4_PWMA1_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM4_PWMA1_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM4_PWMA1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM4_PWMA1_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM4_PWMA2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM4_PWMA2_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM4_PWMA2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM4_PWMA2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXPWM4_PWMA3_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXPWM4_PWMA3_SELECT_INPUT" class="anchor field"></a><code>FLEXPWM4_PWMA3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXPWM4_PWMA3_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPIA_DQS_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPIA_DQS_SELECT_INPUT" class="anchor field"></a><code>FLEXSPIA_DQS_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPIA_DQS_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPIA_DATA0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPIA_DATA0_SELECT_INPUT" class="anchor field"></a><code>FLEXSPIA_DATA0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPIA_DATA0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPIA_DATA1_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPIA_DATA1_SELECT_INPUT" class="anchor field"></a><code>FLEXSPIA_DATA1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPIA_DATA1_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPIA_DATA2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPIA_DATA2_SELECT_INPUT" class="anchor field"></a><code>FLEXSPIA_DATA2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPIA_DATA2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPIA_DATA3_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPIA_DATA3_SELECT_INPUT" class="anchor field"></a><code>FLEXSPIA_DATA3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPIA_DATA3_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPIB_DATA0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPIB_DATA0_SELECT_INPUT" class="anchor field"></a><code>FLEXSPIB_DATA0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPIB_DATA0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPIB_DATA1_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPIB_DATA1_SELECT_INPUT" class="anchor field"></a><code>FLEXSPIB_DATA1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPIB_DATA1_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPIB_DATA2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPIB_DATA2_SELECT_INPUT" class="anchor field"></a><code>FLEXSPIB_DATA2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPIB_DATA2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPIB_DATA3_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPIB_DATA3_SELECT_INPUT" class="anchor field"></a><code>FLEXSPIB_DATA3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPIB_DATA3_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPIA_SCK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPIA_SCK_SELECT_INPUT" class="anchor field"></a><code>FLEXSPIA_SCK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPIA_SCK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPI2C1_SCL_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPI2C1_SCL_SELECT_INPUT" class="anchor field"></a><code>LPI2C1_SCL_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPI2C1_SCL_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPI2C1_SDA_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPI2C1_SDA_SELECT_INPUT" class="anchor field"></a><code>LPI2C1_SDA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPI2C1_SDA_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPI2C2_SCL_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPI2C2_SCL_SELECT_INPUT" class="anchor field"></a><code>LPI2C2_SCL_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPI2C2_SCL_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPI2C2_SDA_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPI2C2_SDA_SELECT_INPUT" class="anchor field"></a><code>LPI2C2_SDA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPI2C2_SDA_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPI2C3_SCL_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPI2C3_SCL_SELECT_INPUT" class="anchor field"></a><code>LPI2C3_SCL_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPI2C3_SCL_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPI2C3_SDA_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPI2C3_SDA_SELECT_INPUT" class="anchor field"></a><code>LPI2C3_SDA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPI2C3_SDA_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPI2C4_SCL_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPI2C4_SCL_SELECT_INPUT" class="anchor field"></a><code>LPI2C4_SCL_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPI2C4_SCL_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPI2C4_SDA_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPI2C4_SDA_SELECT_INPUT" class="anchor field"></a><code>LPI2C4_SDA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPI2C4_SDA_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI1_PCS0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI1_PCS0_SELECT_INPUT" class="anchor field"></a><code>LPSPI1_PCS0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI1_PCS0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI1_SCK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI1_SCK_SELECT_INPUT" class="anchor field"></a><code>LPSPI1_SCK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI1_SCK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI1_SDI_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI1_SDI_SELECT_INPUT" class="anchor field"></a><code>LPSPI1_SDI_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI1_SDI_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI1_SDO_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI1_SDO_SELECT_INPUT" class="anchor field"></a><code>LPSPI1_SDO_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI1_SDO_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI2_PCS0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI2_PCS0_SELECT_INPUT" class="anchor field"></a><code>LPSPI2_PCS0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI2_PCS0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI2_SCK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI2_SCK_SELECT_INPUT" class="anchor field"></a><code>LPSPI2_SCK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI2_SCK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI2_SDI_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI2_SDI_SELECT_INPUT" class="anchor field"></a><code>LPSPI2_SDI_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI2_SDI_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI2_SDO_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI2_SDO_SELECT_INPUT" class="anchor field"></a><code>LPSPI2_SDO_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI2_SDO_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI3_PCS0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI3_PCS0_SELECT_INPUT" class="anchor field"></a><code>LPSPI3_PCS0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI3_PCS0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI3_SCK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI3_SCK_SELECT_INPUT" class="anchor field"></a><code>LPSPI3_SCK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI3_SCK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI3_SDI_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI3_SDI_SELECT_INPUT" class="anchor field"></a><code>LPSPI3_SDI_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI3_SDI_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI3_SDO_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI3_SDO_SELECT_INPUT" class="anchor field"></a><code>LPSPI3_SDO_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI3_SDO_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI4_PCS0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI4_PCS0_SELECT_INPUT" class="anchor field"></a><code>LPSPI4_PCS0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI4_PCS0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI4_SCK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI4_SCK_SELECT_INPUT" class="anchor field"></a><code>LPSPI4_SCK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI4_SCK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI4_SDI_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI4_SDI_SELECT_INPUT" class="anchor field"></a><code>LPSPI4_SDI_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI4_SDI_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPSPI4_SDO_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPSPI4_SDO_SELECT_INPUT" class="anchor field"></a><code>LPSPI4_SDO_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPSPI4_SDO_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART2_RX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART2_RX_SELECT_INPUT" class="anchor field"></a><code>LPUART2_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART2_RX_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART2_TX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART2_TX_SELECT_INPUT" class="anchor field"></a><code>LPUART2_TX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART2_TX_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART3_CTS_B_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART3_CTS_B_SELECT_INPUT" class="anchor field"></a><code>LPUART3_CTS_B_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART3_CTS_B_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART3_RX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART3_RX_SELECT_INPUT" class="anchor field"></a><code>LPUART3_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART3_RX_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART3_TX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART3_TX_SELECT_INPUT" class="anchor field"></a><code>LPUART3_TX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART3_TX_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART4_RX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART4_RX_SELECT_INPUT" class="anchor field"></a><code>LPUART4_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART4_RX_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART4_TX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART4_TX_SELECT_INPUT" class="anchor field"></a><code>LPUART4_TX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART4_TX_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART5_RX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART5_RX_SELECT_INPUT" class="anchor field"></a><code>LPUART5_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART5_RX_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART5_TX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART5_TX_SELECT_INPUT" class="anchor field"></a><code>LPUART5_TX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART5_TX_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART6_RX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART6_RX_SELECT_INPUT" class="anchor field"></a><code>LPUART6_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART6_RX_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART6_TX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART6_TX_SELECT_INPUT" class="anchor field"></a><code>LPUART6_TX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART6_TX_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART7_RX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART7_RX_SELECT_INPUT" class="anchor field"></a><code>LPUART7_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART7_RX_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART7_TX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART7_TX_SELECT_INPUT" class="anchor field"></a><code>LPUART7_TX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART7_TX_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART8_RX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART8_RX_SELECT_INPUT" class="anchor field"></a><code>LPUART8_RX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART8_RX_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.LPUART8_TX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.LPUART8_TX_SELECT_INPUT" class="anchor field"></a><code>LPUART8_TX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>LPUART8_TX_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.NMI_SELECT_INPUT" class="structfield section-header"><a href="#structfield.NMI_SELECT_INPUT" class="anchor field"></a><code>NMI_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>NMI_GLUE_NMI_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.QTIMER2_TIMER0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.QTIMER2_TIMER0_SELECT_INPUT" class="anchor field"></a><code>QTIMER2_TIMER0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>QTIMER2_TIMER0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.QTIMER2_TIMER1_SELECT_INPUT" class="structfield section-header"><a href="#structfield.QTIMER2_TIMER1_SELECT_INPUT" class="anchor field"></a><code>QTIMER2_TIMER1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>QTIMER2_TIMER1_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.QTIMER2_TIMER2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.QTIMER2_TIMER2_SELECT_INPUT" class="anchor field"></a><code>QTIMER2_TIMER2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>QTIMER2_TIMER2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.QTIMER2_TIMER3_SELECT_INPUT" class="structfield section-header"><a href="#structfield.QTIMER2_TIMER3_SELECT_INPUT" class="anchor field"></a><code>QTIMER2_TIMER3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>QTIMER2_TIMER3_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.QTIMER3_TIMER0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.QTIMER3_TIMER0_SELECT_INPUT" class="anchor field"></a><code>QTIMER3_TIMER0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>QTIMER3_TIMER0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.QTIMER3_TIMER1_SELECT_INPUT" class="structfield section-header"><a href="#structfield.QTIMER3_TIMER1_SELECT_INPUT" class="anchor field"></a><code>QTIMER3_TIMER1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>QTIMER3_TIMER1_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.QTIMER3_TIMER2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.QTIMER3_TIMER2_SELECT_INPUT" class="anchor field"></a><code>QTIMER3_TIMER2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>QTIMER3_TIMER2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.QTIMER3_TIMER3_SELECT_INPUT" class="structfield section-header"><a href="#structfield.QTIMER3_TIMER3_SELECT_INPUT" class="anchor field"></a><code>QTIMER3_TIMER3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>QTIMER3_TIMER3_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI1_MCLK2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI1_MCLK2_SELECT_INPUT" class="anchor field"></a><code>SAI1_MCLK2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI1_MCLK2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI1_RX_BCLK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI1_RX_BCLK_SELECT_INPUT" class="anchor field"></a><code>SAI1_RX_BCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI1_RX_BCLK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI1_RX_DATA0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI1_RX_DATA0_SELECT_INPUT" class="anchor field"></a><code>SAI1_RX_DATA0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI1_RX_DATA0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI1_RX_DATA1_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI1_RX_DATA1_SELECT_INPUT" class="anchor field"></a><code>SAI1_RX_DATA1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI1_RX_DATA1_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI1_RX_DATA2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI1_RX_DATA2_SELECT_INPUT" class="anchor field"></a><code>SAI1_RX_DATA2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI1_RX_DATA2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI1_RX_DATA3_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI1_RX_DATA3_SELECT_INPUT" class="anchor field"></a><code>SAI1_RX_DATA3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI1_RX_DATA3_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI1_RX_SYNC_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI1_RX_SYNC_SELECT_INPUT" class="anchor field"></a><code>SAI1_RX_SYNC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI1_RX_SYNC_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI1_TX_BCLK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI1_TX_BCLK_SELECT_INPUT" class="anchor field"></a><code>SAI1_TX_BCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI1_TX_BCLK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI1_TX_SYNC_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI1_TX_SYNC_SELECT_INPUT" class="anchor field"></a><code>SAI1_TX_SYNC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI1_TX_SYNC_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI2_MCLK2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI2_MCLK2_SELECT_INPUT" class="anchor field"></a><code>SAI2_MCLK2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI2_MCLK2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI2_RX_BCLK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI2_RX_BCLK_SELECT_INPUT" class="anchor field"></a><code>SAI2_RX_BCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI2_RX_BCLK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI2_RX_DATA0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI2_RX_DATA0_SELECT_INPUT" class="anchor field"></a><code>SAI2_RX_DATA0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI2_RX_DATA0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI2_RX_SYNC_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI2_RX_SYNC_SELECT_INPUT" class="anchor field"></a><code>SAI2_RX_SYNC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI2_RX_SYNC_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI2_TX_BCLK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI2_TX_BCLK_SELECT_INPUT" class="anchor field"></a><code>SAI2_TX_BCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI2_TX_BCLK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI2_TX_SYNC_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI2_TX_SYNC_SELECT_INPUT" class="anchor field"></a><code>SAI2_TX_SYNC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI2_TX_SYNC_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SPDIF_IN_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SPDIF_IN_SELECT_INPUT" class="anchor field"></a><code>SPDIF_IN_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SPDIF_IN_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USB_OTG2_OC_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USB_OTG2_OC_SELECT_INPUT" class="anchor field"></a><code>USB_OTG2_OC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USB_OTG2_OC_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USB_OTG1_OC_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USB_OTG1_OC_SELECT_INPUT" class="anchor field"></a><code>USB_OTG1_OC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USB_OTG1_OC_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USDHC1_CD_B_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USDHC1_CD_B_SELECT_INPUT" class="anchor field"></a><code>USDHC1_CD_B_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USDHC1_CD_B_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USDHC1_WP_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USDHC1_WP_SELECT_INPUT" class="anchor field"></a><code>USDHC1_WP_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USDHC1_WP_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USDHC2_CLK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USDHC2_CLK_SELECT_INPUT" class="anchor field"></a><code>USDHC2_CLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USDHC2_CLK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USDHC2_CD_B_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USDHC2_CD_B_SELECT_INPUT" class="anchor field"></a><code>USDHC2_CD_B_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USDHC2_CD_B_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USDHC2_CMD_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USDHC2_CMD_SELECT_INPUT" class="anchor field"></a><code>USDHC2_CMD_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USDHC2_CMD_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USDHC2_DATA0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USDHC2_DATA0_SELECT_INPUT" class="anchor field"></a><code>USDHC2_DATA0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USDHC2_DATA0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USDHC2_DATA1_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USDHC2_DATA1_SELECT_INPUT" class="anchor field"></a><code>USDHC2_DATA1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USDHC2_DATA1_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USDHC2_DATA2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USDHC2_DATA2_SELECT_INPUT" class="anchor field"></a><code>USDHC2_DATA2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USDHC2_DATA2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USDHC2_DATA3_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USDHC2_DATA3_SELECT_INPUT" class="anchor field"></a><code>USDHC2_DATA3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USDHC2_DATA3_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USDHC2_DATA4_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USDHC2_DATA4_SELECT_INPUT" class="anchor field"></a><code>USDHC2_DATA4_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USDHC2_DATA4_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USDHC2_DATA5_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USDHC2_DATA5_SELECT_INPUT" class="anchor field"></a><code>USDHC2_DATA5_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USDHC2_DATA5_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USDHC2_DATA6_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USDHC2_DATA6_SELECT_INPUT" class="anchor field"></a><code>USDHC2_DATA6_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USDHC2_DATA6_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USDHC2_DATA7_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USDHC2_DATA7_SELECT_INPUT" class="anchor field"></a><code>USDHC2_DATA7_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USDHC2_DATA7_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.USDHC2_WP_SELECT_INPUT" class="structfield section-header"><a href="#structfield.USDHC2_WP_SELECT_INPUT" class="anchor field"></a><code>USDHC2_WP_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>USDHC2_WP_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN02_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN02_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN02_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN02_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN03_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN03_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN03_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN03_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN04_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN04_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN04_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN04_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN05_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN05_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN05_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN05_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN06_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN06_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN06_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN06_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN07_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN07_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN07_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN07_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN08_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN08_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN08_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN08_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN09_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN09_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN09_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN09_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN17_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN17_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN17_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN17_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN18_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN18_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN18_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN18_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN20_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN20_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN20_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN20_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN22_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN22_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN22_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN22_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN23_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN23_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN23_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN23_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN24_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN24_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN24_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN24_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN14_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN14_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN14_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN14_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN15_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN15_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN15_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN15_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN16_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN16_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN16_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN16_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN25_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN25_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN25_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN25_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN19_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN19_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN19_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN19_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.XBAR1_IN21_SELECT_INPUT" class="structfield section-header"><a href="#structfield.XBAR1_IN21_SELECT_INPUT" class="anchor field"></a><code>XBAR1_IN21_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>XBAR1_IN23_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_00" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_00" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B0_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B0_00 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_01" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_01" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B0_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B0_01 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_02" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_02" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B0_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B0_02 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_03" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_03" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B0_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B0_03 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_04" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_04" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B0_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B0_04 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_05" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_05" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B0_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B0_05 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_06" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_06" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B0_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B0_06 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_07" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_07" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B0_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B0_07 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_08" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_08" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B0_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B0_08 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_09" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_09" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B0_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B0_09 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_10" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_10" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B0_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B0_10 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_11" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_11" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B0_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B0_11 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_12" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_12" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B0_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B0_12 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_13" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B0_13" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B0_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B0_13 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_00" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_00" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B1_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B1_00 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_01" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_01" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B1_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B1_01 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_02" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_02" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B1_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B1_02 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_03" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_03" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B1_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B1_03 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_04" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_04" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B1_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B1_04 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_05" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_05" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B1_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B1_05 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_06" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_06" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B1_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B1_06 SW MUX Control Register</p>
</div><span id="structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_07" class="structfield section-header"><a href="#structfield.SW_MUX_CTL_PAD_GPIO_SPI_B1_07" class="anchor field"></a><code>SW_MUX_CTL_PAD_GPIO_SPI_B1_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_MUX_CTL_PAD_GPIO_SPI_B1_07 SW MUX Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_00" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_00" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B0_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B0_00 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_01" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_01" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B0_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B0_01 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_02" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_02" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B0_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B0_02 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_03" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_03" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B0_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B0_03 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_04" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_04" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B0_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B0_04 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_05" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_05" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B0_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B0_05 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_06" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_06" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B0_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B0_06 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_07" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_07" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B0_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B0_07 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_08" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_08" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B0_08: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B0_08 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_09" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_09" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B0_09: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B0_09 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_10" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_10" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B0_10: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B0_10 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_11" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_11" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B0_11: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B0_11 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_12" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_12" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B0_12: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B0_12 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_13" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B0_13" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B0_13: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B0_13 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_00" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_00" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B1_00: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B1_00 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_01" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_01" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B1_01: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B1_01 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_02" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_02" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B1_02: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B1_02 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_03" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_03" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B1_03: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B1_03 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_04" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_04" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B1_04: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B1_04 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_05" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_05" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B1_05: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B1_05 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_06" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_06" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B1_06: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B1_06 SW PAD Control Register</p>
</div><span id="structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_07" class="structfield section-header"><a href="#structfield.SW_PAD_CTL_PAD_GPIO_SPI_B1_07" class="anchor field"></a><code>SW_PAD_CTL_PAD_GPIO_SPI_B1_07: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SW_PAD_CTL_PAD_GPIO_SPI_B1_07 SW PAD Control Register</p>
</div><span id="structfield.ENET2_IPG_CLK_RMII_SELECT_INPUT" class="structfield section-header"><a href="#structfield.ENET2_IPG_CLK_RMII_SELECT_INPUT" class="anchor field"></a><code>ENET2_IPG_CLK_RMII_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ENET2_IPG_CLK_RMII_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT" class="structfield section-header"><a href="#structfield.ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT" class="anchor field"></a><code>ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0" class="structfield section-header"><a href="#structfield.ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0" class="anchor field"></a><code>ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0 DAISY Register</p>
</div><span id="structfield.ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1" class="structfield section-header"><a href="#structfield.ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1" class="anchor field"></a><code>ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1 DAISY Register</p>
</div><span id="structfield.ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT" class="structfield section-header"><a href="#structfield.ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT" class="anchor field"></a><code>ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT" class="structfield section-header"><a href="#structfield.ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT" class="anchor field"></a><code>ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0" class="structfield section-header"><a href="#structfield.ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0" class="anchor field"></a><code>ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0 DAISY Register</p>
</div><span id="structfield.ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT" class="anchor field"></a><code>ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT" class="anchor field"></a><code>FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT" class="anchor field"></a><code>FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT" class="anchor field"></a><code>FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT" class="anchor field"></a><code>FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT" class="anchor field"></a><code>FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT" class="anchor field"></a><code>FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT" class="anchor field"></a><code>FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT" class="anchor field"></a><code>FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT" class="anchor field"></a><code>FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT" class="anchor field"></a><code>FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT" class="structfield section-header"><a href="#structfield.FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT" class="anchor field"></a><code>FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.GPT1_IPP_IND_CAPIN1_SELECT_INPUT" class="structfield section-header"><a href="#structfield.GPT1_IPP_IND_CAPIN1_SELECT_INPUT" class="anchor field"></a><code>GPT1_IPP_IND_CAPIN1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>GPT1_IPP_IND_CAPIN1_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.GPT1_IPP_IND_CAPIN2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.GPT1_IPP_IND_CAPIN2_SELECT_INPUT" class="anchor field"></a><code>GPT1_IPP_IND_CAPIN2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>GPT1_IPP_IND_CAPIN2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.GPT1_IPP_IND_CLKIN_SELECT_INPUT" class="structfield section-header"><a href="#structfield.GPT1_IPP_IND_CLKIN_SELECT_INPUT" class="anchor field"></a><code>GPT1_IPP_IND_CLKIN_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>GPT1_IPP_IND_CLKIN_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.GPT2_IPP_IND_CAPIN1_SELECT_INPUT" class="structfield section-header"><a href="#structfield.GPT2_IPP_IND_CAPIN1_SELECT_INPUT" class="anchor field"></a><code>GPT2_IPP_IND_CAPIN1_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>GPT2_IPP_IND_CAPIN1_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.GPT2_IPP_IND_CAPIN2_SELECT_INPUT" class="structfield section-header"><a href="#structfield.GPT2_IPP_IND_CAPIN2_SELECT_INPUT" class="anchor field"></a><code>GPT2_IPP_IND_CAPIN2_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>GPT2_IPP_IND_CAPIN2_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.GPT2_IPP_IND_CLKIN_SELECT_INPUT" class="structfield section-header"><a href="#structfield.GPT2_IPP_IND_CLKIN_SELECT_INPUT" class="anchor field"></a><code>GPT2_IPP_IND_CLKIN_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>GPT2_IPP_IND_CLKIN_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2" class="structfield section-header"><a href="#structfield.SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2" class="anchor field"></a><code>SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2 DAISY Register</p>
</div><span id="structfield.SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT" class="anchor field"></a><code>SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0" class="structfield section-header"><a href="#structfield.SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0" class="anchor field"></a><code>SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 DAISY Register</p>
</div><span id="structfield.SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT" class="anchor field"></a><code>SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT" class="anchor field"></a><code>SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT" class="anchor field"></a><code>SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.SEMC_I_IPP_IND_DQS4_SELECT_INPUT" class="structfield section-header"><a href="#structfield.SEMC_I_IPP_IND_DQS4_SELECT_INPUT" class="anchor field"></a><code>SEMC_I_IPP_IND_DQS4_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>SEMC_I_IPP_IND_DQS4_SELECT_INPUT DAISY Register</p>
</div><span id="structfield.CANFD_IPP_IND_CANRX_SELECT_INPUT" class="structfield section-header"><a href="#structfield.CANFD_IPP_IND_CANRX_SELECT_INPUT" class="anchor field"></a><code>CANFD_IPP_IND_CANRX_SELECT_INPUT: <a class="struct" href="../struct.RWRegister.html" title="struct imxrt_ral::RWRegister">RWRegister</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.u32.html">u32</a>&gt;</code></span><div class="docblock"><p>CANFD_IPP_IND_CANRX_SELECT_INPUT DAISY Register</p>
</div><h2 id="synthetic-implementations" class="section-header">Auto Trait Implementations<a href="#synthetic-implementations" class="anchor"></a></h2><div id="synthetic-implementations-list"><section id="impl-Freeze-for-RegisterBlock" class="impl"><a href="#impl-Freeze-for-RegisterBlock" class="anchor"></a><h3 class="code-header">impl !<a class="trait" href="https://doc.rust-lang.org/1.88.0/core/marker/trait.Freeze.html" title="trait core::marker::Freeze">Freeze</a> for <a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::iomuxc::RegisterBlock">RegisterBlock</a></h3></section><section id="impl-RefUnwindSafe-for-RegisterBlock" class="impl"><a href="#impl-RefUnwindSafe-for-RegisterBlock" class="anchor"></a><h3 class="code-header">impl !<a class="trait" href="https://doc.rust-lang.org/1.88.0/core/panic/unwind_safe/trait.RefUnwindSafe.html" title="trait core::panic::unwind_safe::RefUnwindSafe">RefUnwindSafe</a> for <a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::iomuxc::RegisterBlock">RegisterBlock</a></h3></section><section id="impl-Send-for-RegisterBlock" class="impl"><a href="#impl-Send-for-RegisterBlock" class="anchor"></a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/1.88.0/core/marker/trait.Send.html" title="trait core::marker::Send">Send</a> for <a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::iomuxc::RegisterBlock">RegisterBlock</a></h3></section><section id="impl-Sync-for-RegisterBlock" class="impl"><a href="#impl-Sync-for-RegisterBlock" class="anchor"></a><h3 class="code-header">impl !<a class="trait" href="https://doc.rust-lang.org/1.88.0/core/marker/trait.Sync.html" title="trait core::marker::Sync">Sync</a> for <a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::iomuxc::RegisterBlock">RegisterBlock</a></h3></section><section id="impl-Unpin-for-RegisterBlock" class="impl"><a href="#impl-Unpin-for-RegisterBlock" class="anchor"></a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/1.88.0/core/marker/trait.Unpin.html" title="trait core::marker::Unpin">Unpin</a> for <a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::iomuxc::RegisterBlock">RegisterBlock</a></h3></section><section id="impl-UnwindSafe-for-RegisterBlock" class="impl"><a href="#impl-UnwindSafe-for-RegisterBlock" class="anchor"></a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/1.88.0/core/panic/unwind_safe/trait.UnwindSafe.html" title="trait core::panic::unwind_safe::UnwindSafe">UnwindSafe</a> for <a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::iomuxc::RegisterBlock">RegisterBlock</a></h3></section></div><h2 id="blanket-implementations" class="section-header">Blanket Implementations<a href="#blanket-implementations" class="anchor"></a></h2><div id="blanket-implementations-list"><details class="toggle implementors-toggle"><summary><section id="impl-Any-for-T" class="impl"><a class="src rightside" href="https://doc.rust-lang.org/1.88.0/src/core/any.rs.html#138">Source</a><a href="#impl-Any-for-T" class="anchor"></a><h3 class="code-header">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/1.88.0/core/any/trait.Any.html" title="trait core::any::Any">Any</a> for T<div class="where">where
    T: 'static + ?<a class="trait" href="https://doc.rust-lang.org/1.88.0/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,</div></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.type_id" class="method trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.88.0/src/core/any.rs.html#139">Source</a><a href="#method.type_id" class="anchor"></a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/1.88.0/core/any/trait.Any.html#tymethod.type_id" class="fn">type_id</a>(&amp;self) -&gt; <a class="struct" href="https://doc.rust-lang.org/1.88.0/core/any/struct.TypeId.html" title="struct core::any::TypeId">TypeId</a></h4></section></summary><div class='docblock'>Gets the <code>TypeId</code> of <code>self</code>. <a href="https://doc.rust-lang.org/1.88.0/core/any/trait.Any.html#tymethod.type_id">Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-Borrow%3CT%3E-for-T" class="impl"><a class="src rightside" href="https://doc.rust-lang.org/1.88.0/src/core/borrow.rs.html#209">Source</a><a href="#impl-Borrow%3CT%3E-for-T" class="anchor"></a><h3 class="code-header">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/1.88.0/core/borrow/trait.Borrow.html" title="trait core::borrow::Borrow">Borrow</a>&lt;T&gt; for T<div class="where">where
    T: ?<a class="trait" href="https://doc.rust-lang.org/1.88.0/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,</div></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.borrow" class="method trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.88.0/src/core/borrow.rs.html#211">Source</a><a href="#method.borrow" class="anchor"></a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/1.88.0/core/borrow/trait.Borrow.html#tymethod.borrow" class="fn">borrow</a>(&amp;self) -&gt; <a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.reference.html">&amp;T</a></h4></section></summary><div class='docblock'>Immutably borrows from an owned value. <a href="https://doc.rust-lang.org/1.88.0/core/borrow/trait.Borrow.html#tymethod.borrow">Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-BorrowMut%3CT%3E-for-T" class="impl"><a class="src rightside" href="https://doc.rust-lang.org/1.88.0/src/core/borrow.rs.html#217">Source</a><a href="#impl-BorrowMut%3CT%3E-for-T" class="anchor"></a><h3 class="code-header">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/1.88.0/core/borrow/trait.BorrowMut.html" title="trait core::borrow::BorrowMut">BorrowMut</a>&lt;T&gt; for T<div class="where">where
    T: ?<a class="trait" href="https://doc.rust-lang.org/1.88.0/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,</div></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.borrow_mut" class="method trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.88.0/src/core/borrow.rs.html#218">Source</a><a href="#method.borrow_mut" class="anchor"></a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/1.88.0/core/borrow/trait.BorrowMut.html#tymethod.borrow_mut" class="fn">borrow_mut</a>(&amp;mut self) -&gt; <a class="primitive" href="https://doc.rust-lang.org/1.88.0/core/primitive.reference.html">&amp;mut T</a></h4></section></summary><div class='docblock'>Mutably borrows from an owned value. <a href="https://doc.rust-lang.org/1.88.0/core/borrow/trait.BorrowMut.html#tymethod.borrow_mut">Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-From%3CT%3E-for-T" class="impl"><a class="src rightside" href="https://doc.rust-lang.org/1.88.0/src/core/convert/mod.rs.html#767">Source</a><a href="#impl-From%3CT%3E-for-T" class="anchor"></a><h3 class="code-header">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/1.88.0/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;T&gt; for T</h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.from" class="method trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.88.0/src/core/convert/mod.rs.html#770">Source</a><a href="#method.from" class="anchor"></a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/1.88.0/core/convert/trait.From.html#tymethod.from" class="fn">from</a>(t: T) -&gt; T</h4></section></summary><div class="docblock"><p>Returns the argument unchanged.</p>
</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-Into%3CU%3E-for-T" class="impl"><a class="src rightside" href="https://doc.rust-lang.org/1.88.0/src/core/convert/mod.rs.html#750-752">Source</a><a href="#impl-Into%3CU%3E-for-T" class="anchor"></a><h3 class="code-header">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/1.88.0/core/convert/trait.Into.html" title="trait core::convert::Into">Into</a>&lt;U&gt; for T<div class="where">where
    U: <a class="trait" href="https://doc.rust-lang.org/1.88.0/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;T&gt;,</div></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.into" class="method trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.88.0/src/core/convert/mod.rs.html#760">Source</a><a href="#method.into" class="anchor"></a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/1.88.0/core/convert/trait.Into.html#tymethod.into" class="fn">into</a>(self) -&gt; U</h4></section></summary><div class="docblock"><p>Calls <code>U::from(self)</code>.</p>
<p>That is, this conversion is whatever the implementation of
<code><a href="https://doc.rust-lang.org/1.88.0/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;T&gt; for U</code> chooses to do.</p>
</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-TryFrom%3CU%3E-for-T" class="impl"><a class="src rightside" href="https://doc.rust-lang.org/1.88.0/src/core/convert/mod.rs.html#806-808">Source</a><a href="#impl-TryFrom%3CU%3E-for-T" class="anchor"></a><h3 class="code-header">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/1.88.0/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;U&gt; for T<div class="where">where
    U: <a class="trait" href="https://doc.rust-lang.org/1.88.0/core/convert/trait.Into.html" title="trait core::convert::Into">Into</a>&lt;T&gt;,</div></h3></section></summary><div class="impl-items"><details class="toggle" open><summary><section id="associatedtype.Error-1" class="associatedtype trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.88.0/src/core/convert/mod.rs.html#810">Source</a><a href="#associatedtype.Error-1" class="anchor"></a><h4 class="code-header">type <a href="https://doc.rust-lang.org/1.88.0/core/convert/trait.TryFrom.html#associatedtype.Error" class="associatedtype">Error</a> = <a class="enum" href="https://doc.rust-lang.org/1.88.0/core/convert/enum.Infallible.html" title="enum core::convert::Infallible">Infallible</a></h4></section></summary><div class='docblock'>The type returned in the event of a conversion error.</div></details><details class="toggle method-toggle" open><summary><section id="method.try_from" class="method trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.88.0/src/core/convert/mod.rs.html#813">Source</a><a href="#method.try_from" class="anchor"></a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/1.88.0/core/convert/trait.TryFrom.html#tymethod.try_from" class="fn">try_from</a>(value: U) -&gt; <a class="enum" href="https://doc.rust-lang.org/1.88.0/core/result/enum.Result.html" title="enum core::result::Result">Result</a>&lt;T, &lt;T as <a class="trait" href="https://doc.rust-lang.org/1.88.0/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;U&gt;&gt;::<a class="associatedtype" href="https://doc.rust-lang.org/1.88.0/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a>&gt;</h4></section></summary><div class='docblock'>Performs the conversion.</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-TryInto%3CU%3E-for-T" class="impl"><a class="src rightside" href="https://doc.rust-lang.org/1.88.0/src/core/convert/mod.rs.html#791-793">Source</a><a href="#impl-TryInto%3CU%3E-for-T" class="anchor"></a><h3 class="code-header">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/1.88.0/core/convert/trait.TryInto.html" title="trait core::convert::TryInto">TryInto</a>&lt;U&gt; for T<div class="where">where
    U: <a class="trait" href="https://doc.rust-lang.org/1.88.0/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;,</div></h3></section></summary><div class="impl-items"><details class="toggle" open><summary><section id="associatedtype.Error" class="associatedtype trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.88.0/src/core/convert/mod.rs.html#795">Source</a><a href="#associatedtype.Error" class="anchor"></a><h4 class="code-header">type <a href="https://doc.rust-lang.org/1.88.0/core/convert/trait.TryInto.html#associatedtype.Error" class="associatedtype">Error</a> = &lt;U as <a class="trait" href="https://doc.rust-lang.org/1.88.0/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;&gt;::<a class="associatedtype" href="https://doc.rust-lang.org/1.88.0/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a></h4></section></summary><div class='docblock'>The type returned in the event of a conversion error.</div></details><details class="toggle method-toggle" open><summary><section id="method.try_into" class="method trait-impl"><a class="src rightside" href="https://doc.rust-lang.org/1.88.0/src/core/convert/mod.rs.html#798">Source</a><a href="#method.try_into" class="anchor"></a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/1.88.0/core/convert/trait.TryInto.html#tymethod.try_into" class="fn">try_into</a>(self) -&gt; <a class="enum" href="https://doc.rust-lang.org/1.88.0/core/result/enum.Result.html" title="enum core::result::Result">Result</a>&lt;U, &lt;U as <a class="trait" href="https://doc.rust-lang.org/1.88.0/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;&gt;::<a class="associatedtype" href="https://doc.rust-lang.org/1.88.0/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a>&gt;</h4></section></summary><div class='docblock'>Performs the conversion.</div></details></div></details></div></section></div></main></body></html>