<pre>name: implicit_port_connection
description: implicit port connection tests
should_fail: 0
tags: 6.10
incdirs: 
top_module: 
files: <a href="../../../tests/chapter-6/6.10--implicit_port_connection.sv.html" target="file-frame">tests/chapter-6/6.10--implicit_port_connection.sv</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../tests/chapter-6/6.10--implicit_port_connection.sv.html" target="file-frame">tests/chapter-6/6.10--implicit_port_connection.sv</a>' to AST representation.
Generating RTLIL representation for module `\top'.
Warning: Identifier `\c' is implicitly declared at <a href="../../../tests/chapter-6/6.10--implicit_port_connection.sv.html#l-12" target="file-frame">tests/chapter-6/6.10--implicit_port_connection.sv:12</a>.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
</pre>