## Design Flow
1. Add Sources -> Add or create design sources -> Define Verilog Modules
2. Create Block Design -> Add IP and Add Module (our custom verilog modules)
3. Generate output Products of the Block design
A Vivado IP instance allows you to generate various output products (instantiation template, synthesis, simulation, example designs, etc.) on demand. Some products are
generated by default.
5. Create HDL Wrapper on the Block design to generate the external IO pins for Synthesis & Implementation
6. Optional: Write Testbench code in Verilog by Add Sources->Create simulation sources.Then Run simulation
7. Run Synthesis
8. Run Implementation
9. Generate Bitstream
10. Export->Export Hardware (Include Bitstream)
12. Launch SDK

## Xilinx SDK
1.New->Application Project->Empty Application
2.New->Board Support Package
system.mss -> Import Examples for various Peripheral Devices
system.hdf -> Describes the memory mapped addresses
3. Project->BuildConfigurations->SetActive->Debug or Release
4. Run>DebugConfigurations->LaunchOnHardware
5. Run->RunConfigurations
6. Optional->SDK Terminal-> + (ConnectToSerialPort)
BaudRate:115200, DataBits:8, StopBits:1, Parity:None, FlowControl:None
0indexed Port1 for ZyboZ7

## Backup 
Vivado->Write Project Tcl. WindowsExplorer->Copy srcs, sdk folders