# Fri Jan  2 22:26:23 2026


Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: ed1f83f45e99
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
Synopsys Lattice Technology Mapper, Version map202409latsp1, Build 075R, Built Jun 12 2025 06:34:23, @6080475


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 997MB peak: 997MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1012MB peak: 1014MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1012MB peak: 1014MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1015MB peak: 1015MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1018MB peak: 1018MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1097MB peak: 1097MB)

@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_1 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_1 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_2 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_2 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_3 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_3 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_4 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_4 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_5 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_5 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_6 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_6 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_7 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_7 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_8 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_8 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_9 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_9 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_10 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_10 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@W: BN132 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Removing sequential instance soc.cpu.vexriscv.iBusWishbone_DAT_MISO_regNext[31:0] because it is equivalent to instance soc.cpu.vexriscv.dBusWishbone_DAT_MISO_regNext[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":7764:2:7764:7|Removing sequential instance soc.spi0_phy.clkgen.sample because it is equivalent to instance soc.spi0_phy.sck. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: BZ173 :"/build/top.v":24396:11:24396:36|ROM _0__2[15:2] (in view: work.\\top\.soc\.vocoder\.synth\ (verilog)) mapped in logic.
@N: BZ173 :"/build/top.v":24396:11:24396:36|ROM _0__2[15:2] (in view: work.\\top\.soc\.vocoder\.synth\ (verilog)) mapped in logic.
@N: MO106 :"/build/top.v":24396:11:24396:36|Found ROM _0__2[15:2] (in view: work.\\top\.soc\.vocoder\.synth\ (verilog)) with 14 words by 14 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 1112MB peak: 1112MB)


Starting area decomp  (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 1112MB peak: 1112MB)

@N: FX493 |Applying initial value "1" on instance btn_last.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "1" on instance pwr_en_0__o.
@N: FX493 |Applying initial value "0" on instance btn_rising.
@W: BN132 :"/build/top.v":7261:2:7261:7|Removing sequential instance soc.spi0.tx_fifo.produce_w_gry[4] because it is equivalent to instance soc.spi0.tx_fifo.produce_w_bin[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":7269:2:7269:7|Removing sequential instance soc.spi0.tx_fifo.consume_r_gry[4] because it is equivalent to instance soc.spi0.tx_fifo.consume_r_bin[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/build/top.v":7236:2:7236:7|Removing sequential instance spi0.tx_fifo._0_[49] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":7236:2:7236:7|Removing sequential instance spi0.tx_fifo._0_[48] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":7236:2:7236:7|Removing sequential instance spi0.tx_fifo._0_[47] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":7236:2:7236:7|Removing sequential instance spi0.tx_fifo._0_[46] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":7236:2:7236:7|Removing sequential instance spi0.tx_fifo._0_[45] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":7236:2:7236:7|Removing sequential instance spi0.tx_fifo._0_[44] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":7236:2:7236:7|Removing sequential instance spi0.tx_fifo._0_[43] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: FX493 |Applying initial value "0" on instance spi0.cs_cdc.stage0.
@N: FX493 |Applying initial value "0" on instance spi0.cs_cdc.stage1.
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage0[0].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage0[1].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage0[2].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage0[3].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage0[4].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage1[0].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage1[1].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage1[2].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage1[3].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage1[4].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage0[0].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage0[1].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage0[2].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage0[3].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage0[4].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage1[0].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage1[1].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage1[2].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage1[3].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage1[4].
@N: FX493 |Applying initial value "1" on instance spi0.tx_fifo.rst_cdc.stage1.
@N: FX493 |Applying initial value "1" on instance spi0.tx_fifo.rst_cdc.stage0.
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_w_gry[0].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_w_gry[1].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_w_gry[2].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_w_gry[3].
@N: FX493 |Applying initial value "0" on instance spi0.fsm_state.
@N: FX493 |Applying initial value "0" on instance on_delay[16].
@N: FX493 |Applying initial value "0" on instance on_delay[17].
@N: FX493 |Applying initial value "0" on instance on_delay[18].
@N: FX493 |Applying initial value "0" on instance on_delay[19].
@N: FX493 |Applying initial value "0" on instance on_delay[20].
@N: FX493 |Applying initial value "0" on instance on_delay[21].
@N: FX493 |Applying initial value "0" on instance on_delay[22].
@N: FX493 |Applying initial value "0" on instance on_delay[23].
@N: FX493 |Applying initial value "0" on instance on_delay[24].
@N: FX493 |Applying initial value "0" on instance on_delay[25].
@N: FX493 |Applying initial value "0" on instance on_delay[26].
@N: FX493 |Applying initial value "0" on instance on_delay[27].
@N: FX493 |Applying initial value "0" on instance on_delay[28].
@N: FX493 |Applying initial value "0" on instance on_delay[29].
@N: FX493 |Applying initial value "0" on instance on_delay[30].
@N: FX493 |Applying initial value "0" on instance on_delay[31].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_r_gry[0].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_r_gry[1].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_r_gry[2].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_r_gry[3].
@N: MF179 :"/build/top.v":7292:17:7292:47|Found 5 by 5 bit equality operator ('==') spi0.tx_fifo.\$24 (in view: work.\\top\.soc\ (verilog))
@N: BN362 :"/build/top.v":1483:2:1483:7|Removing sequential instance on_delay[17] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1483:2:1483:7|Removing sequential instance on_delay[16] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1483:2:1483:7|Removing sequential instance on_delay[25] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1483:2:1483:7|Removing sequential instance on_delay[24] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1483:2:1483:7|Removing sequential instance on_delay[23] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1483:2:1483:7|Removing sequential instance on_delay[22] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1483:2:1483:7|Removing sequential instance on_delay[21] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1483:2:1483:7|Removing sequential instance on_delay[20] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1483:2:1483:7|Removing sequential instance on_delay[19] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1483:2:1483:7|Removing sequential instance on_delay[18] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1483:2:1483:7|Removing sequential instance on_delay[31] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1483:2:1483:7|Removing sequential instance on_delay[30] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1483:2:1483:7|Removing sequential instance on_delay[29] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1483:2:1483:7|Removing sequential instance on_delay[28] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1483:2:1483:7|Removing sequential instance on_delay[27] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1483:2:1483:7|Removing sequential instance on_delay[26] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@W: BN132 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Removing instance soc.cpu.vexriscv.decode_to_execute_INSTRUCTION[12] because it is equivalent to instance soc.cpu.vexriscv.decode_to_execute_ALU_BITWISE_CTRL[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"/build/vexriscv_imac+dcache.v":1802:2:1802:7|RAM RegFilePlugin_regFile_1[31:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/build/vexriscv_imac+dcache.v":1802:2:1802:7|RAM RegFilePlugin_regFile[31:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/build/vexriscv_imac+dcache.v":6966:2:6966:7|RAM IBusCachedPlugin_cache.ways_0_tags[20:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/build/vexriscv_imac+dcache.v":6954:2:6954:7|RAM IBusCachedPlugin_cache.banks_0[31:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[31] is reduced to a combinational gate by constant propagation.
@N: MF179 :"/build/vexriscv_imac+dcache.v":4240:36:4240:64|Found 32 by 32 bit equality operator ('==') execute_BranchPlugin_eq (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":4220:42:4220:123|Found 5 by 5 bit equality operator ('==') HazardSimplePlugin_addr1Match (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":4222:40:4222:100|Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l48 (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":4223:40:4223:100|Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l51 (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":4227:42:4227:99|Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l48_1 (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":4228:42:4228:99|Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l51_1 (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":4232:42:4232:100|Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l48_2 (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":4233:42:4233:100|Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l51_2 (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":4219:42:4219:123|Found 5 by 5 bit equality operator ('==') HazardSimplePlugin_addr0Match (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":7051:77:7051:165|Found 20 by 20 bit equality operator ('==') IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0 (in view: work.VexRiscv(verilog))
@N: BN362 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Removing sequential instance IBusCachedPlugin_fetchPc_pcReg[0] (in view: work.VexRiscv(verilog)) because it does not drive other instances.
@W: FX107 :"/build/vexriscv_imac+dcache.v":6144:2:6144:7|RAM ways_0_tags[20:0] (in view: work.DataCache(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/build/vexriscv_imac+dcache.v":6162:2:6162:7|RAM ways_0_data_symbol3[7:0] (in view: work.DataCache(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/build/vexriscv_imac+dcache.v":6162:2:6162:7|RAM ways_0_data_symbol2[7:0] (in view: work.DataCache(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/build/vexriscv_imac+dcache.v":6162:2:6162:7|RAM ways_0_data_symbol1[7:0] (in view: work.DataCache(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/build/vexriscv_imac+dcache.v":6162:2:6162:7|RAM ways_0_data_symbol0[7:0] (in view: work.DataCache(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Removing sequential instance stageB_mmuRsp_physicalAddress[1] (in view: work.DataCache(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Removing sequential instance stageB_mmuRsp_physicalAddress[0] (in view: work.DataCache(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF179 :"/build/vexriscv_imac+dcache.v":6400:28:6400:103|Found 20 by 20 bit equality operator ('==') un2_stageA_wayHits (in view: work.DataCache(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":6395:93:6395:155|Found 10 by 10 bit equality operator ('==') un5_stage0_dataColisions (in view: work.DataCache(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":6403:97:6403:158|Found 10 by 10 bit equality operator ('==') un5__zz_stageA_dataColisions (in view: work.DataCache(verilog))
@N: BN362 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Removing sequential instance stageB_tagsReadRsp_0_error (in view: work.DataCache(verilog)) because it does not drive other instances.
@N: FX493 |Applying initial value "0" on instance ch_3_valid_sync_ff_0.
@N: FX493 |Applying initial value "0" on instance ch_4_valid_sync_ff_0.
@N: FX493 |Applying initial value "0" on instance ch_5_valid_sync_ff_0.
@N: FX493 |Applying initial value "0" on instance ch_6_valid_sync_ff_0.
@N: FX493 |Applying initial value "0" on instance ch_7_valid_sync_ff_0.
@N: FX493 |Applying initial value "0" on instance ch_8_valid_sync_ff_0.
@N: FX493 |Applying initial value "0" on instance ch_9_valid_sync_ff_0.
@N: FX493 |Applying initial value "0" on instance ch_10_valid_sync_ff_0.
@N: FX493 |Applying initial value "0" on instance ch_11_valid_sync_ff_0.
@N: FX493 |Applying initial value "0" on instance ch_12_valid_sync_ff_0.
@N: FX493 |Applying initial value "0" on instance ch_13_valid_sync_ff_0.
@N: FX493 |Applying initial value "0" on instance ch_0_valid_sync_ff_0.
@N: FX493 |Applying initial value "0" on instance ch_1_valid_sync_ff_0.
@N: FX493 |Applying initial value "0" on instance ch_2_valid_sync_ff_0.
@N: FX493 |Applying initial value "0" on instance ch_3_valid_sync_ff_1.
@N: FX493 |Applying initial value "0" on instance ch_4_valid_sync_ff_1.
@N: FX493 |Applying initial value "0" on instance ch_5_valid_sync_ff_1.
@N: FX493 |Applying initial value "0" on instance ch_6_valid_sync_ff_1.
@N: FX493 |Applying initial value "0" on instance ch_7_valid_sync_ff_1.
@N: FX493 |Applying initial value "0" on instance ch_8_valid_sync_ff_1.
@N: FX493 |Applying initial value "0" on instance ch_9_valid_sync_ff_1.
@N: FX493 |Applying initial value "0" on instance ch_10_valid_sync_ff_1.
@N: FX493 |Applying initial value "0" on instance ch_11_valid_sync_ff_1.
@N: FX493 |Applying initial value "0" on instance ch_12_valid_sync_ff_1.
@N: FX493 |Applying initial value "0" on instance ch_13_valid_sync_ff_1.
@N: FX493 |Applying initial value "0" on instance ch_0_valid_sync_ff_1.
@N: FX493 |Applying initial value "0" on instance ch_1_valid_sync_ff_1.
@N: FX493 |Applying initial value "0" on instance ch_2_valid_sync_ff_1.
@N: FX493 |Applying initial value "0" on instance ch_2_valid_prev.
@N: FX493 |Applying initial value "0" on instance ch_3_valid_prev.
@N: FX493 |Applying initial value "0" on instance ch_4_valid_prev.
@N: FX493 |Applying initial value "0" on instance ch_5_valid_prev.
@N: FX493 |Applying initial value "0" on instance ch_6_valid_prev.
@N: FX493 |Applying initial value "0" on instance ch_7_valid_prev.
@N: FX493 |Applying initial value "0" on instance ch_8_valid_prev.
@N: FX493 |Applying initial value "0" on instance ch_9_valid_prev.
@N: FX493 |Applying initial value "0" on instance ch_10_valid_prev.
@N: FX493 |Applying initial value "0" on instance ch_11_valid_prev.
@N: FX493 |Applying initial value "0" on instance ch_12_valid_prev.
@N: FX493 |Applying initial value "0" on instance ch_13_valid_prev.
@N: FX493 |Applying initial value "0" on instance ch_0_valid_prev.
@N: FX493 |Applying initial value "0" on instance ch_1_valid_prev.
@N: FX493 |Applying initial value "0" on instance r_shadow__1__r_en.
@N: FX493 |Applying initial value "0" on instance r_shadow__0__r_en.
@N: BN362 :|Removing sequential instance r_shadow__1__data[7] (in view: work.\\top\.soc\.envelope_csr\.bridge\.mux\ (verilog)) because it does not drive other instances.
@N: FX493 |Applying initial value "0" on instance mux.element__w_stb.
@N: FX493 |Applying initial value "0" on instance mux.element__w_stb\$14.
@N: FX493 |Applying initial value "0" on instance mux.r_shadow__0__r_en.
@N: FX493 |Applying initial value "0" on instance mux.element__w_stb\$15.
@N: MO231 :"/build/top.v":4611:2:4611:7|Found counter in view:work.\\top\.soc\.i2s_rx\ (verilog) instance bit_count[4:0] 

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_fpga_mapper.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N: MO231 :"/build/top.v":4770:2:4770:7|Found counter in view:work.\\top\.soc\.i2s_tx\ (verilog) instance bit_count[4:0] 
@N: MO231 :"/build/top.v":7855:2:7855:7|Found counter in view:work.\\top\.soc\.timer0\ (verilog) instance r_data[31:0] 
@N: MO231 :"/build/top.v":9673:2:9673:7|Found counter in view:work.\\top\.soc\.uart0\.rx\ (verilog) instance bitno[3:0] 
@N: MO231 :"/build/top.v":9853:2:9853:7|Found counter in view:work.\\top\.soc\.uart0\.tx\ (verilog) instance bitno[3:0] 
@A: FX681 :"/build/top.v":9855:2:9855:7|Initial value on register timer[3] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":9855:2:9855:7|Initial value on register timer[9] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: BN132 :"/build/top.v":11296:2:11296:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":11296:2:11296:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":11296:2:11296:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":11296:2:11296:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":11296:2:11296:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":11296:2:11296:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":11296:2:11296:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":11296:2:11296:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":11296:2:11296:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":11296:2:11296:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":11296:2:11296:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":12207:2:12207:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":12207:2:12207:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":12207:2:12207:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":12207:2:12207:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":12207:2:12207:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":12207:2:12207:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":12207:2:12207:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":12207:2:12207:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":12207:2:12207:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":12207:2:12207:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":12207:2:12207:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":13118:2:13118:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":13118:2:13118:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":13118:2:13118:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":13118:2:13118:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":13118:2:13118:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":13118:2:13118:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":13118:2:13118:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":13118:2:13118:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":13118:2:13118:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":13118:2:13118:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":13118:2:13118:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14029:2:14029:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14029:2:14029:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14029:2:14029:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14029:2:14029:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14029:2:14029:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14029:2:14029:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14029:2:14029:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14029:2:14029:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14029:2:14029:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14029:2:14029:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14029:2:14029:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14940:2:14940:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14940:2:14940:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14940:2:14940:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14940:2:14940:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14940:2:14940:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14940:2:14940:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14940:2:14940:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14940:2:14940:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14940:2:14940:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14940:2:14940:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":14940:2:14940:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":15851:2:15851:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":15851:2:15851:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":15851:2:15851:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":15851:2:15851:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":15851:2:15851:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":15851:2:15851:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":15851:2:15851:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":15851:2:15851:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":15851:2:15851:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":15851:2:15851:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":15851:2:15851:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":16762:2:16762:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":16762:2:16762:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":16762:2:16762:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":16762:2:16762:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":16762:2:16762:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":16762:2:16762:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":16762:2:16762:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":16762:2:16762:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":16762:2:16762:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":16762:2:16762:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":16762:2:16762:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":17673:2:17673:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":17673:2:17673:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":17673:2:17673:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":17673:2:17673:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":17673:2:17673:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":17673:2:17673:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":17673:2:17673:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":17673:2:17673:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":17673:2:17673:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":17673:2:17673:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":17673:2:17673:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":18584:2:18584:7|Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":18584:2:18584:7|Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":18584:2:18584:7|Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":18584:2:18584:7|Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":18584:2:18584:7|Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":18584:2:18584:7|Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/build/top.v":18584:2:18584:7|Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance _1_[31] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance _1_[30] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance _1_[29] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance _1_[28] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance _1_[27] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance _1_[26] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance _1_[25] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance _1_[24] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance _1_[23] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance _1_[22] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance _1_[21] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance _1_[20] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance _1_[19] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance _1_[18] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance _1_[17] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance _1_[16] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][31] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][30] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][29] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][28] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][27] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][26] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][25] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][24] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][23] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][22] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][21] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][20] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][19] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][18] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][17] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][16] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][0] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][7] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][6] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][5] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][4] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][3] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][2] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][1] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][15] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][14] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][13] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][12] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][11] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][10] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][9] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":24754:2:24754:7|Removing sequential instance mem\[0\][8] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.

Finished area decomp  (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 1143MB peak: 1143MB)


Starting factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 1147MB peak: 1147MB)

@N: BN362 :"/build/top.v":24766:2:24766:7|Removing sequential instance synth.ram._1_[15] (in view: work.\\top\.soc\.vocoder\ (verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 1206MB peak: 1206MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 1255MB peak: 1255MB)

@N: BN362 :"/build/top.v":7267:2:7267:7|Removing sequential instance soc.spi0.tx_fifo.consume_r_bin[3:0] (in view: ScratchLib.cell1319(netlist)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: FX681 :"/build/top.v":9855:2:9855:7|Initial value on register soc.uart0.tx.timer[23:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.uart0.bridge.divisor.div._storage[23:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U11.envelope.y_0[3] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U11.envelope.y_0[2] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U11.envelope.y_0[1] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U11.envelope.y_0_0[3] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U11.envelope.y_0_0[2] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U11.envelope.y_0_0[1] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U12.envelope.y_0[1] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U12.envelope.y_0_0[1] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y[6] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y[5] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0[4] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y[3] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0[2] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0[1] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0[6] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0[5] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0_0[4] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0[3] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0_0[2] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U3.envelope.y_0_0[1] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y[6] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0[6] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[10] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[9] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[8] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[7] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[6] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[5] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[4] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[3] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[2] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[1] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[10] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[9] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[8] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[7] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[6] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[5] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[4] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[3] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[2] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[1] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[10] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[9] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[8] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[7] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[6] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[5] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[4] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[3] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[2] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y[1] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[10] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0_0[9] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[8] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[7] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[6] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[5] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[4] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[3] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[2] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0[1] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0_1[1] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U9.envelope.y_0_0[1] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_2[3] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_2[2] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_2[1] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_2_0[3] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_2_0[2] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_2_0[1] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.i2s_tx.clk_div_0_1[2] (of type dff). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.i2s_tx.clk_div_0_0[2] (of type dff). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U6.bandpass.acc_round_0[14] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[30] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[29] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[28] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[27] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[26] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[25] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[24] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[23] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[22] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[21] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[20] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[19] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[18] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[17] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[16] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[15] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[14] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[13] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[12] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[11] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[10] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[9] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[8] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[7] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[6] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[5] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.envelope.acc[4] (of type dffe). Initial value must be either 0 or 1.

Only the first 100 messages of id 'FX471' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_fpga_mapper.srr -id FX471' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX471} -count unlimited' in the Tcl shell.
@A: FX681 :|Initial value on register soc.vocoder.U\$14.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$16.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.synth.prev_phase[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.synth.prev_phase_1[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.mux.acc_0[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":24455:2:24455:7|Initial value on register soc.vocoder.synth.idx[13:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":24455:2:24455:7|Initial value on register soc.vocoder.synth.idx_1[13:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.spi0_phy.sr_cnt_0_0[7:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$12.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$13.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$15.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$4.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$5.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$6.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$8.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.mux.cur_sample_0[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":7267:2:7267:7|Initial value on register soc.spi0.tx_fifo.consume_r_bin_mod[4:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$10.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$10.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$11.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$11.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$12.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$13.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$14.bandpass.acc_round_0_mod[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$15.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$16.bandpass.acc_round_mod_2[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$3.bandpass.acc_round_mod_2[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$3.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$4.bandpass.acc_round_mod_0[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$5.bandpass.acc_round_0_mod[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$6.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$7.bandpass.acc_round_mod_2[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$7.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$8.bandpass.acc_round_mod_1[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$9.bandpass.acc_round_mod_2[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$9.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":7259:2:7259:7|Initial value on register soc.spi0.tx_fifo.produce_w_bin_0[4:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":7259:2:7259:7|Initial value on register soc.spi0.tx_fifo.produce_w_bin[4:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":1483:2:1483:7|Initial value on register soc.on_delay_0[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":1483:2:1483:7|Initial value on register soc.on_delay[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_2[3] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_2[2] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_2[1] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_2[0] (in view: work.top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[12] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[11] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[10] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[9] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[8] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[7] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[6] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[5] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[4] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[3] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_1_mod[0] (in view: work.top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_0_mod[12] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_0_mod[11] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_0_mod[10] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_0_mod[9] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_0_mod[8] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_0_mod[7] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$9.bandpass.acc_round_1_0_mod[6] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:03s; Memory used current: 2188MB peak: 2190MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:09s; CPU Time elapsed 0h:01m:09s; Memory used current: 2188MB peak: 2190MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:01m:10s; Memory used current: 2188MB peak: 2190MB)

@N: FX211 |Packed ROM soc.vocoder.synth.ram._1__cnst_0[31:17] (7 input, 15 output) to Block SelectRAM 
@N: FO126 :"/build/top.v":7231:2:7231:7|Generating RAM soc.spi0.tx_fifo.storage[49:0]
@N: FO126 :"/build/top.v":24417:2:24417:7|Generating RAM soc.vocoder.synth.phase_offset_mem[15:0]
@W: BN114 :"/build/top.v":7231:2:7231:7|Removing instance soc.spi0.tx_fifo.storage_ram_11 (in view: work.top(verilog)) because it does not drive other instances.
@W: BN114 :"/build/top.v":7231:2:7231:7|Removing instance soc.spi0.tx_fifo.storage_ram_10 (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:18s; Memory used current: 2188MB peak: 2190MB)


Finished technology mapping (Real Time elapsed 0h:01m:22s; CPU Time elapsed 0h:01m:22s; Memory used current: 2188MB peak: 2190MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:23s		    -3.82ns		10803 /      8027
   2		0h:01m:23s		    -3.82ns		10690 /      8027
   3		0h:01m:23s		    -3.66ns		10692 /      8027
   4		0h:01m:23s		    -3.66ns		10693 /      8027
   5		0h:01m:23s		    -3.66ns		10694 /      8027
   6		0h:01m:24s		    -3.66ns		10695 /      8027
   7		0h:01m:24s		    -3.66ns		10696 /      8027
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[13] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[12] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[14] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[17] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[15] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[16] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[21] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[20] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[18] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[19] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[22] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[23] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[25] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[24] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[27] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[26] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[28] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[29] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Replicating instance soc.cpu.vexriscv.dataCache_1.stageB_request_isAmo (in view: work.top(verilog)) with 39 loads 2 times to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Replicating instance soc.cpu.vexriscv.execute_CsrPlugin_csr_835 (in view: work.top(verilog)) with 66 loads 2 times to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Replicating instance soc.cpu.vexriscv.decode_to_execute_INSTRUCTION_0_1[31] (in view: work.top(verilog)) with 72 loads 2 times to improve timing.
Timing driven replication report
Added 24 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   8		0h:01m:28s		    -3.55ns		10704 /      8051
   9		0h:01m:29s		    -3.51ns		10711 /      8051
@N: FX271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Replicating instance soc.cpu.vexriscv.execute_CsrPlugin_csr_833 (in view: work.top(verilog)) with 67 loads 2 times to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.toplevel_dataCache_1_io_mem_cmd_rValidN (in view: work.top(verilog)) with 146 loads 2 times to improve timing.
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

@N: FX271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Replicating instance soc.cpu.vexriscv.decode_to_execute_INSTRUCTION[20] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Replicating instance soc.cpu.vexriscv.decode_to_execute_INSTRUCTION_mod[0] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.execute_arbitration_isValid (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Replicating instance soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[1] (in view: work.top(verilog)) with 25 loads 2 times to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Replicating instance soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[4] (in view: work.top(verilog)) with 17 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Replicating instance soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3] (in view: work.top(verilog)) with 21 loads 2 times to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Replicating instance soc.cpu.vexriscv.execute_CsrPlugin_csr_3008 (in view: work.top(verilog)) with 34 loads 1 time to improve timing.
Added 9 Registers via timing driven replication
Added 4 LUTs via timing driven replication

  10		0h:01m:32s		    -2.62ns		10809 /      8064
  11		0h:01m:32s		    -2.63ns		10813 /      8064
  12		0h:01m:32s		    -2.86ns		10820 /      8064
Net buffering Report for view:work.top(verilog):
Added 0 Buffers
Added 0 Registers via replication
Added 1 LUTs via replication


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:33s; CPU Time elapsed 0h:01m:33s; Memory used current: 2189MB peak: 2190MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:01m:40s; CPU Time elapsed 0h:01m:39s; Memory used current: 2189MB peak: 2190MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:01m:40s; CPU Time elapsed 0h:01m:40s; Memory used current: 2189MB peak: 2190MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:01m:40s; CPU Time elapsed 0h:01m:40s; Memory used current: 2189MB peak: 2190MB)


Start Writing Netlists (Real Time elapsed 0h:01m:40s; CPU Time elapsed 0h:01m:40s; Memory used current: 2189MB peak: 2190MB)

Writing Analyst data base /build/impl/synwork/top_impl_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:42s; CPU Time elapsed 0h:01m:42s; Memory used current: 2189MB peak: 2190MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:01m:45s; CPU Time elapsed 0h:01m:44s; Memory used current: 2189MB peak: 2190MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:45s; CPU Time elapsed 0h:01m:45s; Memory used current: 2189MB peak: 2190MB)


Finished Writing Netlists (Real Time elapsed 0h:01m:45s; CPU Time elapsed 0h:01m:45s; Memory used current: 2189MB peak: 2190MB)


Start final timing analysis (Real Time elapsed 0h:01m:46s; CPU Time elapsed 0h:01m:45s; Memory used current: 2189MB peak: 2190MB)

@W: MT246 :"/build/top.v":1642:4:1642:12|Blackbox MULTIBOOT_0b00000000000000000000000000000000_EN is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/build/top.v":4536:4:4536:11|Blackbox I2CFIFO is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/build/top.v":1168:4:1168:7|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock clk12_clk with period 83.33ns 
@N: MT615 |Found clock clk12_0__io with period 83.33ns 
@W: MT420 |Found inferred clock _top_pll_|clk_inferred_clock with period 5.00ns. Please declare a user-defined clock on net pll.clk[0].
@W: MT420 |Found inferred clock _top_pll_|fast_clk_inferred_clock with period 5.00ns. Please declare a user-defined clock on net pll.fast_clk[0].


##### START OF TIMING REPORT #####[
# Timing report written on Fri Jan  2 22:28:10 2026
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/dev/lscc/radiant/scripts/tcl/flow/radiant_synplify_vars.tcl
                       /build/top.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.007

                                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                        Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------------------------
_top_pll_|clk_inferred_clock          200.0 MHz     124.9 MHz     5.000         8.007         -3.007     inferred     Inferred_clkgroup_0_1
_top_pll_|fast_clk_inferred_clock     200.0 MHz     216.4 MHz     5.000         4.620         0.380      inferred     Inferred_clkgroup_0_2
clk12_0__io                           12.0 MHz      NA            83.333        NA            NA         declared     default_clkgroup     
clk12_clk                             12.0 MHz      NA            83.333        NA            NA         declared     default_clkgroup     
System                                200.0 MHz     144.8 MHz     5.000         6.908         -1.908     system       system_clkgroup      
===========================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             System                             |  5.000       -1.908  |  No paths    -      |  No paths    -      |  No paths    -    
System                             _top_pll_|clk_inferred_clock       |  5.000       -2.254  |  No paths    -      |  No paths    -      |  No paths    -    
System                             _top_pll_|fast_clk_inferred_clock  |  5.000       2.832   |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|clk_inferred_clock       System                             |  5.000       -2.661  |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|clk_inferred_clock       _top_pll_|clk_inferred_clock       |  5.000       -3.007  |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|clk_inferred_clock       _top_pll_|fast_clk_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|fast_clk_inferred_clock  System                             |  5.000       0.605   |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|fast_clk_inferred_clock  _top_pll_|clk_inferred_clock       |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|fast_clk_inferred_clock  _top_pll_|fast_clk_inferred_clock  |  5.000       0.380   |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: _top_pll_|clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                            Starting                                                                                                                        Arrival           
Instance                                                                                    Reference                        Type        Pin     Net                                                                        Time        Slack 
                                                                                            Clock                                                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[12]                                    _top_pll_|clk_inferred_clock     FD1P3IX     Q       IBusCachedPlugin_fetchPc_pcReg_fast[12]                                    0.753       -3.007
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[13]                                    _top_pll_|clk_inferred_clock     FD1P3IX     Q       IBusCachedPlugin_fetchPc_pcReg_fast[13]                                    0.753       -3.007
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]              _top_pll_|clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_141[2]                                                         0.943       -2.977
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[14]                                    _top_pll_|clk_inferred_clock     FD1P3IX     Q       IBusCachedPlugin_fetchPc_pcReg_fast[14]                                    0.753       -2.948
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[15]                                    _top_pll_|clk_inferred_clock     FD1P3IX     Q       IBusCachedPlugin_fetchPc_pcReg_fast[15]                                    0.753       -2.948
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[16]                                    _top_pll_|clk_inferred_clock     FD1P3IX     Q       IBusCachedPlugin_fetchPc_pcReg_fast[16]                                    0.753       -2.948
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[17]                                    _top_pll_|clk_inferred_clock     FD1P3IX     Q       IBusCachedPlugin_fetchPc_pcReg_fast[17]                                    0.753       -2.948
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0_fast[4]     _top_pll_|clk_inferred_clock     FD1P3IX     Q       _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0_fast[4]     0.883       -2.917
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_3_rep1          _top_pll_|clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_141_0_rep1                                                     0.883       -2.917
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[18]                                    _top_pll_|clk_inferred_clock     FD1P3IX     Q       IBusCachedPlugin_fetchPc_pcReg_fast[18]                                    0.753       -2.889
==============================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                        Starting                                                                                                Required           
Instance                                                                                Reference                        Type        Pin     Net                                                Time         Slack 
                                                                                        Clock                                                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]        _top_pll_|clk_inferred_clock     FD1P3IX     D       N_11290                                            4.789        -3.007
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod[30]                             _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_14_mod_RNO[30]     4.789        -2.977
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[31]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[31]         4.789        -2.977
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[28]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[28]         4.789        -2.918
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[29]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[29]         4.789        -2.918
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[26]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[26]         4.789        -2.859
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[27]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[27]         4.789        -2.859
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_1[30]     _top_pll_|clk_inferred_clock     FD1P3IX     D       N_45692[1]                                         4.789        -2.857
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[24]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[24]         4.789        -2.800
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[25]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[25]         4.789        -2.800
===================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.796
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.007

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[12] / Q
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4] / D
    The start point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[12]                                              FD1P3IX     Q        Out     0.753     0.753 r     -         
IBusCachedPlugin_fetchPc_pcReg_fast[12]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4        C        In      0.000     0.753 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4        Z        Out     0.523     1.276 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2        A1       In      0.000     1.276 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2        COUT     Out     0.784     2.060 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2        CIN      In      0.000     2.060 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2        COUT     Out     0.059     2.119 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2        CIN      In      0.000     2.119 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2        COUT     Out     0.059     2.178 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2        CIN      In      0.000     2.178 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2        COUT     Out     0.059     2.237 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2        CIN      In      0.000     2.237 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2        COUT     Out     0.059     2.296 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2        CIN      In      0.000     2.296 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2        S1       Out     0.751     3.047 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net         -        -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4        C        In      0.000     3.047 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4        Z        Out     0.730     3.777 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net         -        -       -         -           26        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4        C        In      0.000     3.777 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4        Z        Out     0.168     3.945 r     -         
IBusCachedPlugin_decompressor_raw_1[2]                                                                Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4        C        In      0.000     3.945 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4        Z        Out     0.685     4.630 f     -         
IBusCachedPlugin_decompressor_raw[4]                                                                  Net         -        -       -         -           10        
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4        B        In      0.000     4.630 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4        Z        Out     0.523     5.154 f     -         
un204_IBusCachedPlugin_decompressor_decompressed_sx                                                   Net         -        -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4        D        In      0.000     5.154 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4        Z        Out     0.523     5.676 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18_1_0                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4        C        In      0.000     5.676 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4        Z        Out     0.685     6.362 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18                                               Net         -        -       -         -           10        
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4        C        In      0.000     6.362 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4        Z        Out     0.568     6.930 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2[7]                                            Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4        A        In      0.000     6.930 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4        Z        Out     0.523     7.453 f     -         
N_944                                                                                                 Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4        D        In      0.000     7.453 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4        Z        Out     0.343     7.796 f     -         
N_11290                                                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]                      FD1P3IX     D        In      0.000     7.796 f     -         
===================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.796
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.007

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[13] / Q
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4] / D
    The start point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[13]                                              FD1P3IX     Q        Out     0.753     0.753 r     -         
IBusCachedPlugin_fetchPc_pcReg_fast[13]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4        D        In      0.000     0.753 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4        Z        Out     0.523     1.276 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2        A1       In      0.000     1.276 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2        COUT     Out     0.784     2.060 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2        CIN      In      0.000     2.060 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2        COUT     Out     0.059     2.119 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2        CIN      In      0.000     2.119 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2        COUT     Out     0.059     2.178 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2        CIN      In      0.000     2.178 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2        COUT     Out     0.059     2.237 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2        CIN      In      0.000     2.237 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2        COUT     Out     0.059     2.296 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2        CIN      In      0.000     2.296 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2        S1       Out     0.751     3.047 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net         -        -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4        C        In      0.000     3.047 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4        Z        Out     0.730     3.777 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net         -        -       -         -           26        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4        C        In      0.000     3.777 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4        Z        Out     0.168     3.945 r     -         
IBusCachedPlugin_decompressor_raw_1[2]                                                                Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4        C        In      0.000     3.945 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4        Z        Out     0.685     4.630 f     -         
IBusCachedPlugin_decompressor_raw[4]                                                                  Net         -        -       -         -           10        
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4        B        In      0.000     4.630 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4        Z        Out     0.523     5.154 f     -         
un204_IBusCachedPlugin_decompressor_decompressed_sx                                                   Net         -        -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4        D        In      0.000     5.154 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4        Z        Out     0.523     5.676 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18_1_0                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4        C        In      0.000     5.676 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4        Z        Out     0.685     6.362 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18                                               Net         -        -       -         -           10        
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4        C        In      0.000     6.362 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4        Z        Out     0.568     6.930 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2[7]                                            Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4        A        In      0.000     6.930 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4        Z        Out     0.523     7.453 f     -         
N_944                                                                                                 Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4        D        In      0.000     7.453 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4        Z        Out     0.343     7.796 f     -         
N_11290                                                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]                      FD1P3IX     D        In      0.000     7.796 f     -         
===================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.977

    Number of logic level(s):                26
    Starting point:                          soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5] / Q
    Ending point:                            soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[31] / D
    The start point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]                                     FD1P3IX     Q        Out     0.943     0.943 r     -         
dsp_join_kb_141[2]                                                                                                 Net         -        -       -         -           19        
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9_4_sx                                            LUT4        B        In      0.000     0.943 r     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9_4_sx                                            LUT4        Z        Out     0.523     1.466 r     -         
decodeExceptionPort_valid_1_a2_i_a2_9_4_sx                                                                         Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9_4                                               LUT4        B        In      0.000     1.466 r     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9_4                                               LUT4        Z        Out     0.523     1.989 f     -         
decodeExceptionPort_valid_1_a2_i_a2_9_4                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9                                                 LUT4        D        In      0.000     1.989 f     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9                                                 LUT4        Z        Out     0.523     2.512 f     -         
N_4120                                                                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_3                                                  LUT4        C        In      0.000     2.512 f     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_3                                                  LUT4        Z        Out     0.523     3.035 f     -         
decodeExceptionPort_valid_1_a2_i_0_3                                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_8                                                  LUT4        D        In      0.000     3.035 f     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_8                                                  LUT4        Z        Out     0.523     3.558 f     -         
decodeExceptionPort_valid_1_a2_i_0_8                                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_11                                                 LUT4        C        In      0.000     3.558 f     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_11                                                 LUT4        Z        Out     0.168     3.726 f     -         
decodeExceptionPort_valid_1_a2_i_0_11                                                                              Net         -        -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x              LUT4        B        In      0.000     3.726 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x              LUT4        Z        Out     0.523     4.249 f     -         
CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x                                                      Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x_RNIVGM5I     LUT4        B        In      0.000     4.249 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x_RNIVGM5I     LUT4        Z        Out     0.745     4.994 r     -         
N_42171[0]                                                                                                         Net         -        -       -         -           35        
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNI27TDI3[1]                    LUT4        C        In      0.000     4.994 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNI27TDI3[1]                    LUT4        Z        Out     0.568     5.561 r     -         
_zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNI27TDI3[1]                                                            Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                                  CCU2        C1       In      0.000     5.561 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                                  CCU2        COUT     Out     0.784     6.346 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_0                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                                  CCU2        CIN      In      0.000     6.346 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                                  CCU2        COUT     Out     0.059     6.404 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_2                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                                  CCU2        CIN      In      0.000     6.404 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                                  CCU2        COUT     Out     0.059     6.463 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_4                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                                  CCU2        CIN      In      0.000     6.463 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                                  CCU2        COUT     Out     0.059     6.522 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_6                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                                  CCU2        CIN      In      0.000     6.522 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                                  CCU2        COUT     Out     0.059     6.582 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_8                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                                  CCU2        CIN      In      0.000     6.582 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                                  CCU2        COUT     Out     0.059     6.641 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_10                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                                 CCU2        CIN      In      0.000     6.641 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                                 CCU2        COUT     Out     0.059     6.699 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_12                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                                 CCU2        CIN      In      0.000     6.699 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                                 CCU2        COUT     Out     0.059     6.758 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_14                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                                 CCU2        CIN      In      0.000     6.758 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                                 CCU2        COUT     Out     0.059     6.817 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_16                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                                 CCU2        CIN      In      0.000     6.817 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                                 CCU2        COUT     Out     0.059     6.877 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_18                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                                 CCU2        CIN      In      0.000     6.877 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                                 CCU2        COUT     Out     0.059     6.936 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_20                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                                 CCU2        CIN      In      0.000     6.936 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                                 CCU2        COUT     Out     0.059     6.995 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_22                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                                 CCU2        CIN      In      0.000     6.995 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                                 CCU2        COUT     Out     0.059     7.053 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_24                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                                 CCU2        CIN      In      0.000     7.053 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                                 CCU2        COUT     Out     0.059     7.112 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_26                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                                 CCU2        CIN      In      0.000     7.112 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                                 CCU2        COUT     Out     0.059     7.171 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_28                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                                 CCU2        CIN      In      0.000     7.171 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                                 CCU2        S1       Out     0.252     7.423 r     -         
IBusCachedPlugin_decodePc_pcReg_7[31]                                                                              Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17_RNO[31]                                                        LUT4        A        In      0.000     7.423 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17_RNO[31]                                                        LUT4        Z        Out     0.343     7.766 r     -         
IBusCachedPlugin_decodePc_pcReg_17_RNO[31]                                                                         Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[31]                                                            FD1P3IX     D        In      0.000     7.766 r     -         
================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.977

    Number of logic level(s):                26
    Starting point:                          soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5] / Q
    Ending point:                            soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod[30] / D
    The start point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]                                     FD1P3IX     Q        Out     0.943     0.943 r     -         
dsp_join_kb_141[2]                                                                                                 Net         -        -       -         -           19        
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9_4_sx                                            LUT4        B        In      0.000     0.943 r     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9_4_sx                                            LUT4        Z        Out     0.523     1.466 r     -         
decodeExceptionPort_valid_1_a2_i_a2_9_4_sx                                                                         Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9_4                                               LUT4        B        In      0.000     1.466 r     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9_4                                               LUT4        Z        Out     0.523     1.989 f     -         
decodeExceptionPort_valid_1_a2_i_a2_9_4                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9                                                 LUT4        D        In      0.000     1.989 f     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_a2_9                                                 LUT4        Z        Out     0.523     2.512 f     -         
N_4120                                                                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_3                                                  LUT4        C        In      0.000     2.512 f     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_3                                                  LUT4        Z        Out     0.523     3.035 f     -         
decodeExceptionPort_valid_1_a2_i_0_3                                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_8                                                  LUT4        D        In      0.000     3.035 f     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_8                                                  LUT4        Z        Out     0.523     3.558 f     -         
decodeExceptionPort_valid_1_a2_i_0_8                                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_11                                                 LUT4        C        In      0.000     3.558 f     -         
soc.cpu.vexriscv.dataCache_1.decodeExceptionPort_valid_1_a2_i_0_11                                                 LUT4        Z        Out     0.168     3.726 f     -         
decodeExceptionPort_valid_1_a2_i_0_11                                                                              Net         -        -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x              LUT4        B        In      0.000     3.726 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x              LUT4        Z        Out     0.523     4.249 f     -         
CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x                                                      Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x_RNIVGM5I     LUT4        B        In      0.000     4.249 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_x_RNIVGM5I     LUT4        Z        Out     0.745     4.994 r     -         
N_42171[0]                                                                                                         Net         -        -       -         -           35        
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNI27TDI3[1]                    LUT4        C        In      0.000     4.994 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNI27TDI3[1]                    LUT4        Z        Out     0.568     5.561 r     -         
_zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNI27TDI3[1]                                                            Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                                  CCU2        C1       In      0.000     5.561 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                                  CCU2        COUT     Out     0.784     6.346 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_0                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                                  CCU2        CIN      In      0.000     6.346 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                                  CCU2        COUT     Out     0.059     6.404 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_2                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                                  CCU2        CIN      In      0.000     6.404 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                                  CCU2        COUT     Out     0.059     6.463 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_4                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                                  CCU2        CIN      In      0.000     6.463 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                                  CCU2        COUT     Out     0.059     6.522 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_6                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                                  CCU2        CIN      In      0.000     6.522 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                                  CCU2        COUT     Out     0.059     6.582 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_8                                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                                  CCU2        CIN      In      0.000     6.582 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                                  CCU2        COUT     Out     0.059     6.641 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_10                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                                 CCU2        CIN      In      0.000     6.641 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                                 CCU2        COUT     Out     0.059     6.699 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_12                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                                 CCU2        CIN      In      0.000     6.699 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                                 CCU2        COUT     Out     0.059     6.758 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_14                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                                 CCU2        CIN      In      0.000     6.758 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                                 CCU2        COUT     Out     0.059     6.817 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_16                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                                 CCU2        CIN      In      0.000     6.817 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                                 CCU2        COUT     Out     0.059     6.877 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_18                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                                 CCU2        CIN      In      0.000     6.877 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                                 CCU2        COUT     Out     0.059     6.936 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_20                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                                 CCU2        CIN      In      0.000     6.936 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                                 CCU2        COUT     Out     0.059     6.995 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_22                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                                 CCU2        CIN      In      0.000     6.995 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                                 CCU2        COUT     Out     0.059     7.053 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_24                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                                 CCU2        CIN      In      0.000     7.053 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                                 CCU2        COUT     Out     0.059     7.112 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_26                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                                 CCU2        CIN      In      0.000     7.112 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                                 CCU2        COUT     Out     0.059     7.171 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_28                                                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                                 CCU2        CIN      In      0.000     7.171 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                                 CCU2        S0       Out     0.252     7.423 r     -         
IBusCachedPlugin_decodePc_pcReg_7[30]                                                                              Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod_RNO[30]                                                    LUT4        A        In      0.000     7.423 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod_RNO[30]                                                    LUT4        Z        Out     0.343     7.766 r     -         
IBusCachedPlugin_decodePc_pcReg_14_mod_RNO[30]                                                                     Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod[30]                                                        FD1P3IX     D        In      0.000     7.766 r     -         
================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.737
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.948

    Number of logic level(s):                15
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[14] / Q
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4] / D
    The start point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_fast[14]                                              FD1P3IX     Q        Out     0.753     0.753 r     -         
IBusCachedPlugin_fetchPc_pcReg_fast[14]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_30_i_0                          LUT4        C        In      0.000     0.753 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_30_i_0                          LUT4        Z        Out     0.523     1.276 r     -         
un2_fetchStage_hit_hits_0_0_N_30_i                                                                    Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2        A0       In      0.000     1.276 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2        COUT     Out     0.784     2.060 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2        CIN      In      0.000     2.060 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2        COUT     Out     0.059     2.119 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2        CIN      In      0.000     2.119 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2        COUT     Out     0.059     2.178 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2        CIN      In      0.000     2.178 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2        COUT     Out     0.059     2.237 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2        CIN      In      0.000     2.237 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2        S1       Out     0.751     2.989 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net         -        -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4        C        In      0.000     2.989 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4        Z        Out     0.730     3.718 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net         -        -       -         -           26        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4        C        In      0.000     3.718 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4        Z        Out     0.168     3.886 r     -         
IBusCachedPlugin_decompressor_raw_1[2]                                                                Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4        C        In      0.000     3.886 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4        Z        Out     0.685     4.572 f     -         
IBusCachedPlugin_decompressor_raw[4]                                                                  Net         -        -       -         -           10        
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4        B        In      0.000     4.572 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4        Z        Out     0.523     5.095 f     -         
un204_IBusCachedPlugin_decompressor_decompressed_sx                                                   Net         -        -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4        D        In      0.000     5.095 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4        Z        Out     0.523     5.617 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18_1_0                                           Net         -        -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4        C        In      0.000     5.617 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4        Z        Out     0.685     6.303 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18                                               Net         -        -       -         -           10        
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4        C        In      0.000     6.303 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4        Z        Out     0.568     6.871 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2[7]                                            Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4        A        In      0.000     6.871 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4        Z        Out     0.523     7.394 f     -         
N_944                                                                                                 Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4        D        In      0.000     7.394 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4        Z        Out     0.343     7.737 f     -         
N_11290                                                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]                      FD1P3IX     D        In      0.000     7.737 f     -         
===================================================================================================================================================================




====================================
Detailed Report for Clock: _top_pll_|fast_clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                              Arrival          
Instance                                   Reference                             Type        Pin     Net                         Time        Slack
                                           Clock                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------
soc.spi0.tx_fifo.produce_cdc.stage1[1]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_407_5[1]        0.863       0.380
soc.spi0.tx_fifo.produce_cdc.stage1[3]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_407_5[3]        0.863       0.380
soc.spi0.tx_fifo.produce_cdc.stage1[4]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_407_5[4]        0.863       0.380
soc.spi0.tx_fifo.produce_cdc.stage1[2]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_407_5[2]        0.888       0.400
soc.spi0.tx_fifo.consume_r_gry[4]          _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_463_0[4]        0.838       0.405
soc.spi0.tx_fifo.produce_cdc.stage1[0]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_407_5[0]        0.838       0.405
soc.spi0.tx_fifo._0_[32]                   _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       dsp_split_kb_0_0_4_0[0]     1.012       0.412
soc.spi0.tx_fifo.consume_r_gry[0]          _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       Z\$64_1[0]                  0.798       0.445
soc.spi0.tx_fifo.consume_r_gry[1]          _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       Z\$64_1[1]                  0.798       0.445
soc.spi0.tx_fifo.consume_r_gry[3]          _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       Z\$64_1[3]                  0.798       0.445
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                Required          
Instance                    Reference                             Type        Pin     Net           Time         Slack
                            Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------
soc.spi0_phy.sr_out[1]      _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[1]      4.789        0.380
soc.spi0_phy.sr_out[7]      _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[7]      4.789        0.380
soc.spi0_phy.sr_out[11]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[11]     4.789        0.380
soc.spi0_phy.sr_out[13]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[13]     4.789        0.380
soc.spi0_phy.sr_out[14]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[14]     4.789        0.380
soc.spi0_phy.sr_out[19]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[19]     4.789        0.380
soc.spi0_phy.sr_out[20]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[20]     4.789        0.380
soc.spi0_phy.sr_out[26]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[26]     4.789        0.380
soc.spi0_phy.sr_out[27]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[27]     4.789        0.380
soc.spi0_phy.sr_out[29]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[29]     4.789        0.380
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      4.410
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.379

    Number of logic level(s):                6
    Starting point:                          soc.spi0.tx_fifo.produce_cdc.stage1[1] / Q
    Ending point:                            soc.spi0_phy.sr_out[1] / D
    The start point is clocked by            _top_pll_|fast_clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|fast_clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
soc.spi0.tx_fifo.produce_cdc.stage1[1]     FD1P3IX     Q        Out     0.863     0.863 r     -         
dsp_join_kb_407_5[1]                       Net         -        -       -         -           4         
soc.spi0.tx_fifo.\$24_NE_1                 LUT4        A        In      0.000     0.863 r     -         
soc.spi0.tx_fifo.\$24_NE_1                 LUT4        Z        Out     0.568     1.431 r     -         
Z\$24_NE_1                                 Net         -        -       -         -           2         
soc.spi0.tx_fifo.r_empty                   LUT4        D        In      0.000     1.431 r     -         
soc.spi0.tx_fifo.r_empty                   LUT4        Z        Out     0.668     2.099 f     -         
r_empty                                    Net         -        -       -         -           7         
soc.spi0_phy.sr_out_load                   LUT4        B        In      0.000     2.099 f     -         
soc.spi0_phy.sr_out_load                   LUT4        Z        Out     0.751     2.850 r     -         
sr_out_load                                Net         -        -       -         -           40        
soc.spi0_phy.\$20_0_a4_2[31]               LUT4        B        In      0.000     2.850 r     -         
soc.spi0_phy.\$20_0_a4_2[31]               LUT4        Z        Out     0.693     3.543 f     -         
N_439                                      Net         -        -       -         -           12        
soc.spi0_phy.\$20_0_0[1]                   LUT4        B        In      0.000     3.543 f     -         
soc.spi0_phy.\$20_0_0[1]                   LUT4        Z        Out     0.523     4.066 f     -         
Z\$20_0_0[1]                               Net         -        -       -         -           1         
soc.spi0_phy.\$20_0[1]                     LUT4        B        In      0.000     4.066 f     -         
soc.spi0_phy.\$20_0[1]                     LUT4        Z        Out     0.343     4.410 f     -         
Z\$20[1]                                   Net         -        -       -         -           1         
soc.spi0_phy.sr_out[1]                     FD1P3IX     D        In      0.000     4.410 f     -         
========================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                        Starting                                                          Arrival           
Instance                                                                Reference     Type         Pin       Net                          Time        Slack 
                                                                        Clock                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[1]     _zz_ways_0_tags_port1[2]     0.000       -2.254
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[1]     _zz_ways_0_tags_port1[2]     0.000       -2.254
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[2]     _zz_ways_0_tags_port1[3]     0.000       -2.254
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[2]     _zz_ways_0_tags_port1[3]     0.000       -2.254
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[3]     _zz_ways_0_tags_port1[4]     0.000       -2.195
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[3]     _zz_ways_0_tags_port1[4]     0.000       -2.195
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[4]     _zz_ways_0_tags_port1[5]     0.000       -2.195
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[4]     _zz_ways_0_tags_port1[5]     0.000       -2.195
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[5]     _zz_ways_0_tags_port1[6]     0.000       -2.195
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[5]     _zz_ways_0_tags_port1[6]     0.000       -2.195
============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                            Starting                                                                                                         Required           
Instance                                                                                    Reference     Type         Pin        Net                                                                        Time         Slack 
                                                                                            Clock                                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]            System        FD1P3IX      D          N_11290                                                                    4.789        -2.254
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_1[30]         System        FD1P3IX      D          N_45692[1]                                                                 4.789        -2.104
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[4]          System        FD1P3IX      D          IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv[20]             4.789        -2.018
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0_fast[4]     System        FD1P3IX      D          IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv[20]             4.789        -2.018
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[10]         System        FD1P3IX      D          _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0_RNO[10]     4.789        -1.916
soc.cpu.vexriscv.RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0                        System        PDPSC16K     ADR[7]     g0_mb                                                                      5.000        -1.908
soc.cpu.vexriscv.RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0                        System        PDPSC16K     ADR[7]     g0_mb                                                                      5.000        -1.908
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_2[28]         System        FD1P3IX      D          N_50028                                                                    4.789        -1.889
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[8]          System        FD1P3IX      D          IBusCachedPlugin_decompressor_output_payload_rsp_inst_1_iv[15]             4.789        -1.871
soc.cpu.vexriscv.RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0                        System        PDPSC16K     ADR[8]     decode_INSTRUCTION_ANTICIPATED[18]                                         5.000        -1.823
================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.043
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.254

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0 / DO[1]
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin       Pin               Arrival     No. of    
Name                                                                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0                                   PDPSC16K     DO[1]     Out     0.000     0.000 r     -         
_zz_ways_0_tags_port1[2]                                                                              Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         A         In      0.000     0.000 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         Z         Out     0.523     0.523 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         A1        In      0.000     0.523 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         COUT      Out     0.784     1.307 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         CIN       In      0.000     1.307 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         COUT      Out     0.059     1.366 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         CIN       In      0.000     1.366 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         COUT      Out     0.059     1.425 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         CIN       In      0.000     1.425 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         COUT      Out     0.059     1.484 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         CIN       In      0.000     1.484 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         COUT      Out     0.059     1.543 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         CIN       In      0.000     1.543 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         S1        Out     0.751     2.295 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net          -         -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         C         In      0.000     2.295 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         Z         Out     0.730     3.024 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net          -         -       -         -           26        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         C         In      0.000     3.024 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         Z         Out     0.168     3.192 r     -         
IBusCachedPlugin_decompressor_raw_1[2]                                                                Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         C         In      0.000     3.192 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         Z         Out     0.685     3.877 f     -         
IBusCachedPlugin_decompressor_raw[4]                                                                  Net          -         -       -         -           10        
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         B         In      0.000     3.877 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         Z         Out     0.523     4.401 f     -         
un204_IBusCachedPlugin_decompressor_decompressed_sx                                                   Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         D         In      0.000     4.401 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         Z         Out     0.523     4.923 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18_1_0                                           Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         C         In      0.000     4.923 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         Z         Out     0.685     5.609 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18                                               Net          -         -       -         -           10        
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         C         In      0.000     5.609 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         Z         Out     0.568     6.177 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2[7]                                            Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         A         In      0.000     6.177 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         Z         Out     0.523     6.700 f     -         
N_944                                                                                                 Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         D         In      0.000     6.700 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         Z         Out     0.343     7.043 f     -         
N_11290                                                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]                      FD1P3IX      D         In      0.000     7.043 f     -         
=====================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.043
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.254

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0 / DO[1]
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin       Pin               Arrival     No. of    
Name                                                                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0                                   PDPSC16K     DO[1]     Out     0.000     0.000 r     -         
_zz_ways_0_tags_port1[2]                                                                              Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         A         In      0.000     0.000 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         Z         Out     0.523     0.523 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         A1        In      0.000     0.523 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         COUT      Out     0.784     1.307 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         CIN       In      0.000     1.307 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         COUT      Out     0.059     1.366 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         CIN       In      0.000     1.366 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         COUT      Out     0.059     1.425 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         CIN       In      0.000     1.425 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         COUT      Out     0.059     1.484 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         CIN       In      0.000     1.484 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         COUT      Out     0.059     1.543 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         CIN       In      0.000     1.543 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         S1        Out     0.751     2.295 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net          -         -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         C         In      0.000     2.295 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         Z         Out     0.730     3.024 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net          -         -       -         -           26        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         C         In      0.000     3.024 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         Z         Out     0.168     3.192 r     -         
IBusCachedPlugin_decompressor_raw_1[2]                                                                Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         C         In      0.000     3.192 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         Z         Out     0.685     3.877 f     -         
IBusCachedPlugin_decompressor_raw[4]                                                                  Net          -         -       -         -           10        
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         B         In      0.000     3.877 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         Z         Out     0.523     4.401 f     -         
un204_IBusCachedPlugin_decompressor_decompressed_sx                                                   Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         D         In      0.000     4.401 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         Z         Out     0.523     4.923 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18_1_0                                           Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         C         In      0.000     4.923 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         Z         Out     0.685     5.609 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18                                               Net          -         -       -         -           10        
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         C         In      0.000     5.609 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         Z         Out     0.568     6.177 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2[7]                                            Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         A         In      0.000     6.177 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         Z         Out     0.523     6.700 f     -         
N_944                                                                                                 Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         D         In      0.000     6.700 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         Z         Out     0.343     7.043 f     -         
N_11290                                                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]                      FD1P3IX      D         In      0.000     7.043 f     -         
=====================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.043
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.254

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0 / DO[2]
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin       Pin               Arrival     No. of    
Name                                                                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0                                   PDPSC16K     DO[2]     Out     0.000     0.000 r     -         
_zz_ways_0_tags_port1[3]                                                                              Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         B         In      0.000     0.000 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         Z         Out     0.523     0.523 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         A1        In      0.000     0.523 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         COUT      Out     0.784     1.307 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         CIN       In      0.000     1.307 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         COUT      Out     0.059     1.366 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         CIN       In      0.000     1.366 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         COUT      Out     0.059     1.425 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         CIN       In      0.000     1.425 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         COUT      Out     0.059     1.484 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         CIN       In      0.000     1.484 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         COUT      Out     0.059     1.543 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         CIN       In      0.000     1.543 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         S1        Out     0.751     2.295 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net          -         -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         C         In      0.000     2.295 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         Z         Out     0.730     3.024 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net          -         -       -         -           26        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         C         In      0.000     3.024 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         Z         Out     0.168     3.192 r     -         
IBusCachedPlugin_decompressor_raw_1[2]                                                                Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         C         In      0.000     3.192 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         Z         Out     0.685     3.877 f     -         
IBusCachedPlugin_decompressor_raw[4]                                                                  Net          -         -       -         -           10        
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         B         In      0.000     3.877 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         Z         Out     0.523     4.401 f     -         
un204_IBusCachedPlugin_decompressor_decompressed_sx                                                   Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         D         In      0.000     4.401 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         Z         Out     0.523     4.923 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18_1_0                                           Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         C         In      0.000     4.923 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         Z         Out     0.685     5.609 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18                                               Net          -         -       -         -           10        
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         C         In      0.000     5.609 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         Z         Out     0.568     6.177 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2[7]                                            Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         A         In      0.000     6.177 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         Z         Out     0.523     6.700 f     -         
N_944                                                                                                 Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         D         In      0.000     6.700 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         Z         Out     0.343     7.043 f     -         
N_11290                                                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]                      FD1P3IX      D         In      0.000     7.043 f     -         
=====================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.043
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.254

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0 / DO[2]
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin       Pin               Arrival     No. of    
Name                                                                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0                                   PDPSC16K     DO[2]     Out     0.000     0.000 r     -         
_zz_ways_0_tags_port1[3]                                                                              Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         B         In      0.000     0.000 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         Z         Out     0.523     0.523 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         A1        In      0.000     0.523 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         COUT      Out     0.784     1.307 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         CIN       In      0.000     1.307 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         COUT      Out     0.059     1.366 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         CIN       In      0.000     1.366 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         COUT      Out     0.059     1.425 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         CIN       In      0.000     1.425 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         COUT      Out     0.059     1.484 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         CIN       In      0.000     1.484 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         COUT      Out     0.059     1.543 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         CIN       In      0.000     1.543 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         S1        Out     0.751     2.295 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net          -         -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         C         In      0.000     2.295 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         Z         Out     0.730     3.024 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net          -         -       -         -           26        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         C         In      0.000     3.024 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         Z         Out     0.168     3.192 r     -         
IBusCachedPlugin_decompressor_raw_1[2]                                                                Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         C         In      0.000     3.192 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         Z         Out     0.685     3.877 f     -         
IBusCachedPlugin_decompressor_raw[4]                                                                  Net          -         -       -         -           10        
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         B         In      0.000     3.877 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         Z         Out     0.523     4.401 f     -         
un204_IBusCachedPlugin_decompressor_decompressed_sx                                                   Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         D         In      0.000     4.401 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         Z         Out     0.523     4.923 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18_1_0                                           Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         C         In      0.000     4.923 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         Z         Out     0.685     5.609 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18                                               Net          -         -       -         -           10        
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         C         In      0.000     5.609 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         Z         Out     0.568     6.177 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2[7]                                            Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         A         In      0.000     6.177 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         Z         Out     0.523     6.700 f     -         
N_944                                                                                                 Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         D         In      0.000     6.700 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         Z         Out     0.343     7.043 f     -         
N_11290                                                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]                      FD1P3IX      D         In      0.000     7.043 f     -         
=====================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      6.984
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.195

    Number of logic level(s):                15
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0 / DO[3]
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin       Pin               Arrival     No. of    
Name                                                                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0                                   PDPSC16K     DO[3]     Out     0.000     0.000 r     -         
_zz_ways_0_tags_port1[4]                                                                              Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_30_i_0                          LUT4         A         In      0.000     0.000 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_30_i_0                          LUT4         Z         Out     0.523     0.523 r     -         
un2_fetchStage_hit_hits_0_0_N_30_i                                                                    Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         A0        In      0.000     0.523 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         COUT      Out     0.784     1.307 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         CIN       In      0.000     1.307 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         COUT      Out     0.059     1.366 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         CIN       In      0.000     1.366 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         COUT      Out     0.059     1.425 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         CIN       In      0.000     1.425 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         COUT      Out     0.059     1.484 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         CIN       In      0.000     1.484 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         S1        Out     0.751     2.236 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net          -         -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         C         In      0.000     2.236 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         Z         Out     0.730     2.965 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net          -         -       -         -           26        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         C         In      0.000     2.965 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_0_RNI3CT7O                                  LUT4         Z         Out     0.168     3.133 r     -         
IBusCachedPlugin_decompressor_raw_1[2]                                                                Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         C         In      0.000     3.133 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNI98F111[4]                                LUT4         Z         Out     0.685     3.818 f     -         
IBusCachedPlugin_decompressor_raw[4]                                                                  Net          -         -       -         -           10        
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         B         In      0.000     3.818 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx                                  LUT4         Z         Out     0.523     4.341 f     -         
un204_IBusCachedPlugin_decompressor_decompressed_sx                                                   Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         D         In      0.000     4.341 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIUT3AE3                        LUT4         Z         Out     0.523     4.864 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18_1_0                                           Net          -         -       -         -           1         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         C         In      0.000     4.864 f     -         
soc.cpu.vexriscv.un204_IBusCachedPlugin_decompressor_decompressed_sx_RNIKC7EH8                        LUT4         Z         Out     0.685     5.550 f     -         
IBusCachedPlugin_decompressor_decompressed_2_sqmuxa_s18                                               Net          -         -       -         -           10        
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         C         In      0.000     5.550 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_0[7]                         LUT4         Z         Out     0.568     6.118 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2[7]                                            Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         A         In      0.000     6.118 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst[7]                             LUT4         Z         Out     0.523     6.641 f     -         
N_944                                                                                                 Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         D         In      0.000     6.641 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_3_iv[7]                        LUT4         Z         Out     0.343     6.984 f     -         
N_11290                                                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0[4]                      FD1P3IX      D         In      0.000     6.984 f     -         
=====================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:46s; CPU Time elapsed 0h:01m:46s; Memory used current: 2189MB peak: 2190MB)


Finished timing report (Real Time elapsed 0h:01m:46s; CPU Time elapsed 0h:01m:46s; Memory used current: 2189MB peak: 2190MB)

---------------------------------------
Resource Usage Report
Part: lifcl_17-8

Register bits: 8062 of 13824 (58%)
PIC Latch:       0
I/O cells:       20
Block Rams : 11 of 24 (45%)

DSP primitives:       18 of 72 (25%)

Details:
BB:             3
BFD1P3KX:       2
CCU2:           1273
DPR16X4:        11
FD1P3IX:        7991
FD1P3JX:        69
GSR:            1
I2CFIFO:        1
IB:             4
IFD1P3IX:       1
IFD1P3JX:       1
INV:            61
LUT4:           9567
MULT18X18:      16
MULT18X36:      2
MULTIBOOT:      1
OBZ:            13
PDPSC16K:       10
PLL:            1
SP16K:          1
SP512K:         4
SPR16X4:        4
VHI:            207
VLO:            207
WIDEFN9:        632

Resource Usage inside macros:
Registers: 0
LUTs: 0
EBRs: 0
LRAMs: 0
DSPs: 0
Distributed RAMs: 0
Carry Chains: 0
Blackboxes: 0

Mapping Summary:
Total number of registers: 8062 + 0 = 8062 of 13824 (58.32%)
Total number of LUTs: 9567 + 0 = 9567 
Total number of EBRs: 11 + 0 = 11 of 24 (45.83%)
Total number of LRAMs: 4 + 0 = 4 of 5 (80.00%)
Total number of DSPs: 18 + 0 = 18 of 24 (75.00%)
Total number of Distributed RAMs: 15 + 0 = 15 
Total number of Carry Chains: 1273 + 0 = 1273 
Total number of BlackBoxes: 418 + 0 = 418 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:46s; CPU Time elapsed 0h:01m:46s; Memory used current: 2101MB peak: 2190MB)

Process took 0h:01m:46s realtime, 0h:01m:46s cputime
# Fri Jan  2 22:28:10 2026

###########################################################]
