Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Apr 13 18:07:09 2021
| Host         : hansolo.poly.edu running 64-bit Red Hat Enterprise Linux Server release 7.8 (Maipo)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7a75tl-ftg256
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.101        0.000                      0                 7537        0.127        0.000                      0                 7537        4.500        0.000                       0                  3685  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.101        0.000                      0                 7537        0.127        0.000                      0                 7537        4.500        0.000                       0                  3685  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.510ns  (logic 0.610ns (6.414%)  route 8.900ns (93.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X46Y92         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[1]/Q
                         net (fo=69, routed)          8.900    10.548    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_state2
    SLICE_X30Y122        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X30Y122        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[0]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X30Y122        FDRE (Setup_fdre_C_CE)      -0.302    10.649    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[0]
  -------------------------------------------------------------------
                         required time                         10.649    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.510ns  (logic 0.610ns (6.414%)  route 8.900ns (93.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X46Y92         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[1]/Q
                         net (fo=69, routed)          8.900    10.548    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_state2
    SLICE_X30Y122        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X30Y122        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[46]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X30Y122        FDRE (Setup_fdre_C_CE)      -0.302    10.649    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[46]
  -------------------------------------------------------------------
                         required time                         10.649    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.510ns  (logic 0.610ns (6.414%)  route 8.900ns (93.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X46Y92         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[1]/Q
                         net (fo=69, routed)          8.900    10.548    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_state2
    SLICE_X30Y122        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X30Y122        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[54]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X30Y122        FDRE (Setup_fdre_C_CE)      -0.302    10.649    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[54]
  -------------------------------------------------------------------
                         required time                         10.649    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 0.610ns (6.529%)  route 8.733ns (93.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X46Y92         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[1]/Q
                         net (fo=69, routed)          8.733    10.381    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_state2
    SLICE_X28Y133        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X28Y133        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[10]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X28Y133        FDRE (Setup_fdre_C_CE)      -0.344    10.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[10]
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Do_reg_3830_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 0.610ns (6.571%)  route 8.673ns (93.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X42Y93         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[15]/Q
                         net (fo=341, routed)         8.673    10.321    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_state16
    SLICE_X41Y147        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Do_reg_3830_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X41Y147        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Do_reg_3830_reg[3]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X41Y147        FDRE (Setup_fdre_C_CE)      -0.344    10.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Do_reg_3830_reg[3]
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Do_reg_3830_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 0.610ns (6.571%)  route 8.673ns (93.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X42Y93         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[15]/Q
                         net (fo=341, routed)         8.673    10.321    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_state16
    SLICE_X41Y147        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Do_reg_3830_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X41Y147        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Do_reg_3830_reg[6]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X41Y147        FDRE (Setup_fdre_C_CE)      -0.344    10.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Do_reg_3830_reg[6]
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Do_reg_3830_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 0.610ns (6.571%)  route 8.673ns (93.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X42Y93         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[15]/Q
                         net (fo=341, routed)         8.673    10.321    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_state16
    SLICE_X41Y147        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Do_reg_3830_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X41Y147        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Do_reg_3830_reg[8]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X41Y147        FDRE (Setup_fdre_C_CE)      -0.344    10.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Do_reg_3830_reg[8]
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.568ns  (logic 2.870ns (29.997%)  route 6.698ns (70.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X1Y21         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DOADO[13]
                         net (fo=14, routed)          6.698    10.606    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/q0[13]
    SLICE_X65Y134        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X65Y134        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[13]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X65Y134        FDRE (Setup_fdre_C_D)       -0.057    10.894    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[13]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Di_reg_3821_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 0.610ns (6.584%)  route 8.655ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X42Y93         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[15]/Q
                         net (fo=341, routed)         8.655    10.303    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_state16
    SLICE_X47Y145        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Di_reg_3821_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X47Y145        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Di_reg_3821_reg[3]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X47Y145        FDRE (Setup_fdre_C_CE)      -0.344    10.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Di_reg_3821_reg[3]
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Di_reg_3821_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 0.610ns (6.584%)  route 8.655ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X42Y93         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[15]/Q
                         net (fo=341, routed)         8.655    10.303    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_state16
    SLICE_X47Y145        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Di_reg_3821_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X47Y145        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Di_reg_3821_reg[4]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X47Y145        FDRE (Setup_fdre_C_CE)      -0.344    10.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Di_reg_3821_reg[4]
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amu_reg_3741_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amu1_reg_513_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.255ns (80.817%)  route 0.061ns (19.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X61Y129        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amu_reg_3741_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y129        FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amu_reg_3741_reg[55]/Q
                         net (fo=1, routed)           0.061     0.768    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amu_reg_3741[55]
    SLICE_X60Y129        LUT6 (Prop_lut6_I4_O)        0.062     0.830 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amu1_reg_513[55]_i_1/O
                         net (fo=1, routed)           0.000     0.830    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amu1_reg_513[55]_i_1_n_8
    SLICE_X60Y129        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amu1_reg_513_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X60Y129        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amu1_reg_513_reg[55]/C
                         clock pessimism              0.000     0.542    
    SLICE_X60Y129        FDRE (Hold_fdre_C_D)         0.161     0.703    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amu1_reg_513_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_load_5_reg_948_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.285ns (42.542%)  route 0.385ns (57.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ap_clk
    SLICE_X58Y113        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_load_5_reg_948_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.223     0.738 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_load_5_reg_948_reg[7]/Q
                         net (fo=1, routed)           0.106     0.843    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_load_5_reg_948[7]
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.062     0.905 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ram_reg_1_i_25/O
                         net (fo=1, routed)           0.279     1.185    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/d0[39]
    RAMB36_X1Y22         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.542     0.542    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X1Y22         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     0.542    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.513     1.055    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo_reg_3724_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo1_reg_524_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.255ns (80.056%)  route 0.064ns (19.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X43Y122        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo_reg_3724_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo_reg_3724_reg[12]/Q
                         net (fo=1, routed)           0.064     0.771    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo_reg_3724[12]
    SLICE_X42Y122        LUT6 (Prop_lut6_I4_O)        0.062     0.833 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo1_reg_524[12]_i_1/O
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo1_reg_524[12]_i_1_n_8
    SLICE_X42Y122        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo1_reg_524_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X42Y122        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo1_reg_524_reg[12]/C
                         clock pessimism              0.000     0.542    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.160     0.702    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo1_reg_524_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase_reg_3763_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_491_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.255ns (80.056%)  route 0.064ns (19.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X55Y120        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase_reg_3763_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase_reg_3763_reg[16]/Q
                         net (fo=1, routed)           0.064     0.771    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase_reg_3763[16]
    SLICE_X54Y120        LUT6 (Prop_lut6_I4_O)        0.062     0.833 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_491[16]_i_1/O
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_491[16]_i_1_n_8
    SLICE_X54Y120        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_491_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X54Y120        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_491_reg[16]/C
                         clock pessimism              0.000     0.542    
    SLICE_X54Y120        FDRE (Hold_fdre_C_D)         0.160     0.702    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_491_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame_reg_3702_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.255ns (79.806%)  route 0.065ns (20.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X67Y137        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame_reg_3702_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame_reg_3702_reg[61]/Q
                         net (fo=1, routed)           0.065     0.772    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame_reg_3702[61]
    SLICE_X66Y137        LUT6 (Prop_lut6_I4_O)        0.062     0.834 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546[61]_i_1/O
                         net (fo=1, routed)           0.000     0.834    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546[61]_i_1_n_8
    SLICE_X66Y137        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X66Y137        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546_reg[61]/C
                         clock pessimism              0.000     0.542    
    SLICE_X66Y137        FDRE (Hold_fdre_C_D)         0.160     0.702    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu_reg_3570_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu1_reg_678_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.255ns (80.156%)  route 0.063ns (19.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X37Y124        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu_reg_3570_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y124        FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu_reg_3570_reg[12]/Q
                         net (fo=1, routed)           0.063     0.771    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu_reg_3570[12]
    SLICE_X36Y124        LUT6 (Prop_lut6_I4_O)        0.062     0.833 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu1_reg_678[12]_i_1/O
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu1_reg_678[12]_i_1_n_8
    SLICE_X36Y124        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu1_reg_678_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X36Y124        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu1_reg_678_reg[12]/C
                         clock pessimism              0.000     0.542    
    SLICE_X36Y124        FDRE (Hold_fdre_C_D)         0.126     0.668    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu1_reg_678_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ago_reg_3614_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ago1_reg_634_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.255ns (80.156%)  route 0.063ns (19.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X53Y139        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ago_reg_3614_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y139        FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ago_reg_3614_reg[55]/Q
                         net (fo=1, routed)           0.063     0.771    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ago_reg_3614[55]
    SLICE_X52Y139        LUT6 (Prop_lut6_I4_O)        0.062     0.833 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ago1_reg_634[55]_i_1/O
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ago1_reg_634[55]_i_1_n_8
    SLICE_X52Y139        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ago1_reg_634_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X52Y139        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ago1_reg_634_reg[55]/C
                         clock pessimism              0.000     0.542    
    SLICE_X52Y139        FDRE (Hold_fdre_C_D)         0.126     0.668    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ago1_reg_634_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame_reg_3702_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.255ns (79.415%)  route 0.066ns (20.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X41Y143        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame_reg_3702_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y143        FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame_reg_3702_reg[2]/Q
                         net (fo=1, routed)           0.066     0.774    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame_reg_3702[2]
    SLICE_X40Y143        LUT6 (Prop_lut6_I4_O)        0.062     0.836 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546[2]_i_1/O
                         net (fo=1, routed)           0.000     0.836    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546[2]_i_1_n_8
    SLICE_X40Y143        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X40Y143        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546_reg[2]/C
                         clock pessimism              0.000     0.542    
    SLICE_X40Y143        FDRE (Hold_fdre_C_D)         0.126     0.668    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame_reg_3702_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.255ns (79.488%)  route 0.066ns (20.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X65Y141        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame_reg_3702_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y141        FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame_reg_3702_reg[49]/Q
                         net (fo=1, routed)           0.066     0.774    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame_reg_3702[49]
    SLICE_X64Y141        LUT6 (Prop_lut6_I4_O)        0.062     0.836 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546[49]_i_1/O
                         net (fo=1, routed)           0.000     0.836    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546[49]_i_1_n_8
    SLICE_X64Y141        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X64Y141        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546_reg[49]/C
                         clock pessimism              0.000     0.542    
    SLICE_X64Y141        FDRE (Hold_fdre_C_D)         0.124     0.666    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_546_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba1_reg_722_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.255ns (69.383%)  route 0.113ns (30.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X43Y130        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528_reg[12]/Q
                         net (fo=1, routed)           0.113     0.820    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba_reg_3528[12]
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.062     0.882 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba1_reg_722[12]_i_1/O
                         net (fo=1, routed)           0.000     0.882    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba1_reg_722[12]_i_1_n_8
    SLICE_X42Y130        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba1_reg_722_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3684, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X42Y130        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba1_reg_722_reg[12]/C
                         clock pessimism              0.000     0.542    
    SLICE_X42Y130        FDRE (Hold_fdre_C_D)         0.159     0.701    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aba1_reg_722_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.168         10.000      6.832      RAMB36_X1Y22  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.168         10.000      6.832      RAMB36_X1Y22  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            3.168         10.000      6.832      RAMB18_X1Y40  bd_0_i/hls_inst/U0/out_assign_U/pqcrystals_fips202_ref_sha3_256_out_assign_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            3.168         10.000      6.832      RAMB18_X1Y40  bd_0_i/hls_inst/U0/out_assign_U/pqcrystals_fips202_ref_sha3_256_out_assign_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.168         10.000      6.832      RAMB36_X1Y21  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.168         10.000      6.832      RAMB36_X1Y21  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            3.168         10.000      6.832      RAMB18_X1Y32  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_U/keccak_absorb_t_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            3.168         10.000      6.832      RAMB18_X1Y32  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_U/keccak_absorb_t_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X46Y85  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X46Y85  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[18]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X46Y85  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X46Y85  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[13]/C



