library ieee;
use ieee.std_logic_1164.all; 

entity REG_IF_ID is
port(
		pc    			:	in	std_logic_vector(31 downto 0);
		readData1		:	in std_logic_vector(31 downto 0);
		readData2		:	in std_logic_vector(31 downto 0);
		sign_ext			:	in std_logic_vector(31 downto 0);
		Rs					:	in std_logic_vector(4 downto 0);
		Rd					:	in std_logic_vector(4 downto 0);
		Rt					:	in std_logic_vector(4 downto 0);
		
		
		Rs_out			:	out std_logic_vector(4 downto 0);
		Rd_out			:	out std_logic_vector(4 downto 0);
		Rt_out			:	out std_logic_vector(4 downto 0);
		sign_ext_out	:	out std_logic_vector(31 downto 0);
		readData1_out	:	out std_logic_vector(31 downto 0);
		readData2_out	:	out std_logic_vector(31 downto 0);
		pc_out   		:  out std_logic_vector(31 downto 0);
		alu_src			: 	out std_logic;
		alu_op			:	out std_logic_vector(1 downto 0);
		reg_dest			:	out std_logic
);

end entity;

architecture rtl of REG_IF_ID is

begin

	process(clk) is
	begin
	if rising_edge(clk) then
		if(stallID = '1') then
				new_pc_out <= new_pc;
				inst_out <= inst;
		end if;
	end if;

	end process;
end rtl; 