{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425408239700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425408239702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  4 00:13:59 2015 " "Processing started: Wed Mar  4 00:13:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425408239702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425408239702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off four_bit_serial_adder -c four_bit_serial_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off four_bit_serial_adder -c four_bit_serial_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425408239702 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1425408239924 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "four_bit_serial_adder.v(17) " "Verilog HDL information at four_bit_serial_adder.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "four_bit_serial_adder.v" "" { Text "/home/tinchuk/ee214/four_bit_serial_adder/four_bit_serial_adder.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1425408240009 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "four_bit_serial_adder.v(32) " "Verilog HDL information at four_bit_serial_adder.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "four_bit_serial_adder.v" "" { Text "/home/tinchuk/ee214/four_bit_serial_adder/four_bit_serial_adder.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1425408240010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_serial_adder.v 2 2 " "Found 2 design units, including 2 entities, in source file four_bit_serial_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_serial_adder " "Found entity 1: four_bit_serial_adder" {  } { { "four_bit_serial_adder.v" "" { Text "/home/tinchuk/ee214/four_bit_serial_adder/four_bit_serial_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425408240018 ""} { "Info" "ISGN_ENTITY_NAME" "2 test " "Found entity 2: test" {  } { { "four_bit_serial_adder.v" "" { Text "/home/tinchuk/ee214/four_bit_serial_adder/four_bit_serial_adder.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425408240018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425408240018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done four_bit_serial_adder.v(45) " "Verilog HDL Implicit Net warning at four_bit_serial_adder.v(45): created implicit net for \"done\"" {  } { { "four_bit_serial_adder.v" "" { Text "/home/tinchuk/ee214/four_bit_serial_adder/four_bit_serial_adder.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425408240019 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit_serial_adder " "Elaborating entity \"four_bit_serial_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425408240080 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 four_bit_serial_adder.v(34) " "Verilog HDL assignment warning at four_bit_serial_adder.v(34): truncated value with size 32 to match size of target (3)" {  } { { "four_bit_serial_adder.v" "" { Text "/home/tinchuk/ee214/four_bit_serial_adder/four_bit_serial_adder.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425408240082 "|four_bit_serial_adder"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425408240348 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425408240348 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425408240348 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425408240348 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tinchuk/ee214/four_bit_serial_adder/output_files/four_bit_serial_adder.map.smsg " "Generated suppressed messages file /home/tinchuk/ee214/four_bit_serial_adder/output_files/four_bit_serial_adder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1425408240451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425408240463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  4 00:14:00 2015 " "Processing ended: Wed Mar  4 00:14:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425408240463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425408240463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425408240463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425408240463 ""}
