// Seed: 3899141074
module module_0 ();
endmodule
module module_1;
  wire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  [  -1  :  1  ]  ;
  module_0 modCall_1 ();
  wire id_37;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  module_0 modCall_1 ();
  logic id_6, id_7;
  logic id_8;
  ;
  assign id_8 = -1;
  wire id_9;
  specify
    (posedge id_10 => (id_11 +: 1'd0)) = (id_5, id_2);
  endspecify
endmodule
