Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec  4 20:23:21 2023
| Host         : BiliStation running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file trackforce_wrapper_timing_summary_routed.rpt -pb trackforce_wrapper_timing_summary_routed.pb -rpx trackforce_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : trackforce_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.194        0.000                      0                 3330        0.042        0.000                      0                 3330        9.020        0.000                       0                  1634  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.194        0.000                      0                 3330        0.042        0.000                      0                 3330        9.020        0.000                       0                  1634  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.194ns  (required time - arrival time)
  Source:                 trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 1.191ns (16.812%)  route 5.893ns (83.188%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.845     3.139    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y100        FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=122, routed)         2.075     5.633    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X31Y98         LUT4 (Prop_lut4_I2_O)        0.322     5.955 f  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_1/O
                         net (fo=22, routed)          2.578     8.533    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[2]_2
    SLICE_X35Y98         LUT6 (Prop_lut6_I2_O)        0.326     8.859 r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_3/O
                         net (fo=1, routed)           0.614     9.474    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_3_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.598 r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_1/O
                         net (fo=2, routed)           0.626    10.223    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]
    SLICE_X33Y95         FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.479    22.658    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y95         FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                         clock pessimism              0.129    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X33Y95         FDRE (Setup_fdre_C_D)       -0.067    22.418    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 12.194    

Slack (MET) :             12.274ns  (required time - arrival time)
  Source:                 trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 2.737ns (36.814%)  route 4.698ns (63.186%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.700     2.994    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y97         FDRE                                         r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.419     3.413 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.306     4.719    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.325     5.044 f  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.721     5.765    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.331     6.096 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.795     6.891    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.150     7.041 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.920     7.961    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y87         LUT4 (Prop_lut4_I3_O)        0.328     8.289 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.289    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.822 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.822    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.137 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.956    10.093    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X34Y91         LUT3 (Prop_lut3_I0_O)        0.336    10.429 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    10.429    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X34Y91         FDRE                                         r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.479    22.658    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y91         FDRE                                         r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.118    22.703    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.703    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                 12.274    

Slack (MET) :             12.290ns  (required time - arrival time)
  Source:                 trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 2.860ns (38.549%)  route 4.559ns (61.451%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.700     2.994    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y97         FDRE                                         r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.419     3.413 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.306     4.719    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.325     5.044 f  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.721     5.765    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.331     6.096 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.795     6.891    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.150     7.041 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.920     7.961    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y87         LUT4 (Prop_lut4_I3_O)        0.328     8.289 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.289    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.822 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.822    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.939 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.939    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.262 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.817    10.079    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X34Y91         LUT3 (Prop_lut3_I0_O)        0.334    10.413 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000    10.413    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X34Y91         FDRE                                         r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.479    22.658    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y91         FDRE                                         r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.118    22.703    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         22.703    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                 12.290    

Slack (MET) :             12.487ns  (required time - arrival time)
  Source:                 trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 2.743ns (37.980%)  route 4.479ns (62.020%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.700     2.994    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y97         FDRE                                         r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.419     3.413 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.306     4.719    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.325     5.044 f  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.721     5.765    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.331     6.096 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.795     6.891    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.150     7.041 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.920     7.961    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y87         LUT4 (Prop_lut4_I3_O)        0.328     8.289 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.289    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.822 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.822    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.939 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.939    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.158 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.737     9.895    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X34Y91         LUT3 (Prop_lut3_I0_O)        0.321    10.216 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000    10.216    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X34Y91         FDRE                                         r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.479    22.658    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y91         FDRE                                         r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.118    22.703    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.703    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                 12.487    

Slack (MET) :             12.506ns  (required time - arrival time)
  Source:                 trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 1.191ns (17.225%)  route 5.723ns (82.775%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.845     3.139    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y100        FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=122, routed)         2.075     5.633    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X31Y98         LUT4 (Prop_lut4_I2_O)        0.322     5.955 f  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_1/O
                         net (fo=22, routed)          2.989     8.944    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[2]_2
    SLICE_X32Y95         LUT6 (Prop_lut6_I4_O)        0.326     9.270 r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1/O
                         net (fo=2, routed)           0.660     9.929    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1_n_0
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.124    10.053 r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=1, routed)           0.000    10.053    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X31Y95         FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.525    22.704    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y95         FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                         clock pessimism              0.129    22.833    
                         clock uncertainty           -0.302    22.531    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.029    22.560    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         22.560    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                 12.506    

Slack (MET) :             12.515ns  (required time - arrival time)
  Source:                 trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 1.191ns (17.514%)  route 5.609ns (82.486%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.845     3.139    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y100        FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=122, routed)         2.075     5.633    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X31Y98         LUT4 (Prop_lut4_I2_O)        0.322     5.955 f  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_1/O
                         net (fo=22, routed)          2.578     8.533    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[2]_2
    SLICE_X35Y98         LUT6 (Prop_lut6_I2_O)        0.326     8.859 r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_3/O
                         net (fo=1, routed)           0.614     9.474    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_3_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.598 r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_1/O
                         net (fo=2, routed)           0.342     9.939    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]
    SLICE_X32Y98         FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.480    22.659    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y98         FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)       -0.031    22.455    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         22.455    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                 12.515    

Slack (MET) :             12.534ns  (required time - arrival time)
  Source:                 trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 2.825ns (39.575%)  route 4.313ns (60.425%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.700     2.994    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y97         FDRE                                         r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.419     3.413 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.306     4.719    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.325     5.044 f  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.721     5.765    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.331     6.096 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.795     6.891    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.150     7.041 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.920     7.961    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y87         LUT4 (Prop_lut4_I3_O)        0.328     8.289 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.289    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.822 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.822    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.939 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.939    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.254 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.572     9.825    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X34Y91         LUT3 (Prop_lut3_I0_O)        0.307    10.132 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000    10.132    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X34Y91         FDRE                                         r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.479    22.658    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y91         FDRE                                         r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.081    22.666    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         22.666    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                 12.534    

Slack (MET) :             12.564ns  (required time - arrival time)
  Source:                 trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 1.191ns (17.643%)  route 5.560ns (82.357%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.845     3.139    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y100        FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=122, routed)         2.075     5.633    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X31Y98         LUT4 (Prop_lut4_I2_O)        0.322     5.955 f  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_1/O
                         net (fo=22, routed)          2.504     8.459    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[2]_2
    SLICE_X36Y96         LUT6 (Prop_lut6_I2_O)        0.326     8.785 r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_3/O
                         net (fo=1, routed)           0.590     9.375    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_3_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.499 r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=2, routed)           0.391     9.890    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X36Y95         FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.479    22.658    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y95         FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/C
                         clock pessimism              0.129    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)       -0.031    22.454    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         22.454    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                 12.564    

Slack (MET) :             12.598ns  (required time - arrival time)
  Source:                 trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 1.191ns (17.770%)  route 5.511ns (82.230%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.845     3.139    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y100        FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=122, routed)         2.075     5.633    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X31Y98         LUT4 (Prop_lut4_I2_O)        0.322     5.955 f  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_1/O
                         net (fo=22, routed)          2.504     8.459    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[2]_2
    SLICE_X36Y96         LUT6 (Prop_lut6_I2_O)        0.326     8.785 r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_3/O
                         net (fo=1, routed)           0.590     9.375    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_3_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.499 r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=2, routed)           0.343     9.841    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X36Y96         FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.479    22.658    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y96         FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism              0.129    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X36Y96         FDRE (Setup_fdre_C_D)       -0.045    22.440    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         22.440    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                 12.598    

Slack (MET) :             12.643ns  (required time - arrival time)
  Source:                 trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 2.715ns (38.637%)  route 4.312ns (61.363%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.700     2.994    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y97         FDRE                                         r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.419     3.413 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.306     4.719    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.325     5.044 f  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.721     5.765    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.331     6.096 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.795     6.891    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.150     7.041 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.920     7.961    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y87         LUT4 (Prop_lut4_I3_O)        0.328     8.289 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.289    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.822 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.822    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.145 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.570     9.715    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X34Y91         LUT3 (Prop_lut3_I0_O)        0.306    10.021 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.021    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X34Y91         FDRE                                         r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.479    22.658    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y91         FDRE                                         r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.079    22.664    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.664    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 12.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.165%)  route 0.158ns (52.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.639     0.975    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=1, routed)           0.158     1.274    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X46Y99         FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.825     1.191    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[27]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.076     1.232    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[2].reg1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.852%)  route 0.160ns (53.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.639     0.975    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=1, routed)           0.160     1.276    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/gpio_io_o[5]
    SLICE_X46Y99         FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[2].reg1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.825     1.191    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[2].reg1_reg[26]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.076     1.232    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[2].reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.576     0.912    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y95         FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.112     1.165    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X30Y96         SRLC32E                                      r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.844     1.210    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.498%)  route 0.151ns (50.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.639     0.975    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y100        FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=1, routed)           0.151     1.274    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X46Y99         FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.825     1.191    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].reg1_reg[31]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.011     1.167    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[1].reg1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.733%)  route 0.223ns (61.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.639     0.975    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.223     1.339    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/gpio_io_o[6]
    SLICE_X46Y99         FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[1].reg1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.825     1.191    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[1].reg1_reg[25]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.076     1.232    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[1].reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.760%)  route 0.202ns (55.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.639     0.975    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y100        FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=1, routed)           0.202     1.341    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/gpio_io_o[7]
    SLICE_X46Y99         FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.825     1.191    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[24]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.075     1.231    trackforce_i/axi_gpio_imuy_in/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.555     0.891    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X47Y92         FDSE                                         r  trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDSE (Prop_fdse_C_Q)         0.128     1.019 r  trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/Q
                         net (fo=1, routed)           0.059     1.078    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/p_0_in[1]
    SLICE_X46Y92         SRL16E                                       r  trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.823     1.189    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X46Y92         SRL16E                                       r  trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X46Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     0.966    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.253%)  route 0.193ns (57.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.659     0.995    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.193     1.329    trackforce_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  trackforce_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.885     1.251    trackforce_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  trackforce_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    trackforce_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.297%)  route 0.169ns (50.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.556     0.892    trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y96         FDRE                                         r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  trackforce_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.169     1.224    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y95         SRLC32E                                      r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.825     1.191    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    trackforce_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 trackforce_i/axi_gpio_imuy_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trackforce_i/axi_gpio_imuy_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.231ns (39.489%)  route 0.354ns (60.511%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.557     0.893    trackforce_i/axi_gpio_imuy_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  trackforce_i/axi_gpio_imuy_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=6, routed)           0.157     1.191    trackforce_i/axi_gpio_imuy_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[0]
    SLICE_X44Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.236 r  trackforce_i/axi_gpio_imuy_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.197     1.433    trackforce_i/axi_gpio_imuy_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_wrack_i_D1_reg
    SLICE_X42Y100        LUT5 (Prop_lut5_I1_O)        0.045     1.478 r  trackforce_i/axi_gpio_imuy_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.478    trackforce_i/axi_gpio_imuy_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[0]_i_1_n_0
    SLICE_X42Y100        FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.911     1.277    trackforce_i/axi_gpio_imuy_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y100        FDRE                                         r  trackforce_i/axi_gpio_imuy_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.120     1.362    trackforce_i/axi_gpio_imuy_in/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X44Y103   trackforce_i/axi_gpio_gps_in/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X45Y103   trackforce_i/axi_gpio_gps_in/U0/ip2bus_data_i_D1_reg[24]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X47Y103   trackforce_i/axi_gpio_gps_in/U0/ip2bus_data_i_D1_reg[25]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X47Y103   trackforce_i/axi_gpio_gps_in/U0/ip2bus_data_i_D1_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X47Y103   trackforce_i/axi_gpio_gps_in/U0/ip2bus_data_i_D1_reg[27]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X45Y103   trackforce_i/axi_gpio_gps_in/U0/ip2bus_data_i_D1_reg[28]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X45Y103   trackforce_i/axi_gpio_gps_in/U0/ip2bus_data_i_D1_reg[29]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X47Y103   trackforce_i/axi_gpio_gps_in/U0/ip2bus_data_i_D1_reg[30]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X45Y103   trackforce_i/axi_gpio_gps_in/U0/ip2bus_data_i_D1_reg[31]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y92    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y92    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y96    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y96    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y96    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y96    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y96    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y96    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y96    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y96    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y92    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y92    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y96    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y96    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y96    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y96    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y96    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y96    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y96    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X46Y96    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 imu_rxd
                            (input port)
  Destination:            trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.813ns  (logic 1.541ns (32.011%)  route 3.272ns (67.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  imu_rxd (IN)
                         net (fo=0)                   0.000     0.000    imu_rxd
    L14                  IBUF (Prop_ibuf_I_O)         1.541     1.541 r  imu_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.272     4.813    trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X42Y93         FDRE                                         r  trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.479     2.658    trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y93         FDRE                                         r  trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gps_rxd
                            (input port)
  Destination:            trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 1.570ns (33.809%)  route 3.073ns (66.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  gps_rxd (IN)
                         net (fo=0)                   0.000     0.000    gps_rxd
    K14                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  gps_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.073     4.642    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X50Y96         FDRE                                         r  trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.466     2.645    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y96         FDRE                                         r  trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 trackforce_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            trackforce_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.827ns  (logic 0.124ns (6.786%)  route 1.703ns (93.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  trackforce_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.703     1.703    trackforce_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X47Y109        LUT1 (Prop_lut1_I0_O)        0.124     1.827 r  trackforce_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.827    trackforce_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X47Y109        FDRE                                         r  trackforce_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.650     2.829    trackforce_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y109        FDRE                                         r  trackforce_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trackforce_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            trackforce_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.045ns (5.774%)  route 0.734ns (94.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  trackforce_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.734     0.734    trackforce_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X47Y109        LUT1 (Prop_lut1_I0_O)        0.045     0.779 r  trackforce_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.779    trackforce_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X47Y109        FDRE                                         r  trackforce_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.909     1.275    trackforce_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y109        FDRE                                         r  trackforce_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gps_rxd
                            (input port)
  Destination:            trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.336ns (18.752%)  route 1.458ns (81.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  gps_rxd (IN)
                         net (fo=0)                   0.000     0.000    gps_rxd
    K14                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  gps_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.794    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X50Y96         FDRE                                         r  trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.820     1.186    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y96         FDRE                                         r  trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 imu_rxd
                            (input port)
  Destination:            trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.308ns (16.647%)  route 1.541ns (83.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  imu_rxd (IN)
                         net (fo=0)                   0.000     0.000    imu_rxd
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  imu_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.541     1.849    trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X42Y93         FDRE                                         r  trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.824     1.190    trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y93         FDRE                                         r  trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            je[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.424ns  (logic 5.252ns (36.413%)  route 9.172ns (63.587%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          4.131     5.598    trackforce_i/top_0/inst/sw[0]
    SLICE_X45Y106        LUT5 (Prop_lut5_I2_O)        0.124     5.722 r  trackforce_i/top_0/inst/je[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.599     6.321    trackforce_i/top_0/inst/sevenSegCtl_inst/je[6]
    SLICE_X46Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.445 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[6]_INST_0/O
                         net (fo=1, routed)           4.442    10.887    je_OBUF[6]
    T17                  OBUF (Prop_obuf_I_O)         3.537    14.424 r  je_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.424    je[6]
    T17                                                               r  je[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            je[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.608ns  (logic 5.272ns (38.742%)  route 8.336ns (61.258%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          3.704     5.172    trackforce_i/top_0/inst/sw[0]
    SLICE_X46Y105        LUT5 (Prop_lut5_I2_O)        0.124     5.296 r  trackforce_i/top_0/inst/je[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.953     6.249    trackforce_i/top_0/inst/sevenSegCtl_inst/je[2]
    SLICE_X49Y103        LUT6 (Prop_lut6_I0_O)        0.124     6.373 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[2]_INST_0/O
                         net (fo=1, routed)           3.679    10.052    je_OBUF[2]
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.608 r  je_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.608    je[2]
    J15                                                               r  je[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            je[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.486ns  (logic 5.340ns (39.601%)  route 8.145ns (60.399%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          3.611     5.079    trackforce_i/top_0/inst/sw[0]
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.124     5.203 r  trackforce_i/top_0/inst/je[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.634     5.837    trackforce_i/top_0/inst/sevenSegCtl_inst/je[4]
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124     5.961 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[4]_INST_0/O
                         net (fo=1, routed)           3.900     9.861    je_OBUF[4]
    V13                  OBUF (Prop_obuf_I_O)         3.625    13.486 r  je_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.486    je[4]
    V13                                                               r  je[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            je[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.404ns  (logic 5.269ns (39.309%)  route 8.135ns (60.691%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          3.319     4.787    trackforce_i/top_0/inst/sw[0]
    SLICE_X49Y105        LUT5 (Prop_lut5_I2_O)        0.124     4.911 r  trackforce_i/top_0/inst/je[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.263     5.174    trackforce_i/top_0/inst/sevenSegCtl_inst/je[1]
    SLICE_X49Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.298 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[1]_INST_0/O
                         net (fo=1, routed)           4.553     9.851    je_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.554    13.404 r  je_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.404    je[1]
    W16                                                               r  je[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            je[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.337ns  (logic 5.318ns (39.877%)  route 8.019ns (60.123%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          3.497     4.965    trackforce_i/top_0/inst/sw[0]
    SLICE_X48Y104        LUT5 (Prop_lut5_I2_O)        0.124     5.089 r  trackforce_i/top_0/inst/je[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.407     5.496    trackforce_i/top_0/inst/sevenSegCtl_inst/je[5]
    SLICE_X49Y104        LUT6 (Prop_lut6_I0_O)        0.124     5.620 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[5]_INST_0/O
                         net (fo=1, routed)           4.114     9.734    je_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         3.603    13.337 r  je_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.337    je[5]
    U17                                                               r  je[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            je[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.961ns  (logic 5.317ns (41.021%)  route 7.644ns (58.979%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          3.490     4.958    trackforce_i/top_0/inst/sw[0]
    SLICE_X49Y106        LUT5 (Prop_lut5_I2_O)        0.124     5.082 r  trackforce_i/top_0/inst/je[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.263     5.345    trackforce_i/top_0/inst/sevenSegCtl_inst/je[0]
    SLICE_X49Y106        LUT6 (Prop_lut6_I0_O)        0.124     5.469 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[0]_INST_0/O
                         net (fo=1, routed)           3.891     9.360    je_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.601    12.961 r  je_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.961    je[0]
    V12                                                               r  je[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            je[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.855ns  (logic 5.271ns (41.003%)  route 7.584ns (58.997%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          3.608     5.076    trackforce_i/top_0/inst/sw[0]
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.124     5.200 r  trackforce_i/top_0/inst/je[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.811     6.011    trackforce_i/top_0/inst/sevenSegCtl_inst/je[3]
    SLICE_X47Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[3]_INST_0/O
                         net (fo=1, routed)           3.164     9.299    je_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.555    12.855 r  je_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.855    je[3]
    H15                                                               r  je[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.199ns  (logic 5.049ns (70.130%)  route 2.150ns (29.870%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          2.150     3.618    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581     7.199 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.199    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.517ns (76.604%)  route 0.463ns (23.396%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          0.463     0.699    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     1.980 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.980    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            je[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.189ns  (logic 1.536ns (36.678%)  route 2.652ns (63.322%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.640     1.876    trackforce_i/top_0/inst/sevenSegCtl_inst/sw[0]
    SLICE_X47Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.921 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[3]_INST_0/O
                         net (fo=1, routed)           1.012     2.933    je_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.256     4.189 r  je_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.189    je[3]
    H15                                                               r  je[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            je[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.267ns  (logic 1.538ns (36.037%)  route 2.729ns (63.963%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.443     1.679    trackforce_i/top_0/inst/sevenSegCtl_inst/sw[0]
    SLICE_X49Y103        LUT6 (Prop_lut6_I3_O)        0.045     1.724 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[2]_INST_0/O
                         net (fo=1, routed)           1.286     3.010    je_OBUF[2]
    J15                  OBUF (Prop_obuf_I_O)         1.257     4.267 r  je_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.267    je[2]
    J15                                                               r  je[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            je[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.415ns  (logic 1.582ns (35.829%)  route 2.833ns (64.171%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.375     1.611    trackforce_i/top_0/inst/sevenSegCtl_inst/sw[0]
    SLICE_X49Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.656 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[0]_INST_0/O
                         net (fo=1, routed)           1.458     3.114    je_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.301     4.415 r  je_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.415    je[0]
    V12                                                               r  je[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            je[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.608ns  (logic 1.605ns (34.837%)  route 3.003ns (65.163%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.619     1.854    trackforce_i/top_0/inst/sevenSegCtl_inst/sw[0]
    SLICE_X47Y104        LUT6 (Prop_lut6_I3_O)        0.045     1.899 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[4]_INST_0/O
                         net (fo=1, routed)           1.384     3.283    je_OBUF[4]
    V13                  OBUF (Prop_obuf_I_O)         1.325     4.608 r  je_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.608    je[4]
    V13                                                               r  je[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            je[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.653ns  (logic 1.518ns (32.624%)  route 3.135ns (67.376%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.472     1.708    trackforce_i/top_0/inst/sevenSegCtl_inst/sw[0]
    SLICE_X46Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.753 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[6]_INST_0/O
                         net (fo=1, routed)           1.663     3.416    je_OBUF[6]
    T17                  OBUF (Prop_obuf_I_O)         1.238     4.653 r  je_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.653    je[6]
    T17                                                               r  je[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            je[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.684ns  (logic 1.584ns (33.805%)  route 3.101ns (66.195%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.559     1.795    trackforce_i/top_0/inst/sevenSegCtl_inst/sw[0]
    SLICE_X49Y104        LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[5]_INST_0/O
                         net (fo=1, routed)           1.541     3.381    je_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         1.303     4.684 r  je_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.684    je[5]
    U17                                                               r  je[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            je[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.732ns  (logic 1.535ns (32.432%)  route 3.197ns (67.568%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.474     1.710    trackforce_i/top_0/inst/sevenSegCtl_inst/sw[0]
    SLICE_X49Y105        LUT6 (Prop_lut6_I3_O)        0.045     1.755 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[1]_INST_0/O
                         net (fo=1, routed)           1.723     3.478    je_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         1.254     4.732 r  je_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.732    je[1]
    W16                                                               r  je[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            je[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.898ns  (logic 4.797ns (40.317%)  route 7.101ns (59.683%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.842     3.136    trackforce_i/top_0/inst/clk_i
    SLICE_X47Y107        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.419     3.555 r  trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/Q
                         net (fo=18, routed)          1.225     4.780    trackforce_i/top_0/inst/gps_vel_test_r_reg[4]
    SLICE_X45Y106        LUT6 (Prop_lut6_I3_O)        0.299     5.079 r  trackforce_i/top_0/inst/je[5]_INST_0_i_8/O
                         net (fo=1, routed)           0.810     5.890    trackforce_i/top_0/inst/je[5]_INST_0_i_8_n_0
    SLICE_X46Y106        LUT4 (Prop_lut4_I0_O)        0.148     6.038 r  trackforce_i/top_0/inst/je[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.951     6.989    trackforce_i/top_0/inst/sevenSegCtl_inst/je[5]_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I4_O)        0.328     7.317 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[5]_INST_0/O
                         net (fo=1, routed)           4.114    11.431    je_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         3.603    15.034 r  je_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.034    je[5]
    U17                                                               r  je[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/axi_gpio_gps_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            je[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.854ns  (logic 4.610ns (38.886%)  route 7.244ns (61.114%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.843     3.137    trackforce_i/axi_gpio_gps_in/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y104        FDRE                                         r  trackforce_i/axi_gpio_gps_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  trackforce_i/axi_gpio_gps_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=15, routed)          1.266     4.859    trackforce_i/top_0/inst/sevenSegCtl_inst/gps_rx_i[2]
    SLICE_X45Y104        LUT6 (Prop_lut6_I5_O)        0.124     4.983 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[3]_INST_0_i_6/O
                         net (fo=4, routed)           0.615     5.599    trackforce_i/top_0/inst/sevenSegCtl_inst/je[3]_INST_0_i_6_n_0
    SLICE_X48Y104        LUT4 (Prop_lut4_I0_O)        0.150     5.749 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.810     6.559    trackforce_i/top_0/inst/sevenSegCtl_inst/je[1]_INST_0_i_2_n_0
    SLICE_X49Y105        LUT6 (Prop_lut6_I2_O)        0.326     6.885 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[1]_INST_0/O
                         net (fo=1, routed)           4.553    11.437    je_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.554    14.991 r  je_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.991    je[1]
    W16                                                               r  je[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            je[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.621ns  (logic 4.503ns (38.745%)  route 7.119ns (61.255%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.842     3.136    trackforce_i/top_0/inst/clk_i
    SLICE_X47Y107        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.419     3.555 r  trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/Q
                         net (fo=18, routed)          1.230     4.785    trackforce_i/top_0/inst/gps_vel_test_r_reg[4]
    SLICE_X45Y106        LUT6 (Prop_lut6_I0_O)        0.299     5.084 r  trackforce_i/top_0/inst/je[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.847     5.932    trackforce_i/top_0/inst/je[6]_INST_0_i_4_n_0
    SLICE_X45Y106        LUT5 (Prop_lut5_I0_O)        0.124     6.056 r  trackforce_i/top_0/inst/je[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.599     6.655    trackforce_i/top_0/inst/sevenSegCtl_inst/je[6]
    SLICE_X46Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.779 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[6]_INST_0/O
                         net (fo=1, routed)           4.442    11.221    je_OBUF[6]
    T17                  OBUF (Prop_obuf_I_O)         3.537    14.757 r  je_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.757    je[6]
    T17                                                               r  je[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            je[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.156ns  (logic 4.522ns (40.538%)  route 6.634ns (59.462%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.842     3.136    trackforce_i/top_0/inst/clk_i
    SLICE_X47Y107        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.419     3.555 f  trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/Q
                         net (fo=18, routed)          1.312     4.867    trackforce_i/top_0/inst/gps_vel_test_r_reg[4]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.299     5.166 r  trackforce_i/top_0/inst/je[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.689     5.856    trackforce_i/top_0/inst/je[2]_INST_0_i_4_n_0
    SLICE_X46Y105        LUT5 (Prop_lut5_I0_O)        0.124     5.980 r  trackforce_i/top_0/inst/je[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.953     6.933    trackforce_i/top_0/inst/sevenSegCtl_inst/je[2]
    SLICE_X49Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.057 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[2]_INST_0/O
                         net (fo=1, routed)           3.679    10.736    je_OBUF[2]
    J15                  OBUF (Prop_obuf_I_O)         3.556    14.292 r  je_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.292    je[2]
    J15                                                               r  je[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/axi_gpio_gps_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            je[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.124ns  (logic 4.453ns (40.030%)  route 6.671ns (59.970%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.843     3.137    trackforce_i/axi_gpio_gps_in/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y104        FDRE                                         r  trackforce_i/axi_gpio_gps_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  trackforce_i/axi_gpio_gps_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=15, routed)          1.328     4.921    trackforce_i/top_0/inst/gps_rx_i[3]
    SLICE_X48Y105        LUT6 (Prop_lut6_I2_O)        0.124     5.045 r  trackforce_i/top_0/inst/je[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.809     5.854    trackforce_i/top_0/inst/je[4]_INST_0_i_5_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I3_O)        0.124     5.978 r  trackforce_i/top_0/inst/je[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.634     6.612    trackforce_i/top_0/inst/sevenSegCtl_inst/je[4]
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124     6.736 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[4]_INST_0/O
                         net (fo=1, routed)           3.900    10.636    je_OBUF[4]
    V13                  OBUF (Prop_obuf_I_O)         3.625    14.261 r  je_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.261    je[4]
    V13                                                               r  je[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/axi_gpio_gps_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            je[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.985ns  (logic 4.429ns (40.319%)  route 6.556ns (59.681%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.843     3.137    trackforce_i/axi_gpio_gps_in/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y104        FDRE                                         r  trackforce_i/axi_gpio_gps_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  trackforce_i/axi_gpio_gps_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=15, routed)          1.266     4.859    trackforce_i/top_0/inst/sevenSegCtl_inst/gps_rx_i[2]
    SLICE_X45Y104        LUT6 (Prop_lut6_I5_O)        0.124     4.983 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[3]_INST_0_i_6/O
                         net (fo=4, routed)           0.615     5.599    trackforce_i/top_0/inst/sevenSegCtl_inst/je[3]_INST_0_i_6_n_0
    SLICE_X48Y104        LUT4 (Prop_lut4_I2_O)        0.124     5.723 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.783     6.506    trackforce_i/top_0/inst/sevenSegCtl_inst/je[0]_INST_0_i_2_n_0
    SLICE_X49Y106        LUT6 (Prop_lut6_I2_O)        0.124     6.630 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[0]_INST_0/O
                         net (fo=1, routed)           3.891    10.521    je_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.601    14.122 r  je_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.122    je[0]
    V12                                                               r  je[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            je[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.215ns  (logic 4.521ns (44.262%)  route 5.693ns (55.738%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.842     3.136    trackforce_i/top_0/inst/clk_i
    SLICE_X47Y107        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.419     3.555 r  trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/Q
                         net (fo=18, routed)          1.052     4.607    trackforce_i/top_0/inst/gps_vel_test_r_reg[4]
    SLICE_X47Y105        LUT6 (Prop_lut6_I3_O)        0.299     4.906 r  trackforce_i/top_0/inst/je[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.665     5.572    trackforce_i/top_0/inst/je[3]_INST_0_i_4_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I0_O)        0.124     5.696 r  trackforce_i/top_0/inst/je[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.811     6.507    trackforce_i/top_0/inst/sevenSegCtl_inst/je[3]
    SLICE_X47Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.631 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[3]_INST_0/O
                         net (fo=1, routed)           3.164     9.795    je_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.555    13.351 r  je_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.351    je[3]
    H15                                                               r  je[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/axi_gpio_gpsvalid/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.211ns  (logic 4.039ns (49.188%)  route 4.172ns (50.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.891     3.185    trackforce_i/axi_gpio_gpsvalid/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y105        FDRE                                         r  trackforce_i/axi_gpio_gpsvalid/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  trackforce_i/axi_gpio_gpsvalid/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          4.172     7.813    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.583    11.396 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.396    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imu_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.981ns  (logic 4.031ns (50.504%)  route 3.951ns (49.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.651     2.945    trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X45Y93         FDSE                                         r  trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDSE (Prop_fdse_C_Q)         0.456     3.401 r  trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.951     7.352    imu_txd_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.575    10.926 r  imu_txd_OBUF_inst/O
                         net (fo=0)                   0.000    10.926    imu_txd
    N15                                                               r  imu_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            je[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.725ns  (logic 4.277ns (55.360%)  route 3.448ns (44.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.842     3.136    trackforce_i/top_0/inst/sevenSegCtl_inst/clk_i
    SLICE_X46Y107        FDRE                                         r  trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/Q
                         net (fo=9, routed)           3.448     7.062    je_OBUF[7]
    Y17                  OBUF (Prop_obuf_I_O)         3.799    10.861 r  je_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.861    je[7]
    Y17                                                               r  je[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gps_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.369ns (52.095%)  route 1.259ns (47.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.555     0.891    trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X48Y93         FDSE                                         r  trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDSE (Prop_fdse_C_Q)         0.141     1.032 r  trackforce_i/axi_uartlite_gps/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.259     2.291    gps_txd_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.228     3.519 r  gps_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.519    gps_txd
    K16                                                               r  gps_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            je[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.689ns  (logic 1.524ns (56.660%)  route 1.165ns (43.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.637     0.973    trackforce_i/top_0/inst/sevenSegCtl_inst/clk_i
    SLICE_X46Y107        FDRE                                         r  trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.148     1.121 r  trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/Q
                         net (fo=9, routed)           1.165     2.286    je_OBUF[7]
    Y17                  OBUF (Prop_obuf_I_O)         1.376     3.662 r  je_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.662    je[7]
    Y17                                                               r  je[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imu_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.416ns (50.157%)  route 1.408ns (49.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.556     0.892    trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X45Y93         FDSE                                         r  trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDSE (Prop_fdse_C_Q)         0.141     1.033 r  trackforce_i/axi_uartlite_imu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.408     2.440    imu_txd_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.275     3.716 r  imu_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.716    imu_txd
    N15                                                               r  imu_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            je[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.799ns  (logic 1.503ns (53.687%)  route 1.296ns (46.313%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.637     0.973    trackforce_i/top_0/inst/sevenSegCtl_inst/clk_i
    SLICE_X46Y107        FDRE                                         r  trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.148     1.121 r  trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/Q
                         net (fo=9, routed)           0.284     1.405    trackforce_i/top_0/inst/sevenSegCtl_inst/Q[0]
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.099     1.504 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[3]_INST_0/O
                         net (fo=1, routed)           1.012     2.516    je_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.256     3.772 r  je_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.772    je[3]
    H15                                                               r  je[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/axi_gpio_gpsvalid/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.991ns  (logic 1.424ns (47.611%)  route 1.567ns (52.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.658     0.994    trackforce_i/axi_gpio_gpsvalid/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y105        FDRE                                         r  trackforce_i/axi_gpio_gpsvalid/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  trackforce_i/axi_gpio_gpsvalid/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.567     2.702    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.985 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.985    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/axi_gpio_gps_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            je[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.207ns  (logic 1.624ns (50.639%)  route 1.583ns (49.361%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.638     0.974    trackforce_i/axi_gpio_gps_in/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y104        FDRE                                         r  trackforce_i/axi_gpio_gps_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  trackforce_i/axi_gpio_gps_in/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=15, routed)          0.099     1.237    trackforce_i/top_0/inst/sevenSegCtl_inst/gps_rx_i[1]
    SLICE_X47Y104        LUT6 (Prop_lut6_I1_O)        0.045     1.282 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.049     1.331    trackforce_i/top_0/inst/sevenSegCtl_inst/je[4]_INST_0_i_6_n_0
    SLICE_X47Y104        LUT3 (Prop_lut3_I1_O)        0.045     1.376 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.051     1.427    trackforce_i/top_0/inst/sevenSegCtl_inst/je[4]_INST_0_i_2_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I2_O)        0.045     1.472 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[4]_INST_0/O
                         net (fo=1, routed)           1.384     2.856    je_OBUF[4]
    V13                  OBUF (Prop_obuf_I_O)         1.325     4.181 r  je_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.181    je[4]
    V13                                                               r  je[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            je[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.308ns  (logic 1.548ns (46.804%)  route 1.760ns (53.196%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.637     0.973    trackforce_i/top_0/inst/sevenSegCtl_inst/clk_i
    SLICE_X46Y107        FDRE                                         r  trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.148     1.121 r  trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/Q
                         net (fo=9, routed)           0.302     1.423    trackforce_i/top_0/inst/sevenSegCtl_inst/Q[0]
    SLICE_X49Y106        LUT6 (Prop_lut6_I1_O)        0.099     1.522 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[0]_INST_0/O
                         net (fo=1, routed)           1.458     2.980    je_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.301     4.281 r  je_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.281    je[0]
    V12                                                               r  je[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            je[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.312ns  (logic 1.504ns (45.417%)  route 1.808ns (54.583%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.637     0.973    trackforce_i/top_0/inst/sevenSegCtl_inst/clk_i
    SLICE_X46Y107        FDRE                                         r  trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.148     1.121 r  trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/Q
                         net (fo=9, routed)           0.522     1.643    trackforce_i/top_0/inst/sevenSegCtl_inst/Q[0]
    SLICE_X49Y103        LUT6 (Prop_lut6_I1_O)        0.099     1.742 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[2]_INST_0/O
                         net (fo=1, routed)           1.286     3.028    je_OBUF[2]
    J15                  OBUF (Prop_obuf_I_O)         1.257     4.285 r  je_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.285    je[2]
    J15                                                               r  je[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            je[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.354ns  (logic 1.485ns (44.266%)  route 1.869ns (55.734%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.637     0.973    trackforce_i/top_0/inst/sevenSegCtl_inst/clk_i
    SLICE_X46Y107        FDRE                                         r  trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.148     1.121 r  trackforce_i/top_0/inst/sevenSegCtl_inst/clk_count_reg[3]/Q
                         net (fo=9, routed)           0.206     1.327    trackforce_i/top_0/inst/sevenSegCtl_inst/Q[0]
    SLICE_X46Y106        LUT6 (Prop_lut6_I1_O)        0.099     1.426 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[6]_INST_0/O
                         net (fo=1, routed)           1.663     3.089    je_OBUF[6]
    T17                  OBUF (Prop_obuf_I_O)         1.238     4.327 r  je_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.327    je[6]
    T17                                                               r  je[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trackforce_i/top_0/inst/gps_vel_test_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            je[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.447ns  (logic 1.534ns (44.508%)  route 1.913ns (55.492%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.637     0.973    trackforce_i/top_0/inst/clk_i
    SLICE_X48Y105        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  trackforce_i/top_0/inst/gps_vel_test_r_reg[7]/Q
                         net (fo=16, routed)          0.232     1.346    trackforce_i/top_0/inst/gps_vel_test_r_reg[7]
    SLICE_X48Y104        LUT5 (Prop_lut5_I1_O)        0.045     1.391 r  trackforce_i/top_0/inst/je[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.139     1.530    trackforce_i/top_0/inst/sevenSegCtl_inst/je[5]
    SLICE_X49Y104        LUT6 (Prop_lut6_I0_O)        0.045     1.575 r  trackforce_i/top_0/inst/sevenSegCtl_inst/je[5]_INST_0/O
                         net (fo=1, routed)           1.541     3.117    je_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         1.303     4.420 r  je_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.420    je[5]
    U17                                                               r  je[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/gps_vel_test_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.104ns  (logic 1.592ns (22.403%)  route 5.513ns (77.597%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          4.433     5.900    trackforce_i/top_0/inst/sw[0]
    SLICE_X45Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.024 r  trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1/O
                         net (fo=8, routed)           1.080     7.104    trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1_n_0
    SLICE_X48Y105        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.651     2.830    trackforce_i/top_0/inst/clk_i
    SLICE_X48Y105        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/gps_vel_test_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.954ns  (logic 1.592ns (22.886%)  route 5.363ns (77.114%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          4.433     5.900    trackforce_i/top_0/inst/sw[0]
    SLICE_X45Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.024 r  trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1/O
                         net (fo=8, routed)           0.930     6.954    trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1_n_0
    SLICE_X48Y107        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.650     2.829    trackforce_i/top_0/inst/clk_i
    SLICE_X48Y107        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/gps_vel_test_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.954ns  (logic 1.592ns (22.886%)  route 5.363ns (77.114%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          4.433     5.900    trackforce_i/top_0/inst/sw[0]
    SLICE_X45Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.024 r  trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1/O
                         net (fo=8, routed)           0.930     6.954    trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1_n_0
    SLICE_X48Y107        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.650     2.829    trackforce_i/top_0/inst/clk_i
    SLICE_X48Y107        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/gps_vel_test_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.946ns  (logic 1.592ns (22.913%)  route 5.354ns (77.087%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          4.433     5.900    trackforce_i/top_0/inst/sw[0]
    SLICE_X45Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.024 r  trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1/O
                         net (fo=8, routed)           0.922     6.946    trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1_n_0
    SLICE_X47Y106        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.652     2.831    trackforce_i/top_0/inst/clk_i
    SLICE_X47Y106        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/gps_vel_test_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.946ns  (logic 1.592ns (22.913%)  route 5.354ns (77.087%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          4.433     5.900    trackforce_i/top_0/inst/sw[0]
    SLICE_X45Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.024 r  trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1/O
                         net (fo=8, routed)           0.922     6.946    trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1_n_0
    SLICE_X47Y106        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.652     2.831    trackforce_i/top_0/inst/clk_i
    SLICE_X47Y106        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/gps_vel_test_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.806ns  (logic 1.592ns (23.384%)  route 5.215ns (76.616%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          4.433     5.900    trackforce_i/top_0/inst/sw[0]
    SLICE_X45Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.024 r  trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1/O
                         net (fo=8, routed)           0.782     6.806    trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1_n_0
    SLICE_X48Y106        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.651     2.830    trackforce_i/top_0/inst/clk_i
    SLICE_X48Y106        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/gps_vel_test_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.661ns  (logic 1.592ns (23.893%)  route 5.070ns (76.107%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          4.433     5.900    trackforce_i/top_0/inst/sw[0]
    SLICE_X45Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.024 r  trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1/O
                         net (fo=8, routed)           0.637     6.661    trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1_n_0
    SLICE_X47Y107        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.651     2.830    trackforce_i/top_0/inst/clk_i
    SLICE_X47Y107        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.661ns  (logic 1.592ns (23.893%)  route 5.070ns (76.107%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          4.433     5.900    trackforce_i/top_0/inst/sw[0]
    SLICE_X45Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.024 r  trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1/O
                         net (fo=8, routed)           0.637     6.661    trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1_n_0
    SLICE_X47Y107        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.651     2.830    trackforce_i/top_0/inst/clk_i
    SLICE_X47Y107        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/test_counter_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.749ns  (logic 1.468ns (25.527%)  route 4.281ns (74.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          4.281     5.749    trackforce_i/top_0/inst/sw[0]
    SLICE_X43Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.651     2.830    trackforce_i/top_0/inst/clk_i
    SLICE_X43Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/test_counter_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.560ns  (logic 1.468ns (26.397%)  route 4.092ns (73.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          4.092     5.560    trackforce_i/top_0/inst/sw[0]
    SLICE_X42Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        1.651     2.830    trackforce_i/top_0/inst/clk_i
    SLICE_X42Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/test_counter_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.816ns  (logic 0.236ns (12.971%)  route 1.580ns (87.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.580     1.816    trackforce_i/top_0/inst/sw[0]
    SLICE_X44Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.909     1.275    trackforce_i/top_0/inst/clk_i
    SLICE_X44Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/test_counter_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.816ns  (logic 0.236ns (12.971%)  route 1.580ns (87.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.580     1.816    trackforce_i/top_0/inst/sw[0]
    SLICE_X44Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.909     1.275    trackforce_i/top_0/inst/clk_i
    SLICE_X44Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/test_counter_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.816ns  (logic 0.236ns (12.971%)  route 1.580ns (87.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.580     1.816    trackforce_i/top_0/inst/sw[0]
    SLICE_X44Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.909     1.275    trackforce_i/top_0/inst/clk_i
    SLICE_X44Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/test_counter_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.036ns  (logic 0.236ns (11.565%)  route 1.801ns (88.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.801     2.036    trackforce_i/top_0/inst/sw[0]
    SLICE_X45Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.909     1.275    trackforce_i/top_0/inst/clk_i
    SLICE_X45Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/test_counter_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.088ns  (logic 0.236ns (11.282%)  route 1.852ns (88.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.852     2.088    trackforce_i/top_0/inst/sw[0]
    SLICE_X42Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.909     1.275    trackforce_i/top_0/inst/clk_i
    SLICE_X42Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/test_counter_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.088ns  (logic 0.236ns (11.282%)  route 1.852ns (88.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.852     2.088    trackforce_i/top_0/inst/sw[0]
    SLICE_X42Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.909     1.275    trackforce_i/top_0/inst/clk_i
    SLICE_X42Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/test_counter_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.088ns  (logic 0.236ns (11.282%)  route 1.852ns (88.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.852     2.088    trackforce_i/top_0/inst/sw[0]
    SLICE_X42Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.909     1.275    trackforce_i/top_0/inst/clk_i
    SLICE_X42Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/test_counter_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.148ns  (logic 0.236ns (10.965%)  route 1.912ns (89.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.912     2.148    trackforce_i/top_0/inst/sw[0]
    SLICE_X43Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.909     1.275    trackforce_i/top_0/inst/clk_i
    SLICE_X43Y109        FDRE                                         r  trackforce_i/top_0/inst/test_counter_r_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/gps_vel_test_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.495ns  (logic 0.281ns (11.243%)  route 2.215ns (88.757%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.968     2.203    trackforce_i/top_0/inst/sw[0]
    SLICE_X45Y109        LUT4 (Prop_lut4_I3_O)        0.045     2.248 r  trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1/O
                         net (fo=8, routed)           0.247     2.495    trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1_n_0
    SLICE_X47Y107        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.909     1.275    trackforce_i/top_0/inst/clk_i
    SLICE_X47Y107        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.495ns  (logic 0.281ns (11.243%)  route 2.215ns (88.757%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=24, routed)          1.968     2.203    trackforce_i/top_0/inst/sw[0]
    SLICE_X45Y109        LUT4 (Prop_lut4_I3_O)        0.045     2.248 r  trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1/O
                         net (fo=8, routed)           0.247     2.495    trackforce_i/top_0/inst/gps_vel_test_r[7]_i_1_n_0
    SLICE_X47Y107        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  trackforce_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    trackforce_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  trackforce_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1634, routed)        0.909     1.275    trackforce_i/top_0/inst/clk_i
    SLICE_X47Y107        FDRE                                         r  trackforce_i/top_0/inst/gps_vel_test_r_reg[4]/C





